#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Tue Sep  8 20:27:22 2020
# Process ID: 7837
# Current directory: /home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/supervisor.runs/synth_1
# Command line: vivado -log board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source board.tcl
# Log file: /home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/supervisor.runs/synth_1/board.vds
# Journal file: /home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/supervisor.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source board.tcl -notrace
Command: synth_design -top board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7843 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1246.637 ; gain = 66.828 ; free physical = 3098 ; free virtual = 53104
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'board' [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:1]
INFO: [Synth 8-6157] synthesizing module 'debouncer' [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/debouncer.v:1]
INFO: [Synth 8-6155] done synthesizing module 'debouncer' (1#1) [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/debouncer.v:1]
WARNING: [Synth 8-350] instance 'step_debouncer' of module 'debouncer' requires 5 connections, but only 3 given [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:65]
WARNING: [Synth 8-350] instance 'reset_debouncer' of module 'debouncer' requires 5 connections, but only 3 given [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:70]
WARNING: [Synth 8-350] instance 'run_debouncer' of module 'debouncer' requires 5 connections, but only 3 given [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:75]
WARNING: [Synth 8-350] instance 'fast_debouncer' of module 'debouncer' requires 5 connections, but only 3 given [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:80]
INFO: [Synth 8-6157] synthesizing module 'counter' [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/counter.v:1]
WARNING: [Synth 8-3848] Net running in module/entity counter does not have driver. [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/counter.v:8]
INFO: [Synth 8-6155] done synthesizing module 'counter' (2#1) [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/counter.v:1]
WARNING: [Synth 8-350] instance 'counter' of module 'counter' requires 8 connections, but only 6 given [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:85]
INFO: [Synth 8-6157] synthesizing module 'cpu' [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/cpu.v:3]
	Parameter STATE_FETCH bound to: 2'b00 
	Parameter STATE_DECODE bound to: 2'b01 
	Parameter STATE_HALT bound to: 2'b11 
	Parameter OPCODE_RET bound to: 4'b0000 
	Parameter OPCODE_JNZ bound to: 4'b0001 
	Parameter OPCODE_SET bound to: 4'b0010 
	Parameter OPCODE_OUT bound to: 4'b0011 
	Parameter OPCODE_SVC bound to: 4'b0100 
	Parameter OPCODE_DEC bound to: 4'b0101 
	Parameter OPCODE_NOP bound to: 4'b1001 
	Parameter OPCODE_HLT bound to: 4'b0111 
INFO: [Synth 8-155] case statement is not full and has no default [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/cpu.v:50]
WARNING: [Synth 8-5788] Register RA_reg in module cpu is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/cpu.v:62]
INFO: [Synth 8-6155] done synthesizing module 'cpu' (3#1) [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/cpu.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_7_seg' [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/display_7_seg.v:1]
INFO: [Synth 8-6157] synthesizing module 'decoder_7_seg' [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/decoder_7_seg.v:1]
INFO: [Synth 8-226] default block is never used [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/decoder_7_seg.v:9]
INFO: [Synth 8-6155] done synthesizing module 'decoder_7_seg' (4#1) [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/decoder_7_seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'display_7_seg' (5#1) [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/display_7_seg.v:1]
INFO: [Synth 8-6155] done synthesizing module 'board' (6#1) [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:1]
WARNING: [Synth 8-3331] design counter has unconnected port running
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1292.262 ; gain = 112.453 ; free physical = 3108 ; free virtual = 53115
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin display:number_in[29] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[28] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[27] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[26] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[25] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[24] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[19] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[18] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[17] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[16] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[11] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[10] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[9] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[8] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[3] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[2] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[1] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
WARNING: [Synth 8-3295] tying undriven pin display:number_in[0] to constant 0 [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/board.v:101]
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.262 ; gain = 112.453 ; free physical = 3108 ; free virtual = 53115
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1292.262 ; gain = 112.453 ; free physical = 3108 ; free virtual = 53115
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/Nexys-4-DDR-Master.xdc]
Finished Parsing XDC File [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/Nexys-4-DDR-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/Nexys-4-DDR-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1632.574 ; gain = 0.000 ; free physical = 2824 ; free virtual = 52831
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2903 ; free virtual = 52910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2903 ; free virtual = 52910
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:40 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2906 ; free virtual = 52913
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "digit_posn" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:41 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2894 ; free virtual = 52901
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 4     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	  33 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module debouncer 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 3     
Module counter 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 2     
Module cpu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      6 Bit       Adders := 1     
	   3 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	  33 Input      8 Bit        Muxes := 1     
	   5 Input      6 Bit        Muxes := 1     
	   9 Input      3 Bit        Muxes := 1     
	  12 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	  12 Input      1 Bit        Muxes := 1     
	   9 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 2     
Module decoder_7_seg 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module display_7_seg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     24 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   8 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "display/digit_posn" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\display/decoder/SEG_reg[0] )
WARNING: [Synth 8-3332] Sequential element (display/decoder/SEG_reg[0]) is unused and will be removed from module board.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:43 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2879 ; free virtual = 52888
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2751 ; free virtual = 52760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2749 ; free virtual = 52758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:31 ; elapsed = 00:00:58 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2746 ; free virtual = 52755
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2747 ; free virtual = 52756
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2747 ; free virtual = 52756
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2747 ; free virtual = 52756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2747 ; free virtual = 52756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2747 ; free virtual = 52756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2747 ; free virtual = 52756
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    33|
|3     |LUT1   |     9|
|4     |LUT2   |    25|
|5     |LUT3   |    11|
|6     |LUT4   |    35|
|7     |LUT5   |    17|
|8     |LUT6   |    52|
|9     |FDCE   |    17|
|10    |FDPE   |     5|
|11    |FDRE   |   161|
|12    |FDSE   |     7|
|13    |IBUF   |     8|
|14    |OBUF   |    35|
|15    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+------------------+--------------+------+
|      |Instance          |Module        |Cells |
+------+------------------+--------------+------+
|1     |top               |              |   418|
|2     |  counter         |counter       |    37|
|3     |  cpu             |cpu           |   106|
|4     |  display         |display_7_seg |    89|
|5     |    decoder       |decoder_7_seg |    14|
|6     |  fast_debouncer  |debouncer     |    32|
|7     |  reset_debouncer |debouncer_0   |    32|
|8     |  run_debouncer   |debouncer_1   |    33|
|9     |  step_debouncer  |debouncer_2   |    32|
+------+------------------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:01:00 . Memory (MB): peak = 1632.574 ; gain = 452.766 ; free physical = 2747 ; free virtual = 52756
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:29 . Memory (MB): peak = 1632.574 ; gain = 112.453 ; free physical = 2801 ; free virtual = 52810
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:01:00 . Memory (MB): peak = 1632.582 ; gain = 452.766 ; free physical = 2801 ; free virtual = 52810
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 27 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:01:02 . Memory (MB): peak = 1632.582 ; gain = 452.945 ; free physical = 2798 ; free virtual = 52807
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/carlos/Documents/demos/VERSIONADO/speaker_modules/HardwareTroyans/demos/supervisor/nexys4ddr/supervisor/supervisor.runs/synth_1/board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file board_utilization_synth.rpt -pb board_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1656.586 ; gain = 0.000 ; free physical = 2799 ; free virtual = 52808
INFO: [Common 17-206] Exiting Vivado at Tue Sep  8 20:28:34 2020...
