Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Reloj24Hrs/test_Reloj24Completo_isim_beh.exe -prj /home/ise/Reloj24Hrs/test_Reloj24Completo_beh.prj work.test_Reloj24Completo 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Reloj24Hrs/funPackage.vhd" into library work
Parsing VHDL file "/home/ise/Reloj24Hrs/compPackage.vhd" into library work
Parsing VHDL file "/home/ise/Reloj24Hrs/../libreriaVHDL/contGen.vhd" into library work
Parsing VHDL file "/home/ise/Reloj24Hrs/Reloj24.vhd" into library work
Parsing VHDL file "/home/ise/Reloj24Hrs/Prescaler.vhd" into library work
Parsing VHDL file "/home/ise/Reloj24Hrs/Reloj24Completo.vhd" into library work
Parsing VHDL file "/home/ise/Reloj24Hrs/TestReloj24.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 96772 KB
Fuse CPU Usage: 910 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package funpackage
Compiling package comppackage
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity Prescaler [prescaler_default]
Compiling architecture behavioral of entity ContGen [\ContGen(9)\]
Compiling architecture behavioral of entity ContGen [\ContGen(5)\]
Compiling architecture behavioral of entity ContGen [\ContGen(2)\]
Compiling architecture behavioral of entity Reloj24 [reloj24_default]
Compiling architecture behavioral of entity Reloj24Completo [reloj24completo_default]
Compiling architecture tb of entity test_reloj24completo
Time Resolution for simulation is 1ps.
Compiled 19 VHDL Units
Built simulation executable /home/ise/Reloj24Hrs/test_Reloj24Completo_isim_beh.exe
Fuse Memory Usage: 116172 KB
Fuse CPU Usage: 1020 ms
GCC CPU Usage: 2950 ms
