// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module accel_write_gmem (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        conv2d_32_f_map_out130_dout,
        conv2d_32_f_map_out130_num_data_valid,
        conv2d_32_f_map_out130_fifo_cap,
        conv2d_32_f_map_out130_empty_n,
        conv2d_32_f_map_out130_read,
        maxp2d_32_f_map_out131_dout,
        maxp2d_32_f_map_out131_num_data_valid,
        maxp2d_32_f_map_out131_fifo_cap,
        maxp2d_32_f_map_out131_empty_n,
        maxp2d_32_f_map_out131_read,
        conv2d_64_f_map_out132_dout,
        conv2d_64_f_map_out132_num_data_valid,
        conv2d_64_f_map_out132_fifo_cap,
        conv2d_64_f_map_out132_empty_n,
        conv2d_64_f_map_out132_read,
        maxp2d_64_f_map_out133_dout,
        maxp2d_64_f_map_out133_num_data_valid,
        maxp2d_64_f_map_out133_fifo_cap,
        maxp2d_64_f_map_out133_empty_n,
        maxp2d_64_f_map_out133_read,
        dense_f_map_out134_dout,
        dense_f_map_out134_num_data_valid,
        dense_f_map_out134_fifo_cap,
        dense_f_map_out134_empty_n,
        dense_f_map_out134_read,
        softmax_f_map_out135_dout,
        softmax_f_map_out135_num_data_valid,
        softmax_f_map_out135_fifo_cap,
        softmax_f_map_out135_empty_n,
        softmax_f_map_out135_read,
        m_axi_gmem_AWVALID,
        m_axi_gmem_AWREADY,
        m_axi_gmem_AWADDR,
        m_axi_gmem_AWID,
        m_axi_gmem_AWLEN,
        m_axi_gmem_AWSIZE,
        m_axi_gmem_AWBURST,
        m_axi_gmem_AWLOCK,
        m_axi_gmem_AWCACHE,
        m_axi_gmem_AWPROT,
        m_axi_gmem_AWQOS,
        m_axi_gmem_AWREGION,
        m_axi_gmem_AWUSER,
        m_axi_gmem_WVALID,
        m_axi_gmem_WREADY,
        m_axi_gmem_WDATA,
        m_axi_gmem_WSTRB,
        m_axi_gmem_WLAST,
        m_axi_gmem_WID,
        m_axi_gmem_WUSER,
        m_axi_gmem_ARVALID,
        m_axi_gmem_ARREADY,
        m_axi_gmem_ARADDR,
        m_axi_gmem_ARID,
        m_axi_gmem_ARLEN,
        m_axi_gmem_ARSIZE,
        m_axi_gmem_ARBURST,
        m_axi_gmem_ARLOCK,
        m_axi_gmem_ARCACHE,
        m_axi_gmem_ARPROT,
        m_axi_gmem_ARQOS,
        m_axi_gmem_ARREGION,
        m_axi_gmem_ARUSER,
        m_axi_gmem_RVALID,
        m_axi_gmem_RREADY,
        m_axi_gmem_RDATA,
        m_axi_gmem_RLAST,
        m_axi_gmem_RID,
        m_axi_gmem_RFIFONUM,
        m_axi_gmem_RUSER,
        m_axi_gmem_RRESP,
        m_axi_gmem_BVALID,
        m_axi_gmem_BREADY,
        m_axi_gmem_BRESP,
        m_axi_gmem_BID,
        m_axi_gmem_BUSER,
        gmem_conv2d_32_feature_map_dout,
        gmem_conv2d_32_feature_map_num_data_valid,
        gmem_conv2d_32_feature_map_fifo_cap,
        gmem_conv2d_32_feature_map_empty_n,
        gmem_conv2d_32_feature_map_read,
        gmem_maxp2d_32_feature_map_dout,
        gmem_maxp2d_32_feature_map_num_data_valid,
        gmem_maxp2d_32_feature_map_fifo_cap,
        gmem_maxp2d_32_feature_map_empty_n,
        gmem_maxp2d_32_feature_map_read,
        gmem_conv2d_64_feature_map_dout,
        gmem_conv2d_64_feature_map_num_data_valid,
        gmem_conv2d_64_feature_map_fifo_cap,
        gmem_conv2d_64_feature_map_empty_n,
        gmem_conv2d_64_feature_map_read,
        gmem_maxp2d_64_feature_map_dout,
        gmem_maxp2d_64_feature_map_num_data_valid,
        gmem_maxp2d_64_feature_map_fifo_cap,
        gmem_maxp2d_64_feature_map_empty_n,
        gmem_maxp2d_64_feature_map_read,
        gmem_dense_feature_map_dout,
        gmem_dense_feature_map_num_data_valid,
        gmem_dense_feature_map_fifo_cap,
        gmem_dense_feature_map_empty_n,
        gmem_dense_feature_map_read,
        gmem_softmax_feature_map_dout,
        gmem_softmax_feature_map_num_data_valid,
        gmem_softmax_feature_map_fifo_cap,
        gmem_softmax_feature_map_empty_n,
        gmem_softmax_feature_map_read,
        conv2d_32_activations_stream123_dout,
        conv2d_32_activations_stream123_num_data_valid,
        conv2d_32_activations_stream123_fifo_cap,
        conv2d_32_activations_stream123_empty_n,
        conv2d_32_activations_stream123_read,
        maxp2d_32_activations_window_stream_dout,
        maxp2d_32_activations_window_stream_num_data_valid,
        maxp2d_32_activations_window_stream_fifo_cap,
        maxp2d_32_activations_window_stream_empty_n,
        maxp2d_32_activations_window_stream_read,
        conv2d_64_activations_stream126_dout,
        conv2d_64_activations_stream126_num_data_valid,
        conv2d_64_activations_stream126_fifo_cap,
        conv2d_64_activations_stream126_empty_n,
        conv2d_64_activations_stream126_read,
        maxp2d_64_activations_window_stream_dout,
        maxp2d_64_activations_window_stream_num_data_valid,
        maxp2d_64_activations_window_stream_fifo_cap,
        maxp2d_64_activations_window_stream_empty_n,
        maxp2d_64_activations_window_stream_read,
        dense_activations_stream129_dout,
        dense_activations_stream129_num_data_valid,
        dense_activations_stream129_fifo_cap,
        dense_activations_stream129_empty_n,
        dense_activations_stream129_read
);

parameter    ap_ST_fsm_state1 = 369'd1;
parameter    ap_ST_fsm_state2 = 369'd2;
parameter    ap_ST_fsm_state3 = 369'd4;
parameter    ap_ST_fsm_state4 = 369'd8;
parameter    ap_ST_fsm_state5 = 369'd16;
parameter    ap_ST_fsm_state6 = 369'd32;
parameter    ap_ST_fsm_state7 = 369'd64;
parameter    ap_ST_fsm_state8 = 369'd128;
parameter    ap_ST_fsm_state9 = 369'd256;
parameter    ap_ST_fsm_state10 = 369'd512;
parameter    ap_ST_fsm_state11 = 369'd1024;
parameter    ap_ST_fsm_state12 = 369'd2048;
parameter    ap_ST_fsm_state13 = 369'd4096;
parameter    ap_ST_fsm_state14 = 369'd8192;
parameter    ap_ST_fsm_state15 = 369'd16384;
parameter    ap_ST_fsm_state16 = 369'd32768;
parameter    ap_ST_fsm_state17 = 369'd65536;
parameter    ap_ST_fsm_state18 = 369'd131072;
parameter    ap_ST_fsm_state19 = 369'd262144;
parameter    ap_ST_fsm_state20 = 369'd524288;
parameter    ap_ST_fsm_state21 = 369'd1048576;
parameter    ap_ST_fsm_state22 = 369'd2097152;
parameter    ap_ST_fsm_state23 = 369'd4194304;
parameter    ap_ST_fsm_state24 = 369'd8388608;
parameter    ap_ST_fsm_state25 = 369'd16777216;
parameter    ap_ST_fsm_state26 = 369'd33554432;
parameter    ap_ST_fsm_state27 = 369'd67108864;
parameter    ap_ST_fsm_state28 = 369'd134217728;
parameter    ap_ST_fsm_state29 = 369'd268435456;
parameter    ap_ST_fsm_state30 = 369'd536870912;
parameter    ap_ST_fsm_state31 = 369'd1073741824;
parameter    ap_ST_fsm_state32 = 369'd2147483648;
parameter    ap_ST_fsm_state33 = 369'd4294967296;
parameter    ap_ST_fsm_state34 = 369'd8589934592;
parameter    ap_ST_fsm_state35 = 369'd17179869184;
parameter    ap_ST_fsm_state36 = 369'd34359738368;
parameter    ap_ST_fsm_state37 = 369'd68719476736;
parameter    ap_ST_fsm_state38 = 369'd137438953472;
parameter    ap_ST_fsm_state39 = 369'd274877906944;
parameter    ap_ST_fsm_state40 = 369'd549755813888;
parameter    ap_ST_fsm_state41 = 369'd1099511627776;
parameter    ap_ST_fsm_state42 = 369'd2199023255552;
parameter    ap_ST_fsm_state43 = 369'd4398046511104;
parameter    ap_ST_fsm_state44 = 369'd8796093022208;
parameter    ap_ST_fsm_state45 = 369'd17592186044416;
parameter    ap_ST_fsm_state46 = 369'd35184372088832;
parameter    ap_ST_fsm_state47 = 369'd70368744177664;
parameter    ap_ST_fsm_state48 = 369'd140737488355328;
parameter    ap_ST_fsm_state49 = 369'd281474976710656;
parameter    ap_ST_fsm_state50 = 369'd562949953421312;
parameter    ap_ST_fsm_state51 = 369'd1125899906842624;
parameter    ap_ST_fsm_state52 = 369'd2251799813685248;
parameter    ap_ST_fsm_state53 = 369'd4503599627370496;
parameter    ap_ST_fsm_state54 = 369'd9007199254740992;
parameter    ap_ST_fsm_state55 = 369'd18014398509481984;
parameter    ap_ST_fsm_state56 = 369'd36028797018963968;
parameter    ap_ST_fsm_state57 = 369'd72057594037927936;
parameter    ap_ST_fsm_state58 = 369'd144115188075855872;
parameter    ap_ST_fsm_state59 = 369'd288230376151711744;
parameter    ap_ST_fsm_state60 = 369'd576460752303423488;
parameter    ap_ST_fsm_state61 = 369'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 369'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 369'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 369'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 369'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 369'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 369'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 369'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 369'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 369'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 369'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 369'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 369'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 369'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 369'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 369'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 369'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 369'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 369'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 369'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 369'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 369'd2417851639229258349412352;
parameter    ap_ST_fsm_state83 = 369'd4835703278458516698824704;
parameter    ap_ST_fsm_state84 = 369'd9671406556917033397649408;
parameter    ap_ST_fsm_state85 = 369'd19342813113834066795298816;
parameter    ap_ST_fsm_state86 = 369'd38685626227668133590597632;
parameter    ap_ST_fsm_state87 = 369'd77371252455336267181195264;
parameter    ap_ST_fsm_state88 = 369'd154742504910672534362390528;
parameter    ap_ST_fsm_state89 = 369'd309485009821345068724781056;
parameter    ap_ST_fsm_state90 = 369'd618970019642690137449562112;
parameter    ap_ST_fsm_state91 = 369'd1237940039285380274899124224;
parameter    ap_ST_fsm_state92 = 369'd2475880078570760549798248448;
parameter    ap_ST_fsm_state93 = 369'd4951760157141521099596496896;
parameter    ap_ST_fsm_state94 = 369'd9903520314283042199192993792;
parameter    ap_ST_fsm_state95 = 369'd19807040628566084398385987584;
parameter    ap_ST_fsm_state96 = 369'd39614081257132168796771975168;
parameter    ap_ST_fsm_state97 = 369'd79228162514264337593543950336;
parameter    ap_ST_fsm_state98 = 369'd158456325028528675187087900672;
parameter    ap_ST_fsm_state99 = 369'd316912650057057350374175801344;
parameter    ap_ST_fsm_state100 = 369'd633825300114114700748351602688;
parameter    ap_ST_fsm_state101 = 369'd1267650600228229401496703205376;
parameter    ap_ST_fsm_state102 = 369'd2535301200456458802993406410752;
parameter    ap_ST_fsm_state103 = 369'd5070602400912917605986812821504;
parameter    ap_ST_fsm_state104 = 369'd10141204801825835211973625643008;
parameter    ap_ST_fsm_state105 = 369'd20282409603651670423947251286016;
parameter    ap_ST_fsm_state106 = 369'd40564819207303340847894502572032;
parameter    ap_ST_fsm_state107 = 369'd81129638414606681695789005144064;
parameter    ap_ST_fsm_state108 = 369'd162259276829213363391578010288128;
parameter    ap_ST_fsm_state109 = 369'd324518553658426726783156020576256;
parameter    ap_ST_fsm_state110 = 369'd649037107316853453566312041152512;
parameter    ap_ST_fsm_state111 = 369'd1298074214633706907132624082305024;
parameter    ap_ST_fsm_state112 = 369'd2596148429267413814265248164610048;
parameter    ap_ST_fsm_state113 = 369'd5192296858534827628530496329220096;
parameter    ap_ST_fsm_state114 = 369'd10384593717069655257060992658440192;
parameter    ap_ST_fsm_state115 = 369'd20769187434139310514121985316880384;
parameter    ap_ST_fsm_state116 = 369'd41538374868278621028243970633760768;
parameter    ap_ST_fsm_state117 = 369'd83076749736557242056487941267521536;
parameter    ap_ST_fsm_state118 = 369'd166153499473114484112975882535043072;
parameter    ap_ST_fsm_state119 = 369'd332306998946228968225951765070086144;
parameter    ap_ST_fsm_state120 = 369'd664613997892457936451903530140172288;
parameter    ap_ST_fsm_state121 = 369'd1329227995784915872903807060280344576;
parameter    ap_ST_fsm_state122 = 369'd2658455991569831745807614120560689152;
parameter    ap_ST_fsm_state123 = 369'd5316911983139663491615228241121378304;
parameter    ap_ST_fsm_state124 = 369'd10633823966279326983230456482242756608;
parameter    ap_ST_fsm_state125 = 369'd21267647932558653966460912964485513216;
parameter    ap_ST_fsm_state126 = 369'd42535295865117307932921825928971026432;
parameter    ap_ST_fsm_state127 = 369'd85070591730234615865843651857942052864;
parameter    ap_ST_fsm_state128 = 369'd170141183460469231731687303715884105728;
parameter    ap_ST_fsm_state129 = 369'd340282366920938463463374607431768211456;
parameter    ap_ST_fsm_state130 = 369'd680564733841876926926749214863536422912;
parameter    ap_ST_fsm_state131 = 369'd1361129467683753853853498429727072845824;
parameter    ap_ST_fsm_state132 = 369'd2722258935367507707706996859454145691648;
parameter    ap_ST_fsm_state133 = 369'd5444517870735015415413993718908291383296;
parameter    ap_ST_fsm_state134 = 369'd10889035741470030830827987437816582766592;
parameter    ap_ST_fsm_state135 = 369'd21778071482940061661655974875633165533184;
parameter    ap_ST_fsm_state136 = 369'd43556142965880123323311949751266331066368;
parameter    ap_ST_fsm_state137 = 369'd87112285931760246646623899502532662132736;
parameter    ap_ST_fsm_state138 = 369'd174224571863520493293247799005065324265472;
parameter    ap_ST_fsm_state139 = 369'd348449143727040986586495598010130648530944;
parameter    ap_ST_fsm_state140 = 369'd696898287454081973172991196020261297061888;
parameter    ap_ST_fsm_state141 = 369'd1393796574908163946345982392040522594123776;
parameter    ap_ST_fsm_state142 = 369'd2787593149816327892691964784081045188247552;
parameter    ap_ST_fsm_state143 = 369'd5575186299632655785383929568162090376495104;
parameter    ap_ST_fsm_state144 = 369'd11150372599265311570767859136324180752990208;
parameter    ap_ST_fsm_state145 = 369'd22300745198530623141535718272648361505980416;
parameter    ap_ST_fsm_state146 = 369'd44601490397061246283071436545296723011960832;
parameter    ap_ST_fsm_state147 = 369'd89202980794122492566142873090593446023921664;
parameter    ap_ST_fsm_state148 = 369'd178405961588244985132285746181186892047843328;
parameter    ap_ST_fsm_state149 = 369'd356811923176489970264571492362373784095686656;
parameter    ap_ST_fsm_state150 = 369'd713623846352979940529142984724747568191373312;
parameter    ap_ST_fsm_state151 = 369'd1427247692705959881058285969449495136382746624;
parameter    ap_ST_fsm_state152 = 369'd2854495385411919762116571938898990272765493248;
parameter    ap_ST_fsm_state153 = 369'd5708990770823839524233143877797980545530986496;
parameter    ap_ST_fsm_state154 = 369'd11417981541647679048466287755595961091061972992;
parameter    ap_ST_fsm_state155 = 369'd22835963083295358096932575511191922182123945984;
parameter    ap_ST_fsm_state156 = 369'd45671926166590716193865151022383844364247891968;
parameter    ap_ST_fsm_state157 = 369'd91343852333181432387730302044767688728495783936;
parameter    ap_ST_fsm_state158 = 369'd182687704666362864775460604089535377456991567872;
parameter    ap_ST_fsm_state159 = 369'd365375409332725729550921208179070754913983135744;
parameter    ap_ST_fsm_state160 = 369'd730750818665451459101842416358141509827966271488;
parameter    ap_ST_fsm_state161 = 369'd1461501637330902918203684832716283019655932542976;
parameter    ap_ST_fsm_state162 = 369'd2923003274661805836407369665432566039311865085952;
parameter    ap_ST_fsm_state163 = 369'd5846006549323611672814739330865132078623730171904;
parameter    ap_ST_fsm_state164 = 369'd11692013098647223345629478661730264157247460343808;
parameter    ap_ST_fsm_state165 = 369'd23384026197294446691258957323460528314494920687616;
parameter    ap_ST_fsm_state166 = 369'd46768052394588893382517914646921056628989841375232;
parameter    ap_ST_fsm_state167 = 369'd93536104789177786765035829293842113257979682750464;
parameter    ap_ST_fsm_state168 = 369'd187072209578355573530071658587684226515959365500928;
parameter    ap_ST_fsm_state169 = 369'd374144419156711147060143317175368453031918731001856;
parameter    ap_ST_fsm_state170 = 369'd748288838313422294120286634350736906063837462003712;
parameter    ap_ST_fsm_state171 = 369'd1496577676626844588240573268701473812127674924007424;
parameter    ap_ST_fsm_state172 = 369'd2993155353253689176481146537402947624255349848014848;
parameter    ap_ST_fsm_state173 = 369'd5986310706507378352962293074805895248510699696029696;
parameter    ap_ST_fsm_state174 = 369'd11972621413014756705924586149611790497021399392059392;
parameter    ap_ST_fsm_state175 = 369'd23945242826029513411849172299223580994042798784118784;
parameter    ap_ST_fsm_state176 = 369'd47890485652059026823698344598447161988085597568237568;
parameter    ap_ST_fsm_state177 = 369'd95780971304118053647396689196894323976171195136475136;
parameter    ap_ST_fsm_state178 = 369'd191561942608236107294793378393788647952342390272950272;
parameter    ap_ST_fsm_state179 = 369'd383123885216472214589586756787577295904684780545900544;
parameter    ap_ST_fsm_state180 = 369'd766247770432944429179173513575154591809369561091801088;
parameter    ap_ST_fsm_state181 = 369'd1532495540865888858358347027150309183618739122183602176;
parameter    ap_ST_fsm_state182 = 369'd3064991081731777716716694054300618367237478244367204352;
parameter    ap_ST_fsm_state183 = 369'd6129982163463555433433388108601236734474956488734408704;
parameter    ap_ST_fsm_state184 = 369'd12259964326927110866866776217202473468949912977468817408;
parameter    ap_ST_fsm_state185 = 369'd24519928653854221733733552434404946937899825954937634816;
parameter    ap_ST_fsm_state186 = 369'd49039857307708443467467104868809893875799651909875269632;
parameter    ap_ST_fsm_state187 = 369'd98079714615416886934934209737619787751599303819750539264;
parameter    ap_ST_fsm_state188 = 369'd196159429230833773869868419475239575503198607639501078528;
parameter    ap_ST_fsm_state189 = 369'd392318858461667547739736838950479151006397215279002157056;
parameter    ap_ST_fsm_state190 = 369'd784637716923335095479473677900958302012794430558004314112;
parameter    ap_ST_fsm_state191 = 369'd1569275433846670190958947355801916604025588861116008628224;
parameter    ap_ST_fsm_state192 = 369'd3138550867693340381917894711603833208051177722232017256448;
parameter    ap_ST_fsm_state193 = 369'd6277101735386680763835789423207666416102355444464034512896;
parameter    ap_ST_fsm_state194 = 369'd12554203470773361527671578846415332832204710888928069025792;
parameter    ap_ST_fsm_state195 = 369'd25108406941546723055343157692830665664409421777856138051584;
parameter    ap_ST_fsm_state196 = 369'd50216813883093446110686315385661331328818843555712276103168;
parameter    ap_ST_fsm_state197 = 369'd100433627766186892221372630771322662657637687111424552206336;
parameter    ap_ST_fsm_state198 = 369'd200867255532373784442745261542645325315275374222849104412672;
parameter    ap_ST_fsm_state199 = 369'd401734511064747568885490523085290650630550748445698208825344;
parameter    ap_ST_fsm_state200 = 369'd803469022129495137770981046170581301261101496891396417650688;
parameter    ap_ST_fsm_state201 = 369'd1606938044258990275541962092341162602522202993782792835301376;
parameter    ap_ST_fsm_state202 = 369'd3213876088517980551083924184682325205044405987565585670602752;
parameter    ap_ST_fsm_state203 = 369'd6427752177035961102167848369364650410088811975131171341205504;
parameter    ap_ST_fsm_state204 = 369'd12855504354071922204335696738729300820177623950262342682411008;
parameter    ap_ST_fsm_state205 = 369'd25711008708143844408671393477458601640355247900524685364822016;
parameter    ap_ST_fsm_state206 = 369'd51422017416287688817342786954917203280710495801049370729644032;
parameter    ap_ST_fsm_state207 = 369'd102844034832575377634685573909834406561420991602098741459288064;
parameter    ap_ST_fsm_state208 = 369'd205688069665150755269371147819668813122841983204197482918576128;
parameter    ap_ST_fsm_state209 = 369'd411376139330301510538742295639337626245683966408394965837152256;
parameter    ap_ST_fsm_state210 = 369'd822752278660603021077484591278675252491367932816789931674304512;
parameter    ap_ST_fsm_state211 = 369'd1645504557321206042154969182557350504982735865633579863348609024;
parameter    ap_ST_fsm_state212 = 369'd3291009114642412084309938365114701009965471731267159726697218048;
parameter    ap_ST_fsm_state213 = 369'd6582018229284824168619876730229402019930943462534319453394436096;
parameter    ap_ST_fsm_state214 = 369'd13164036458569648337239753460458804039861886925068638906788872192;
parameter    ap_ST_fsm_state215 = 369'd26328072917139296674479506920917608079723773850137277813577744384;
parameter    ap_ST_fsm_state216 = 369'd52656145834278593348959013841835216159447547700274555627155488768;
parameter    ap_ST_fsm_state217 = 369'd105312291668557186697918027683670432318895095400549111254310977536;
parameter    ap_ST_fsm_state218 = 369'd210624583337114373395836055367340864637790190801098222508621955072;
parameter    ap_ST_fsm_state219 = 369'd421249166674228746791672110734681729275580381602196445017243910144;
parameter    ap_ST_fsm_state220 = 369'd842498333348457493583344221469363458551160763204392890034487820288;
parameter    ap_ST_fsm_state221 = 369'd1684996666696914987166688442938726917102321526408785780068975640576;
parameter    ap_ST_fsm_state222 = 369'd3369993333393829974333376885877453834204643052817571560137951281152;
parameter    ap_ST_fsm_state223 = 369'd6739986666787659948666753771754907668409286105635143120275902562304;
parameter    ap_ST_fsm_state224 = 369'd13479973333575319897333507543509815336818572211270286240551805124608;
parameter    ap_ST_fsm_state225 = 369'd26959946667150639794667015087019630673637144422540572481103610249216;
parameter    ap_ST_fsm_state226 = 369'd53919893334301279589334030174039261347274288845081144962207220498432;
parameter    ap_ST_fsm_state227 = 369'd107839786668602559178668060348078522694548577690162289924414440996864;
parameter    ap_ST_fsm_state228 = 369'd215679573337205118357336120696157045389097155380324579848828881993728;
parameter    ap_ST_fsm_state229 = 369'd431359146674410236714672241392314090778194310760649159697657763987456;
parameter    ap_ST_fsm_state230 = 369'd862718293348820473429344482784628181556388621521298319395315527974912;
parameter    ap_ST_fsm_state231 = 369'd1725436586697640946858688965569256363112777243042596638790631055949824;
parameter    ap_ST_fsm_state232 = 369'd3450873173395281893717377931138512726225554486085193277581262111899648;
parameter    ap_ST_fsm_state233 = 369'd6901746346790563787434755862277025452451108972170386555162524223799296;
parameter    ap_ST_fsm_state234 = 369'd13803492693581127574869511724554050904902217944340773110325048447598592;
parameter    ap_ST_fsm_state235 = 369'd27606985387162255149739023449108101809804435888681546220650096895197184;
parameter    ap_ST_fsm_state236 = 369'd55213970774324510299478046898216203619608871777363092441300193790394368;
parameter    ap_ST_fsm_state237 = 369'd110427941548649020598956093796432407239217743554726184882600387580788736;
parameter    ap_ST_fsm_state238 = 369'd220855883097298041197912187592864814478435487109452369765200775161577472;
parameter    ap_ST_fsm_state239 = 369'd441711766194596082395824375185729628956870974218904739530401550323154944;
parameter    ap_ST_fsm_state240 = 369'd883423532389192164791648750371459257913741948437809479060803100646309888;
parameter    ap_ST_fsm_state241 = 369'd1766847064778384329583297500742918515827483896875618958121606201292619776;
parameter    ap_ST_fsm_state242 = 369'd3533694129556768659166595001485837031654967793751237916243212402585239552;
parameter    ap_ST_fsm_state243 = 369'd7067388259113537318333190002971674063309935587502475832486424805170479104;
parameter    ap_ST_fsm_state244 = 369'd14134776518227074636666380005943348126619871175004951664972849610340958208;
parameter    ap_ST_fsm_state245 = 369'd28269553036454149273332760011886696253239742350009903329945699220681916416;
parameter    ap_ST_fsm_state246 = 369'd56539106072908298546665520023773392506479484700019806659891398441363832832;
parameter    ap_ST_fsm_state247 = 369'd113078212145816597093331040047546785012958969400039613319782796882727665664;
parameter    ap_ST_fsm_state248 = 369'd226156424291633194186662080095093570025917938800079226639565593765455331328;
parameter    ap_ST_fsm_state249 = 369'd452312848583266388373324160190187140051835877600158453279131187530910662656;
parameter    ap_ST_fsm_state250 = 369'd904625697166532776746648320380374280103671755200316906558262375061821325312;
parameter    ap_ST_fsm_state251 = 369'd1809251394333065553493296640760748560207343510400633813116524750123642650624;
parameter    ap_ST_fsm_state252 = 369'd3618502788666131106986593281521497120414687020801267626233049500247285301248;
parameter    ap_ST_fsm_state253 = 369'd7237005577332262213973186563042994240829374041602535252466099000494570602496;
parameter    ap_ST_fsm_state254 = 369'd14474011154664524427946373126085988481658748083205070504932198000989141204992;
parameter    ap_ST_fsm_state255 = 369'd28948022309329048855892746252171976963317496166410141009864396001978282409984;
parameter    ap_ST_fsm_state256 = 369'd57896044618658097711785492504343953926634992332820282019728792003956564819968;
parameter    ap_ST_fsm_state257 = 369'd115792089237316195423570985008687907853269984665640564039457584007913129639936;
parameter    ap_ST_fsm_state258 = 369'd231584178474632390847141970017375815706539969331281128078915168015826259279872;
parameter    ap_ST_fsm_state259 = 369'd463168356949264781694283940034751631413079938662562256157830336031652518559744;
parameter    ap_ST_fsm_state260 = 369'd926336713898529563388567880069503262826159877325124512315660672063305037119488;
parameter    ap_ST_fsm_state261 = 369'd1852673427797059126777135760139006525652319754650249024631321344126610074238976;
parameter    ap_ST_fsm_state262 = 369'd3705346855594118253554271520278013051304639509300498049262642688253220148477952;
parameter    ap_ST_fsm_state263 = 369'd7410693711188236507108543040556026102609279018600996098525285376506440296955904;
parameter    ap_ST_fsm_state264 = 369'd14821387422376473014217086081112052205218558037201992197050570753012880593911808;
parameter    ap_ST_fsm_state265 = 369'd29642774844752946028434172162224104410437116074403984394101141506025761187823616;
parameter    ap_ST_fsm_state266 = 369'd59285549689505892056868344324448208820874232148807968788202283012051522375647232;
parameter    ap_ST_fsm_state267 = 369'd118571099379011784113736688648896417641748464297615937576404566024103044751294464;
parameter    ap_ST_fsm_state268 = 369'd237142198758023568227473377297792835283496928595231875152809132048206089502588928;
parameter    ap_ST_fsm_state269 = 369'd474284397516047136454946754595585670566993857190463750305618264096412179005177856;
parameter    ap_ST_fsm_state270 = 369'd948568795032094272909893509191171341133987714380927500611236528192824358010355712;
parameter    ap_ST_fsm_state271 = 369'd1897137590064188545819787018382342682267975428761855001222473056385648716020711424;
parameter    ap_ST_fsm_state272 = 369'd3794275180128377091639574036764685364535950857523710002444946112771297432041422848;
parameter    ap_ST_fsm_state273 = 369'd7588550360256754183279148073529370729071901715047420004889892225542594864082845696;
parameter    ap_ST_fsm_state274 = 369'd15177100720513508366558296147058741458143803430094840009779784451085189728165691392;
parameter    ap_ST_fsm_state275 = 369'd30354201441027016733116592294117482916287606860189680019559568902170379456331382784;
parameter    ap_ST_fsm_state276 = 369'd60708402882054033466233184588234965832575213720379360039119137804340758912662765568;
parameter    ap_ST_fsm_state277 = 369'd121416805764108066932466369176469931665150427440758720078238275608681517825325531136;
parameter    ap_ST_fsm_state278 = 369'd242833611528216133864932738352939863330300854881517440156476551217363035650651062272;
parameter    ap_ST_fsm_state279 = 369'd485667223056432267729865476705879726660601709763034880312953102434726071301302124544;
parameter    ap_ST_fsm_state280 = 369'd971334446112864535459730953411759453321203419526069760625906204869452142602604249088;
parameter    ap_ST_fsm_state281 = 369'd1942668892225729070919461906823518906642406839052139521251812409738904285205208498176;
parameter    ap_ST_fsm_state282 = 369'd3885337784451458141838923813647037813284813678104279042503624819477808570410416996352;
parameter    ap_ST_fsm_state283 = 369'd7770675568902916283677847627294075626569627356208558085007249638955617140820833992704;
parameter    ap_ST_fsm_state284 = 369'd15541351137805832567355695254588151253139254712417116170014499277911234281641667985408;
parameter    ap_ST_fsm_state285 = 369'd31082702275611665134711390509176302506278509424834232340028998555822468563283335970816;
parameter    ap_ST_fsm_state286 = 369'd62165404551223330269422781018352605012557018849668464680057997111644937126566671941632;
parameter    ap_ST_fsm_state287 = 369'd124330809102446660538845562036705210025114037699336929360115994223289874253133343883264;
parameter    ap_ST_fsm_state288 = 369'd248661618204893321077691124073410420050228075398673858720231988446579748506266687766528;
parameter    ap_ST_fsm_state289 = 369'd497323236409786642155382248146820840100456150797347717440463976893159497012533375533056;
parameter    ap_ST_fsm_state290 = 369'd994646472819573284310764496293641680200912301594695434880927953786318994025066751066112;
parameter    ap_ST_fsm_state291 = 369'd1989292945639146568621528992587283360401824603189390869761855907572637988050133502132224;
parameter    ap_ST_fsm_state292 = 369'd3978585891278293137243057985174566720803649206378781739523711815145275976100267004264448;
parameter    ap_ST_fsm_state293 = 369'd7957171782556586274486115970349133441607298412757563479047423630290551952200534008528896;
parameter    ap_ST_fsm_state294 = 369'd15914343565113172548972231940698266883214596825515126958094847260581103904401068017057792;
parameter    ap_ST_fsm_state295 = 369'd31828687130226345097944463881396533766429193651030253916189694521162207808802136034115584;
parameter    ap_ST_fsm_state296 = 369'd63657374260452690195888927762793067532858387302060507832379389042324415617604272068231168;
parameter    ap_ST_fsm_state297 = 369'd127314748520905380391777855525586135065716774604121015664758778084648831235208544136462336;
parameter    ap_ST_fsm_state298 = 369'd254629497041810760783555711051172270131433549208242031329517556169297662470417088272924672;
parameter    ap_ST_fsm_state299 = 369'd509258994083621521567111422102344540262867098416484062659035112338595324940834176545849344;
parameter    ap_ST_fsm_state300 = 369'd1018517988167243043134222844204689080525734196832968125318070224677190649881668353091698688;
parameter    ap_ST_fsm_state301 = 369'd2037035976334486086268445688409378161051468393665936250636140449354381299763336706183397376;
parameter    ap_ST_fsm_state302 = 369'd4074071952668972172536891376818756322102936787331872501272280898708762599526673412366794752;
parameter    ap_ST_fsm_state303 = 369'd8148143905337944345073782753637512644205873574663745002544561797417525199053346824733589504;
parameter    ap_ST_fsm_state304 = 369'd16296287810675888690147565507275025288411747149327490005089123594835050398106693649467179008;
parameter    ap_ST_fsm_state305 = 369'd32592575621351777380295131014550050576823494298654980010178247189670100796213387298934358016;
parameter    ap_ST_fsm_state306 = 369'd65185151242703554760590262029100101153646988597309960020356494379340201592426774597868716032;
parameter    ap_ST_fsm_state307 = 369'd130370302485407109521180524058200202307293977194619920040712988758680403184853549195737432064;
parameter    ap_ST_fsm_state308 = 369'd260740604970814219042361048116400404614587954389239840081425977517360806369707098391474864128;
parameter    ap_ST_fsm_state309 = 369'd521481209941628438084722096232800809229175908778479680162851955034721612739414196782949728256;
parameter    ap_ST_fsm_state310 = 369'd1042962419883256876169444192465601618458351817556959360325703910069443225478828393565899456512;
parameter    ap_ST_fsm_state311 = 369'd2085924839766513752338888384931203236916703635113918720651407820138886450957656787131798913024;
parameter    ap_ST_fsm_state312 = 369'd4171849679533027504677776769862406473833407270227837441302815640277772901915313574263597826048;
parameter    ap_ST_fsm_state313 = 369'd8343699359066055009355553539724812947666814540455674882605631280555545803830627148527195652096;
parameter    ap_ST_fsm_state314 = 369'd16687398718132110018711107079449625895333629080911349765211262561111091607661254297054391304192;
parameter    ap_ST_fsm_state315 = 369'd33374797436264220037422214158899251790667258161822699530422525122222183215322508594108782608384;
parameter    ap_ST_fsm_state316 = 369'd66749594872528440074844428317798503581334516323645399060845050244444366430645017188217565216768;
parameter    ap_ST_fsm_state317 = 369'd133499189745056880149688856635597007162669032647290798121690100488888732861290034376435130433536;
parameter    ap_ST_fsm_state318 = 369'd266998379490113760299377713271194014325338065294581596243380200977777465722580068752870260867072;
parameter    ap_ST_fsm_state319 = 369'd533996758980227520598755426542388028650676130589163192486760401955554931445160137505740521734144;
parameter    ap_ST_fsm_state320 = 369'd1067993517960455041197510853084776057301352261178326384973520803911109862890320275011481043468288;
parameter    ap_ST_fsm_state321 = 369'd2135987035920910082395021706169552114602704522356652769947041607822219725780640550022962086936576;
parameter    ap_ST_fsm_state322 = 369'd4271974071841820164790043412339104229205409044713305539894083215644439451561281100045924173873152;
parameter    ap_ST_fsm_state323 = 369'd8543948143683640329580086824678208458410818089426611079788166431288878903122562200091848347746304;
parameter    ap_ST_fsm_state324 = 369'd17087896287367280659160173649356416916821636178853222159576332862577757806245124400183696695492608;
parameter    ap_ST_fsm_state325 = 369'd34175792574734561318320347298712833833643272357706444319152665725155515612490248800367393390985216;
parameter    ap_ST_fsm_state326 = 369'd68351585149469122636640694597425667667286544715412888638305331450311031224980497600734786781970432;
parameter    ap_ST_fsm_state327 = 369'd136703170298938245273281389194851335334573089430825777276610662900622062449960995201469573563940864;
parameter    ap_ST_fsm_state328 = 369'd273406340597876490546562778389702670669146178861651554553221325801244124899921990402939147127881728;
parameter    ap_ST_fsm_state329 = 369'd546812681195752981093125556779405341338292357723303109106442651602488249799843980805878294255763456;
parameter    ap_ST_fsm_state330 = 369'd1093625362391505962186251113558810682676584715446606218212885303204976499599687961611756588511526912;
parameter    ap_ST_fsm_state331 = 369'd2187250724783011924372502227117621365353169430893212436425770606409952999199375923223513177023053824;
parameter    ap_ST_fsm_state332 = 369'd4374501449566023848745004454235242730706338861786424872851541212819905998398751846447026354046107648;
parameter    ap_ST_fsm_state333 = 369'd8749002899132047697490008908470485461412677723572849745703082425639811996797503692894052708092215296;
parameter    ap_ST_fsm_state334 = 369'd17498005798264095394980017816940970922825355447145699491406164851279623993595007385788105416184430592;
parameter    ap_ST_fsm_state335 = 369'd34996011596528190789960035633881941845650710894291398982812329702559247987190014771576210832368861184;
parameter    ap_ST_fsm_state336 = 369'd69992023193056381579920071267763883691301421788582797965624659405118495974380029543152421664737722368;
parameter    ap_ST_fsm_state337 = 369'd139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444736;
parameter    ap_ST_fsm_state338 = 369'd279968092772225526319680285071055534765205687154331191862498637620473983897520118172609686658950889472;
parameter    ap_ST_fsm_state339 = 369'd559936185544451052639360570142111069530411374308662383724997275240947967795040236345219373317901778944;
parameter    ap_ST_fsm_state340 = 369'd1119872371088902105278721140284222139060822748617324767449994550481895935590080472690438746635803557888;
parameter    ap_ST_fsm_state341 = 369'd2239744742177804210557442280568444278121645497234649534899989100963791871180160945380877493271607115776;
parameter    ap_ST_fsm_state342 = 369'd4479489484355608421114884561136888556243290994469299069799978201927583742360321890761754986543214231552;
parameter    ap_ST_fsm_state343 = 369'd8958978968711216842229769122273777112486581988938598139599956403855167484720643781523509973086428463104;
parameter    ap_ST_fsm_state344 = 369'd17917957937422433684459538244547554224973163977877196279199912807710334969441287563047019946172856926208;
parameter    ap_ST_fsm_state345 = 369'd35835915874844867368919076489095108449946327955754392558399825615420669938882575126094039892345713852416;
parameter    ap_ST_fsm_state346 = 369'd71671831749689734737838152978190216899892655911508785116799651230841339877765150252188079784691427704832;
parameter    ap_ST_fsm_state347 = 369'd143343663499379469475676305956380433799785311823017570233599302461682679755530300504376159569382855409664;
parameter    ap_ST_fsm_state348 = 369'd286687326998758938951352611912760867599570623646035140467198604923365359511060601008752319138765710819328;
parameter    ap_ST_fsm_state349 = 369'd573374653997517877902705223825521735199141247292070280934397209846730719022121202017504638277531421638656;
parameter    ap_ST_fsm_state350 = 369'd1146749307995035755805410447651043470398282494584140561868794419693461438044242404035009276555062843277312;
parameter    ap_ST_fsm_state351 = 369'd2293498615990071511610820895302086940796564989168281123737588839386922876088484808070018553110125686554624;
parameter    ap_ST_fsm_state352 = 369'd4586997231980143023221641790604173881593129978336562247475177678773845752176969616140037106220251373109248;
parameter    ap_ST_fsm_state353 = 369'd9173994463960286046443283581208347763186259956673124494950355357547691504353939232280074212440502746218496;
parameter    ap_ST_fsm_state354 = 369'd18347988927920572092886567162416695526372519913346248989900710715095383008707878464560148424881005492436992;
parameter    ap_ST_fsm_state355 = 369'd36695977855841144185773134324833391052745039826692497979801421430190766017415756929120296849762010984873984;
parameter    ap_ST_fsm_state356 = 369'd73391955711682288371546268649666782105490079653384995959602842860381532034831513858240593699524021969747968;
parameter    ap_ST_fsm_state357 = 369'd146783911423364576743092537299333564210980159306769991919205685720763064069663027716481187399048043939495936;
parameter    ap_ST_fsm_state358 = 369'd293567822846729153486185074598667128421960318613539983838411371441526128139326055432962374798096087878991872;
parameter    ap_ST_fsm_state359 = 369'd587135645693458306972370149197334256843920637227079967676822742883052256278652110865924749596192175757983744;
parameter    ap_ST_fsm_state360 = 369'd1174271291386916613944740298394668513687841274454159935353645485766104512557304221731849499192384351515967488;
parameter    ap_ST_fsm_state361 = 369'd2348542582773833227889480596789337027375682548908319870707290971532209025114608443463698998384768703031934976;
parameter    ap_ST_fsm_state362 = 369'd4697085165547666455778961193578674054751365097816639741414581943064418050229216886927397996769537406063869952;
parameter    ap_ST_fsm_state363 = 369'd9394170331095332911557922387157348109502730195633279482829163886128836100458433773854795993539074812127739904;
parameter    ap_ST_fsm_state364 = 369'd18788340662190665823115844774314696219005460391266558965658327772257672200916867547709591987078149624255479808;
parameter    ap_ST_fsm_state365 = 369'd37576681324381331646231689548629392438010920782533117931316655544515344401833735095419183974156299248510959616;
parameter    ap_ST_fsm_state366 = 369'd75153362648762663292463379097258784876021841565066235862633311089030688803667470190838367948312598497021919232;
parameter    ap_ST_fsm_state367 = 369'd150306725297525326584926758194517569752043683130132471725266622178061377607334940381676735896625196994043838464;
parameter    ap_ST_fsm_state368 = 369'd300613450595050653169853516389035139504087366260264943450533244356122755214669880763353471793250393988087676928;
parameter    ap_ST_fsm_state369 = 369'd601226901190101306339707032778070279008174732520529886901066488712245510429339761526706943586500787976175353856;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] conv2d_32_f_map_out130_dout;
input  [15:0] conv2d_32_f_map_out130_num_data_valid;
input  [15:0] conv2d_32_f_map_out130_fifo_cap;
input   conv2d_32_f_map_out130_empty_n;
output   conv2d_32_f_map_out130_read;
input  [31:0] maxp2d_32_f_map_out131_dout;
input  [13:0] maxp2d_32_f_map_out131_num_data_valid;
input  [13:0] maxp2d_32_f_map_out131_fifo_cap;
input   maxp2d_32_f_map_out131_empty_n;
output   maxp2d_32_f_map_out131_read;
input  [31:0] conv2d_64_f_map_out132_dout;
input  [14:0] conv2d_64_f_map_out132_num_data_valid;
input  [14:0] conv2d_64_f_map_out132_fifo_cap;
input   conv2d_64_f_map_out132_empty_n;
output   conv2d_64_f_map_out132_read;
input  [31:0] maxp2d_64_f_map_out133_dout;
input  [12:0] maxp2d_64_f_map_out133_num_data_valid;
input  [12:0] maxp2d_64_f_map_out133_fifo_cap;
input   maxp2d_64_f_map_out133_empty_n;
output   maxp2d_64_f_map_out133_read;
input  [31:0] dense_f_map_out134_dout;
input  [7:0] dense_f_map_out134_num_data_valid;
input  [7:0] dense_f_map_out134_fifo_cap;
input   dense_f_map_out134_empty_n;
output   dense_f_map_out134_read;
input  [31:0] softmax_f_map_out135_dout;
input  [4:0] softmax_f_map_out135_num_data_valid;
input  [4:0] softmax_f_map_out135_fifo_cap;
input   softmax_f_map_out135_empty_n;
output   softmax_f_map_out135_read;
output   m_axi_gmem_AWVALID;
input   m_axi_gmem_AWREADY;
output  [63:0] m_axi_gmem_AWADDR;
output  [0:0] m_axi_gmem_AWID;
output  [31:0] m_axi_gmem_AWLEN;
output  [2:0] m_axi_gmem_AWSIZE;
output  [1:0] m_axi_gmem_AWBURST;
output  [1:0] m_axi_gmem_AWLOCK;
output  [3:0] m_axi_gmem_AWCACHE;
output  [2:0] m_axi_gmem_AWPROT;
output  [3:0] m_axi_gmem_AWQOS;
output  [3:0] m_axi_gmem_AWREGION;
output  [0:0] m_axi_gmem_AWUSER;
output   m_axi_gmem_WVALID;
input   m_axi_gmem_WREADY;
output  [511:0] m_axi_gmem_WDATA;
output  [63:0] m_axi_gmem_WSTRB;
output   m_axi_gmem_WLAST;
output  [0:0] m_axi_gmem_WID;
output  [0:0] m_axi_gmem_WUSER;
output   m_axi_gmem_ARVALID;
input   m_axi_gmem_ARREADY;
output  [63:0] m_axi_gmem_ARADDR;
output  [0:0] m_axi_gmem_ARID;
output  [31:0] m_axi_gmem_ARLEN;
output  [2:0] m_axi_gmem_ARSIZE;
output  [1:0] m_axi_gmem_ARBURST;
output  [1:0] m_axi_gmem_ARLOCK;
output  [3:0] m_axi_gmem_ARCACHE;
output  [2:0] m_axi_gmem_ARPROT;
output  [3:0] m_axi_gmem_ARQOS;
output  [3:0] m_axi_gmem_ARREGION;
output  [0:0] m_axi_gmem_ARUSER;
input   m_axi_gmem_RVALID;
output   m_axi_gmem_RREADY;
input  [511:0] m_axi_gmem_RDATA;
input   m_axi_gmem_RLAST;
input  [0:0] m_axi_gmem_RID;
input  [8:0] m_axi_gmem_RFIFONUM;
input  [0:0] m_axi_gmem_RUSER;
input  [1:0] m_axi_gmem_RRESP;
input   m_axi_gmem_BVALID;
output   m_axi_gmem_BREADY;
input  [1:0] m_axi_gmem_BRESP;
input  [0:0] m_axi_gmem_BID;
input  [0:0] m_axi_gmem_BUSER;
input  [63:0] gmem_conv2d_32_feature_map_dout;
input  [4:0] gmem_conv2d_32_feature_map_num_data_valid;
input  [4:0] gmem_conv2d_32_feature_map_fifo_cap;
input   gmem_conv2d_32_feature_map_empty_n;
output   gmem_conv2d_32_feature_map_read;
input  [63:0] gmem_maxp2d_32_feature_map_dout;
input  [4:0] gmem_maxp2d_32_feature_map_num_data_valid;
input  [4:0] gmem_maxp2d_32_feature_map_fifo_cap;
input   gmem_maxp2d_32_feature_map_empty_n;
output   gmem_maxp2d_32_feature_map_read;
input  [63:0] gmem_conv2d_64_feature_map_dout;
input  [4:0] gmem_conv2d_64_feature_map_num_data_valid;
input  [4:0] gmem_conv2d_64_feature_map_fifo_cap;
input   gmem_conv2d_64_feature_map_empty_n;
output   gmem_conv2d_64_feature_map_read;
input  [63:0] gmem_maxp2d_64_feature_map_dout;
input  [4:0] gmem_maxp2d_64_feature_map_num_data_valid;
input  [4:0] gmem_maxp2d_64_feature_map_fifo_cap;
input   gmem_maxp2d_64_feature_map_empty_n;
output   gmem_maxp2d_64_feature_map_read;
input  [63:0] gmem_dense_feature_map_dout;
input  [4:0] gmem_dense_feature_map_num_data_valid;
input  [4:0] gmem_dense_feature_map_fifo_cap;
input   gmem_dense_feature_map_empty_n;
output   gmem_dense_feature_map_read;
input  [63:0] gmem_softmax_feature_map_dout;
input  [4:0] gmem_softmax_feature_map_num_data_valid;
input  [4:0] gmem_softmax_feature_map_fifo_cap;
input   gmem_softmax_feature_map_empty_n;
output   gmem_softmax_feature_map_read;
input  [0:0] conv2d_32_activations_stream123_dout;
input  [15:0] conv2d_32_activations_stream123_num_data_valid;
input  [15:0] conv2d_32_activations_stream123_fifo_cap;
input   conv2d_32_activations_stream123_empty_n;
output   conv2d_32_activations_stream123_read;
input  [3:0] maxp2d_32_activations_window_stream_dout;
input  [13:0] maxp2d_32_activations_window_stream_num_data_valid;
input  [13:0] maxp2d_32_activations_window_stream_fifo_cap;
input   maxp2d_32_activations_window_stream_empty_n;
output   maxp2d_32_activations_window_stream_read;
input  [0:0] conv2d_64_activations_stream126_dout;
input  [14:0] conv2d_64_activations_stream126_num_data_valid;
input  [14:0] conv2d_64_activations_stream126_fifo_cap;
input   conv2d_64_activations_stream126_empty_n;
output   conv2d_64_activations_stream126_read;
input  [3:0] maxp2d_64_activations_window_stream_dout;
input  [12:0] maxp2d_64_activations_window_stream_num_data_valid;
input  [12:0] maxp2d_64_activations_window_stream_fifo_cap;
input   maxp2d_64_activations_window_stream_empty_n;
output   maxp2d_64_activations_window_stream_read;
input  [0:0] dense_activations_stream129_dout;
input  [7:0] dense_activations_stream129_num_data_valid;
input  [7:0] dense_activations_stream129_fifo_cap;
input   dense_activations_stream129_empty_n;
output   dense_activations_stream129_read;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg conv2d_32_f_map_out130_read;
reg maxp2d_32_f_map_out131_read;
reg conv2d_64_f_map_out132_read;
reg maxp2d_64_f_map_out133_read;
reg dense_f_map_out134_read;
reg softmax_f_map_out135_read;
reg m_axi_gmem_AWVALID;
reg[63:0] m_axi_gmem_AWADDR;
reg[0:0] m_axi_gmem_AWID;
reg[31:0] m_axi_gmem_AWLEN;
reg[2:0] m_axi_gmem_AWSIZE;
reg[1:0] m_axi_gmem_AWBURST;
reg[1:0] m_axi_gmem_AWLOCK;
reg[3:0] m_axi_gmem_AWCACHE;
reg[2:0] m_axi_gmem_AWPROT;
reg[3:0] m_axi_gmem_AWQOS;
reg[3:0] m_axi_gmem_AWREGION;
reg[0:0] m_axi_gmem_AWUSER;
reg m_axi_gmem_WVALID;
reg[511:0] m_axi_gmem_WDATA;
reg[63:0] m_axi_gmem_WSTRB;
reg m_axi_gmem_WLAST;
reg[0:0] m_axi_gmem_WID;
reg[0:0] m_axi_gmem_WUSER;
reg m_axi_gmem_BREADY;
reg gmem_conv2d_32_feature_map_read;
reg gmem_maxp2d_32_feature_map_read;
reg gmem_conv2d_64_feature_map_read;
reg gmem_maxp2d_64_feature_map_read;
reg gmem_dense_feature_map_read;
reg gmem_softmax_feature_map_read;
reg conv2d_32_activations_stream123_read;
reg maxp2d_32_activations_window_stream_read;
reg conv2d_64_activations_stream126_read;
reg maxp2d_64_activations_window_stream_read;
reg dense_activations_stream129_read;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [368:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem_blk_n_AW;
wire    ap_CS_fsm_state2;
reg    gmem_blk_n_B;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state142;
wire    ap_CS_fsm_state212;
wire    ap_CS_fsm_state282;
wire    ap_CS_fsm_state352;
reg    gmem_conv2d_32_feature_map_blk_n;
reg    gmem_maxp2d_32_feature_map_blk_n;
reg    gmem_conv2d_64_feature_map_blk_n;
reg    gmem_maxp2d_64_feature_map_blk_n;
reg    gmem_dense_feature_map_blk_n;
reg    gmem_softmax_feature_map_blk_n;
reg   [63:0] gmem_softmax_feature_map_read_reg_375;
reg   [57:0] trunc_ln_reg_380;
reg   [57:0] trunc_ln1_reg_386;
reg   [57:0] trunc_ln2_reg_392;
reg   [57:0] trunc_ln3_reg_398;
reg   [57:0] trunc_ln4_reg_404;
wire   [5:0] trunc_ln534_fu_321_p1;
reg   [5:0] trunc_ln534_reg_410;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_conv2d_32_f_map_out130_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WVALID;
wire   [511:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WDATA;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WSTRB;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WLAST;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WID;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_RREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_BREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_maxp2d_32_f_map_out131_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WVALID;
wire   [511:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WDATA;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WSTRB;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WLAST;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WID;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_RREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_BREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_conv2d_64_f_map_out132_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WVALID;
wire   [511:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WDATA;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WSTRB;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WLAST;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WID;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_RREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_BREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_maxp2d_64_f_map_out133_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WVALID;
wire   [511:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WDATA;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WSTRB;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WLAST;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WID;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_RREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_BREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_dense_f_map_out134_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WVALID;
wire   [511:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WDATA;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WSTRB;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WLAST;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WID;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_RREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_BREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_softmax_f_map_out135_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WVALID;
wire   [511:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WDATA;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WSTRB;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WLAST;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WID;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARVALID;
wire   [63:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARADDR;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARID;
wire   [31:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARLEN;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARSIZE;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARBURST;
wire   [1:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARLOCK;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARCACHE;
wire   [2:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARPROT;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARQOS;
wire   [3:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARREGION;
wire   [0:0] grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARUSER;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_RREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_BREADY;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_conv2d_32_activations_stream123_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_maxp2d_32_activations_window_stream_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_conv2d_64_activations_stream126_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_maxp2d_64_activations_window_stream_read;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_done;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_idle;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_ready;
wire    grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_dense_activations_stream129_read;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start_reg;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state74;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start_reg;
wire    ap_CS_fsm_state143;
wire    ap_CS_fsm_state144;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start_reg;
wire    ap_CS_fsm_state213;
wire    ap_CS_fsm_state214;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start_reg;
wire    ap_CS_fsm_state283;
wire    ap_CS_fsm_state284;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start_reg;
wire    ap_CS_fsm_state353;
wire    ap_CS_fsm_state354;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start_reg;
wire    ap_CS_fsm_state356;
wire    ap_CS_fsm_state357;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start_reg;
wire    ap_CS_fsm_state359;
wire    ap_CS_fsm_state360;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start_reg;
wire    ap_CS_fsm_state362;
wire    ap_CS_fsm_state363;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start_reg;
wire    ap_CS_fsm_state365;
wire    ap_CS_fsm_state366;
reg    grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start_reg;
wire    ap_CS_fsm_state368;
wire    ap_CS_fsm_state369;
wire  signed [63:0] sext_ln518_fu_325_p1;
wire  signed [63:0] sext_ln521_fu_335_p1;
wire  signed [63:0] sext_ln524_fu_345_p1;
wire  signed [63:0] sext_ln527_fu_355_p1;
wire  signed [63:0] sext_ln530_fu_365_p1;
reg    ap_block_state1;
reg   [368:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
wire    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire    ap_ST_fsm_state83_blk;
wire    ap_ST_fsm_state84_blk;
wire    ap_ST_fsm_state85_blk;
wire    ap_ST_fsm_state86_blk;
wire    ap_ST_fsm_state87_blk;
wire    ap_ST_fsm_state88_blk;
wire    ap_ST_fsm_state89_blk;
wire    ap_ST_fsm_state90_blk;
wire    ap_ST_fsm_state91_blk;
wire    ap_ST_fsm_state92_blk;
wire    ap_ST_fsm_state93_blk;
wire    ap_ST_fsm_state94_blk;
wire    ap_ST_fsm_state95_blk;
wire    ap_ST_fsm_state96_blk;
wire    ap_ST_fsm_state97_blk;
wire    ap_ST_fsm_state98_blk;
wire    ap_ST_fsm_state99_blk;
wire    ap_ST_fsm_state100_blk;
wire    ap_ST_fsm_state101_blk;
wire    ap_ST_fsm_state102_blk;
wire    ap_ST_fsm_state103_blk;
wire    ap_ST_fsm_state104_blk;
wire    ap_ST_fsm_state105_blk;
wire    ap_ST_fsm_state106_blk;
wire    ap_ST_fsm_state107_blk;
wire    ap_ST_fsm_state108_blk;
wire    ap_ST_fsm_state109_blk;
wire    ap_ST_fsm_state110_blk;
wire    ap_ST_fsm_state111_blk;
wire    ap_ST_fsm_state112_blk;
wire    ap_ST_fsm_state113_blk;
wire    ap_ST_fsm_state114_blk;
wire    ap_ST_fsm_state115_blk;
wire    ap_ST_fsm_state116_blk;
wire    ap_ST_fsm_state117_blk;
wire    ap_ST_fsm_state118_blk;
wire    ap_ST_fsm_state119_blk;
wire    ap_ST_fsm_state120_blk;
wire    ap_ST_fsm_state121_blk;
wire    ap_ST_fsm_state122_blk;
wire    ap_ST_fsm_state123_blk;
wire    ap_ST_fsm_state124_blk;
wire    ap_ST_fsm_state125_blk;
wire    ap_ST_fsm_state126_blk;
wire    ap_ST_fsm_state127_blk;
wire    ap_ST_fsm_state128_blk;
wire    ap_ST_fsm_state129_blk;
wire    ap_ST_fsm_state130_blk;
wire    ap_ST_fsm_state131_blk;
wire    ap_ST_fsm_state132_blk;
wire    ap_ST_fsm_state133_blk;
wire    ap_ST_fsm_state134_blk;
wire    ap_ST_fsm_state135_blk;
wire    ap_ST_fsm_state136_blk;
wire    ap_ST_fsm_state137_blk;
wire    ap_ST_fsm_state138_blk;
wire    ap_ST_fsm_state139_blk;
wire    ap_ST_fsm_state140_blk;
wire    ap_ST_fsm_state141_blk;
reg    ap_ST_fsm_state142_blk;
wire    ap_ST_fsm_state143_blk;
reg    ap_ST_fsm_state144_blk;
wire    ap_ST_fsm_state145_blk;
wire    ap_ST_fsm_state146_blk;
wire    ap_ST_fsm_state147_blk;
wire    ap_ST_fsm_state148_blk;
wire    ap_ST_fsm_state149_blk;
wire    ap_ST_fsm_state150_blk;
wire    ap_ST_fsm_state151_blk;
wire    ap_ST_fsm_state152_blk;
wire    ap_ST_fsm_state153_blk;
wire    ap_ST_fsm_state154_blk;
wire    ap_ST_fsm_state155_blk;
wire    ap_ST_fsm_state156_blk;
wire    ap_ST_fsm_state157_blk;
wire    ap_ST_fsm_state158_blk;
wire    ap_ST_fsm_state159_blk;
wire    ap_ST_fsm_state160_blk;
wire    ap_ST_fsm_state161_blk;
wire    ap_ST_fsm_state162_blk;
wire    ap_ST_fsm_state163_blk;
wire    ap_ST_fsm_state164_blk;
wire    ap_ST_fsm_state165_blk;
wire    ap_ST_fsm_state166_blk;
wire    ap_ST_fsm_state167_blk;
wire    ap_ST_fsm_state168_blk;
wire    ap_ST_fsm_state169_blk;
wire    ap_ST_fsm_state170_blk;
wire    ap_ST_fsm_state171_blk;
wire    ap_ST_fsm_state172_blk;
wire    ap_ST_fsm_state173_blk;
wire    ap_ST_fsm_state174_blk;
wire    ap_ST_fsm_state175_blk;
wire    ap_ST_fsm_state176_blk;
wire    ap_ST_fsm_state177_blk;
wire    ap_ST_fsm_state178_blk;
wire    ap_ST_fsm_state179_blk;
wire    ap_ST_fsm_state180_blk;
wire    ap_ST_fsm_state181_blk;
wire    ap_ST_fsm_state182_blk;
wire    ap_ST_fsm_state183_blk;
wire    ap_ST_fsm_state184_blk;
wire    ap_ST_fsm_state185_blk;
wire    ap_ST_fsm_state186_blk;
wire    ap_ST_fsm_state187_blk;
wire    ap_ST_fsm_state188_blk;
wire    ap_ST_fsm_state189_blk;
wire    ap_ST_fsm_state190_blk;
wire    ap_ST_fsm_state191_blk;
wire    ap_ST_fsm_state192_blk;
wire    ap_ST_fsm_state193_blk;
wire    ap_ST_fsm_state194_blk;
wire    ap_ST_fsm_state195_blk;
wire    ap_ST_fsm_state196_blk;
wire    ap_ST_fsm_state197_blk;
wire    ap_ST_fsm_state198_blk;
wire    ap_ST_fsm_state199_blk;
wire    ap_ST_fsm_state200_blk;
wire    ap_ST_fsm_state201_blk;
wire    ap_ST_fsm_state202_blk;
wire    ap_ST_fsm_state203_blk;
wire    ap_ST_fsm_state204_blk;
wire    ap_ST_fsm_state205_blk;
wire    ap_ST_fsm_state206_blk;
wire    ap_ST_fsm_state207_blk;
wire    ap_ST_fsm_state208_blk;
wire    ap_ST_fsm_state209_blk;
wire    ap_ST_fsm_state210_blk;
wire    ap_ST_fsm_state211_blk;
reg    ap_ST_fsm_state212_blk;
wire    ap_ST_fsm_state213_blk;
reg    ap_ST_fsm_state214_blk;
wire    ap_ST_fsm_state215_blk;
wire    ap_ST_fsm_state216_blk;
wire    ap_ST_fsm_state217_blk;
wire    ap_ST_fsm_state218_blk;
wire    ap_ST_fsm_state219_blk;
wire    ap_ST_fsm_state220_blk;
wire    ap_ST_fsm_state221_blk;
wire    ap_ST_fsm_state222_blk;
wire    ap_ST_fsm_state223_blk;
wire    ap_ST_fsm_state224_blk;
wire    ap_ST_fsm_state225_blk;
wire    ap_ST_fsm_state226_blk;
wire    ap_ST_fsm_state227_blk;
wire    ap_ST_fsm_state228_blk;
wire    ap_ST_fsm_state229_blk;
wire    ap_ST_fsm_state230_blk;
wire    ap_ST_fsm_state231_blk;
wire    ap_ST_fsm_state232_blk;
wire    ap_ST_fsm_state233_blk;
wire    ap_ST_fsm_state234_blk;
wire    ap_ST_fsm_state235_blk;
wire    ap_ST_fsm_state236_blk;
wire    ap_ST_fsm_state237_blk;
wire    ap_ST_fsm_state238_blk;
wire    ap_ST_fsm_state239_blk;
wire    ap_ST_fsm_state240_blk;
wire    ap_ST_fsm_state241_blk;
wire    ap_ST_fsm_state242_blk;
wire    ap_ST_fsm_state243_blk;
wire    ap_ST_fsm_state244_blk;
wire    ap_ST_fsm_state245_blk;
wire    ap_ST_fsm_state246_blk;
wire    ap_ST_fsm_state247_blk;
wire    ap_ST_fsm_state248_blk;
wire    ap_ST_fsm_state249_blk;
wire    ap_ST_fsm_state250_blk;
wire    ap_ST_fsm_state251_blk;
wire    ap_ST_fsm_state252_blk;
wire    ap_ST_fsm_state253_blk;
wire    ap_ST_fsm_state254_blk;
wire    ap_ST_fsm_state255_blk;
wire    ap_ST_fsm_state256_blk;
wire    ap_ST_fsm_state257_blk;
wire    ap_ST_fsm_state258_blk;
wire    ap_ST_fsm_state259_blk;
wire    ap_ST_fsm_state260_blk;
wire    ap_ST_fsm_state261_blk;
wire    ap_ST_fsm_state262_blk;
wire    ap_ST_fsm_state263_blk;
wire    ap_ST_fsm_state264_blk;
wire    ap_ST_fsm_state265_blk;
wire    ap_ST_fsm_state266_blk;
wire    ap_ST_fsm_state267_blk;
wire    ap_ST_fsm_state268_blk;
wire    ap_ST_fsm_state269_blk;
wire    ap_ST_fsm_state270_blk;
wire    ap_ST_fsm_state271_blk;
wire    ap_ST_fsm_state272_blk;
wire    ap_ST_fsm_state273_blk;
wire    ap_ST_fsm_state274_blk;
wire    ap_ST_fsm_state275_blk;
wire    ap_ST_fsm_state276_blk;
wire    ap_ST_fsm_state277_blk;
wire    ap_ST_fsm_state278_blk;
wire    ap_ST_fsm_state279_blk;
wire    ap_ST_fsm_state280_blk;
wire    ap_ST_fsm_state281_blk;
reg    ap_ST_fsm_state282_blk;
wire    ap_ST_fsm_state283_blk;
reg    ap_ST_fsm_state284_blk;
wire    ap_ST_fsm_state285_blk;
wire    ap_ST_fsm_state286_blk;
wire    ap_ST_fsm_state287_blk;
wire    ap_ST_fsm_state288_blk;
wire    ap_ST_fsm_state289_blk;
wire    ap_ST_fsm_state290_blk;
wire    ap_ST_fsm_state291_blk;
wire    ap_ST_fsm_state292_blk;
wire    ap_ST_fsm_state293_blk;
wire    ap_ST_fsm_state294_blk;
wire    ap_ST_fsm_state295_blk;
wire    ap_ST_fsm_state296_blk;
wire    ap_ST_fsm_state297_blk;
wire    ap_ST_fsm_state298_blk;
wire    ap_ST_fsm_state299_blk;
wire    ap_ST_fsm_state300_blk;
wire    ap_ST_fsm_state301_blk;
wire    ap_ST_fsm_state302_blk;
wire    ap_ST_fsm_state303_blk;
wire    ap_ST_fsm_state304_blk;
wire    ap_ST_fsm_state305_blk;
wire    ap_ST_fsm_state306_blk;
wire    ap_ST_fsm_state307_blk;
wire    ap_ST_fsm_state308_blk;
wire    ap_ST_fsm_state309_blk;
wire    ap_ST_fsm_state310_blk;
wire    ap_ST_fsm_state311_blk;
wire    ap_ST_fsm_state312_blk;
wire    ap_ST_fsm_state313_blk;
wire    ap_ST_fsm_state314_blk;
wire    ap_ST_fsm_state315_blk;
wire    ap_ST_fsm_state316_blk;
wire    ap_ST_fsm_state317_blk;
wire    ap_ST_fsm_state318_blk;
wire    ap_ST_fsm_state319_blk;
wire    ap_ST_fsm_state320_blk;
wire    ap_ST_fsm_state321_blk;
wire    ap_ST_fsm_state322_blk;
wire    ap_ST_fsm_state323_blk;
wire    ap_ST_fsm_state324_blk;
wire    ap_ST_fsm_state325_blk;
wire    ap_ST_fsm_state326_blk;
wire    ap_ST_fsm_state327_blk;
wire    ap_ST_fsm_state328_blk;
wire    ap_ST_fsm_state329_blk;
wire    ap_ST_fsm_state330_blk;
wire    ap_ST_fsm_state331_blk;
wire    ap_ST_fsm_state332_blk;
wire    ap_ST_fsm_state333_blk;
wire    ap_ST_fsm_state334_blk;
wire    ap_ST_fsm_state335_blk;
wire    ap_ST_fsm_state336_blk;
wire    ap_ST_fsm_state337_blk;
wire    ap_ST_fsm_state338_blk;
wire    ap_ST_fsm_state339_blk;
wire    ap_ST_fsm_state340_blk;
wire    ap_ST_fsm_state341_blk;
wire    ap_ST_fsm_state342_blk;
wire    ap_ST_fsm_state343_blk;
wire    ap_ST_fsm_state344_blk;
wire    ap_ST_fsm_state345_blk;
wire    ap_ST_fsm_state346_blk;
wire    ap_ST_fsm_state347_blk;
wire    ap_ST_fsm_state348_blk;
wire    ap_ST_fsm_state349_blk;
wire    ap_ST_fsm_state350_blk;
wire    ap_ST_fsm_state351_blk;
reg    ap_ST_fsm_state352_blk;
wire    ap_ST_fsm_state353_blk;
reg    ap_ST_fsm_state354_blk;
wire    ap_ST_fsm_state355_blk;
wire    ap_ST_fsm_state356_blk;
reg    ap_ST_fsm_state357_blk;
wire    ap_ST_fsm_state358_blk;
wire    ap_ST_fsm_state359_blk;
reg    ap_ST_fsm_state360_blk;
wire    ap_ST_fsm_state361_blk;
wire    ap_ST_fsm_state362_blk;
reg    ap_ST_fsm_state363_blk;
wire    ap_ST_fsm_state364_blk;
wire    ap_ST_fsm_state365_blk;
reg    ap_ST_fsm_state366_blk;
wire    ap_ST_fsm_state367_blk;
wire    ap_ST_fsm_state368_blk;
reg    ap_ST_fsm_state369_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 369'd1;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start_reg = 1'b0;
#0 grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start_reg = 1'b0;
end

accel_write_gmem_Pipeline_VITIS_LOOP_518_1 grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_ready),
    .conv2d_32_f_map_out130_dout(conv2d_32_f_map_out130_dout),
    .conv2d_32_f_map_out130_num_data_valid(16'd0),
    .conv2d_32_f_map_out130_fifo_cap(16'd0),
    .conv2d_32_f_map_out130_empty_n(conv2d_32_f_map_out130_empty_n),
    .conv2d_32_f_map_out130_read(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_conv2d_32_f_map_out130_read),
    .m_axi_gmem_AWVALID(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .sext_ln518(trunc_ln_reg_380)
);

accel_write_gmem_Pipeline_VITIS_LOOP_521_2 grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_ready),
    .maxp2d_32_f_map_out131_dout(maxp2d_32_f_map_out131_dout),
    .maxp2d_32_f_map_out131_num_data_valid(14'd0),
    .maxp2d_32_f_map_out131_fifo_cap(14'd0),
    .maxp2d_32_f_map_out131_empty_n(maxp2d_32_f_map_out131_empty_n),
    .maxp2d_32_f_map_out131_read(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_maxp2d_32_f_map_out131_read),
    .m_axi_gmem_AWVALID(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .sext_ln521(trunc_ln1_reg_386)
);

accel_write_gmem_Pipeline_VITIS_LOOP_524_3 grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_ready),
    .conv2d_64_f_map_out132_dout(conv2d_64_f_map_out132_dout),
    .conv2d_64_f_map_out132_num_data_valid(15'd0),
    .conv2d_64_f_map_out132_fifo_cap(15'd0),
    .conv2d_64_f_map_out132_empty_n(conv2d_64_f_map_out132_empty_n),
    .conv2d_64_f_map_out132_read(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_conv2d_64_f_map_out132_read),
    .m_axi_gmem_AWVALID(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .sext_ln524(trunc_ln2_reg_392)
);

accel_write_gmem_Pipeline_VITIS_LOOP_527_4 grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_ready),
    .maxp2d_64_f_map_out133_dout(maxp2d_64_f_map_out133_dout),
    .maxp2d_64_f_map_out133_num_data_valid(13'd0),
    .maxp2d_64_f_map_out133_fifo_cap(13'd0),
    .maxp2d_64_f_map_out133_empty_n(maxp2d_64_f_map_out133_empty_n),
    .maxp2d_64_f_map_out133_read(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_maxp2d_64_f_map_out133_read),
    .m_axi_gmem_AWVALID(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .sext_ln527(trunc_ln3_reg_398)
);

accel_write_gmem_Pipeline_VITIS_LOOP_530_5 grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_ready),
    .dense_f_map_out134_dout(dense_f_map_out134_dout),
    .dense_f_map_out134_num_data_valid(8'd0),
    .dense_f_map_out134_fifo_cap(8'd0),
    .dense_f_map_out134_empty_n(dense_f_map_out134_empty_n),
    .dense_f_map_out134_read(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_dense_f_map_out134_read),
    .m_axi_gmem_AWVALID(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .sext_ln530(trunc_ln4_reg_404)
);

accel_write_gmem_Pipeline_VITIS_LOOP_533_6 grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_ready),
    .softmax_f_map_out135_dout(softmax_f_map_out135_dout),
    .softmax_f_map_out135_num_data_valid(5'd0),
    .softmax_f_map_out135_fifo_cap(5'd0),
    .softmax_f_map_out135_empty_n(softmax_f_map_out135_empty_n),
    .softmax_f_map_out135_read(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_softmax_f_map_out135_read),
    .m_axi_gmem_AWVALID(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWVALID),
    .m_axi_gmem_AWREADY(m_axi_gmem_AWREADY),
    .m_axi_gmem_AWADDR(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWADDR),
    .m_axi_gmem_AWID(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWID),
    .m_axi_gmem_AWLEN(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWLEN),
    .m_axi_gmem_AWSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWSIZE),
    .m_axi_gmem_AWBURST(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWBURST),
    .m_axi_gmem_AWLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWLOCK),
    .m_axi_gmem_AWCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWCACHE),
    .m_axi_gmem_AWPROT(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWPROT),
    .m_axi_gmem_AWQOS(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWQOS),
    .m_axi_gmem_AWREGION(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWREGION),
    .m_axi_gmem_AWUSER(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWUSER),
    .m_axi_gmem_WVALID(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WVALID),
    .m_axi_gmem_WREADY(m_axi_gmem_WREADY),
    .m_axi_gmem_WDATA(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WDATA),
    .m_axi_gmem_WSTRB(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WSTRB),
    .m_axi_gmem_WLAST(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WLAST),
    .m_axi_gmem_WID(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WID),
    .m_axi_gmem_WUSER(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WUSER),
    .m_axi_gmem_ARVALID(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARVALID),
    .m_axi_gmem_ARREADY(1'b0),
    .m_axi_gmem_ARADDR(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARADDR),
    .m_axi_gmem_ARID(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARID),
    .m_axi_gmem_ARLEN(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARLEN),
    .m_axi_gmem_ARSIZE(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARSIZE),
    .m_axi_gmem_ARBURST(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARBURST),
    .m_axi_gmem_ARLOCK(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARLOCK),
    .m_axi_gmem_ARCACHE(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARCACHE),
    .m_axi_gmem_ARPROT(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARPROT),
    .m_axi_gmem_ARQOS(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARQOS),
    .m_axi_gmem_ARREGION(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARREGION),
    .m_axi_gmem_ARUSER(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_ARUSER),
    .m_axi_gmem_RVALID(1'b0),
    .m_axi_gmem_RREADY(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_RREADY),
    .m_axi_gmem_RDATA(512'd0),
    .m_axi_gmem_RLAST(1'b0),
    .m_axi_gmem_RID(1'd0),
    .m_axi_gmem_RFIFONUM(9'd0),
    .m_axi_gmem_RUSER(1'd0),
    .m_axi_gmem_RRESP(2'd0),
    .m_axi_gmem_BVALID(m_axi_gmem_BVALID),
    .m_axi_gmem_BREADY(grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_BREADY),
    .m_axi_gmem_BRESP(m_axi_gmem_BRESP),
    .m_axi_gmem_BID(m_axi_gmem_BID),
    .m_axi_gmem_BUSER(m_axi_gmem_BUSER),
    .gmem_softmax_feature_map_load(gmem_softmax_feature_map_read_reg_375),
    .trunc_ln534_1(trunc_ln534_reg_410)
);

accel_write_gmem_Pipeline_VITIS_LOOP_537_7 grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_ready),
    .conv2d_32_activations_stream123_dout(conv2d_32_activations_stream123_dout),
    .conv2d_32_activations_stream123_num_data_valid(16'd0),
    .conv2d_32_activations_stream123_fifo_cap(16'd0),
    .conv2d_32_activations_stream123_empty_n(conv2d_32_activations_stream123_empty_n),
    .conv2d_32_activations_stream123_read(grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_conv2d_32_activations_stream123_read)
);

accel_write_gmem_Pipeline_VITIS_LOOP_540_8 grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_ready),
    .maxp2d_32_activations_window_stream_dout(maxp2d_32_activations_window_stream_dout),
    .maxp2d_32_activations_window_stream_num_data_valid(14'd0),
    .maxp2d_32_activations_window_stream_fifo_cap(14'd0),
    .maxp2d_32_activations_window_stream_empty_n(maxp2d_32_activations_window_stream_empty_n),
    .maxp2d_32_activations_window_stream_read(grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_maxp2d_32_activations_window_stream_read)
);

accel_write_gmem_Pipeline_VITIS_LOOP_543_9 grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_ready),
    .conv2d_64_activations_stream126_dout(conv2d_64_activations_stream126_dout),
    .conv2d_64_activations_stream126_num_data_valid(15'd0),
    .conv2d_64_activations_stream126_fifo_cap(15'd0),
    .conv2d_64_activations_stream126_empty_n(conv2d_64_activations_stream126_empty_n),
    .conv2d_64_activations_stream126_read(grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_conv2d_64_activations_stream126_read)
);

accel_write_gmem_Pipeline_VITIS_LOOP_546_10 grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_ready),
    .maxp2d_64_activations_window_stream_dout(maxp2d_64_activations_window_stream_dout),
    .maxp2d_64_activations_window_stream_num_data_valid(13'd0),
    .maxp2d_64_activations_window_stream_fifo_cap(13'd0),
    .maxp2d_64_activations_window_stream_empty_n(maxp2d_64_activations_window_stream_empty_n),
    .maxp2d_64_activations_window_stream_read(grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_maxp2d_64_activations_window_stream_read)
);

accel_write_gmem_Pipeline_VITIS_LOOP_549_11 grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start),
    .ap_done(grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_done),
    .ap_idle(grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_idle),
    .ap_ready(grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_ready),
    .dense_activations_stream129_dout(dense_activations_stream129_dout),
    .dense_activations_stream129_num_data_valid(8'd0),
    .dense_activations_stream129_fifo_cap(8'd0),
    .dense_activations_stream129_empty_n(dense_activations_stream129_empty_n),
    .dense_activations_stream129_read(grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_dense_activations_stream129_read)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state369) & (grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_done == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state73)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state143)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state213)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state283)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state353)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state356)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state359)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state362)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state365)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state368)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start_reg <= 1'b1;
        end else if ((grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_ready == 1'b1)) begin
            grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        gmem_softmax_feature_map_read_reg_375 <= gmem_softmax_feature_map_dout;
        trunc_ln1_reg_386 <= {{gmem_maxp2d_32_feature_map_dout[63:6]}};
        trunc_ln2_reg_392 <= {{gmem_conv2d_64_feature_map_dout[63:6]}};
        trunc_ln3_reg_398 <= {{gmem_maxp2d_64_feature_map_dout[63:6]}};
        trunc_ln4_reg_404 <= {{gmem_dense_feature_map_dout[63:6]}};
        trunc_ln534_reg_410 <= trunc_ln534_fu_321_p1;
        trunc_ln_reg_380 <= {{gmem_conv2d_32_feature_map_dout[63:6]}};
    end
end

assign ap_ST_fsm_state100_blk = 1'b0;

assign ap_ST_fsm_state101_blk = 1'b0;

assign ap_ST_fsm_state102_blk = 1'b0;

assign ap_ST_fsm_state103_blk = 1'b0;

assign ap_ST_fsm_state104_blk = 1'b0;

assign ap_ST_fsm_state105_blk = 1'b0;

assign ap_ST_fsm_state106_blk = 1'b0;

assign ap_ST_fsm_state107_blk = 1'b0;

assign ap_ST_fsm_state108_blk = 1'b0;

assign ap_ST_fsm_state109_blk = 1'b0;

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state110_blk = 1'b0;

assign ap_ST_fsm_state111_blk = 1'b0;

assign ap_ST_fsm_state112_blk = 1'b0;

assign ap_ST_fsm_state113_blk = 1'b0;

assign ap_ST_fsm_state114_blk = 1'b0;

assign ap_ST_fsm_state115_blk = 1'b0;

assign ap_ST_fsm_state116_blk = 1'b0;

assign ap_ST_fsm_state117_blk = 1'b0;

assign ap_ST_fsm_state118_blk = 1'b0;

assign ap_ST_fsm_state119_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state120_blk = 1'b0;

assign ap_ST_fsm_state121_blk = 1'b0;

assign ap_ST_fsm_state122_blk = 1'b0;

assign ap_ST_fsm_state123_blk = 1'b0;

assign ap_ST_fsm_state124_blk = 1'b0;

assign ap_ST_fsm_state125_blk = 1'b0;

assign ap_ST_fsm_state126_blk = 1'b0;

assign ap_ST_fsm_state127_blk = 1'b0;

assign ap_ST_fsm_state128_blk = 1'b0;

assign ap_ST_fsm_state129_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state130_blk = 1'b0;

assign ap_ST_fsm_state131_blk = 1'b0;

assign ap_ST_fsm_state132_blk = 1'b0;

assign ap_ST_fsm_state133_blk = 1'b0;

assign ap_ST_fsm_state134_blk = 1'b0;

assign ap_ST_fsm_state135_blk = 1'b0;

assign ap_ST_fsm_state136_blk = 1'b0;

assign ap_ST_fsm_state137_blk = 1'b0;

assign ap_ST_fsm_state138_blk = 1'b0;

assign ap_ST_fsm_state139_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state140_blk = 1'b0;

assign ap_ST_fsm_state141_blk = 1'b0;

always @ (*) begin
    if (((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0))) begin
        ap_ST_fsm_state142_blk = 1'b1;
    end else begin
        ap_ST_fsm_state142_blk = 1'b0;
    end
end

assign ap_ST_fsm_state143_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_done == 1'b0)) begin
        ap_ST_fsm_state144_blk = 1'b1;
    end else begin
        ap_ST_fsm_state144_blk = 1'b0;
    end
end

assign ap_ST_fsm_state145_blk = 1'b0;

assign ap_ST_fsm_state146_blk = 1'b0;

assign ap_ST_fsm_state147_blk = 1'b0;

assign ap_ST_fsm_state148_blk = 1'b0;

assign ap_ST_fsm_state149_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state150_blk = 1'b0;

assign ap_ST_fsm_state151_blk = 1'b0;

assign ap_ST_fsm_state152_blk = 1'b0;

assign ap_ST_fsm_state153_blk = 1'b0;

assign ap_ST_fsm_state154_blk = 1'b0;

assign ap_ST_fsm_state155_blk = 1'b0;

assign ap_ST_fsm_state156_blk = 1'b0;

assign ap_ST_fsm_state157_blk = 1'b0;

assign ap_ST_fsm_state158_blk = 1'b0;

assign ap_ST_fsm_state159_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state160_blk = 1'b0;

assign ap_ST_fsm_state161_blk = 1'b0;

assign ap_ST_fsm_state162_blk = 1'b0;

assign ap_ST_fsm_state163_blk = 1'b0;

assign ap_ST_fsm_state164_blk = 1'b0;

assign ap_ST_fsm_state165_blk = 1'b0;

assign ap_ST_fsm_state166_blk = 1'b0;

assign ap_ST_fsm_state167_blk = 1'b0;

assign ap_ST_fsm_state168_blk = 1'b0;

assign ap_ST_fsm_state169_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state170_blk = 1'b0;

assign ap_ST_fsm_state171_blk = 1'b0;

assign ap_ST_fsm_state172_blk = 1'b0;

assign ap_ST_fsm_state173_blk = 1'b0;

assign ap_ST_fsm_state174_blk = 1'b0;

assign ap_ST_fsm_state175_blk = 1'b0;

assign ap_ST_fsm_state176_blk = 1'b0;

assign ap_ST_fsm_state177_blk = 1'b0;

assign ap_ST_fsm_state178_blk = 1'b0;

assign ap_ST_fsm_state179_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state180_blk = 1'b0;

assign ap_ST_fsm_state181_blk = 1'b0;

assign ap_ST_fsm_state182_blk = 1'b0;

assign ap_ST_fsm_state183_blk = 1'b0;

assign ap_ST_fsm_state184_blk = 1'b0;

assign ap_ST_fsm_state185_blk = 1'b0;

assign ap_ST_fsm_state186_blk = 1'b0;

assign ap_ST_fsm_state187_blk = 1'b0;

assign ap_ST_fsm_state188_blk = 1'b0;

assign ap_ST_fsm_state189_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state190_blk = 1'b0;

assign ap_ST_fsm_state191_blk = 1'b0;

assign ap_ST_fsm_state192_blk = 1'b0;

assign ap_ST_fsm_state193_blk = 1'b0;

assign ap_ST_fsm_state194_blk = 1'b0;

assign ap_ST_fsm_state195_blk = 1'b0;

assign ap_ST_fsm_state196_blk = 1'b0;

assign ap_ST_fsm_state197_blk = 1'b0;

assign ap_ST_fsm_state198_blk = 1'b0;

assign ap_ST_fsm_state199_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if (((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state200_blk = 1'b0;

assign ap_ST_fsm_state201_blk = 1'b0;

assign ap_ST_fsm_state202_blk = 1'b0;

assign ap_ST_fsm_state203_blk = 1'b0;

assign ap_ST_fsm_state204_blk = 1'b0;

assign ap_ST_fsm_state205_blk = 1'b0;

assign ap_ST_fsm_state206_blk = 1'b0;

assign ap_ST_fsm_state207_blk = 1'b0;

assign ap_ST_fsm_state208_blk = 1'b0;

assign ap_ST_fsm_state209_blk = 1'b0;

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state210_blk = 1'b0;

assign ap_ST_fsm_state211_blk = 1'b0;

always @ (*) begin
    if (((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0))) begin
        ap_ST_fsm_state212_blk = 1'b1;
    end else begin
        ap_ST_fsm_state212_blk = 1'b0;
    end
end

assign ap_ST_fsm_state213_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_done == 1'b0)) begin
        ap_ST_fsm_state214_blk = 1'b1;
    end else begin
        ap_ST_fsm_state214_blk = 1'b0;
    end
end

assign ap_ST_fsm_state215_blk = 1'b0;

assign ap_ST_fsm_state216_blk = 1'b0;

assign ap_ST_fsm_state217_blk = 1'b0;

assign ap_ST_fsm_state218_blk = 1'b0;

assign ap_ST_fsm_state219_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state220_blk = 1'b0;

assign ap_ST_fsm_state221_blk = 1'b0;

assign ap_ST_fsm_state222_blk = 1'b0;

assign ap_ST_fsm_state223_blk = 1'b0;

assign ap_ST_fsm_state224_blk = 1'b0;

assign ap_ST_fsm_state225_blk = 1'b0;

assign ap_ST_fsm_state226_blk = 1'b0;

assign ap_ST_fsm_state227_blk = 1'b0;

assign ap_ST_fsm_state228_blk = 1'b0;

assign ap_ST_fsm_state229_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state230_blk = 1'b0;

assign ap_ST_fsm_state231_blk = 1'b0;

assign ap_ST_fsm_state232_blk = 1'b0;

assign ap_ST_fsm_state233_blk = 1'b0;

assign ap_ST_fsm_state234_blk = 1'b0;

assign ap_ST_fsm_state235_blk = 1'b0;

assign ap_ST_fsm_state236_blk = 1'b0;

assign ap_ST_fsm_state237_blk = 1'b0;

assign ap_ST_fsm_state238_blk = 1'b0;

assign ap_ST_fsm_state239_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state240_blk = 1'b0;

assign ap_ST_fsm_state241_blk = 1'b0;

assign ap_ST_fsm_state242_blk = 1'b0;

assign ap_ST_fsm_state243_blk = 1'b0;

assign ap_ST_fsm_state244_blk = 1'b0;

assign ap_ST_fsm_state245_blk = 1'b0;

assign ap_ST_fsm_state246_blk = 1'b0;

assign ap_ST_fsm_state247_blk = 1'b0;

assign ap_ST_fsm_state248_blk = 1'b0;

assign ap_ST_fsm_state249_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state250_blk = 1'b0;

assign ap_ST_fsm_state251_blk = 1'b0;

assign ap_ST_fsm_state252_blk = 1'b0;

assign ap_ST_fsm_state253_blk = 1'b0;

assign ap_ST_fsm_state254_blk = 1'b0;

assign ap_ST_fsm_state255_blk = 1'b0;

assign ap_ST_fsm_state256_blk = 1'b0;

assign ap_ST_fsm_state257_blk = 1'b0;

assign ap_ST_fsm_state258_blk = 1'b0;

assign ap_ST_fsm_state259_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state260_blk = 1'b0;

assign ap_ST_fsm_state261_blk = 1'b0;

assign ap_ST_fsm_state262_blk = 1'b0;

assign ap_ST_fsm_state263_blk = 1'b0;

assign ap_ST_fsm_state264_blk = 1'b0;

assign ap_ST_fsm_state265_blk = 1'b0;

assign ap_ST_fsm_state266_blk = 1'b0;

assign ap_ST_fsm_state267_blk = 1'b0;

assign ap_ST_fsm_state268_blk = 1'b0;

assign ap_ST_fsm_state269_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state270_blk = 1'b0;

assign ap_ST_fsm_state271_blk = 1'b0;

assign ap_ST_fsm_state272_blk = 1'b0;

assign ap_ST_fsm_state273_blk = 1'b0;

assign ap_ST_fsm_state274_blk = 1'b0;

assign ap_ST_fsm_state275_blk = 1'b0;

assign ap_ST_fsm_state276_blk = 1'b0;

assign ap_ST_fsm_state277_blk = 1'b0;

assign ap_ST_fsm_state278_blk = 1'b0;

assign ap_ST_fsm_state279_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state280_blk = 1'b0;

assign ap_ST_fsm_state281_blk = 1'b0;

always @ (*) begin
    if (((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0))) begin
        ap_ST_fsm_state282_blk = 1'b1;
    end else begin
        ap_ST_fsm_state282_blk = 1'b0;
    end
end

assign ap_ST_fsm_state283_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_done == 1'b0)) begin
        ap_ST_fsm_state284_blk = 1'b1;
    end else begin
        ap_ST_fsm_state284_blk = 1'b0;
    end
end

assign ap_ST_fsm_state285_blk = 1'b0;

assign ap_ST_fsm_state286_blk = 1'b0;

assign ap_ST_fsm_state287_blk = 1'b0;

assign ap_ST_fsm_state288_blk = 1'b0;

assign ap_ST_fsm_state289_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state290_blk = 1'b0;

assign ap_ST_fsm_state291_blk = 1'b0;

assign ap_ST_fsm_state292_blk = 1'b0;

assign ap_ST_fsm_state293_blk = 1'b0;

assign ap_ST_fsm_state294_blk = 1'b0;

assign ap_ST_fsm_state295_blk = 1'b0;

assign ap_ST_fsm_state296_blk = 1'b0;

assign ap_ST_fsm_state297_blk = 1'b0;

assign ap_ST_fsm_state298_blk = 1'b0;

assign ap_ST_fsm_state299_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_AWREADY == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state300_blk = 1'b0;

assign ap_ST_fsm_state301_blk = 1'b0;

assign ap_ST_fsm_state302_blk = 1'b0;

assign ap_ST_fsm_state303_blk = 1'b0;

assign ap_ST_fsm_state304_blk = 1'b0;

assign ap_ST_fsm_state305_blk = 1'b0;

assign ap_ST_fsm_state306_blk = 1'b0;

assign ap_ST_fsm_state307_blk = 1'b0;

assign ap_ST_fsm_state308_blk = 1'b0;

assign ap_ST_fsm_state309_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state310_blk = 1'b0;

assign ap_ST_fsm_state311_blk = 1'b0;

assign ap_ST_fsm_state312_blk = 1'b0;

assign ap_ST_fsm_state313_blk = 1'b0;

assign ap_ST_fsm_state314_blk = 1'b0;

assign ap_ST_fsm_state315_blk = 1'b0;

assign ap_ST_fsm_state316_blk = 1'b0;

assign ap_ST_fsm_state317_blk = 1'b0;

assign ap_ST_fsm_state318_blk = 1'b0;

assign ap_ST_fsm_state319_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state320_blk = 1'b0;

assign ap_ST_fsm_state321_blk = 1'b0;

assign ap_ST_fsm_state322_blk = 1'b0;

assign ap_ST_fsm_state323_blk = 1'b0;

assign ap_ST_fsm_state324_blk = 1'b0;

assign ap_ST_fsm_state325_blk = 1'b0;

assign ap_ST_fsm_state326_blk = 1'b0;

assign ap_ST_fsm_state327_blk = 1'b0;

assign ap_ST_fsm_state328_blk = 1'b0;

assign ap_ST_fsm_state329_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state330_blk = 1'b0;

assign ap_ST_fsm_state331_blk = 1'b0;

assign ap_ST_fsm_state332_blk = 1'b0;

assign ap_ST_fsm_state333_blk = 1'b0;

assign ap_ST_fsm_state334_blk = 1'b0;

assign ap_ST_fsm_state335_blk = 1'b0;

assign ap_ST_fsm_state336_blk = 1'b0;

assign ap_ST_fsm_state337_blk = 1'b0;

assign ap_ST_fsm_state338_blk = 1'b0;

assign ap_ST_fsm_state339_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state340_blk = 1'b0;

assign ap_ST_fsm_state341_blk = 1'b0;

assign ap_ST_fsm_state342_blk = 1'b0;

assign ap_ST_fsm_state343_blk = 1'b0;

assign ap_ST_fsm_state344_blk = 1'b0;

assign ap_ST_fsm_state345_blk = 1'b0;

assign ap_ST_fsm_state346_blk = 1'b0;

assign ap_ST_fsm_state347_blk = 1'b0;

assign ap_ST_fsm_state348_blk = 1'b0;

assign ap_ST_fsm_state349_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state350_blk = 1'b0;

assign ap_ST_fsm_state351_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem_BVALID == 1'b0)) begin
        ap_ST_fsm_state352_blk = 1'b1;
    end else begin
        ap_ST_fsm_state352_blk = 1'b0;
    end
end

assign ap_ST_fsm_state353_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_done == 1'b0)) begin
        ap_ST_fsm_state354_blk = 1'b1;
    end else begin
        ap_ST_fsm_state354_blk = 1'b0;
    end
end

assign ap_ST_fsm_state355_blk = 1'b0;

assign ap_ST_fsm_state356_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_done == 1'b0)) begin
        ap_ST_fsm_state357_blk = 1'b1;
    end else begin
        ap_ST_fsm_state357_blk = 1'b0;
    end
end

assign ap_ST_fsm_state358_blk = 1'b0;

assign ap_ST_fsm_state359_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_done == 1'b0)) begin
        ap_ST_fsm_state360_blk = 1'b1;
    end else begin
        ap_ST_fsm_state360_blk = 1'b0;
    end
end

assign ap_ST_fsm_state361_blk = 1'b0;

assign ap_ST_fsm_state362_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_done == 1'b0)) begin
        ap_ST_fsm_state363_blk = 1'b1;
    end else begin
        ap_ST_fsm_state363_blk = 1'b0;
    end
end

assign ap_ST_fsm_state364_blk = 1'b0;

assign ap_ST_fsm_state365_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_done == 1'b0)) begin
        ap_ST_fsm_state366_blk = 1'b1;
    end else begin
        ap_ST_fsm_state366_blk = 1'b0;
    end
end

assign ap_ST_fsm_state367_blk = 1'b0;

assign ap_ST_fsm_state368_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_done == 1'b0)) begin
        ap_ST_fsm_state369_blk = 1'b1;
    end else begin
        ap_ST_fsm_state369_blk = 1'b0;
    end
end

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

always @ (*) begin
    if (((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0))) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

assign ap_ST_fsm_state73_blk = 1'b0;

always @ (*) begin
    if ((grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_done == 1'b0)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

assign ap_ST_fsm_state78_blk = 1'b0;

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

assign ap_ST_fsm_state82_blk = 1'b0;

assign ap_ST_fsm_state83_blk = 1'b0;

assign ap_ST_fsm_state84_blk = 1'b0;

assign ap_ST_fsm_state85_blk = 1'b0;

assign ap_ST_fsm_state86_blk = 1'b0;

assign ap_ST_fsm_state87_blk = 1'b0;

assign ap_ST_fsm_state88_blk = 1'b0;

assign ap_ST_fsm_state89_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state90_blk = 1'b0;

assign ap_ST_fsm_state91_blk = 1'b0;

assign ap_ST_fsm_state92_blk = 1'b0;

assign ap_ST_fsm_state93_blk = 1'b0;

assign ap_ST_fsm_state94_blk = 1'b0;

assign ap_ST_fsm_state95_blk = 1'b0;

assign ap_ST_fsm_state96_blk = 1'b0;

assign ap_ST_fsm_state97_blk = 1'b0;

assign ap_ST_fsm_state98_blk = 1'b0;

assign ap_ST_fsm_state99_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state369) & (grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_done == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state369) & (grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_done == 1'b1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state357)) begin
        conv2d_32_activations_stream123_read = grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_conv2d_32_activations_stream123_read;
    end else begin
        conv2d_32_activations_stream123_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        conv2d_32_f_map_out130_read = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_conv2d_32_f_map_out130_read;
    end else begin
        conv2d_32_f_map_out130_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state363)) begin
        conv2d_64_activations_stream126_read = grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_conv2d_64_activations_stream126_read;
    end else begin
        conv2d_64_activations_stream126_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state144)) begin
        conv2d_64_f_map_out132_read = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_conv2d_64_f_map_out132_read;
    end else begin
        conv2d_64_f_map_out132_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state369)) begin
        dense_activations_stream129_read = grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_dense_activations_stream129_read;
    end else begin
        dense_activations_stream129_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state284)) begin
        dense_f_map_out134_read = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_dense_f_map_out134_read;
    end else begin
        dense_f_map_out134_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state282) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state2))) begin
        gmem_blk_n_AW = m_axi_gmem_AWREADY;
    end else begin
        gmem_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state352) | (1'b1 == ap_CS_fsm_state282) | (1'b1 == ap_CS_fsm_state212) | (1'b1 == ap_CS_fsm_state142) | (1'b1 == ap_CS_fsm_state72))) begin
        gmem_blk_n_B = m_axi_gmem_BVALID;
    end else begin
        gmem_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_conv2d_32_feature_map_blk_n = gmem_conv2d_32_feature_map_empty_n;
    end else begin
        gmem_conv2d_32_feature_map_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_conv2d_32_feature_map_read = 1'b1;
    end else begin
        gmem_conv2d_32_feature_map_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_conv2d_64_feature_map_blk_n = gmem_conv2d_64_feature_map_empty_n;
    end else begin
        gmem_conv2d_64_feature_map_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_conv2d_64_feature_map_read = 1'b1;
    end else begin
        gmem_conv2d_64_feature_map_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_dense_feature_map_blk_n = gmem_dense_feature_map_empty_n;
    end else begin
        gmem_dense_feature_map_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_dense_feature_map_read = 1'b1;
    end else begin
        gmem_dense_feature_map_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_maxp2d_32_feature_map_blk_n = gmem_maxp2d_32_feature_map_empty_n;
    end else begin
        gmem_maxp2d_32_feature_map_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_maxp2d_32_feature_map_read = 1'b1;
    end else begin
        gmem_maxp2d_32_feature_map_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_maxp2d_64_feature_map_blk_n = gmem_maxp2d_64_feature_map_empty_n;
    end else begin
        gmem_maxp2d_64_feature_map_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_maxp2d_64_feature_map_read = 1'b1;
    end else begin
        gmem_maxp2d_64_feature_map_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_softmax_feature_map_blk_n = gmem_softmax_feature_map_empty_n;
    end else begin
        gmem_softmax_feature_map_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        gmem_softmax_feature_map_read = 1'b1;
    end else begin
        gmem_softmax_feature_map_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state282))) begin
        m_axi_gmem_AWADDR = sext_ln530_fu_365_p1;
    end else if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state212))) begin
        m_axi_gmem_AWADDR = sext_ln527_fu_355_p1;
    end else if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
        m_axi_gmem_AWADDR = sext_ln524_fu_345_p1;
    end else if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem_AWADDR = sext_ln521_fu_335_p1;
    end else if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_AWADDR = sext_ln518_fu_325_p1;
    end else if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWADDR = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWADDR = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWADDR = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWADDR = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWADDR = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWADDR;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWADDR = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWADDR;
    end else begin
        m_axi_gmem_AWADDR = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWBURST = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWBURST = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWBURST = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWBURST = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWBURST = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWBURST;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWBURST = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWBURST;
    end else begin
        m_axi_gmem_AWBURST = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWCACHE = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWCACHE = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWCACHE = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWCACHE = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWCACHE = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWCACHE;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWCACHE = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWCACHE;
    end else begin
        m_axi_gmem_AWCACHE = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWID = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWID = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWID = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWID = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWID = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWID = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWID;
    end else begin
        m_axi_gmem_AWID = 1'd0;
    end
end

always @ (*) begin
    if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state282))) begin
        m_axi_gmem_AWLEN = 32'd8;
    end else if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state212))) begin
        m_axi_gmem_AWLEN = 32'd196;
    end else if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
        m_axi_gmem_AWLEN = 32'd784;
    end else if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem_AWLEN = 32'd392;
    end else if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
        m_axi_gmem_AWLEN = 32'd1568;
    end else if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWLEN = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWLEN = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWLEN = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWLEN = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWLEN = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWLEN;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWLEN = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWLEN;
    end else begin
        m_axi_gmem_AWLEN = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWLOCK = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWLOCK = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWLOCK = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWLOCK = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWLOCK = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWLOCK;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWLOCK = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWLOCK;
    end else begin
        m_axi_gmem_AWLOCK = 2'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWPROT = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWPROT = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWPROT = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWPROT = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWPROT = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWPROT;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWPROT = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWPROT;
    end else begin
        m_axi_gmem_AWPROT = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWQOS = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWQOS = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWQOS = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWQOS = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWQOS = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWQOS;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWQOS = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWQOS;
    end else begin
        m_axi_gmem_AWQOS = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWREGION = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWREGION = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWREGION = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWREGION = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWREGION = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWREGION;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWREGION = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWREGION;
    end else begin
        m_axi_gmem_AWREGION = 4'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWSIZE = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWSIZE = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWSIZE = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWSIZE = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWSIZE = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWSIZE;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWSIZE = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWSIZE;
    end else begin
        m_axi_gmem_AWSIZE = 3'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWUSER = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWUSER = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWUSER = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWUSER = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWUSER = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWUSER;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWUSER = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWUSER;
    end else begin
        m_axi_gmem_AWUSER = 1'd0;
    end
end

always @ (*) begin
    if (((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state282)) | (~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state212)) | (~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state142)) | (~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72)) | ((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2)))) begin
        m_axi_gmem_AWVALID = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_AWVALID = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_AWVALID = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_AWVALID = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_AWVALID = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_AWVALID = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_AWVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_AWVALID = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_AWVALID;
    end else begin
        m_axi_gmem_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((m_axi_gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state352)) | (~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state282)) | (~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state212)) | (~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state142)) | (~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72)))) begin
        m_axi_gmem_BREADY = 1'b1;
    end else if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_BREADY = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_BREADY = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_BREADY = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_BREADY = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_BREADY = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_BREADY;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_BREADY = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_BREADY;
    end else begin
        m_axi_gmem_BREADY = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_WDATA = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_WDATA = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_WDATA = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_WDATA = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_WDATA = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WDATA;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_WDATA = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WDATA;
    end else begin
        m_axi_gmem_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_WID = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_WID = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_WID = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_WID = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_WID = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_WID = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WID;
    end else begin
        m_axi_gmem_WID = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_WLAST = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_WLAST = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_WLAST = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_WLAST = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_WLAST = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WLAST;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_WLAST = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WLAST;
    end else begin
        m_axi_gmem_WLAST = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_WSTRB = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_WSTRB = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_WSTRB = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_WSTRB = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_WSTRB = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WSTRB;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_WSTRB = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WSTRB;
    end else begin
        m_axi_gmem_WSTRB = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_WUSER = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_WUSER = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_WUSER = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_WUSER = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_WUSER = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WUSER;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_WUSER = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WUSER;
    end else begin
        m_axi_gmem_WUSER = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state354) | (1'b1 == ap_CS_fsm_state353))) begin
        m_axi_gmem_WVALID = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state284) | (1'b1 == ap_CS_fsm_state283))) begin
        m_axi_gmem_WVALID = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state214) | (1'b1 == ap_CS_fsm_state213))) begin
        m_axi_gmem_WVALID = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state144) | (1'b1 == ap_CS_fsm_state143))) begin
        m_axi_gmem_WVALID = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73))) begin
        m_axi_gmem_WVALID = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_m_axi_gmem_WVALID;
    end else if (((1'b1 == ap_CS_fsm_state4) | (1'b1 == ap_CS_fsm_state3))) begin
        m_axi_gmem_WVALID = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_m_axi_gmem_WVALID;
    end else begin
        m_axi_gmem_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state360)) begin
        maxp2d_32_activations_window_stream_read = grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_maxp2d_32_activations_window_stream_read;
    end else begin
        maxp2d_32_activations_window_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state74)) begin
        maxp2d_32_f_map_out131_read = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_maxp2d_32_f_map_out131_read;
    end else begin
        maxp2d_32_f_map_out131_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state366)) begin
        maxp2d_64_activations_window_stream_read = grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_maxp2d_64_activations_window_stream_read;
    end else begin
        maxp2d_64_activations_window_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state214)) begin
        maxp2d_64_f_map_out133_read = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_maxp2d_64_f_map_out133_read;
    end else begin
        maxp2d_64_f_map_out133_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state354)) begin
        softmax_f_map_out135_read = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_softmax_f_map_out135_read;
    end else begin
        softmax_f_map_out135_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((m_axi_gmem_AWREADY == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            ap_NS_fsm = ap_ST_fsm_state56;
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state74))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            ap_NS_fsm = ap_ST_fsm_state79;
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state82;
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state83;
        end
        ap_ST_fsm_state83 : begin
            ap_NS_fsm = ap_ST_fsm_state84;
        end
        ap_ST_fsm_state84 : begin
            ap_NS_fsm = ap_ST_fsm_state85;
        end
        ap_ST_fsm_state85 : begin
            ap_NS_fsm = ap_ST_fsm_state86;
        end
        ap_ST_fsm_state86 : begin
            ap_NS_fsm = ap_ST_fsm_state87;
        end
        ap_ST_fsm_state87 : begin
            ap_NS_fsm = ap_ST_fsm_state88;
        end
        ap_ST_fsm_state88 : begin
            ap_NS_fsm = ap_ST_fsm_state89;
        end
        ap_ST_fsm_state89 : begin
            ap_NS_fsm = ap_ST_fsm_state90;
        end
        ap_ST_fsm_state90 : begin
            ap_NS_fsm = ap_ST_fsm_state91;
        end
        ap_ST_fsm_state91 : begin
            ap_NS_fsm = ap_ST_fsm_state92;
        end
        ap_ST_fsm_state92 : begin
            ap_NS_fsm = ap_ST_fsm_state93;
        end
        ap_ST_fsm_state93 : begin
            ap_NS_fsm = ap_ST_fsm_state94;
        end
        ap_ST_fsm_state94 : begin
            ap_NS_fsm = ap_ST_fsm_state95;
        end
        ap_ST_fsm_state95 : begin
            ap_NS_fsm = ap_ST_fsm_state96;
        end
        ap_ST_fsm_state96 : begin
            ap_NS_fsm = ap_ST_fsm_state97;
        end
        ap_ST_fsm_state97 : begin
            ap_NS_fsm = ap_ST_fsm_state98;
        end
        ap_ST_fsm_state98 : begin
            ap_NS_fsm = ap_ST_fsm_state99;
        end
        ap_ST_fsm_state99 : begin
            ap_NS_fsm = ap_ST_fsm_state100;
        end
        ap_ST_fsm_state100 : begin
            ap_NS_fsm = ap_ST_fsm_state101;
        end
        ap_ST_fsm_state101 : begin
            ap_NS_fsm = ap_ST_fsm_state102;
        end
        ap_ST_fsm_state102 : begin
            ap_NS_fsm = ap_ST_fsm_state103;
        end
        ap_ST_fsm_state103 : begin
            ap_NS_fsm = ap_ST_fsm_state104;
        end
        ap_ST_fsm_state104 : begin
            ap_NS_fsm = ap_ST_fsm_state105;
        end
        ap_ST_fsm_state105 : begin
            ap_NS_fsm = ap_ST_fsm_state106;
        end
        ap_ST_fsm_state106 : begin
            ap_NS_fsm = ap_ST_fsm_state107;
        end
        ap_ST_fsm_state107 : begin
            ap_NS_fsm = ap_ST_fsm_state108;
        end
        ap_ST_fsm_state108 : begin
            ap_NS_fsm = ap_ST_fsm_state109;
        end
        ap_ST_fsm_state109 : begin
            ap_NS_fsm = ap_ST_fsm_state110;
        end
        ap_ST_fsm_state110 : begin
            ap_NS_fsm = ap_ST_fsm_state111;
        end
        ap_ST_fsm_state111 : begin
            ap_NS_fsm = ap_ST_fsm_state112;
        end
        ap_ST_fsm_state112 : begin
            ap_NS_fsm = ap_ST_fsm_state113;
        end
        ap_ST_fsm_state113 : begin
            ap_NS_fsm = ap_ST_fsm_state114;
        end
        ap_ST_fsm_state114 : begin
            ap_NS_fsm = ap_ST_fsm_state115;
        end
        ap_ST_fsm_state115 : begin
            ap_NS_fsm = ap_ST_fsm_state116;
        end
        ap_ST_fsm_state116 : begin
            ap_NS_fsm = ap_ST_fsm_state117;
        end
        ap_ST_fsm_state117 : begin
            ap_NS_fsm = ap_ST_fsm_state118;
        end
        ap_ST_fsm_state118 : begin
            ap_NS_fsm = ap_ST_fsm_state119;
        end
        ap_ST_fsm_state119 : begin
            ap_NS_fsm = ap_ST_fsm_state120;
        end
        ap_ST_fsm_state120 : begin
            ap_NS_fsm = ap_ST_fsm_state121;
        end
        ap_ST_fsm_state121 : begin
            ap_NS_fsm = ap_ST_fsm_state122;
        end
        ap_ST_fsm_state122 : begin
            ap_NS_fsm = ap_ST_fsm_state123;
        end
        ap_ST_fsm_state123 : begin
            ap_NS_fsm = ap_ST_fsm_state124;
        end
        ap_ST_fsm_state124 : begin
            ap_NS_fsm = ap_ST_fsm_state125;
        end
        ap_ST_fsm_state125 : begin
            ap_NS_fsm = ap_ST_fsm_state126;
        end
        ap_ST_fsm_state126 : begin
            ap_NS_fsm = ap_ST_fsm_state127;
        end
        ap_ST_fsm_state127 : begin
            ap_NS_fsm = ap_ST_fsm_state128;
        end
        ap_ST_fsm_state128 : begin
            ap_NS_fsm = ap_ST_fsm_state129;
        end
        ap_ST_fsm_state129 : begin
            ap_NS_fsm = ap_ST_fsm_state130;
        end
        ap_ST_fsm_state130 : begin
            ap_NS_fsm = ap_ST_fsm_state131;
        end
        ap_ST_fsm_state131 : begin
            ap_NS_fsm = ap_ST_fsm_state132;
        end
        ap_ST_fsm_state132 : begin
            ap_NS_fsm = ap_ST_fsm_state133;
        end
        ap_ST_fsm_state133 : begin
            ap_NS_fsm = ap_ST_fsm_state134;
        end
        ap_ST_fsm_state134 : begin
            ap_NS_fsm = ap_ST_fsm_state135;
        end
        ap_ST_fsm_state135 : begin
            ap_NS_fsm = ap_ST_fsm_state136;
        end
        ap_ST_fsm_state136 : begin
            ap_NS_fsm = ap_ST_fsm_state137;
        end
        ap_ST_fsm_state137 : begin
            ap_NS_fsm = ap_ST_fsm_state138;
        end
        ap_ST_fsm_state138 : begin
            ap_NS_fsm = ap_ST_fsm_state139;
        end
        ap_ST_fsm_state139 : begin
            ap_NS_fsm = ap_ST_fsm_state140;
        end
        ap_ST_fsm_state140 : begin
            ap_NS_fsm = ap_ST_fsm_state141;
        end
        ap_ST_fsm_state141 : begin
            ap_NS_fsm = ap_ST_fsm_state142;
        end
        ap_ST_fsm_state142 : begin
            if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state142))) begin
                ap_NS_fsm = ap_ST_fsm_state143;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state142;
            end
        end
        ap_ST_fsm_state143 : begin
            ap_NS_fsm = ap_ST_fsm_state144;
        end
        ap_ST_fsm_state144 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state144))) begin
                ap_NS_fsm = ap_ST_fsm_state145;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state144;
            end
        end
        ap_ST_fsm_state145 : begin
            ap_NS_fsm = ap_ST_fsm_state146;
        end
        ap_ST_fsm_state146 : begin
            ap_NS_fsm = ap_ST_fsm_state147;
        end
        ap_ST_fsm_state147 : begin
            ap_NS_fsm = ap_ST_fsm_state148;
        end
        ap_ST_fsm_state148 : begin
            ap_NS_fsm = ap_ST_fsm_state149;
        end
        ap_ST_fsm_state149 : begin
            ap_NS_fsm = ap_ST_fsm_state150;
        end
        ap_ST_fsm_state150 : begin
            ap_NS_fsm = ap_ST_fsm_state151;
        end
        ap_ST_fsm_state151 : begin
            ap_NS_fsm = ap_ST_fsm_state152;
        end
        ap_ST_fsm_state152 : begin
            ap_NS_fsm = ap_ST_fsm_state153;
        end
        ap_ST_fsm_state153 : begin
            ap_NS_fsm = ap_ST_fsm_state154;
        end
        ap_ST_fsm_state154 : begin
            ap_NS_fsm = ap_ST_fsm_state155;
        end
        ap_ST_fsm_state155 : begin
            ap_NS_fsm = ap_ST_fsm_state156;
        end
        ap_ST_fsm_state156 : begin
            ap_NS_fsm = ap_ST_fsm_state157;
        end
        ap_ST_fsm_state157 : begin
            ap_NS_fsm = ap_ST_fsm_state158;
        end
        ap_ST_fsm_state158 : begin
            ap_NS_fsm = ap_ST_fsm_state159;
        end
        ap_ST_fsm_state159 : begin
            ap_NS_fsm = ap_ST_fsm_state160;
        end
        ap_ST_fsm_state160 : begin
            ap_NS_fsm = ap_ST_fsm_state161;
        end
        ap_ST_fsm_state161 : begin
            ap_NS_fsm = ap_ST_fsm_state162;
        end
        ap_ST_fsm_state162 : begin
            ap_NS_fsm = ap_ST_fsm_state163;
        end
        ap_ST_fsm_state163 : begin
            ap_NS_fsm = ap_ST_fsm_state164;
        end
        ap_ST_fsm_state164 : begin
            ap_NS_fsm = ap_ST_fsm_state165;
        end
        ap_ST_fsm_state165 : begin
            ap_NS_fsm = ap_ST_fsm_state166;
        end
        ap_ST_fsm_state166 : begin
            ap_NS_fsm = ap_ST_fsm_state167;
        end
        ap_ST_fsm_state167 : begin
            ap_NS_fsm = ap_ST_fsm_state168;
        end
        ap_ST_fsm_state168 : begin
            ap_NS_fsm = ap_ST_fsm_state169;
        end
        ap_ST_fsm_state169 : begin
            ap_NS_fsm = ap_ST_fsm_state170;
        end
        ap_ST_fsm_state170 : begin
            ap_NS_fsm = ap_ST_fsm_state171;
        end
        ap_ST_fsm_state171 : begin
            ap_NS_fsm = ap_ST_fsm_state172;
        end
        ap_ST_fsm_state172 : begin
            ap_NS_fsm = ap_ST_fsm_state173;
        end
        ap_ST_fsm_state173 : begin
            ap_NS_fsm = ap_ST_fsm_state174;
        end
        ap_ST_fsm_state174 : begin
            ap_NS_fsm = ap_ST_fsm_state175;
        end
        ap_ST_fsm_state175 : begin
            ap_NS_fsm = ap_ST_fsm_state176;
        end
        ap_ST_fsm_state176 : begin
            ap_NS_fsm = ap_ST_fsm_state177;
        end
        ap_ST_fsm_state177 : begin
            ap_NS_fsm = ap_ST_fsm_state178;
        end
        ap_ST_fsm_state178 : begin
            ap_NS_fsm = ap_ST_fsm_state179;
        end
        ap_ST_fsm_state179 : begin
            ap_NS_fsm = ap_ST_fsm_state180;
        end
        ap_ST_fsm_state180 : begin
            ap_NS_fsm = ap_ST_fsm_state181;
        end
        ap_ST_fsm_state181 : begin
            ap_NS_fsm = ap_ST_fsm_state182;
        end
        ap_ST_fsm_state182 : begin
            ap_NS_fsm = ap_ST_fsm_state183;
        end
        ap_ST_fsm_state183 : begin
            ap_NS_fsm = ap_ST_fsm_state184;
        end
        ap_ST_fsm_state184 : begin
            ap_NS_fsm = ap_ST_fsm_state185;
        end
        ap_ST_fsm_state185 : begin
            ap_NS_fsm = ap_ST_fsm_state186;
        end
        ap_ST_fsm_state186 : begin
            ap_NS_fsm = ap_ST_fsm_state187;
        end
        ap_ST_fsm_state187 : begin
            ap_NS_fsm = ap_ST_fsm_state188;
        end
        ap_ST_fsm_state188 : begin
            ap_NS_fsm = ap_ST_fsm_state189;
        end
        ap_ST_fsm_state189 : begin
            ap_NS_fsm = ap_ST_fsm_state190;
        end
        ap_ST_fsm_state190 : begin
            ap_NS_fsm = ap_ST_fsm_state191;
        end
        ap_ST_fsm_state191 : begin
            ap_NS_fsm = ap_ST_fsm_state192;
        end
        ap_ST_fsm_state192 : begin
            ap_NS_fsm = ap_ST_fsm_state193;
        end
        ap_ST_fsm_state193 : begin
            ap_NS_fsm = ap_ST_fsm_state194;
        end
        ap_ST_fsm_state194 : begin
            ap_NS_fsm = ap_ST_fsm_state195;
        end
        ap_ST_fsm_state195 : begin
            ap_NS_fsm = ap_ST_fsm_state196;
        end
        ap_ST_fsm_state196 : begin
            ap_NS_fsm = ap_ST_fsm_state197;
        end
        ap_ST_fsm_state197 : begin
            ap_NS_fsm = ap_ST_fsm_state198;
        end
        ap_ST_fsm_state198 : begin
            ap_NS_fsm = ap_ST_fsm_state199;
        end
        ap_ST_fsm_state199 : begin
            ap_NS_fsm = ap_ST_fsm_state200;
        end
        ap_ST_fsm_state200 : begin
            ap_NS_fsm = ap_ST_fsm_state201;
        end
        ap_ST_fsm_state201 : begin
            ap_NS_fsm = ap_ST_fsm_state202;
        end
        ap_ST_fsm_state202 : begin
            ap_NS_fsm = ap_ST_fsm_state203;
        end
        ap_ST_fsm_state203 : begin
            ap_NS_fsm = ap_ST_fsm_state204;
        end
        ap_ST_fsm_state204 : begin
            ap_NS_fsm = ap_ST_fsm_state205;
        end
        ap_ST_fsm_state205 : begin
            ap_NS_fsm = ap_ST_fsm_state206;
        end
        ap_ST_fsm_state206 : begin
            ap_NS_fsm = ap_ST_fsm_state207;
        end
        ap_ST_fsm_state207 : begin
            ap_NS_fsm = ap_ST_fsm_state208;
        end
        ap_ST_fsm_state208 : begin
            ap_NS_fsm = ap_ST_fsm_state209;
        end
        ap_ST_fsm_state209 : begin
            ap_NS_fsm = ap_ST_fsm_state210;
        end
        ap_ST_fsm_state210 : begin
            ap_NS_fsm = ap_ST_fsm_state211;
        end
        ap_ST_fsm_state211 : begin
            ap_NS_fsm = ap_ST_fsm_state212;
        end
        ap_ST_fsm_state212 : begin
            if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state212))) begin
                ap_NS_fsm = ap_ST_fsm_state213;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state212;
            end
        end
        ap_ST_fsm_state213 : begin
            ap_NS_fsm = ap_ST_fsm_state214;
        end
        ap_ST_fsm_state214 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state214))) begin
                ap_NS_fsm = ap_ST_fsm_state215;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state214;
            end
        end
        ap_ST_fsm_state215 : begin
            ap_NS_fsm = ap_ST_fsm_state216;
        end
        ap_ST_fsm_state216 : begin
            ap_NS_fsm = ap_ST_fsm_state217;
        end
        ap_ST_fsm_state217 : begin
            ap_NS_fsm = ap_ST_fsm_state218;
        end
        ap_ST_fsm_state218 : begin
            ap_NS_fsm = ap_ST_fsm_state219;
        end
        ap_ST_fsm_state219 : begin
            ap_NS_fsm = ap_ST_fsm_state220;
        end
        ap_ST_fsm_state220 : begin
            ap_NS_fsm = ap_ST_fsm_state221;
        end
        ap_ST_fsm_state221 : begin
            ap_NS_fsm = ap_ST_fsm_state222;
        end
        ap_ST_fsm_state222 : begin
            ap_NS_fsm = ap_ST_fsm_state223;
        end
        ap_ST_fsm_state223 : begin
            ap_NS_fsm = ap_ST_fsm_state224;
        end
        ap_ST_fsm_state224 : begin
            ap_NS_fsm = ap_ST_fsm_state225;
        end
        ap_ST_fsm_state225 : begin
            ap_NS_fsm = ap_ST_fsm_state226;
        end
        ap_ST_fsm_state226 : begin
            ap_NS_fsm = ap_ST_fsm_state227;
        end
        ap_ST_fsm_state227 : begin
            ap_NS_fsm = ap_ST_fsm_state228;
        end
        ap_ST_fsm_state228 : begin
            ap_NS_fsm = ap_ST_fsm_state229;
        end
        ap_ST_fsm_state229 : begin
            ap_NS_fsm = ap_ST_fsm_state230;
        end
        ap_ST_fsm_state230 : begin
            ap_NS_fsm = ap_ST_fsm_state231;
        end
        ap_ST_fsm_state231 : begin
            ap_NS_fsm = ap_ST_fsm_state232;
        end
        ap_ST_fsm_state232 : begin
            ap_NS_fsm = ap_ST_fsm_state233;
        end
        ap_ST_fsm_state233 : begin
            ap_NS_fsm = ap_ST_fsm_state234;
        end
        ap_ST_fsm_state234 : begin
            ap_NS_fsm = ap_ST_fsm_state235;
        end
        ap_ST_fsm_state235 : begin
            ap_NS_fsm = ap_ST_fsm_state236;
        end
        ap_ST_fsm_state236 : begin
            ap_NS_fsm = ap_ST_fsm_state237;
        end
        ap_ST_fsm_state237 : begin
            ap_NS_fsm = ap_ST_fsm_state238;
        end
        ap_ST_fsm_state238 : begin
            ap_NS_fsm = ap_ST_fsm_state239;
        end
        ap_ST_fsm_state239 : begin
            ap_NS_fsm = ap_ST_fsm_state240;
        end
        ap_ST_fsm_state240 : begin
            ap_NS_fsm = ap_ST_fsm_state241;
        end
        ap_ST_fsm_state241 : begin
            ap_NS_fsm = ap_ST_fsm_state242;
        end
        ap_ST_fsm_state242 : begin
            ap_NS_fsm = ap_ST_fsm_state243;
        end
        ap_ST_fsm_state243 : begin
            ap_NS_fsm = ap_ST_fsm_state244;
        end
        ap_ST_fsm_state244 : begin
            ap_NS_fsm = ap_ST_fsm_state245;
        end
        ap_ST_fsm_state245 : begin
            ap_NS_fsm = ap_ST_fsm_state246;
        end
        ap_ST_fsm_state246 : begin
            ap_NS_fsm = ap_ST_fsm_state247;
        end
        ap_ST_fsm_state247 : begin
            ap_NS_fsm = ap_ST_fsm_state248;
        end
        ap_ST_fsm_state248 : begin
            ap_NS_fsm = ap_ST_fsm_state249;
        end
        ap_ST_fsm_state249 : begin
            ap_NS_fsm = ap_ST_fsm_state250;
        end
        ap_ST_fsm_state250 : begin
            ap_NS_fsm = ap_ST_fsm_state251;
        end
        ap_ST_fsm_state251 : begin
            ap_NS_fsm = ap_ST_fsm_state252;
        end
        ap_ST_fsm_state252 : begin
            ap_NS_fsm = ap_ST_fsm_state253;
        end
        ap_ST_fsm_state253 : begin
            ap_NS_fsm = ap_ST_fsm_state254;
        end
        ap_ST_fsm_state254 : begin
            ap_NS_fsm = ap_ST_fsm_state255;
        end
        ap_ST_fsm_state255 : begin
            ap_NS_fsm = ap_ST_fsm_state256;
        end
        ap_ST_fsm_state256 : begin
            ap_NS_fsm = ap_ST_fsm_state257;
        end
        ap_ST_fsm_state257 : begin
            ap_NS_fsm = ap_ST_fsm_state258;
        end
        ap_ST_fsm_state258 : begin
            ap_NS_fsm = ap_ST_fsm_state259;
        end
        ap_ST_fsm_state259 : begin
            ap_NS_fsm = ap_ST_fsm_state260;
        end
        ap_ST_fsm_state260 : begin
            ap_NS_fsm = ap_ST_fsm_state261;
        end
        ap_ST_fsm_state261 : begin
            ap_NS_fsm = ap_ST_fsm_state262;
        end
        ap_ST_fsm_state262 : begin
            ap_NS_fsm = ap_ST_fsm_state263;
        end
        ap_ST_fsm_state263 : begin
            ap_NS_fsm = ap_ST_fsm_state264;
        end
        ap_ST_fsm_state264 : begin
            ap_NS_fsm = ap_ST_fsm_state265;
        end
        ap_ST_fsm_state265 : begin
            ap_NS_fsm = ap_ST_fsm_state266;
        end
        ap_ST_fsm_state266 : begin
            ap_NS_fsm = ap_ST_fsm_state267;
        end
        ap_ST_fsm_state267 : begin
            ap_NS_fsm = ap_ST_fsm_state268;
        end
        ap_ST_fsm_state268 : begin
            ap_NS_fsm = ap_ST_fsm_state269;
        end
        ap_ST_fsm_state269 : begin
            ap_NS_fsm = ap_ST_fsm_state270;
        end
        ap_ST_fsm_state270 : begin
            ap_NS_fsm = ap_ST_fsm_state271;
        end
        ap_ST_fsm_state271 : begin
            ap_NS_fsm = ap_ST_fsm_state272;
        end
        ap_ST_fsm_state272 : begin
            ap_NS_fsm = ap_ST_fsm_state273;
        end
        ap_ST_fsm_state273 : begin
            ap_NS_fsm = ap_ST_fsm_state274;
        end
        ap_ST_fsm_state274 : begin
            ap_NS_fsm = ap_ST_fsm_state275;
        end
        ap_ST_fsm_state275 : begin
            ap_NS_fsm = ap_ST_fsm_state276;
        end
        ap_ST_fsm_state276 : begin
            ap_NS_fsm = ap_ST_fsm_state277;
        end
        ap_ST_fsm_state277 : begin
            ap_NS_fsm = ap_ST_fsm_state278;
        end
        ap_ST_fsm_state278 : begin
            ap_NS_fsm = ap_ST_fsm_state279;
        end
        ap_ST_fsm_state279 : begin
            ap_NS_fsm = ap_ST_fsm_state280;
        end
        ap_ST_fsm_state280 : begin
            ap_NS_fsm = ap_ST_fsm_state281;
        end
        ap_ST_fsm_state281 : begin
            ap_NS_fsm = ap_ST_fsm_state282;
        end
        ap_ST_fsm_state282 : begin
            if ((~((m_axi_gmem_BVALID == 1'b0) | (m_axi_gmem_AWREADY == 1'b0)) & (1'b1 == ap_CS_fsm_state282))) begin
                ap_NS_fsm = ap_ST_fsm_state283;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state282;
            end
        end
        ap_ST_fsm_state283 : begin
            ap_NS_fsm = ap_ST_fsm_state284;
        end
        ap_ST_fsm_state284 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state284))) begin
                ap_NS_fsm = ap_ST_fsm_state285;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state284;
            end
        end
        ap_ST_fsm_state285 : begin
            ap_NS_fsm = ap_ST_fsm_state286;
        end
        ap_ST_fsm_state286 : begin
            ap_NS_fsm = ap_ST_fsm_state287;
        end
        ap_ST_fsm_state287 : begin
            ap_NS_fsm = ap_ST_fsm_state288;
        end
        ap_ST_fsm_state288 : begin
            ap_NS_fsm = ap_ST_fsm_state289;
        end
        ap_ST_fsm_state289 : begin
            ap_NS_fsm = ap_ST_fsm_state290;
        end
        ap_ST_fsm_state290 : begin
            ap_NS_fsm = ap_ST_fsm_state291;
        end
        ap_ST_fsm_state291 : begin
            ap_NS_fsm = ap_ST_fsm_state292;
        end
        ap_ST_fsm_state292 : begin
            ap_NS_fsm = ap_ST_fsm_state293;
        end
        ap_ST_fsm_state293 : begin
            ap_NS_fsm = ap_ST_fsm_state294;
        end
        ap_ST_fsm_state294 : begin
            ap_NS_fsm = ap_ST_fsm_state295;
        end
        ap_ST_fsm_state295 : begin
            ap_NS_fsm = ap_ST_fsm_state296;
        end
        ap_ST_fsm_state296 : begin
            ap_NS_fsm = ap_ST_fsm_state297;
        end
        ap_ST_fsm_state297 : begin
            ap_NS_fsm = ap_ST_fsm_state298;
        end
        ap_ST_fsm_state298 : begin
            ap_NS_fsm = ap_ST_fsm_state299;
        end
        ap_ST_fsm_state299 : begin
            ap_NS_fsm = ap_ST_fsm_state300;
        end
        ap_ST_fsm_state300 : begin
            ap_NS_fsm = ap_ST_fsm_state301;
        end
        ap_ST_fsm_state301 : begin
            ap_NS_fsm = ap_ST_fsm_state302;
        end
        ap_ST_fsm_state302 : begin
            ap_NS_fsm = ap_ST_fsm_state303;
        end
        ap_ST_fsm_state303 : begin
            ap_NS_fsm = ap_ST_fsm_state304;
        end
        ap_ST_fsm_state304 : begin
            ap_NS_fsm = ap_ST_fsm_state305;
        end
        ap_ST_fsm_state305 : begin
            ap_NS_fsm = ap_ST_fsm_state306;
        end
        ap_ST_fsm_state306 : begin
            ap_NS_fsm = ap_ST_fsm_state307;
        end
        ap_ST_fsm_state307 : begin
            ap_NS_fsm = ap_ST_fsm_state308;
        end
        ap_ST_fsm_state308 : begin
            ap_NS_fsm = ap_ST_fsm_state309;
        end
        ap_ST_fsm_state309 : begin
            ap_NS_fsm = ap_ST_fsm_state310;
        end
        ap_ST_fsm_state310 : begin
            ap_NS_fsm = ap_ST_fsm_state311;
        end
        ap_ST_fsm_state311 : begin
            ap_NS_fsm = ap_ST_fsm_state312;
        end
        ap_ST_fsm_state312 : begin
            ap_NS_fsm = ap_ST_fsm_state313;
        end
        ap_ST_fsm_state313 : begin
            ap_NS_fsm = ap_ST_fsm_state314;
        end
        ap_ST_fsm_state314 : begin
            ap_NS_fsm = ap_ST_fsm_state315;
        end
        ap_ST_fsm_state315 : begin
            ap_NS_fsm = ap_ST_fsm_state316;
        end
        ap_ST_fsm_state316 : begin
            ap_NS_fsm = ap_ST_fsm_state317;
        end
        ap_ST_fsm_state317 : begin
            ap_NS_fsm = ap_ST_fsm_state318;
        end
        ap_ST_fsm_state318 : begin
            ap_NS_fsm = ap_ST_fsm_state319;
        end
        ap_ST_fsm_state319 : begin
            ap_NS_fsm = ap_ST_fsm_state320;
        end
        ap_ST_fsm_state320 : begin
            ap_NS_fsm = ap_ST_fsm_state321;
        end
        ap_ST_fsm_state321 : begin
            ap_NS_fsm = ap_ST_fsm_state322;
        end
        ap_ST_fsm_state322 : begin
            ap_NS_fsm = ap_ST_fsm_state323;
        end
        ap_ST_fsm_state323 : begin
            ap_NS_fsm = ap_ST_fsm_state324;
        end
        ap_ST_fsm_state324 : begin
            ap_NS_fsm = ap_ST_fsm_state325;
        end
        ap_ST_fsm_state325 : begin
            ap_NS_fsm = ap_ST_fsm_state326;
        end
        ap_ST_fsm_state326 : begin
            ap_NS_fsm = ap_ST_fsm_state327;
        end
        ap_ST_fsm_state327 : begin
            ap_NS_fsm = ap_ST_fsm_state328;
        end
        ap_ST_fsm_state328 : begin
            ap_NS_fsm = ap_ST_fsm_state329;
        end
        ap_ST_fsm_state329 : begin
            ap_NS_fsm = ap_ST_fsm_state330;
        end
        ap_ST_fsm_state330 : begin
            ap_NS_fsm = ap_ST_fsm_state331;
        end
        ap_ST_fsm_state331 : begin
            ap_NS_fsm = ap_ST_fsm_state332;
        end
        ap_ST_fsm_state332 : begin
            ap_NS_fsm = ap_ST_fsm_state333;
        end
        ap_ST_fsm_state333 : begin
            ap_NS_fsm = ap_ST_fsm_state334;
        end
        ap_ST_fsm_state334 : begin
            ap_NS_fsm = ap_ST_fsm_state335;
        end
        ap_ST_fsm_state335 : begin
            ap_NS_fsm = ap_ST_fsm_state336;
        end
        ap_ST_fsm_state336 : begin
            ap_NS_fsm = ap_ST_fsm_state337;
        end
        ap_ST_fsm_state337 : begin
            ap_NS_fsm = ap_ST_fsm_state338;
        end
        ap_ST_fsm_state338 : begin
            ap_NS_fsm = ap_ST_fsm_state339;
        end
        ap_ST_fsm_state339 : begin
            ap_NS_fsm = ap_ST_fsm_state340;
        end
        ap_ST_fsm_state340 : begin
            ap_NS_fsm = ap_ST_fsm_state341;
        end
        ap_ST_fsm_state341 : begin
            ap_NS_fsm = ap_ST_fsm_state342;
        end
        ap_ST_fsm_state342 : begin
            ap_NS_fsm = ap_ST_fsm_state343;
        end
        ap_ST_fsm_state343 : begin
            ap_NS_fsm = ap_ST_fsm_state344;
        end
        ap_ST_fsm_state344 : begin
            ap_NS_fsm = ap_ST_fsm_state345;
        end
        ap_ST_fsm_state345 : begin
            ap_NS_fsm = ap_ST_fsm_state346;
        end
        ap_ST_fsm_state346 : begin
            ap_NS_fsm = ap_ST_fsm_state347;
        end
        ap_ST_fsm_state347 : begin
            ap_NS_fsm = ap_ST_fsm_state348;
        end
        ap_ST_fsm_state348 : begin
            ap_NS_fsm = ap_ST_fsm_state349;
        end
        ap_ST_fsm_state349 : begin
            ap_NS_fsm = ap_ST_fsm_state350;
        end
        ap_ST_fsm_state350 : begin
            ap_NS_fsm = ap_ST_fsm_state351;
        end
        ap_ST_fsm_state351 : begin
            ap_NS_fsm = ap_ST_fsm_state352;
        end
        ap_ST_fsm_state352 : begin
            if (((m_axi_gmem_BVALID == 1'b1) & (1'b1 == ap_CS_fsm_state352))) begin
                ap_NS_fsm = ap_ST_fsm_state353;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state352;
            end
        end
        ap_ST_fsm_state353 : begin
            ap_NS_fsm = ap_ST_fsm_state354;
        end
        ap_ST_fsm_state354 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state354))) begin
                ap_NS_fsm = ap_ST_fsm_state355;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state354;
            end
        end
        ap_ST_fsm_state355 : begin
            ap_NS_fsm = ap_ST_fsm_state356;
        end
        ap_ST_fsm_state356 : begin
            ap_NS_fsm = ap_ST_fsm_state357;
        end
        ap_ST_fsm_state357 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state357))) begin
                ap_NS_fsm = ap_ST_fsm_state358;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state357;
            end
        end
        ap_ST_fsm_state358 : begin
            ap_NS_fsm = ap_ST_fsm_state359;
        end
        ap_ST_fsm_state359 : begin
            ap_NS_fsm = ap_ST_fsm_state360;
        end
        ap_ST_fsm_state360 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state360))) begin
                ap_NS_fsm = ap_ST_fsm_state361;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state360;
            end
        end
        ap_ST_fsm_state361 : begin
            ap_NS_fsm = ap_ST_fsm_state362;
        end
        ap_ST_fsm_state362 : begin
            ap_NS_fsm = ap_ST_fsm_state363;
        end
        ap_ST_fsm_state363 : begin
            if (((grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state363))) begin
                ap_NS_fsm = ap_ST_fsm_state364;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state363;
            end
        end
        ap_ST_fsm_state364 : begin
            ap_NS_fsm = ap_ST_fsm_state365;
        end
        ap_ST_fsm_state365 : begin
            ap_NS_fsm = ap_ST_fsm_state366;
        end
        ap_ST_fsm_state366 : begin
            if (((1'b1 == ap_CS_fsm_state366) & (grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state367;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state366;
            end
        end
        ap_ST_fsm_state367 : begin
            ap_NS_fsm = ap_ST_fsm_state368;
        end
        ap_ST_fsm_state368 : begin
            ap_NS_fsm = ap_ST_fsm_state369;
        end
        ap_ST_fsm_state369 : begin
            if (((1'b1 == ap_CS_fsm_state369) & (grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state369;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state142 = ap_CS_fsm[32'd141];

assign ap_CS_fsm_state143 = ap_CS_fsm[32'd142];

assign ap_CS_fsm_state144 = ap_CS_fsm[32'd143];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state212 = ap_CS_fsm[32'd211];

assign ap_CS_fsm_state213 = ap_CS_fsm[32'd212];

assign ap_CS_fsm_state214 = ap_CS_fsm[32'd213];

assign ap_CS_fsm_state282 = ap_CS_fsm[32'd281];

assign ap_CS_fsm_state283 = ap_CS_fsm[32'd282];

assign ap_CS_fsm_state284 = ap_CS_fsm[32'd283];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state352 = ap_CS_fsm[32'd351];

assign ap_CS_fsm_state353 = ap_CS_fsm[32'd352];

assign ap_CS_fsm_state354 = ap_CS_fsm[32'd353];

assign ap_CS_fsm_state356 = ap_CS_fsm[32'd355];

assign ap_CS_fsm_state357 = ap_CS_fsm[32'd356];

assign ap_CS_fsm_state359 = ap_CS_fsm[32'd358];

assign ap_CS_fsm_state360 = ap_CS_fsm[32'd359];

assign ap_CS_fsm_state362 = ap_CS_fsm[32'd361];

assign ap_CS_fsm_state363 = ap_CS_fsm[32'd362];

assign ap_CS_fsm_state365 = ap_CS_fsm[32'd364];

assign ap_CS_fsm_state366 = ap_CS_fsm[32'd365];

assign ap_CS_fsm_state368 = ap_CS_fsm[32'd367];

assign ap_CS_fsm_state369 = ap_CS_fsm[32'd368];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

always @ (*) begin
    ap_block_state1 = ((gmem_softmax_feature_map_empty_n == 1'b0) | (gmem_dense_feature_map_empty_n == 1'b0) | (gmem_maxp2d_64_feature_map_empty_n == 1'b0) | (gmem_conv2d_64_feature_map_empty_n == 1'b0) | (gmem_maxp2d_32_feature_map_empty_n == 1'b0) | (gmem_conv2d_32_feature_map_empty_n == 1'b0) | (ap_done_reg == 1'b1) | (ap_start == 1'b0));
end

assign grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_518_1_fu_186_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_521_2_fu_195_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_524_3_fu_204_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_527_4_fu_213_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_530_5_fu_222_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_533_6_fu_231_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_537_7_fu_241_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_540_8_fu_247_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_543_9_fu_253_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_546_10_fu_259_ap_start_reg;

assign grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start = grp_write_gmem_Pipeline_VITIS_LOOP_549_11_fu_265_ap_start_reg;

assign m_axi_gmem_ARADDR = 64'd0;

assign m_axi_gmem_ARBURST = 2'd0;

assign m_axi_gmem_ARCACHE = 4'd0;

assign m_axi_gmem_ARID = 1'd0;

assign m_axi_gmem_ARLEN = 32'd0;

assign m_axi_gmem_ARLOCK = 2'd0;

assign m_axi_gmem_ARPROT = 3'd0;

assign m_axi_gmem_ARQOS = 4'd0;

assign m_axi_gmem_ARREGION = 4'd0;

assign m_axi_gmem_ARSIZE = 3'd0;

assign m_axi_gmem_ARUSER = 1'd0;

assign m_axi_gmem_ARVALID = 1'b0;

assign m_axi_gmem_RREADY = 1'b0;

assign sext_ln518_fu_325_p1 = $signed(trunc_ln_reg_380);

assign sext_ln521_fu_335_p1 = $signed(trunc_ln1_reg_386);

assign sext_ln524_fu_345_p1 = $signed(trunc_ln2_reg_392);

assign sext_ln527_fu_355_p1 = $signed(trunc_ln3_reg_398);

assign sext_ln530_fu_365_p1 = $signed(trunc_ln4_reg_404);

assign trunc_ln534_fu_321_p1 = gmem_softmax_feature_map_dout[5:0];

endmodule //accel_write_gmem
