

module pipo_simple_tb;
    reg clk;
    reg rst_n;
    reg [2:0] p_din;
    wire [2:0] p_dout;

    pipo_3bit uut (
        .clk(clk),
        .rst_n(rst_n),
        .p_din(p_din),
        .p_dout(p_dout)
    );

    always #5 clk = ~clk;

    initial begin
        clk = 0;
        rst_n = 0;   
        p_din = 3'b000;

        #10 rst_n = 1; 
        #10 p_din = 3'b101; 
       
        #10 p_din = 3'b011;
        #10 p_din = 3'b111;

        #20 $finish; 
    end
endmodule
