[%General]
%3Csource%3E=D:/LogicDesignExperiment/final_project/basys3_ov7670_v1/basys3_ov7670_v1.srcs/sources_1/imports/ov7670_fr/ov7670_capture.vhd
%3Cfilename%3E=D:/LogicDesignExperiment/final_project/camera_try/ov7670_capture.v
%3Cclass%3E=100
%3Cbasename%3E=ov7670_capture
%3Csubpkgs%3E=@Invalid()

[Data]
%3CgenericOrder%3E=@Invalid()
%3CportOrder%3E=pclk, rez_160x120, rez_320x240, vsync, href, d, addr, dout, we
addr\category=117
addr\port=2
addr\alias=addr
addr\type\Subtype\mark1=ieee::std_logic_vector
addr\type\Subtype\mark2=ieee::std_logic_vector
addr\type\Subtype\constraint\0\Range\dir=false
addr\type\Subtype\constraint\0\Range\left\Constant\value=18
addr\type\Subtype\constraint\0\Range\left\Constant\units=
addr\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
addr\type\Subtype\constraint\0\Range\right\Constant\value=0
addr\type\Subtype\constraint\0\Range\right\Constant\units=
addr\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
address\category=117
address\port=0
address\alias=address
address\type\Subtype\mark1=ieee::std_logic_vector
address\type\Subtype\mark2=ieee::std_logic_vector
address\type\Subtype\constraint\0\Range\dir=false
address\type\Subtype\constraint\0\Range\left\Constant\value=18
address\type\Subtype\constraint\0\Range\left\Constant\units=
address\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
address\type\Subtype\constraint\0\Range\right\Constant\value=0
address\type\Subtype\constraint\0\Range\right\Constant\units=
address\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
behavioral\category=101
behavioral\port=0
behavioral\alias=Behavioral
capture_process\category=113
capture_process\port=0
capture_process\alias=capture_process
d\category=117
d\port=1
d\alias=d
d\type\Subtype\mark1=ieee::std_logic_vector
d\type\Subtype\mark2=ieee::std_logic_vector
d\type\Subtype\constraint\0\Range\dir=false
d\type\Subtype\constraint\0\Range\left\Constant\value=7
d\type\Subtype\constraint\0\Range\left\Constant\units=
d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d\type\Subtype\constraint\0\Range\right\Constant\value=0
d\type\Subtype\constraint\0\Range\right\Constant\units=
d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
d_latch\category=117
d_latch\port=0
d_latch\alias=d_latch
d_latch\type\Subtype\mark1=ieee::std_logic_vector
d_latch\type\Subtype\mark2=ieee::std_logic_vector
d_latch\type\Subtype\constraint\0\Range\dir=false
d_latch\type\Subtype\constraint\0\Range\left\Constant\value=15
d_latch\type\Subtype\constraint\0\Range\left\Constant\units=
d_latch\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
d_latch\type\Subtype\constraint\0\Range\right\Constant\value=0
d_latch\type\Subtype\constraint\0\Range\right\Constant\units=
d_latch\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
dout\category=117
dout\port=2
dout\alias=dout
dout\type\Subtype\mark1=ieee::std_logic_vector
dout\type\Subtype\mark2=ieee::std_logic_vector
dout\type\Subtype\constraint\0\Range\dir=false
dout\type\Subtype\constraint\0\Range\left\Constant\value=11
dout\type\Subtype\constraint\0\Range\left\Constant\units=
dout\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
dout\type\Subtype\constraint\0\Range\right\Constant\value=0
dout\type\Subtype\constraint\0\Range\right\Constant\units=
dout\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
href\category=117
href\port=1
href\alias=href
href\type\Subtype\mark1=ieee::std_logic
href\type\Subtype\mark2=ieee::std_logic
href_hold\category=117
href_hold\port=0
href_hold\alias=href_hold
href_hold\type\Subtype\mark1=ieee::std_logic
href_hold\type\Subtype\mark2=ieee::std_logic
href_hold\init\Constant\value=0
href_hold\init\Constant\units=
href_hold\init\Constant\typeClass=0
href_last\category=117
href_last\port=0
href_last\alias=href_last
href_last\type\Subtype\mark1=ieee::std_logic_vector
href_last\type\Subtype\mark2=ieee::std_logic_vector
href_last\type\Subtype\constraint\0\Range\dir=false
href_last\type\Subtype\constraint\0\Range\left\Constant\value=6
href_last\type\Subtype\constraint\0\Range\left\Constant\units=
href_last\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
href_last\type\Subtype\constraint\0\Range\right\Constant\value=0
href_last\type\Subtype\constraint\0\Range\right\Constant\units=
href_last\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
latched_d\category=117
latched_d\port=0
latched_d\alias=latched_d
latched_d\type\Subtype\mark1=ieee::std_logic_vector
latched_d\type\Subtype\mark2=ieee::std_logic_vector
latched_d\type\Subtype\constraint\0\Range\dir=false
latched_d\type\Subtype\constraint\0\Range\left\Constant\value=7
latched_d\type\Subtype\constraint\0\Range\left\Constant\units=
latched_d\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
latched_d\type\Subtype\constraint\0\Range\right\Constant\value=0
latched_d\type\Subtype\constraint\0\Range\right\Constant\units=
latched_d\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
latched_href\category=117
latched_href\port=0
latched_href\alias=latched_href
latched_href\type\Subtype\mark1=ieee::std_logic
latched_href\type\Subtype\mark2=ieee::std_logic
latched_href\init\Constant\value=0
latched_href\init\Constant\units=
latched_href\init\Constant\typeClass=0
latched_vsync\category=117
latched_vsync\port=0
latched_vsync\alias=latched_vsync
latched_vsync\type\Subtype\mark1=ieee::std_logic
latched_vsync\type\Subtype\mark2=ieee::std_logic
latched_vsync\init\Constant\value=0
latched_vsync\init\Constant\units=
latched_vsync\init\Constant\typeClass=0
line\category=117
line\port=0
line\alias=line
line\type\Subtype\mark1=ieee::std_logic_vector
line\type\Subtype\mark2=ieee::std_logic_vector
line\type\Subtype\constraint\0\Range\dir=false
line\type\Subtype\constraint\0\Range\left\Constant\value=1
line\type\Subtype\constraint\0\Range\left\Constant\units=
line\type\Subtype\constraint\0\Range\left\Constant\typeClass=304
line\type\Subtype\constraint\0\Range\right\Constant\value=0
line\type\Subtype\constraint\0\Range\right\Constant\units=
line\type\Subtype\constraint\0\Range\right\Constant\typeClass=304
ov7670_capture\category=100
ov7670_capture\port=0
ov7670_capture\alias=ov7670_capture
pclk\category=117
pclk\port=1
pclk\alias=pclk
pclk\type\Subtype\mark1=ieee::std_logic
pclk\type\Subtype\mark2=ieee::std_logic
rez_160x120\category=117
rez_160x120\port=1
rez_160x120\alias=rez_160x120
rez_160x120\type\Subtype\mark1=ieee::std_logic
rez_160x120\type\Subtype\mark2=ieee::std_logic
rez_320x240\category=117
rez_320x240\port=1
rez_320x240\alias=rez_320x240
rez_320x240\type\Subtype\mark1=ieee::std_logic
rez_320x240\type\Subtype\mark2=ieee::std_logic
vsync\category=117
vsync\port=1
vsync\alias=vsync
vsync\type\Subtype\mark1=ieee::std_logic
vsync\type\Subtype\mark2=ieee::std_logic
we\category=117
we\port=2
we\alias=we
we\type\Subtype\mark1=ieee::std_logic
we\type\Subtype\mark2=ieee::std_logic
we_reg\category=117
we_reg\port=0
we_reg\alias=we_reg
we_reg\type\Subtype\mark1=ieee::std_logic
we_reg\type\Subtype\mark2=ieee::std_logic
we_reg\init\Constant\value=0
we_reg\init\Constant\units=
we_reg\init\Constant\typeClass=0
%3ChasCode%3E=true
