{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 12:21:50 2015 " "Info: Processing started: Thu Apr 09 12:21:50 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ruslan ardashev/desktop/ece559-bridge/receive/receive_port/sequencenumbercounter.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /users/ruslan ardashev/desktop/ece559-bridge/receive/receive_port/sequencenumbercounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SequenceNumberCounter-SequenceNumberCounter_arch " "Info: Found design unit 1: SequenceNumberCounter-SequenceNumberCounter_arch" {  } { { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequenceNumberCounter " "Info: Found entity 1: SequenceNumberCounter" {  } { { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sequencenumbercounter9bitvhd.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file sequencenumbercounter9bitvhd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sequencenumbercounter9bitvhd-SYN " "Info: Found design unit 1: sequencenumbercounter9bitvhd-SYN" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/SequenceNumberCounter9BitVHD.vhd" 53 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 SequenceNumberCounter9BitVHD " "Info: Found entity 1: SequenceNumberCounter9BitVHD" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/SequenceNumberCounter9BitVHD.vhd" 42 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "SequenceNumberCounter " "Info: Elaborating entity \"SequenceNumberCounter\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "sequenceCounter SequenceNumberCounter.vhd(43) " "Warning (10492): VHDL Process Statement warning at SequenceNumberCounter.vhd(43): signal \"sequenceCounter\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PortID SequenceNumberCounter.vhd(43) " "Warning (10492): VHDL Process Statement warning at SequenceNumberCounter.vhd(43): signal \"PortID\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 43 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SequenceNumberCounter9BitVHD SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst " "Info: Elaborating entity \"SequenceNumberCounter9BitVHD\" for hierarchy \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\"" {  } { { "../Receive_Port/SequenceNumberCounter.vhd" "SequenceNumberCounterNineBit_inst" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 32 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Elaborating entity \"lpm_counter\" for hierarchy \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\"" {  } { { "SequenceNumberCounter9BitVHD.vhd" "lpm_counter_component" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Elaborated megafunction instantiation \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\"" {  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component " "Info: Instantiated megafunction \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Info: Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Info: Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Info: Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 9 " "Info: Parameter \"lpm_width\" = \"9\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "SequenceNumberCounter9BitVHD.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/SequenceNumberCounter9BitVHD.vhd" 77 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mni.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/cntr_mni.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mni " "Info: Found entity 1: cntr_mni" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 28 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mni SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated " "Info: Elaborating entity \"cntr_mni\" for hierarchy \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/91sp2/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "25 " "Info: Implemented 25 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Info: Implemented 11 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "9 " "Info: Implemented 9 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "237 " "Info: Peak virtual memory: 237 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 12:21:51 2015 " "Info: Processing ended: Thu Apr 09 12:21:51 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 12:21:52 2015 " "Info: Processing started: Thu Apr 09 12:21:52 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "SequenceNumberCounter EP2C15AF256C7 " "Info: Selected device EP2C15AF256C7 for design \"SequenceNumberCounter\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8F256C7 " "Info: Device EP2C8F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C20F256C7 " "Info: Device EP2C20F256C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C3 " "Info: Pin ~ASDO~ is reserved at location C3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 65 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ F4 " "Info: Pin ~nCSO~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 66 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS91p/nCEO~ N14 " "Info: Pin ~LVDS91p/nCEO~ is reserved at location N14" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~LVDS91p/nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS91p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 67 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "16 16 " "Critical Warning: No exact pin location assignment(s) for 16 pins of 16 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[0\] " "Info: Pin SequenceNumberPortID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[0] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 48 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[1\] " "Info: Pin SequenceNumberPortID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[1] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 49 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[2\] " "Info: Pin SequenceNumberPortID\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[2] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 50 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[3\] " "Info: Pin SequenceNumberPortID\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[3] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 51 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[4\] " "Info: Pin SequenceNumberPortID\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[4] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 52 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[5\] " "Info: Pin SequenceNumberPortID\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[5] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 53 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[6\] " "Info: Pin SequenceNumberPortID\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[6] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 54 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[7\] " "Info: Pin SequenceNumberPortID\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[7] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 55 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[8\] " "Info: Pin SequenceNumberPortID\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[8] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 56 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[9\] " "Info: Pin SequenceNumberPortID\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[9] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 57 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "SequenceNumberPortID\[10\] " "Info: Pin SequenceNumberPortID\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { SequenceNumberPortID[10] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberPortID[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 58 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PortID\[0\] " "Info: Pin PortID\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PortID[0] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PortID[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 46 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PortID\[1\] " "Info: Pin PortID\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { PortID[1] } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PortID[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 47 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clk25Mhz " "Info: Pin Clk25Mhz not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Clk25Mhz } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Info: Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Reset } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FrameValid " "Info: Pin FrameValid not assigned to an exact location on the device" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { FrameValid } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FrameValid } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 60 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clk25Mhz (placed in PIN J2 (CLK2, LVDSCLK1p, Input)) " "Info: Automatically promoted node Clk25Mhz (placed in PIN J2 (CLK2, LVDSCLK1p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Clk25Mhz } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 59 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Reset (placed in PIN J1 (CLK3, LVDSCLK1n, Input)) " "Info: Automatically promoted node Reset (placed in PIN J1 (CLK3, LVDSCLK1n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { Reset } } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/" 0 { } { { 0 { 0 ""} 0 61 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 3.3V 3 11 0 " "Info: Number of I/O pins in group: 14 (unused VREF, 3.3V VCCIO, 3 input, 11 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 2 20 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 14 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  14 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 18 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 24 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 17 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  17 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 16 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  16 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 20 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.168 ns register register " "Info: Estimated most critical path is register to register delay of 2.168 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 1 REG LAB_X1_Y7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X1_Y7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.537 ns) + CELL(0.517 ns) 1.054 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita0~COUT 2 COMB LAB_X1_Y7 2 " "Info: 2: + IC(0.537 ns) + CELL(0.517 ns) = 1.054 ns; Loc. = LAB_X1_Y7; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.054 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.134 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita1~COUT 3 COMB LAB_X1_Y7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.134 ns; Loc. = LAB_X1_Y7; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.214 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita2~COUT 4 COMB LAB_X1_Y7 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.214 ns; Loc. = LAB_X1_Y7; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.294 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita3~COUT 5 COMB LAB_X1_Y7 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.294 ns; Loc. = LAB_X1_Y7; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.374 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita4~COUT 6 COMB LAB_X1_Y7 2 " "Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.374 ns; Loc. = LAB_X1_Y7; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.454 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita5~COUT 7 COMB LAB_X1_Y7 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.454 ns; Loc. = LAB_X1_Y7; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.534 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita6~COUT 8 COMB LAB_X1_Y7 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.534 ns; Loc. = LAB_X1_Y7; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.614 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita7~COUT 9 COMB LAB_X1_Y7 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.614 ns; Loc. = LAB_X1_Y7; Fanout = 1; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.072 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita8 10 COMB LAB_X1_Y7 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 2.072 ns; Loc. = LAB_X1_Y7; Fanout = 1; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.168 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\] 11 REG LAB_X1_Y7 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 2.168 ns; Loc. = LAB_X1_Y7; Fanout = 2; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.631 ns ( 75.23 % ) " "Info: Total cell delay = 1.631 ns ( 75.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.537 ns ( 24.77 % ) " "Info: Total interconnect delay = 0.537 ns ( 24.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.168 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X0_Y0 X11_Y13 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X0_Y0 to location X11_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "11 " "Warning: Found 11 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[0\] 0 " "Info: Pin \"SequenceNumberPortID\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[1\] 0 " "Info: Pin \"SequenceNumberPortID\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[2\] 0 " "Info: Pin \"SequenceNumberPortID\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[3\] 0 " "Info: Pin \"SequenceNumberPortID\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[4\] 0 " "Info: Pin \"SequenceNumberPortID\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[5\] 0 " "Info: Pin \"SequenceNumberPortID\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[6\] 0 " "Info: Pin \"SequenceNumberPortID\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[7\] 0 " "Info: Pin \"SequenceNumberPortID\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[8\] 0 " "Info: Pin \"SequenceNumberPortID\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[9\] 0 " "Info: Pin \"SequenceNumberPortID\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SequenceNumberPortID\[10\] 0 " "Info: Pin \"SequenceNumberPortID\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "235 " "Info: Peak virtual memory: 235 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 12:21:54 2015 " "Info: Processing ended: Thu Apr 09 12:21:54 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 12:21:56 2015 " "Info: Processing started: Thu Apr 09 12:21:56 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "221 " "Info: Peak virtual memory: 221 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 12:21:57 2015 " "Info: Processing ended: Thu Apr 09 12:21:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 09 12:21:57 2015 " "Info: Processing started: Thu Apr 09 12:21:57 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SequenceNumberCounter -c SequenceNumberCounter --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk25Mhz " "Info: Assuming node \"Clk25Mhz\" is an undefined clock" {  } { { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk25Mhz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "Clk25Mhz register register SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\] 380.08 MHz Internal " "Info: Clock \"Clk25Mhz\" Internal fmax is restricted to 380.08 MHz between source register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]\" and destination register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.631 ns " "Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.112 ns + Longest register register " "Info: + Longest register to register delay is 2.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 1 REG LCFF_X1_Y7_N7 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.387 ns) + CELL(0.517 ns) 0.904 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita0~COUT 2 COMB LCCOMB_X1_Y7_N6 2 " "Info: 2: + IC(0.387 ns) + CELL(0.517 ns) = 0.904 ns; Loc. = LCCOMB_X1_Y7_N6; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita0~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.904 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 0.984 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita1~COUT 3 COMB LCCOMB_X1_Y7_N8 2 " "Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 0.984 ns; Loc. = LCCOMB_X1_Y7_N8; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita1~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 41 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.064 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita2~COUT 4 COMB LCCOMB_X1_Y7_N10 2 " "Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.064 ns; Loc. = LCCOMB_X1_Y7_N10; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita2~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 46 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.144 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita3~COUT 5 COMB LCCOMB_X1_Y7_N12 2 " "Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.144 ns; Loc. = LCCOMB_X1_Y7_N12; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita3~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 51 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.174 ns) 1.318 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita4~COUT 6 COMB LCCOMB_X1_Y7_N14 2 " "Info: 6: + IC(0.000 ns) + CELL(0.174 ns) = 1.318 ns; Loc. = LCCOMB_X1_Y7_N14; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita4~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.174 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 56 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.398 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita5~COUT 7 COMB LCCOMB_X1_Y7_N16 2 " "Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 1.398 ns; Loc. = LCCOMB_X1_Y7_N16; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita5~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 61 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.478 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita6~COUT 8 COMB LCCOMB_X1_Y7_N18 2 " "Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 1.478 ns; Loc. = LCCOMB_X1_Y7_N18; Fanout = 2; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita6~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 66 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.080 ns) 1.558 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita7~COUT 9 COMB LCCOMB_X1_Y7_N20 1 " "Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 1.558 ns; Loc. = LCCOMB_X1_Y7_N20; Fanout = 1; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita7~COUT'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.080 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 71 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.458 ns) 2.016 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita8 10 COMB LCCOMB_X1_Y7_N22 1 " "Info: 10: + IC(0.000 ns) + CELL(0.458 ns) = 2.016 ns; Loc. = LCCOMB_X1_Y7_N22; Fanout = 1; COMB Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|counter_comb_bita8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.458 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 76 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 2.112 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\] 11 REG LCFF_X1_Y7_N23 2 " "Info: 11: + IC(0.000 ns) + CELL(0.096 ns) = 2.112 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 2; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.725 ns ( 81.68 % ) " "Info: Total cell delay = 1.725 ns ( 81.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.387 ns ( 18.32 % ) " "Info: Total interconnect delay = 0.387 ns ( 18.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.387ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz destination 2.806 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk25Mhz\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\] 3 REG LCFF_X1_Y7_N23 2 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N23; Fanout = 2; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[8\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz source 2.806 ns - Longest register " "Info: - Longest clock path from clock \"Clk25Mhz\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y7_N7 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.112 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.112 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita0~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita1~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita2~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita3~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita4~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita5~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita6~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita7~COUT {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|counter_comb_bita8 {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.387ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.517ns 0.080ns 0.080ns 0.080ns 0.174ns 0.080ns 0.080ns 0.080ns 0.458ns 0.096ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[8] {} } {  } {  } "" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] FrameValid Clk25Mhz 4.326 ns register " "Info: tsu for register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]\" (data pin = \"FrameValid\", clock pin = \"Clk25Mhz\") is 4.326 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.170 ns + Longest pin register " "Info: + Longest pin to register delay is 7.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns FrameValid 1 PIN PIN_T3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'FrameValid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FrameValid } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.569 ns) + CELL(0.758 ns) 7.170 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 2 REG LCFF_X1_Y7_N7 3 " "Info: 2: + IC(5.569 ns) + CELL(0.758 ns) = 7.170 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 22.33 % ) " "Info: Total cell delay = 1.601 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.569 ns ( 77.67 % ) " "Info: Total interconnect delay = 5.569 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { FrameValid {} FrameValid~combout {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 5.569ns } { 0.000ns 0.843ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.038 ns + " "Info: + Micro setup delay of destination is -0.038 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz destination 2.806 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk25Mhz\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y7_N7 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { FrameValid {} FrameValid~combout {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 5.569ns } { 0.000ns 0.843ns 0.758ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk25Mhz SequenceNumberPortID\[5\] SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\] 8.339 ns register " "Info: tco from clock \"Clk25Mhz\" to destination pin \"SequenceNumberPortID\[5\]\" through register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\]\" is 8.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz source 2.806 ns + Longest register " "Info: + Longest clock path from clock \"Clk25Mhz\" to source register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\] 3 REG LCFF_X1_Y7_N13 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.277 ns + " "Info: + Micro clock to output delay of source is 0.277 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.256 ns + Longest register pin " "Info: + Longest register to pin delay is 5.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\] 1 REG LCFF_X1_Y7_N13 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y7_N13; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.436 ns) + CELL(2.820 ns) 5.256 ns SequenceNumberPortID\[5\] 2 PIN PIN_M15 0 " "Info: 2: + IC(2.436 ns) + CELL(2.820 ns) = 5.256 ns; Loc. = PIN_M15; Fanout = 0; PIN Node = 'SequenceNumberPortID\[5\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] SequenceNumberPortID[5] } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.820 ns ( 53.65 % ) " "Info: Total cell delay = 2.820 ns ( 53.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.436 ns ( 46.35 % ) " "Info: Total interconnect delay = 2.436 ns ( 46.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] SequenceNumberPortID[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] {} SequenceNumberPortID[5] {} } { 0.000ns 2.436ns } { 0.000ns 2.820ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] SequenceNumberPortID[5] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.256 ns" { SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[3] {} SequenceNumberPortID[5] {} } { 0.000ns 2.436ns } { 0.000ns 2.820ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "PortID\[1\] SequenceNumberPortID\[1\] 5.222 ns Longest " "Info: Longest tpd from source pin \"PortID\[1\]\" to destination pin \"SequenceNumberPortID\[1\]\" is 5.222 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.986 ns) 0.986 ns PortID\[1\] 1 PIN PIN_N10 1 " "Info: 1: + IC(0.000 ns) + CELL(0.986 ns) = 0.986 ns; Loc. = PIN_N10; Fanout = 1; PIN Node = 'PortID\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PortID[1] } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(2.976 ns) 5.222 ns SequenceNumberPortID\[1\] 2 PIN PIN_R8 0 " "Info: 2: + IC(1.260 ns) + CELL(2.976 ns) = 5.222 ns; Loc. = PIN_R8; Fanout = 0; PIN Node = 'SequenceNumberPortID\[1\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.236 ns" { PortID[1] SequenceNumberPortID[1] } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.962 ns ( 75.87 % ) " "Info: Total cell delay = 3.962 ns ( 75.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.260 ns ( 24.13 % ) " "Info: Total interconnect delay = 1.260 ns ( 24.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.222 ns" { PortID[1] SequenceNumberPortID[1] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.222 ns" { PortID[1] {} PortID[1]~combout {} SequenceNumberPortID[1] {} } { 0.000ns 0.000ns 1.260ns } { 0.000ns 0.986ns 2.976ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] FrameValid Clk25Mhz -4.078 ns register " "Info: th for register \"SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]\" (data pin = \"FrameValid\", clock pin = \"Clk25Mhz\") is -4.078 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk25Mhz destination 2.806 ns + Longest register " "Info: + Longest clock path from clock \"Clk25Mhz\" to destination register is 2.806 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.996 ns) 0.996 ns Clk25Mhz 1 CLK PIN_J2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.996 ns) = 0.996 ns; Loc. = PIN_J2; Fanout = 1; CLK Node = 'Clk25Mhz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk25Mhz } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.238 ns) + CELL(0.000 ns) 1.234 ns Clk25Mhz~clkctrl 2 COMB CLKCTRL_G3 9 " "Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G3; Fanout = 9; COMB Node = 'Clk25Mhz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.238 ns" { Clk25Mhz Clk25Mhz~clkctrl } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.970 ns) + CELL(0.602 ns) 2.806 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 3 REG LCFF_X1_Y7_N7 3 " "Info: 3: + IC(0.970 ns) + CELL(0.602 ns) = 2.806 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.598 ns ( 56.95 % ) " "Info: Total cell delay = 1.598 ns ( 56.95 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.208 ns ( 43.05 % ) " "Info: Total interconnect delay = 1.208 ns ( 43.05 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.286 ns + " "Info: + Micro hold delay of destination is 0.286 ns" {  } { { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.170 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.170 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.843 ns) 0.843 ns FrameValid 1 PIN PIN_T3 9 " "Info: 1: + IC(0.000 ns) + CELL(0.843 ns) = 0.843 ns; Loc. = PIN_T3; Fanout = 9; PIN Node = 'FrameValid'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { FrameValid } "NODE_NAME" } } { "../Receive_Port/SequenceNumberCounter.vhd" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Receive_Port/SequenceNumberCounter.vhd" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.569 ns) + CELL(0.758 ns) 7.170 ns SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\] 2 REG LCFF_X1_Y7_N7 3 " "Info: 2: + IC(5.569 ns) + CELL(0.758 ns) = 7.170 ns; Loc. = LCFF_X1_Y7_N7; Fanout = 3; REG Node = 'SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst\|lpm_counter:lpm_counter_component\|cntr_mni:auto_generated\|safe_q\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.327 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "db/cntr_mni.tdf" "" { Text "C:/Users/Ruslan Ardashev/Desktop/ECE559-Bridge/Receive/Testing/db/cntr_mni.tdf" 87 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.601 ns ( 22.33 % ) " "Info: Total cell delay = 1.601 ns ( 22.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.569 ns ( 77.67 % ) " "Info: Total interconnect delay = 5.569 ns ( 77.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { FrameValid {} FrameValid~combout {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 5.569ns } { 0.000ns 0.843ns 0.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.806 ns" { Clk25Mhz Clk25Mhz~clkctrl SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.806 ns" { Clk25Mhz {} Clk25Mhz~combout {} Clk25Mhz~clkctrl {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 0.238ns 0.970ns } { 0.000ns 0.996ns 0.000ns 0.602ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.170 ns" { FrameValid SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.170 ns" { FrameValid {} FrameValid~combout {} SequenceNumberCounter9BitVHD:SequenceNumberCounterNineBit_inst|lpm_counter:lpm_counter_component|cntr_mni:auto_generated|safe_q[0] {} } { 0.000ns 0.000ns 5.569ns } { 0.000ns 0.843ns 0.758ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 09 12:21:57 2015 " "Info: Processing ended: Thu Apr 09 12:21:57 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 7 s " "Info: Quartus II Full Compilation was successful. 0 errors, 7 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
