Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (lin64) Build 2086221 Fri Dec 15 20:54:30 MST 2017
| Date         : Thu Aug 30 15:55:56 2018
| Host         : nicolas-xeon running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -file lab_9_timing_summary_routed.rpt -rpx lab_9_timing_summary_routed.rpx -warn_on_violation
| Design       : lab_9
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: video_input_port/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: video_input_port/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: video_input_port/FSM_sequential_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 409 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.203       -0.461                      5                 3310        0.079        0.000                      0                 3310        3.000        0.000                       0                   417  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0    {0.000 6.102}      12.203          81.944          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
  clk_out2_clk_wiz_0_1  {0.000 6.102}      12.203          81.944          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.088        0.000                      0                 1195        0.160        0.000                      0                 1195        4.500        0.000                       0                   225  
  clk_out2_clk_wiz_0         -0.203       -0.461                      5                 2115        0.207        0.000                      0                 2115        5.602        0.000                       0                   188  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.089        0.000                      0                 1195        0.160        0.000                      0                 1195        4.500        0.000                       0                   225  
  clk_out2_clk_wiz_0_1       -0.202       -0.455                      5                 2115        0.207        0.000                      0                 2115        5.602        0.000                       0                   188  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.088        0.000                      0                 1195        0.079        0.000                      0                 1195  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0         -0.203       -0.461                      5                 2115        0.124        0.000                      0                 2115  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.088        0.000                      0                 1195        0.079        0.000                      0                 1195  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1       -0.203       -0.461                      5                 2115        0.124        0.000                      0                 2115  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.456ns (4.928%)  route 8.796ns (95.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 8.743 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.796     8.317    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.763     8.743    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.223    
                         clock uncertainty           -0.081     9.143    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.406    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.456ns (4.977%)  route 8.707ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.707     8.229    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.710     8.690    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.170    
                         clock uncertainty           -0.081     9.090    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.353    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 0.518ns (5.667%)  route 8.622ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.622     8.209    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.761     8.741    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.081     9.141    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.404    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.456ns (5.034%)  route 8.602ns (94.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.602     8.123    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.701     8.681    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.161    
                         clock uncertainty           -0.081     9.081    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.344    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.518ns (5.766%)  route 8.466ns (94.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.466     8.053    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.456ns (5.076%)  route 8.528ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.528     8.049    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 0.518ns (5.765%)  route 8.467ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.467     8.054    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.701     8.681    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.161    
                         clock uncertainty           -0.081     9.081    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.344    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 0.456ns (5.091%)  route 8.501ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.501     8.024    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.707     8.687    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.167    
                         clock uncertainty           -0.081     9.087    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.350    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 0.456ns (5.113%)  route 8.463ns (94.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.463     7.985    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 0.456ns (5.117%)  route 8.455ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[3]/Q
                         net (fo=49, routed)          8.455     7.976    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y27         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.621     8.600    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560     9.160    
                         clock uncertainty           -0.081     9.080    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     8.343    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 resetn_db/PB_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_db/PB_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.560    -0.604    resetn_db/clk_out1
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  resetn_db/PB_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.384    resetn_db/PB_sync_reg_n_0_[0]
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.831    -0.842    resetn_db/clk_out1
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.060    -0.544    resetn_db/PB_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555    -0.609    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y118        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.340    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[1]
    SLICE_X64Y117        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.826    -0.847    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y117        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X64Y117        FDRE (Hold_fdre_C_D)         0.070    -0.524    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BB/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.164ns (18.447%)  route 0.725ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555    -0.609    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y118        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  video_input_port/FDCE_BB/Q_reg[3]/Q
                         net (fo=7, routed)           0.725     0.280    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y30         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.962    -0.711    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.504    -0.207    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.089    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.583%)  route 0.372ns (74.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[6]/Q
                         net (fo=49, routed)          0.372    -0.107    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.875    -0.798    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.301    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.455%)  route 0.375ns (74.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[4]/Q
                         net (fo=49, routed)          0.375    -0.104    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.875    -0.798    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.302    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.558    -0.606    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.075    -0.403    uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X64Y115        LUT3 (Prop_lut3_I1_O)        0.099    -0.304 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.828    -0.845    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X64Y115        FDRE (Hold_fdre_C_D)         0.092    -0.514    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BG/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.217%)  route 0.133ns (44.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    uart_/uart_rx_blk/clk_out1
    SLICE_X62Y116        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  uart_/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.310    video_input_port/FDCE_BG/rx_data[0]
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824    -0.848    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.070    -0.524    video_input_port/FDCE_BG/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.554    -0.610    uart_/uart_rx_blk/clk_out1
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  uart_/uart_rx_blk/bit_counter_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.347    uart_/uart_rx_blk/bit_counter_reg_n_0_[2]
    SLICE_X59Y117        LUT5 (Prop_lut5_I4_O)        0.045    -0.302 r  uart_/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    uart_/uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.822    -0.850    uart_/uart_rx_blk/clk_out1
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X59Y117        FDRE (Hold_fdre_C_D)         0.092    -0.518    uart_/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.128ns (24.072%)  route 0.404ns (75.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[4]/Q
                         net (fo=49, routed)          0.404    -0.075    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y25         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.863    -0.810    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.535    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.293    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BG/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    uart_/uart_rx_blk/clk_out1
    SLICE_X62Y116        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  uart_/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.135    -0.308    video_input_port/FDCE_BG/rx_data[1]
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824    -0.848    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[1]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.066    -0.528    video_input_port/FDCE_BG/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y26     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y35     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y27     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y117    uart_/rx_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y117    uart_/rx_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y117    uart_/rx_ready_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y117    uart_/rx_ready_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y115    uart_/uart_rx_blk/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y115    uart_/uart_rx_blk/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y115    uart_/uart_rx_blk/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y115    uart_/uart_rx_blk/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y117    uart_/uart_rx_blk/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y117    uart_/uart_rx_blk/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y102    reset_addra_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y101    resetn_db/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y103    resetn_db/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y103    resetn_db/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y104    resetn_db/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y104    resetn_db/PB_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y104    resetn_db/PB_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y101    resetn_db/PB_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y101    resetn_db/PB_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y101    resetn_db/PB_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.203ns,  Total Violation       -0.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 3.064ns (25.536%)  route 8.935ns (74.464%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.520     9.922    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.618    10.664    nolabel_line113/VGA_COLOR[11]_i_4_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.788 r  nolabel_line113/VGA_COLOR[11]_i_2/O
                         net (fo=1, routed)           0.410    11.198    nolabel_line113/VGA_COLOR[11]_i_2_n_0
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.322 r  nolabel_line113/VGA_COLOR[11]_i_1/O
                         net (fo=1, routed)           0.000    11.322    nolabel_line113_n_0
    SLICE_X55Y89         FDRE                                         r  VGA_COLOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X55Y89         FDRE                                         r  VGA_COLOR_reg[11]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)        0.029    11.118    VGA_COLOR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.995ns  (logic 3.060ns (25.511%)  route 8.935ns (74.489%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.520     9.922    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.764    10.811    nolabel_line113/VGA_COLOR[11]_i_4_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  nolabel_line113/VGA_COLOR[3]_i_2/O
                         net (fo=1, routed)           0.263    11.197    nolabel_line113/VGA_COLOR[3]_i_2_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.120    11.317 r  nolabel_line113/VGA_COLOR[3]_i_1/O
                         net (fo=1, routed)           0.000    11.317    nolabel_line113_n_8
    SLICE_X57Y92         FDRE                                         r  VGA_COLOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X57Y92         FDRE                                         r  VGA_COLOR_reg[3]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.075    11.166    VGA_COLOR_reg[3]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 3.064ns (25.775%)  route 8.824ns (74.225%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.470     9.872    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.996 f  nolabel_line113/VGA_COLOR[11]_i_5/O
                         net (fo=3, routed)           0.550    10.546    nolabel_line113/VGA_COLOR[11]_i_5_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.670 r  nolabel_line113/VGA_COLOR[7]_i_2/O
                         net (fo=1, routed)           0.416    11.086    nolabel_line113/VGA_COLOR[7]_i_2_n_0
    SLICE_X54Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.210 r  nolabel_line113/VGA_COLOR[7]_i_1/O
                         net (fo=1, routed)           0.000    11.210    nolabel_line113_n_4
    SLICE_X54Y89         FDRE                                         r  VGA_COLOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X54Y89         FDRE                                         r  VGA_COLOR_reg[7]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)        0.077    11.166    VGA_COLOR_reg[7]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 3.064ns (25.906%)  route 8.763ns (74.094%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.471     9.873    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.997 f  nolabel_line113/VGA_COLOR[8]_i_3/O
                         net (fo=3, routed)           0.601    10.599    nolabel_line113/VGA_COLOR[8]_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.723 r  nolabel_line113/VGA_COLOR[0]_i_2/O
                         net (fo=1, routed)           0.304    11.026    nolabel_line113/VGA_COLOR[0]_i_2_n_0
    SLICE_X55Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.150 r  nolabel_line113/VGA_COLOR[0]_i_1/O
                         net (fo=1, routed)           0.000    11.150    nolabel_line113_n_11
    SLICE_X55Y90         FDRE                                         r  VGA_COLOR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X55Y90         FDRE                                         r  VGA_COLOR_reg[0]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X55Y90         FDRE (Setup_fdre_C_D)        0.029    11.118    VGA_COLOR_reg[0]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.880ns  (logic 3.064ns (25.792%)  route 8.816ns (74.208%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.619    10.021    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.145 f  nolabel_line113/VGA_COLOR[8]_i_4/O
                         net (fo=3, routed)           0.647    10.793    nolabel_line113/VGA_COLOR[8]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.917 r  nolabel_line113/VGA_COLOR[4]_i_2/O
                         net (fo=1, routed)           0.162    11.078    nolabel_line113/VGA_COLOR[4]_i_2_n_0
    SLICE_X54Y93         LUT4 (Prop_lut4_I0_O)        0.124    11.202 r  nolabel_line113/VGA_COLOR[4]_i_1/O
                         net (fo=1, routed)           0.000    11.202    nolabel_line113_n_7
    SLICE_X54Y93         FDRE                                         r  VGA_COLOR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X54Y93         FDRE                                         r  VGA_COLOR_reg[4]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)        0.081    11.172    VGA_COLOR_reg[4]
  -------------------------------------------------------------------
                         required time                         11.172    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 3.064ns (26.038%)  route 8.703ns (73.962%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.471     9.873    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.997 f  nolabel_line113/VGA_COLOR[8]_i_3/O
                         net (fo=3, routed)           0.680    10.677    nolabel_line113/VGA_COLOR[8]_i_3_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  nolabel_line113/VGA_COLOR[8]_i_2/O
                         net (fo=1, routed)           0.165    10.966    nolabel_line113/VGA_COLOR[8]_i_2_n_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.090 r  nolabel_line113/VGA_COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    11.090    nolabel_line113_n_3
    SLICE_X54Y90         FDRE                                         r  VGA_COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X54Y90         FDRE                                         r  VGA_COLOR_reg[8]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.077    11.166    VGA_COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 2.940ns (25.587%)  route 8.550ns (74.413%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.679    10.081    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.205 f  nolabel_line113/VGA_COLOR[2]_i_4/O
                         net (fo=1, routed)           0.485    10.689    nolabel_line113/VGA_COLOR[2]_i_4_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.813 r  nolabel_line113/VGA_COLOR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.813    nolabel_line113_n_9
    SLICE_X55Y91         FDRE                                         r  VGA_COLOR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X55Y91         FDRE                                         r  VGA_COLOR_reg[2]/C
                         clock pessimism              0.487    11.174    
                         clock uncertainty           -0.083    11.090    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.029    11.119    VGA_COLOR_reg[2]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 2.872ns (25.081%)  route 8.579ns (74.919%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.840    -0.700    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.182 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.885     3.067    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.191    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     3.403 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.403    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X75Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     3.497 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.467     4.963    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.316     5.279 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=9, routed)           0.622     5.902    nolabel_line113/doutb[8]
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.026 r  nolabel_line113/color_out2_carry_i_23/O
                         net (fo=3, routed)           0.581     6.607    nolabel_line113/color_out2_carry_i_23_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.731 r  nolabel_line113/color_out2_carry_i_20/O
                         net (fo=2, routed)           0.161     6.891    nolabel_line113/color_out2_carry_i_20_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.015 r  nolabel_line113/color_out2_carry_i_12/O
                         net (fo=9, routed)           0.855     7.871    nolabel_line113/color_out2_carry_i_12_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  nolabel_line113/color_out2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.995    filtgr/S[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.371 r  filtgr/color_out2_carry/CO[3]
                         net (fo=3, routed)           0.932     9.303    nolabel_line113/CO[0]
    SLICE_X56Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.427 f  nolabel_line113/VGA_COLOR[9]_i_5/O
                         net (fo=6, routed)           0.674    10.101    nolabel_line113/VGA_COLOR[9]_i_5_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.225 r  nolabel_line113/VGA_COLOR[5]_i_2/O
                         net (fo=1, routed)           0.401    10.627    nolabel_line113/VGA_COLOR[5]_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.751 r  nolabel_line113/VGA_COLOR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.751    nolabel_line113_n_6
    SLICE_X55Y93         FDRE                                         r  VGA_COLOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X55Y93         FDRE                                         r  VGA_COLOR_reg[5]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)        0.029    11.120    VGA_COLOR_reg[5]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.439ns  (logic 2.872ns (25.108%)  route 8.567ns (74.892%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.840    -0.700    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.182 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.885     3.067    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.191    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     3.403 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.403    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X75Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     3.497 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.467     4.963    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.316     5.279 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=9, routed)           0.622     5.902    nolabel_line113/doutb[8]
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.026 r  nolabel_line113/color_out2_carry_i_23/O
                         net (fo=3, routed)           0.581     6.607    nolabel_line113/color_out2_carry_i_23_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.731 r  nolabel_line113/color_out2_carry_i_20/O
                         net (fo=2, routed)           0.161     6.891    nolabel_line113/color_out2_carry_i_20_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.015 r  nolabel_line113/color_out2_carry_i_12/O
                         net (fo=9, routed)           0.855     7.871    nolabel_line113/color_out2_carry_i_12_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  nolabel_line113/color_out2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.995    filtgr/S[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.371 r  filtgr/color_out2_carry/CO[3]
                         net (fo=3, routed)           0.932     9.303    nolabel_line113/CO[0]
    SLICE_X56Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.427 f  nolabel_line113/VGA_COLOR[9]_i_5/O
                         net (fo=6, routed)           0.495     9.922    nolabel_line113/VGA_COLOR[9]_i_5_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[9]_i_3/O
                         net (fo=1, routed)           0.568    10.614    nolabel_line113/VGA_COLOR[9]_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  nolabel_line113/VGA_COLOR[9]_i_1/O
                         net (fo=1, routed)           0.000    10.738    nolabel_line113_n_2
    SLICE_X56Y92         FDRE                                         r  VGA_COLOR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X56Y92         FDRE                                         r  VGA_COLOR_reg[9]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.077    11.168    VGA_COLOR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 2.940ns (25.934%)  route 8.397ns (74.066%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.576     9.978    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.102 f  nolabel_line113/VGA_COLOR[10]_i_5/O
                         net (fo=1, routed)           0.433    10.535    nolabel_line113/VGA_COLOR[10]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.659 r  nolabel_line113/VGA_COLOR[10]_i_1/O
                         net (fo=1, routed)           0.000    10.659    nolabel_line113_n_1
    SLICE_X57Y91         FDRE                                         r  VGA_COLOR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X57Y91         FDRE                                         r  VGA_COLOR_reg[10]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.029    11.120    VGA_COLOR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.394ns (68.419%)  route 0.182ns (31.581%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.023 r  nolabel_line113/vc_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.023    nolabel_line113/vc_reg[11]_i_3_n_7
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[9]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    nolabel_line113/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.405ns (69.011%)  route 0.182ns (30.989%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.012 r  nolabel_line113/vc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.012    nolabel_line113/vc_reg[11]_i_3_n_5
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[11]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    nolabel_line113/vc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.430ns (70.277%)  route 0.182ns (29.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.013 r  nolabel_line113/vc_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.013    nolabel_line113/vc_reg[11]_i_3_n_6
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[10]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    nolabel_line113/vc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.385%)  route 0.435ns (72.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y97         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=38, routed)          0.435    -0.000    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X51Y98         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.836    -0.837    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y98         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.070    -0.263    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[0]/Q
                         net (fo=25, routed)          0.193    -0.266    nolabel_line113/vc_reg_n_0_[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  nolabel_line113/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    nolabel_line113/vc[0]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.835    -0.838    nolabel_line113/clk_out2
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105    -0.494    nolabel_line113/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[3]/Q
                         net (fo=5, routed)           0.134    -0.326    nolabel_line113/hc_reg_n_0_[3]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  nolabel_line113/hc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    nolabel_line113/hc_reg[4]_i_1_n_5
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[4]/Q
                         net (fo=14, routed)          0.145    -0.315    nolabel_line113/hc_reg_n_0_[4]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.207 r  nolabel_line113/hc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    nolabel_line113/hc_reg[4]_i_1_n_4
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.351%)  route 0.146ns (36.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[11]/Q
                         net (fo=5, routed)           0.146    -0.313    nolabel_line113/hc_reg_n_0_[11]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  nolabel_line113/hc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.202    nolabel_line113/hc_reg[11]_i_2_n_5
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.965%)  route 0.151ns (37.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[5]/Q
                         net (fo=13, routed)          0.151    -0.309    nolabel_line113/hc_reg_n_0_[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  nolabel_line113/hc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    nolabel_line113/hc_reg[8]_i_1_n_7
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.829%)  route 0.151ns (37.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[9]/Q
                         net (fo=11, routed)          0.151    -0.308    nolabel_line113/hc_reg_n_0_[9]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  nolabel_line113/hc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.193    nolabel_line113/hc_reg[11]_i_2_n_7
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.102 }
Period(ns):         12.203
Sources:            { ins/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y21     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y26     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y35     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y22     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y27     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.203      201.157    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X65Y86     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X55Y90     VGA_COLOR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y91     VGA_COLOR_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X55Y91     VGA_COLOR_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y92     VGA_COLOR_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X56Y91     VGA_COLOR_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X54Y90     VGA_COLOR_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X56Y92     VGA_COLOR_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X52Y97     nolabel_line113/hc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y97     nolabel_line113/vc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y91     VGA_COLOR_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X54Y93     VGA_COLOR_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y92     VGA_COLOR_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X54Y93     VGA_COLOR_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X55Y93     VGA_COLOR_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X56Y91     VGA_COLOR_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X56Y92     VGA_COLOR_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X52Y97     nolabel_line113/hc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y95     nolabel_line113/hc_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y95     nolabel_line113/hc_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   ins/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.089ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.089ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.456ns (4.928%)  route 8.796ns (95.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 8.743 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.796     8.317    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.763     8.743    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.223    
                         clock uncertainty           -0.080     9.144    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.407    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.407    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.456ns (4.977%)  route 8.707ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.707     8.229    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.710     8.690    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.170    
                         clock uncertainty           -0.080     9.091    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.354    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.354    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 0.518ns (5.667%)  route 8.622ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.622     8.209    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.761     8.741    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.080     9.142    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.405    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.405    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.456ns (5.034%)  route 8.602ns (94.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.602     8.123    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.701     8.681    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.161    
                         clock uncertainty           -0.080     9.082    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.345    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.286ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.518ns (5.766%)  route 8.466ns (94.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.466     8.053    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.080     9.076    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.339    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.456ns (5.076%)  route 8.528ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.528     8.049    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.080     9.076    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.339    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.291ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 0.518ns (5.765%)  route 8.467ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.467     8.054    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.701     8.681    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.161    
                         clock uncertainty           -0.080     9.082    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.345    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.345    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.291    

Slack (MET) :             0.326ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 0.456ns (5.091%)  route 8.501ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.501     8.024    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.707     8.687    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.167    
                         clock uncertainty           -0.080     9.088    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.351    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.351    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.353ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 0.456ns (5.113%)  route 8.463ns (94.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.463     7.985    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.080     9.076    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.339    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.339    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.368ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 0.456ns (5.117%)  route 8.455ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.143ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[3]/Q
                         net (fo=49, routed)          8.455     7.976    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y27         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.621     8.600    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560     9.160    
                         clock uncertainty           -0.080     9.081    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     8.344    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  0.368    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 resetn_db/PB_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_db/PB_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.560    -0.604    resetn_db/clk_out1
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  resetn_db/PB_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.384    resetn_db/PB_sync_reg_n_0_[0]
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.831    -0.842    resetn_db/clk_out1
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[1]/C
                         clock pessimism              0.238    -0.604    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.060    -0.544    resetn_db/PB_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555    -0.609    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y118        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.340    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[1]
    SLICE_X64Y117        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.826    -0.847    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y117        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                         clock pessimism              0.253    -0.594    
    SLICE_X64Y117        FDRE (Hold_fdre_C_D)         0.070    -0.524    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BB/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.164ns (18.447%)  route 0.725ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555    -0.609    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y118        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  video_input_port/FDCE_BB/Q_reg[3]/Q
                         net (fo=7, routed)           0.725     0.280    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y30         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.962    -0.711    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.504    -0.207    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.089    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.089    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.583%)  route 0.372ns (74.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[6]/Q
                         net (fo=49, routed)          0.372    -0.107    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.875    -0.798    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.301    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.455%)  route 0.375ns (74.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[4]/Q
                         net (fo=49, routed)          0.375    -0.104    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.875    -0.798    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.302    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.302    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.558    -0.606    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.075    -0.403    uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X64Y115        LUT3 (Prop_lut3_I1_O)        0.099    -0.304 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.828    -0.845    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.606    
    SLICE_X64Y115        FDRE (Hold_fdre_C_D)         0.092    -0.514    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BG/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.217%)  route 0.133ns (44.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    uart_/uart_rx_blk/clk_out1
    SLICE_X62Y116        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  uart_/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.310    video_input_port/FDCE_BG/rx_data[0]
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824    -0.848    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.070    -0.524    video_input_port/FDCE_BG/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.554    -0.610    uart_/uart_rx_blk/clk_out1
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  uart_/uart_rx_blk/bit_counter_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.347    uart_/uart_rx_blk/bit_counter_reg_n_0_[2]
    SLICE_X59Y117        LUT5 (Prop_lut5_I4_O)        0.045    -0.302 r  uart_/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    uart_/uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.822    -0.850    uart_/uart_rx_blk/clk_out1
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism              0.240    -0.610    
    SLICE_X59Y117        FDRE (Hold_fdre_C_D)         0.092    -0.518    uart_/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.518    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.128ns (24.072%)  route 0.404ns (75.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[4]/Q
                         net (fo=49, routed)          0.404    -0.075    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y25         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.863    -0.810    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.535    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.293    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.293    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BG/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    uart_/uart_rx_blk/clk_out1
    SLICE_X62Y116        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  uart_/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.135    -0.308    video_input_port/FDCE_BG/rx_data[1]
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824    -0.848    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[1]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.066    -0.528    video_input_port/FDCE_BG/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.220    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y21     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y26     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X0Y35     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X1Y22     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         10.000      7.108      RAMB36_X2Y27     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y117    uart_/rx_ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y117    uart_/rx_ready_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y117    uart_/rx_ready_sync_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y117    uart_/rx_ready_sync_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y115    uart_/uart_rx_blk/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y115    uart_/uart_rx_blk/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X58Y115    uart_/uart_rx_blk/FSM_sequential_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y115    uart_/uart_rx_blk/bit_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y117    uart_/uart_rx_blk/bit_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X59Y117    uart_/uart_rx_blk/bit_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X52Y102    reset_addra_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y101    resetn_db/PB_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y103    resetn_db/PB_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y103    resetn_db/PB_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y104    resetn_db/PB_cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y104    resetn_db/PB_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y104    resetn_db/PB_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y101    resetn_db/PB_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y101    resetn_db/PB_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y101    resetn_db/PB_cnt_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.202ns,  Total Violation       -0.455ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.202ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 3.064ns (25.536%)  route 8.935ns (74.464%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.520     9.922    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.618    10.664    nolabel_line113/VGA_COLOR[11]_i_4_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.788 r  nolabel_line113/VGA_COLOR[11]_i_2/O
                         net (fo=1, routed)           0.410    11.198    nolabel_line113/VGA_COLOR[11]_i_2_n_0
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.322 r  nolabel_line113/VGA_COLOR[11]_i_1/O
                         net (fo=1, routed)           0.000    11.322    nolabel_line113_n_0
    SLICE_X55Y89         FDRE                                         r  VGA_COLOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X55Y89         FDRE                                         r  VGA_COLOR_reg[11]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.082    11.091    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)        0.029    11.120    VGA_COLOR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                 -0.202    

Slack (VIOLATED) :        -0.150ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.995ns  (logic 3.060ns (25.511%)  route 8.935ns (74.489%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.520     9.922    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.764    10.811    nolabel_line113/VGA_COLOR[11]_i_4_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  nolabel_line113/VGA_COLOR[3]_i_2/O
                         net (fo=1, routed)           0.263    11.197    nolabel_line113/VGA_COLOR[3]_i_2_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.120    11.317 r  nolabel_line113/VGA_COLOR[3]_i_1/O
                         net (fo=1, routed)           0.000    11.317    nolabel_line113_n_8
    SLICE_X57Y92         FDRE                                         r  VGA_COLOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X57Y92         FDRE                                         r  VGA_COLOR_reg[3]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.082    11.093    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.075    11.168    VGA_COLOR_reg[3]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 -0.150    

Slack (VIOLATED) :        -0.043ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 3.064ns (25.775%)  route 8.824ns (74.225%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.470     9.872    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.996 f  nolabel_line113/VGA_COLOR[11]_i_5/O
                         net (fo=3, routed)           0.550    10.546    nolabel_line113/VGA_COLOR[11]_i_5_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.670 r  nolabel_line113/VGA_COLOR[7]_i_2/O
                         net (fo=1, routed)           0.416    11.086    nolabel_line113/VGA_COLOR[7]_i_2_n_0
    SLICE_X54Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.210 r  nolabel_line113/VGA_COLOR[7]_i_1/O
                         net (fo=1, routed)           0.000    11.210    nolabel_line113_n_4
    SLICE_X54Y89         FDRE                                         r  VGA_COLOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X54Y89         FDRE                                         r  VGA_COLOR_reg[7]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.082    11.091    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)        0.077    11.168    VGA_COLOR_reg[7]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 -0.043    

Slack (VIOLATED) :        -0.031ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 3.064ns (25.906%)  route 8.763ns (74.094%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.471     9.873    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.997 f  nolabel_line113/VGA_COLOR[8]_i_3/O
                         net (fo=3, routed)           0.601    10.599    nolabel_line113/VGA_COLOR[8]_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.723 r  nolabel_line113/VGA_COLOR[0]_i_2/O
                         net (fo=1, routed)           0.304    11.026    nolabel_line113/VGA_COLOR[0]_i_2_n_0
    SLICE_X55Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.150 r  nolabel_line113/VGA_COLOR[0]_i_1/O
                         net (fo=1, routed)           0.000    11.150    nolabel_line113_n_11
    SLICE_X55Y90         FDRE                                         r  VGA_COLOR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X55Y90         FDRE                                         r  VGA_COLOR_reg[0]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.082    11.091    
    SLICE_X55Y90         FDRE (Setup_fdre_C_D)        0.029    11.120    VGA_COLOR_reg[0]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 -0.031    

Slack (VIOLATED) :        -0.029ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.880ns  (logic 3.064ns (25.792%)  route 8.816ns (74.208%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.619    10.021    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.145 f  nolabel_line113/VGA_COLOR[8]_i_4/O
                         net (fo=3, routed)           0.647    10.793    nolabel_line113/VGA_COLOR[8]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.917 r  nolabel_line113/VGA_COLOR[4]_i_2/O
                         net (fo=1, routed)           0.162    11.078    nolabel_line113/VGA_COLOR[4]_i_2_n_0
    SLICE_X54Y93         LUT4 (Prop_lut4_I0_O)        0.124    11.202 r  nolabel_line113/VGA_COLOR[4]_i_1/O
                         net (fo=1, routed)           0.000    11.202    nolabel_line113_n_7
    SLICE_X54Y93         FDRE                                         r  VGA_COLOR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X54Y93         FDRE                                         r  VGA_COLOR_reg[4]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.082    11.093    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)        0.081    11.174    VGA_COLOR_reg[4]
  -------------------------------------------------------------------
                         required time                         11.174    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                 -0.029    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 3.064ns (26.038%)  route 8.703ns (73.962%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.471     9.873    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.997 f  nolabel_line113/VGA_COLOR[8]_i_3/O
                         net (fo=3, routed)           0.680    10.677    nolabel_line113/VGA_COLOR[8]_i_3_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  nolabel_line113/VGA_COLOR[8]_i_2/O
                         net (fo=1, routed)           0.165    10.966    nolabel_line113/VGA_COLOR[8]_i_2_n_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.090 r  nolabel_line113/VGA_COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    11.090    nolabel_line113_n_3
    SLICE_X54Y90         FDRE                                         r  VGA_COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X54Y90         FDRE                                         r  VGA_COLOR_reg[8]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.082    11.091    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.077    11.168    VGA_COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 2.940ns (25.587%)  route 8.550ns (74.413%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.679    10.081    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.205 f  nolabel_line113/VGA_COLOR[2]_i_4/O
                         net (fo=1, routed)           0.485    10.689    nolabel_line113/VGA_COLOR[2]_i_4_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.813 r  nolabel_line113/VGA_COLOR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.813    nolabel_line113_n_9
    SLICE_X55Y91         FDRE                                         r  VGA_COLOR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X55Y91         FDRE                                         r  VGA_COLOR_reg[2]/C
                         clock pessimism              0.487    11.174    
                         clock uncertainty           -0.082    11.092    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.029    11.121    VGA_COLOR_reg[2]
  -------------------------------------------------------------------
                         required time                         11.121    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.371ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 2.872ns (25.081%)  route 8.579ns (74.919%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.840    -0.700    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.182 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.885     3.067    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.191    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     3.403 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.403    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X75Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     3.497 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.467     4.963    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.316     5.279 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=9, routed)           0.622     5.902    nolabel_line113/doutb[8]
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.026 r  nolabel_line113/color_out2_carry_i_23/O
                         net (fo=3, routed)           0.581     6.607    nolabel_line113/color_out2_carry_i_23_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.731 r  nolabel_line113/color_out2_carry_i_20/O
                         net (fo=2, routed)           0.161     6.891    nolabel_line113/color_out2_carry_i_20_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.015 r  nolabel_line113/color_out2_carry_i_12/O
                         net (fo=9, routed)           0.855     7.871    nolabel_line113/color_out2_carry_i_12_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  nolabel_line113/color_out2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.995    filtgr/S[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.371 r  filtgr/color_out2_carry/CO[3]
                         net (fo=3, routed)           0.932     9.303    nolabel_line113/CO[0]
    SLICE_X56Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.427 f  nolabel_line113/VGA_COLOR[9]_i_5/O
                         net (fo=6, routed)           0.674    10.101    nolabel_line113/VGA_COLOR[9]_i_5_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.225 r  nolabel_line113/VGA_COLOR[5]_i_2/O
                         net (fo=1, routed)           0.401    10.627    nolabel_line113/VGA_COLOR[5]_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.751 r  nolabel_line113/VGA_COLOR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.751    nolabel_line113_n_6
    SLICE_X55Y93         FDRE                                         r  VGA_COLOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X55Y93         FDRE                                         r  VGA_COLOR_reg[5]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.082    11.093    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)        0.029    11.122    VGA_COLOR_reg[5]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  0.371    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.439ns  (logic 2.872ns (25.108%)  route 8.567ns (74.892%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.840    -0.700    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.182 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.885     3.067    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.191    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     3.403 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.403    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X75Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     3.497 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.467     4.963    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.316     5.279 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=9, routed)           0.622     5.902    nolabel_line113/doutb[8]
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.026 r  nolabel_line113/color_out2_carry_i_23/O
                         net (fo=3, routed)           0.581     6.607    nolabel_line113/color_out2_carry_i_23_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.731 r  nolabel_line113/color_out2_carry_i_20/O
                         net (fo=2, routed)           0.161     6.891    nolabel_line113/color_out2_carry_i_20_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.015 r  nolabel_line113/color_out2_carry_i_12/O
                         net (fo=9, routed)           0.855     7.871    nolabel_line113/color_out2_carry_i_12_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  nolabel_line113/color_out2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.995    filtgr/S[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.371 r  filtgr/color_out2_carry/CO[3]
                         net (fo=3, routed)           0.932     9.303    nolabel_line113/CO[0]
    SLICE_X56Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.427 f  nolabel_line113/VGA_COLOR[9]_i_5/O
                         net (fo=6, routed)           0.495     9.922    nolabel_line113/VGA_COLOR[9]_i_5_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[9]_i_3/O
                         net (fo=1, routed)           0.568    10.614    nolabel_line113/VGA_COLOR[9]_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  nolabel_line113/VGA_COLOR[9]_i_1/O
                         net (fo=1, routed)           0.000    10.738    nolabel_line113_n_2
    SLICE_X56Y92         FDRE                                         r  VGA_COLOR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X56Y92         FDRE                                         r  VGA_COLOR_reg[9]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.082    11.093    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.077    11.170    VGA_COLOR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.170    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.431    

Slack (MET) :             0.462ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 2.940ns (25.934%)  route 8.397ns (74.066%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.082ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.148ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.576     9.978    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.102 f  nolabel_line113/VGA_COLOR[10]_i_5/O
                         net (fo=1, routed)           0.433    10.535    nolabel_line113/VGA_COLOR[10]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.659 r  nolabel_line113/VGA_COLOR[10]_i_1/O
                         net (fo=1, routed)           0.000    10.659    nolabel_line113_n_1
    SLICE_X57Y91         FDRE                                         r  VGA_COLOR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X57Y91         FDRE                                         r  VGA_COLOR_reg[10]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.082    11.093    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.029    11.122    VGA_COLOR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.122    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.462    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.394ns (68.419%)  route 0.182ns (31.581%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.023 r  nolabel_line113/vc_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.023    nolabel_line113/vc_reg[11]_i_3_n_7
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[9]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    nolabel_line113/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.405ns (69.011%)  route 0.182ns (30.989%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.012 r  nolabel_line113/vc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.012    nolabel_line113/vc_reg[11]_i_3_n_5
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[11]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    nolabel_line113/vc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.430ns (70.277%)  route 0.182ns (29.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.013 r  nolabel_line113/vc_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.013    nolabel_line113/vc_reg[11]_i_3_n_6
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[10]/C
                         clock pessimism              0.509    -0.335    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.230    nolabel_line113/vc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.385%)  route 0.435ns (72.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y97         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=38, routed)          0.435    -0.000    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X51Y98         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.836    -0.837    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y98         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.504    -0.333    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.070    -0.263    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.263    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[0]/Q
                         net (fo=25, routed)          0.193    -0.266    nolabel_line113/vc_reg_n_0_[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  nolabel_line113/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    nolabel_line113/vc[0]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.835    -0.838    nolabel_line113/clk_out2
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/C
                         clock pessimism              0.239    -0.599    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105    -0.494    nolabel_line113/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.494    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[3]/Q
                         net (fo=5, routed)           0.134    -0.326    nolabel_line113/hc_reg_n_0_[3]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  nolabel_line113/hc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    nolabel_line113/hc_reg[4]_i_1_n_5
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[4]/Q
                         net (fo=14, routed)          0.145    -0.315    nolabel_line113/hc_reg_n_0_[4]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.207 r  nolabel_line113/hc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    nolabel_line113/hc_reg[4]_i_1_n_4
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.351%)  route 0.146ns (36.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[11]/Q
                         net (fo=5, routed)           0.146    -0.313    nolabel_line113/hc_reg_n_0_[11]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  nolabel_line113/hc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.202    nolabel_line113/hc_reg[11]_i_2_n_5
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.965%)  route 0.151ns (37.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[5]/Q
                         net (fo=13, routed)          0.151    -0.309    nolabel_line113/hc_reg_n_0_[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  nolabel_line113/hc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    nolabel_line113/hc_reg[8]_i_1_n_7
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.829%)  route 0.151ns (37.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[9]/Q
                         net (fo=11, routed)          0.151    -0.308    nolabel_line113/hc_reg_n_0_[9]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  nolabel_line113/hc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.193    nolabel_line113/hc_reg[11]_i_2_n_7
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/C
                         clock pessimism              0.239    -0.600    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.495    nolabel_line113/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.302    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.102 }
Period(ns):         12.203
Sources:            { ins/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y21     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y38     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y26     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X0Y35     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X1Y22     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[19].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y39     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         12.203      9.311      RAMB36_X2Y27     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.203      201.157    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X65Y86     blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]_rep/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X55Y90     VGA_COLOR_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y91     VGA_COLOR_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X55Y91     VGA_COLOR_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y92     VGA_COLOR_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X56Y91     VGA_COLOR_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X54Y90     VGA_COLOR_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X56Y92     VGA_COLOR_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X52Y97     nolabel_line113/hc_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y97     nolabel_line113/vc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y91     VGA_COLOR_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X54Y93     VGA_COLOR_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X57Y92     VGA_COLOR_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X54Y93     VGA_COLOR_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X55Y93     VGA_COLOR_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X56Y91     VGA_COLOR_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X56Y92     VGA_COLOR_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X52Y97     nolabel_line113/hc_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y95     nolabel_line113/hc_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.102       5.602      SLICE_X53Y95     nolabel_line113/hc_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ins/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   ins/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ins/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.456ns (4.928%)  route 8.796ns (95.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 8.743 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.796     8.317    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.763     8.743    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.223    
                         clock uncertainty           -0.081     9.143    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.406    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.456ns (4.977%)  route 8.707ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.707     8.229    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.710     8.690    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.170    
                         clock uncertainty           -0.081     9.090    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.353    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 0.518ns (5.667%)  route 8.622ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.622     8.209    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.761     8.741    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.081     9.141    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.404    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.456ns (5.034%)  route 8.602ns (94.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.602     8.123    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.701     8.681    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.161    
                         clock uncertainty           -0.081     9.081    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.344    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.518ns (5.766%)  route 8.466ns (94.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.466     8.053    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.456ns (5.076%)  route 8.528ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.528     8.049    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 0.518ns (5.765%)  route 8.467ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.467     8.054    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.701     8.681    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.161    
                         clock uncertainty           -0.081     9.081    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.344    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 0.456ns (5.091%)  route 8.501ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.501     8.024    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.707     8.687    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.167    
                         clock uncertainty           -0.081     9.087    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.350    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 0.456ns (5.113%)  route 8.463ns (94.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.463     7.985    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0 rise@10.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 0.456ns (5.117%)  route 8.455ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[3]/Q
                         net (fo=49, routed)          8.455     7.976    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y27         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.621     8.600    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560     9.160    
                         clock uncertainty           -0.081     9.080    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     8.343    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 resetn_db/PB_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_db/PB_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.560    -0.604    resetn_db/clk_out1
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  resetn_db/PB_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.384    resetn_db/PB_sync_reg_n_0_[0]
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.831    -0.842    resetn_db/clk_out1
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[1]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.081    -0.524    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.060    -0.464    resetn_db/PB_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555    -0.609    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y118        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.340    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[1]
    SLICE_X64Y117        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.826    -0.847    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y117        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.081    -0.514    
    SLICE_X64Y117        FDRE (Hold_fdre_C_D)         0.070    -0.444    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BB/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.164ns (18.447%)  route 0.725ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555    -0.609    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y118        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  video_input_port/FDCE_BB/Q_reg[3]/Q
                         net (fo=7, routed)           0.725     0.280    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y30         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.962    -0.711    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.504    -0.207    
                         clock uncertainty            0.081    -0.127    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.169    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.583%)  route 0.372ns (74.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[6]/Q
                         net (fo=49, routed)          0.372    -0.107    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.875    -0.798    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.081    -0.463    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.220    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.455%)  route 0.375ns (74.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[4]/Q
                         net (fo=49, routed)          0.375    -0.104    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.875    -0.798    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.081    -0.463    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.221    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.558    -0.606    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.075    -0.403    uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X64Y115        LUT3 (Prop_lut3_I1_O)        0.099    -0.304 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.828    -0.845    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.081    -0.526    
    SLICE_X64Y115        FDRE (Hold_fdre_C_D)         0.092    -0.434    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BG/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.217%)  route 0.133ns (44.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    uart_/uart_rx_blk/clk_out1
    SLICE_X62Y116        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  uart_/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.310    video_input_port/FDCE_BG/rx_data[0]
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824    -0.848    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.081    -0.514    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.070    -0.444    video_input_port/FDCE_BG/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.554    -0.610    uart_/uart_rx_blk/clk_out1
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  uart_/uart_rx_blk/bit_counter_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.347    uart_/uart_rx_blk/bit_counter_reg_n_0_[2]
    SLICE_X59Y117        LUT5 (Prop_lut5_I4_O)        0.045    -0.302 r  uart_/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    uart_/uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.822    -0.850    uart_/uart_rx_blk/clk_out1
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.081    -0.530    
    SLICE_X59Y117        FDRE (Hold_fdre_C_D)         0.092    -0.438    uart_/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.128ns (24.072%)  route 0.404ns (75.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[4]/Q
                         net (fo=49, routed)          0.404    -0.075    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y25         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.863    -0.810    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.081    -0.454    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.212    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BG/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    uart_/uart_rx_blk/clk_out1
    SLICE_X62Y116        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  uart_/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.135    -0.308    video_input_port/FDCE_BG/rx_data[1]
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824    -0.848    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[1]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.081    -0.514    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.066    -0.448    video_input_port/FDCE_BG/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.203ns,  Total Violation       -0.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 3.064ns (25.536%)  route 8.935ns (74.464%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.520     9.922    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.618    10.664    nolabel_line113/VGA_COLOR[11]_i_4_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.788 r  nolabel_line113/VGA_COLOR[11]_i_2/O
                         net (fo=1, routed)           0.410    11.198    nolabel_line113/VGA_COLOR[11]_i_2_n_0
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.322 r  nolabel_line113/VGA_COLOR[11]_i_1/O
                         net (fo=1, routed)           0.000    11.322    nolabel_line113_n_0
    SLICE_X55Y89         FDRE                                         r  VGA_COLOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X55Y89         FDRE                                         r  VGA_COLOR_reg[11]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)        0.029    11.118    VGA_COLOR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.995ns  (logic 3.060ns (25.511%)  route 8.935ns (74.489%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.520     9.922    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.764    10.811    nolabel_line113/VGA_COLOR[11]_i_4_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  nolabel_line113/VGA_COLOR[3]_i_2/O
                         net (fo=1, routed)           0.263    11.197    nolabel_line113/VGA_COLOR[3]_i_2_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.120    11.317 r  nolabel_line113/VGA_COLOR[3]_i_1/O
                         net (fo=1, routed)           0.000    11.317    nolabel_line113_n_8
    SLICE_X57Y92         FDRE                                         r  VGA_COLOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X57Y92         FDRE                                         r  VGA_COLOR_reg[3]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.075    11.166    VGA_COLOR_reg[3]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 3.064ns (25.775%)  route 8.824ns (74.225%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.470     9.872    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.996 f  nolabel_line113/VGA_COLOR[11]_i_5/O
                         net (fo=3, routed)           0.550    10.546    nolabel_line113/VGA_COLOR[11]_i_5_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.670 r  nolabel_line113/VGA_COLOR[7]_i_2/O
                         net (fo=1, routed)           0.416    11.086    nolabel_line113/VGA_COLOR[7]_i_2_n_0
    SLICE_X54Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.210 r  nolabel_line113/VGA_COLOR[7]_i_1/O
                         net (fo=1, routed)           0.000    11.210    nolabel_line113_n_4
    SLICE_X54Y89         FDRE                                         r  VGA_COLOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X54Y89         FDRE                                         r  VGA_COLOR_reg[7]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)        0.077    11.166    VGA_COLOR_reg[7]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 3.064ns (25.906%)  route 8.763ns (74.094%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.471     9.873    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.997 f  nolabel_line113/VGA_COLOR[8]_i_3/O
                         net (fo=3, routed)           0.601    10.599    nolabel_line113/VGA_COLOR[8]_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.723 r  nolabel_line113/VGA_COLOR[0]_i_2/O
                         net (fo=1, routed)           0.304    11.026    nolabel_line113/VGA_COLOR[0]_i_2_n_0
    SLICE_X55Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.150 r  nolabel_line113/VGA_COLOR[0]_i_1/O
                         net (fo=1, routed)           0.000    11.150    nolabel_line113_n_11
    SLICE_X55Y90         FDRE                                         r  VGA_COLOR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X55Y90         FDRE                                         r  VGA_COLOR_reg[0]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X55Y90         FDRE (Setup_fdre_C_D)        0.029    11.118    VGA_COLOR_reg[0]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.880ns  (logic 3.064ns (25.792%)  route 8.816ns (74.208%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.619    10.021    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.145 f  nolabel_line113/VGA_COLOR[8]_i_4/O
                         net (fo=3, routed)           0.647    10.793    nolabel_line113/VGA_COLOR[8]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.917 r  nolabel_line113/VGA_COLOR[4]_i_2/O
                         net (fo=1, routed)           0.162    11.078    nolabel_line113/VGA_COLOR[4]_i_2_n_0
    SLICE_X54Y93         LUT4 (Prop_lut4_I0_O)        0.124    11.202 r  nolabel_line113/VGA_COLOR[4]_i_1/O
                         net (fo=1, routed)           0.000    11.202    nolabel_line113_n_7
    SLICE_X54Y93         FDRE                                         r  VGA_COLOR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X54Y93         FDRE                                         r  VGA_COLOR_reg[4]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)        0.081    11.172    VGA_COLOR_reg[4]
  -------------------------------------------------------------------
                         required time                         11.172    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 3.064ns (26.038%)  route 8.703ns (73.962%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.471     9.873    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.997 f  nolabel_line113/VGA_COLOR[8]_i_3/O
                         net (fo=3, routed)           0.680    10.677    nolabel_line113/VGA_COLOR[8]_i_3_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  nolabel_line113/VGA_COLOR[8]_i_2/O
                         net (fo=1, routed)           0.165    10.966    nolabel_line113/VGA_COLOR[8]_i_2_n_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.090 r  nolabel_line113/VGA_COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    11.090    nolabel_line113_n_3
    SLICE_X54Y90         FDRE                                         r  VGA_COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X54Y90         FDRE                                         r  VGA_COLOR_reg[8]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.077    11.166    VGA_COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 2.940ns (25.587%)  route 8.550ns (74.413%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.679    10.081    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.205 f  nolabel_line113/VGA_COLOR[2]_i_4/O
                         net (fo=1, routed)           0.485    10.689    nolabel_line113/VGA_COLOR[2]_i_4_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.813 r  nolabel_line113/VGA_COLOR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.813    nolabel_line113_n_9
    SLICE_X55Y91         FDRE                                         r  VGA_COLOR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X55Y91         FDRE                                         r  VGA_COLOR_reg[2]/C
                         clock pessimism              0.487    11.174    
                         clock uncertainty           -0.083    11.090    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.029    11.119    VGA_COLOR_reg[2]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 2.872ns (25.081%)  route 8.579ns (74.919%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.840    -0.700    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.182 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.885     3.067    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.191    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     3.403 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.403    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X75Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     3.497 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.467     4.963    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.316     5.279 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=9, routed)           0.622     5.902    nolabel_line113/doutb[8]
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.026 r  nolabel_line113/color_out2_carry_i_23/O
                         net (fo=3, routed)           0.581     6.607    nolabel_line113/color_out2_carry_i_23_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.731 r  nolabel_line113/color_out2_carry_i_20/O
                         net (fo=2, routed)           0.161     6.891    nolabel_line113/color_out2_carry_i_20_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.015 r  nolabel_line113/color_out2_carry_i_12/O
                         net (fo=9, routed)           0.855     7.871    nolabel_line113/color_out2_carry_i_12_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  nolabel_line113/color_out2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.995    filtgr/S[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.371 r  filtgr/color_out2_carry/CO[3]
                         net (fo=3, routed)           0.932     9.303    nolabel_line113/CO[0]
    SLICE_X56Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.427 f  nolabel_line113/VGA_COLOR[9]_i_5/O
                         net (fo=6, routed)           0.674    10.101    nolabel_line113/VGA_COLOR[9]_i_5_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.225 r  nolabel_line113/VGA_COLOR[5]_i_2/O
                         net (fo=1, routed)           0.401    10.627    nolabel_line113/VGA_COLOR[5]_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.751 r  nolabel_line113/VGA_COLOR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.751    nolabel_line113_n_6
    SLICE_X55Y93         FDRE                                         r  VGA_COLOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X55Y93         FDRE                                         r  VGA_COLOR_reg[5]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)        0.029    11.120    VGA_COLOR_reg[5]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.439ns  (logic 2.872ns (25.108%)  route 8.567ns (74.892%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.840    -0.700    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.182 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.885     3.067    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.191    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     3.403 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.403    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X75Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     3.497 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.467     4.963    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.316     5.279 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=9, routed)           0.622     5.902    nolabel_line113/doutb[8]
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.026 r  nolabel_line113/color_out2_carry_i_23/O
                         net (fo=3, routed)           0.581     6.607    nolabel_line113/color_out2_carry_i_23_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.731 r  nolabel_line113/color_out2_carry_i_20/O
                         net (fo=2, routed)           0.161     6.891    nolabel_line113/color_out2_carry_i_20_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.015 r  nolabel_line113/color_out2_carry_i_12/O
                         net (fo=9, routed)           0.855     7.871    nolabel_line113/color_out2_carry_i_12_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  nolabel_line113/color_out2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.995    filtgr/S[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.371 r  filtgr/color_out2_carry/CO[3]
                         net (fo=3, routed)           0.932     9.303    nolabel_line113/CO[0]
    SLICE_X56Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.427 f  nolabel_line113/VGA_COLOR[9]_i_5/O
                         net (fo=6, routed)           0.495     9.922    nolabel_line113/VGA_COLOR[9]_i_5_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[9]_i_3/O
                         net (fo=1, routed)           0.568    10.614    nolabel_line113/VGA_COLOR[9]_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  nolabel_line113/VGA_COLOR[9]_i_1/O
                         net (fo=1, routed)           0.000    10.738    nolabel_line113_n_2
    SLICE_X56Y92         FDRE                                         r  VGA_COLOR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X56Y92         FDRE                                         r  VGA_COLOR_reg[9]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.077    11.168    VGA_COLOR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0 rise@12.203ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 2.940ns (25.934%)  route 8.397ns (74.066%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.576     9.978    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.102 f  nolabel_line113/VGA_COLOR[10]_i_5/O
                         net (fo=1, routed)           0.433    10.535    nolabel_line113/VGA_COLOR[10]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.659 r  nolabel_line113/VGA_COLOR[10]_i_1/O
                         net (fo=1, routed)           0.000    10.659    nolabel_line113_n_1
    SLICE_X57Y91         FDRE                                         r  VGA_COLOR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X57Y91         FDRE                                         r  VGA_COLOR_reg[10]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.029    11.120    VGA_COLOR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.394ns (68.419%)  route 0.182ns (31.581%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.023 r  nolabel_line113/vc_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.023    nolabel_line113/vc_reg[11]_i_3_n_7
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[9]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.083    -0.252    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.147    nolabel_line113/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.405ns (69.011%)  route 0.182ns (30.989%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.012 r  nolabel_line113/vc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.012    nolabel_line113/vc_reg[11]_i_3_n_5
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[11]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.083    -0.252    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.147    nolabel_line113/vc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.430ns (70.277%)  route 0.182ns (29.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.013 r  nolabel_line113/vc_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.013    nolabel_line113/vc_reg[11]_i_3_n_6
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[10]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.083    -0.252    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.147    nolabel_line113/vc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.385%)  route 0.435ns (72.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y97         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=38, routed)          0.435    -0.000    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X51Y98         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.836    -0.837    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y98         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.504    -0.333    
                         clock uncertainty            0.083    -0.250    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.070    -0.180    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[0]/Q
                         net (fo=25, routed)          0.193    -0.266    nolabel_line113/vc_reg_n_0_[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  nolabel_line113/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    nolabel_line113/vc[0]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.835    -0.838    nolabel_line113/clk_out2
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.083    -0.516    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105    -0.411    nolabel_line113/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[3]/Q
                         net (fo=5, routed)           0.134    -0.326    nolabel_line113/hc_reg_n_0_[3]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  nolabel_line113/hc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    nolabel_line113/hc_reg[4]_i_1_n_5
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[4]/Q
                         net (fo=14, routed)          0.145    -0.315    nolabel_line113/hc_reg_n_0_[4]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.207 r  nolabel_line113/hc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    nolabel_line113/hc_reg[4]_i_1_n_4
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.351%)  route 0.146ns (36.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[11]/Q
                         net (fo=5, routed)           0.146    -0.313    nolabel_line113/hc_reg_n_0_[11]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  nolabel_line113/hc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.202    nolabel_line113/hc_reg[11]_i_2_n_5
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.965%)  route 0.151ns (37.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[5]/Q
                         net (fo=13, routed)          0.151    -0.309    nolabel_line113/hc_reg_n_0_[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  nolabel_line113/hc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    nolabel_line113/hc_reg[8]_i_1_n_7
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.829%)  route 0.151ns (37.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[9]/Q
                         net (fo=11, routed)          0.151    -0.308    nolabel_line113/hc_reg_n_0_[9]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  nolabel_line113/hc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.193    nolabel_line113/hc_reg[11]_i_2_n_7
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.219    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.088ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.088ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.252ns  (logic 0.456ns (4.928%)  route 8.796ns (95.072%))
  Logic Levels:           0  
  Clock Path Skew:        0.158ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.257ns = ( 8.743 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.796     8.317    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X2Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.763     8.743    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y0          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.223    
                         clock uncertainty           -0.081     9.143    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.406    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.406    
                         arrival time                          -8.317    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.163ns  (logic 0.456ns (4.977%)  route 8.707ns (95.023%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.310ns = ( 8.690 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.707     8.229    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.710     8.690    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.170    
                         clock uncertainty           -0.081     9.090    
    RAMB36_X1Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.353    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[36].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.353    
                         arrival time                          -8.229    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.140ns  (logic 0.518ns (5.667%)  route 8.622ns (94.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 8.741 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.622     8.209    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.761     8.741    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.221    
                         clock uncertainty           -0.081     9.141    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.404    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[48].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.404    
                         arrival time                          -8.209    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.220ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.058ns  (logic 0.456ns (5.034%)  route 8.602ns (94.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.602     8.123    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.701     8.681    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.161    
                         clock uncertainty           -0.081     9.081    
    RAMB36_X1Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.344    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.123    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.518ns (5.766%)  route 8.466ns (94.234%))
  Logic Levels:           0  
  Clock Path Skew:        0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.466     8.053    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -8.053    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.289ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.984ns  (logic 0.456ns (5.076%)  route 8.528ns (94.924%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[2]/Q
                         net (fo=49, routed)          8.528     8.049    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[4]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -8.049    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BB/Q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.985ns  (logic 0.518ns (5.765%)  route 8.467ns (94.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.319ns = ( 8.681 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.931ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.609    -0.931    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y115        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y115        FDRE (Prop_fdre_C_Q)         0.518    -0.413 r  video_input_port/FDCE_BB/Q_reg[7]/Q
                         net (fo=49, routed)          8.467     8.054    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/dina[1]
    RAMB36_X1Y5          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.701     8.681    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y5          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.161    
                         clock uncertainty           -0.081     9.081    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.737     8.344    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[43].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.344    
                         arrival time                          -8.054    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.957ns  (logic 0.456ns (5.091%)  route 8.501ns (94.909%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.313ns = ( 8.687 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.501     8.024    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.707     8.687    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.167    
                         clock uncertainty           -0.081     9.087    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.350    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[41].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.350    
                         arrival time                          -8.024    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.352ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.919ns  (logic 0.456ns (5.113%)  route 8.463ns (94.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.933ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.607    -0.933    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y117        FDRE (Prop_fdre_C_Q)         0.456    -0.477 r  video_input_port/FDCE_BG/Q_reg[0]/Q
                         net (fo=49, routed)          8.463     7.985    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/dina[2]
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.695     8.675    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y4          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.480     9.155    
                         clock uncertainty           -0.081     9.075    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737     8.338    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[45].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.338    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.367ns  (required time - arrival time)
  Source:                 video_input_port/FDCE_BG/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz_0_1 rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.911ns  (logic 0.456ns (5.117%)  route 8.455ns (94.883%))
  Logic Levels:           0  
  Clock Path Skew:        0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.400ns = ( 8.600 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.935ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.605    -0.935    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y118        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y118        FDRE (Prop_fdre_C_Q)         0.456    -0.479 r  video_input_port/FDCE_BG/Q_reg[3]/Q
                         net (fo=49, routed)          8.455     7.976    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X3Y27         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         1.621     8.600    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y27         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.560     9.160    
                         clock uncertainty           -0.081     9.080    
    RAMB36_X3Y27         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.737     8.343    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[52].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          8.343    
                         arrival time                          -7.976    
  -------------------------------------------------------------------
                         slack                                  0.367    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 resetn_db/PB_sync_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            resetn_db/PB_sync_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.842ns
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.560    -0.604    resetn_db/clk_out1
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDRE (Prop_fdre_C_Q)         0.164    -0.440 r  resetn_db/PB_sync_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.384    resetn_db/PB_sync_reg_n_0_[0]
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.831    -0.842    resetn_db/clk_out1
    SLICE_X46Y105        FDRE                                         r  resetn_db/PB_sync_reg[1]/C
                         clock pessimism              0.238    -0.604    
                         clock uncertainty            0.081    -0.524    
    SLICE_X46Y105        FDRE (Hold_fdre_C_D)         0.060    -0.464    resetn_db/PB_sync_reg[1]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.384    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.164ns (60.944%)  route 0.105ns (39.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.847ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555    -0.609    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X66Y118        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[1]/Q
                         net (fo=1, routed)           0.105    -0.340    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg_n_0_[1]
    SLICE_X64Y117        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.826    -0.847    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y117        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]/C
                         clock pessimism              0.253    -0.594    
                         clock uncertainty            0.081    -0.514    
    SLICE_X64Y117        FDRE (Hold_fdre_C_D)         0.070    -0.444    uart_/uart_rx_blk/rx_sync_inst/in_sync_sr_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BB/Q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.164ns (18.447%)  route 0.725ns (81.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.402ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.711ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.555    -0.609    video_input_port/FDCE_BB/clk_out1
    SLICE_X62Y118        FDRE                                         r  video_input_port/FDCE_BB/Q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y118        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  video_input_port/FDCE_BB/Q_reg[3]/Q
                         net (fo=7, routed)           0.725     0.280    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y30         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.962    -0.711    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y30         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.504    -0.207    
                         clock uncertainty            0.081    -0.127    
    RAMB36_X1Y30         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     0.169    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.169    
                         arrival time                           0.280    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.128ns (25.583%)  route 0.372ns (74.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[6]/Q
                         net (fo=49, routed)          0.372    -0.107    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/dina[7]
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.875    -0.798    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.081    -0.463    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243    -0.220    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.220    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.128ns (25.455%)  route 0.375ns (74.545%))
  Logic Levels:           0  
  Clock Path Skew:        0.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[4]/Q
                         net (fo=49, routed)          0.375    -0.104    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.875    -0.798    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y20         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.254    -0.544    
                         clock uncertainty            0.081    -0.463    
    RAMB36_X1Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.221    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[102].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.221    
                         arrival time                          -0.104    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.227ns (75.183%)  route 0.075ns (24.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.606ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.558    -0.606    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y115        FDRE (Prop_fdre_C_Q)         0.128    -0.478 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.075    -0.403    uart_/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X64Y115        LUT3 (Prop_lut3_I1_O)        0.099    -0.304 r  uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.304    uart_/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.828    -0.845    uart_/uart_rx_blk/rx_sync_inst/clk_out1
    SLICE_X64Y115        FDRE                                         r  uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism              0.239    -0.606    
                         clock uncertainty            0.081    -0.526    
    SLICE_X64Y115        FDRE (Hold_fdre_C_D)         0.092    -0.434    uart_/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BG/Q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.164ns (55.217%)  route 0.133ns (44.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    uart_/uart_rx_blk/clk_out1
    SLICE_X62Y116        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  uart_/uart_rx_blk/rx_data_reg[0]/Q
                         net (fo=3, routed)           0.133    -0.310    video_input_port/FDCE_BG/rx_data[0]
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824    -0.848    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[0]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.081    -0.514    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.070    -0.444    video_input_port/FDCE_BG/Q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/bit_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_/uart_rx_blk/bit_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.850ns
    Source Clock Delay      (SCD):    -0.610ns
    Clock Pessimism Removal (CPR):    -0.240ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.554    -0.610    uart_/uart_rx_blk/clk_out1
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y117        FDRE (Prop_fdre_C_Q)         0.141    -0.469 r  uart_/uart_rx_blk/bit_counter_reg[2]/Q
                         net (fo=2, routed)           0.123    -0.347    uart_/uart_rx_blk/bit_counter_reg_n_0_[2]
    SLICE_X59Y117        LUT5 (Prop_lut5_I4_O)        0.045    -0.302 r  uart_/uart_rx_blk/bit_counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.302    uart_/uart_rx_blk/bit_counter[2]_i_1_n_0
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.822    -0.850    uart_/uart_rx_blk/clk_out1
    SLICE_X59Y117        FDRE                                         r  uart_/uart_rx_blk/bit_counter_reg[2]/C
                         clock pessimism              0.240    -0.610    
                         clock uncertainty            0.081    -0.530    
    SLICE_X59Y117        FDRE (Hold_fdre_C_D)         0.092    -0.438    uart_/uart_rx_blk/bit_counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.302    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 video_input_port/FDCE_BR/Q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.532ns  (logic 0.128ns (24.072%)  route 0.404ns (75.928%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.810ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    video_input_port/FDCE_BR/clk_out1
    SLICE_X63Y116        FDRE                                         r  video_input_port/FDCE_BR/Q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y116        FDRE (Prop_fdre_C_Q)         0.128    -0.479 r  video_input_port/FDCE_BR/Q_reg[4]/Q
                         net (fo=49, routed)          0.404    -0.075    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/dina[5]
    RAMB36_X1Y25         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.863    -0.810    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y25         RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.275    -0.535    
                         clock uncertainty            0.081    -0.454    
    RAMB36_X1Y25         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.242    -0.212    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[113].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 uart_/uart_rx_blk/rx_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            video_input_port/FDCE_BG/Q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.164ns (54.793%)  route 0.135ns (45.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.557    -0.607    uart_/uart_rx_blk/clk_out1
    SLICE_X62Y116        FDRE                                         r  uart_/uart_rx_blk/rx_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y116        FDRE (Prop_fdre_C_Q)         0.164    -0.443 r  uart_/uart_rx_blk/rx_data_reg[1]/Q
                         net (fo=4, routed)           0.135    -0.308    video_input_port/FDCE_BG/rx_data[1]
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout1_buf/O
                         net (fo=223, routed)         0.824    -0.848    video_input_port/FDCE_BG/clk_out1
    SLICE_X63Y117        FDRE                                         r  video_input_port/FDCE_BG/Q_reg[1]/C
                         clock pessimism              0.254    -0.594    
                         clock uncertainty            0.081    -0.514    
    SLICE_X63Y117        FDRE (Hold_fdre_C_D)         0.066    -0.448    video_input_port/FDCE_BG/Q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            5  Failing Endpoints,  Worst Slack       -0.203ns,  Total Violation       -0.461ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.124ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.203ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.999ns  (logic 3.064ns (25.536%)  route 8.935ns (74.464%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.520     9.922    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.618    10.664    nolabel_line113/VGA_COLOR[11]_i_4_n_0
    SLICE_X56Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.788 r  nolabel_line113/VGA_COLOR[11]_i_2/O
                         net (fo=1, routed)           0.410    11.198    nolabel_line113/VGA_COLOR[11]_i_2_n_0
    SLICE_X55Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.322 r  nolabel_line113/VGA_COLOR[11]_i_1/O
                         net (fo=1, routed)           0.000    11.322    nolabel_line113_n_0
    SLICE_X55Y89         FDRE                                         r  VGA_COLOR_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X55Y89         FDRE                                         r  VGA_COLOR_reg[11]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X55Y89         FDRE (Setup_fdre_C_D)        0.029    11.118    VGA_COLOR_reg[11]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                 -0.203    

Slack (VIOLATED) :        -0.151ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.995ns  (logic 3.060ns (25.511%)  route 8.935ns (74.489%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.520     9.922    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I1_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[11]_i_4/O
                         net (fo=3, routed)           0.764    10.811    nolabel_line113/VGA_COLOR[11]_i_4_n_0
    SLICE_X57Y92         LUT6 (Prop_lut6_I0_O)        0.124    10.935 r  nolabel_line113/VGA_COLOR[3]_i_2/O
                         net (fo=1, routed)           0.263    11.197    nolabel_line113/VGA_COLOR[3]_i_2_n_0
    SLICE_X57Y92         LUT4 (Prop_lut4_I0_O)        0.120    11.317 r  nolabel_line113/VGA_COLOR[3]_i_1/O
                         net (fo=1, routed)           0.000    11.317    nolabel_line113_n_8
    SLICE_X57Y92         FDRE                                         r  VGA_COLOR_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X57Y92         FDRE                                         r  VGA_COLOR_reg[3]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X57Y92         FDRE (Setup_fdre_C_D)        0.075    11.166    VGA_COLOR_reg[3]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.317    
  -------------------------------------------------------------------
                         slack                                 -0.151    

Slack (VIOLATED) :        -0.044ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.888ns  (logic 3.064ns (25.775%)  route 8.824ns (74.225%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.470     9.872    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.996 f  nolabel_line113/VGA_COLOR[11]_i_5/O
                         net (fo=3, routed)           0.550    10.546    nolabel_line113/VGA_COLOR[11]_i_5_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I1_O)        0.124    10.670 r  nolabel_line113/VGA_COLOR[7]_i_2/O
                         net (fo=1, routed)           0.416    11.086    nolabel_line113/VGA_COLOR[7]_i_2_n_0
    SLICE_X54Y89         LUT4 (Prop_lut4_I0_O)        0.124    11.210 r  nolabel_line113/VGA_COLOR[7]_i_1/O
                         net (fo=1, routed)           0.000    11.210    nolabel_line113_n_4
    SLICE_X54Y89         FDRE                                         r  VGA_COLOR_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X54Y89         FDRE                                         r  VGA_COLOR_reg[7]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X54Y89         FDRE (Setup_fdre_C_D)        0.077    11.166    VGA_COLOR_reg[7]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                 -0.044    

Slack (VIOLATED) :        -0.032ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.827ns  (logic 3.064ns (25.906%)  route 8.763ns (74.094%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.471     9.873    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.997 f  nolabel_line113/VGA_COLOR[8]_i_3/O
                         net (fo=3, routed)           0.601    10.599    nolabel_line113/VGA_COLOR[8]_i_3_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.723 r  nolabel_line113/VGA_COLOR[0]_i_2/O
                         net (fo=1, routed)           0.304    11.026    nolabel_line113/VGA_COLOR[0]_i_2_n_0
    SLICE_X55Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.150 r  nolabel_line113/VGA_COLOR[0]_i_1/O
                         net (fo=1, routed)           0.000    11.150    nolabel_line113_n_11
    SLICE_X55Y90         FDRE                                         r  VGA_COLOR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X55Y90         FDRE                                         r  VGA_COLOR_reg[0]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X55Y90         FDRE (Setup_fdre_C_D)        0.029    11.118    VGA_COLOR_reg[0]
  -------------------------------------------------------------------
                         required time                         11.118    
                         arrival time                         -11.150    
  -------------------------------------------------------------------
                         slack                                 -0.032    

Slack (VIOLATED) :        -0.030ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.880ns  (logic 3.064ns (25.792%)  route 8.816ns (74.208%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.619    10.021    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I0_O)        0.124    10.145 f  nolabel_line113/VGA_COLOR[8]_i_4/O
                         net (fo=3, routed)           0.647    10.793    nolabel_line113/VGA_COLOR[8]_i_4_n_0
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.124    10.917 r  nolabel_line113/VGA_COLOR[4]_i_2/O
                         net (fo=1, routed)           0.162    11.078    nolabel_line113/VGA_COLOR[4]_i_2_n_0
    SLICE_X54Y93         LUT4 (Prop_lut4_I0_O)        0.124    11.202 r  nolabel_line113/VGA_COLOR[4]_i_1/O
                         net (fo=1, routed)           0.000    11.202    nolabel_line113_n_7
    SLICE_X54Y93         FDRE                                         r  VGA_COLOR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X54Y93         FDRE                                         r  VGA_COLOR_reg[4]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X54Y93         FDRE (Setup_fdre_C_D)        0.081    11.172    VGA_COLOR_reg[4]
  -------------------------------------------------------------------
                         required time                         11.172    
                         arrival time                         -11.202    
  -------------------------------------------------------------------
                         slack                                 -0.030    

Slack (MET) :             0.076ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.767ns  (logic 3.064ns (26.038%)  route 8.703ns (73.962%))
  Logic Levels:           13  (CARRY4=1 LUT2=1 LUT4=2 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.353ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.518ns = ( 10.685 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.471     9.873    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     9.997 f  nolabel_line113/VGA_COLOR[8]_i_3/O
                         net (fo=3, routed)           0.680    10.677    nolabel_line113/VGA_COLOR[8]_i_3_n_0
    SLICE_X54Y90         LUT6 (Prop_lut6_I0_O)        0.124    10.801 r  nolabel_line113/VGA_COLOR[8]_i_2/O
                         net (fo=1, routed)           0.165    10.966    nolabel_line113/VGA_COLOR[8]_i_2_n_0
    SLICE_X54Y90         LUT4 (Prop_lut4_I0_O)        0.124    11.090 r  nolabel_line113/VGA_COLOR[8]_i_1/O
                         net (fo=1, routed)           0.000    11.090    nolabel_line113_n_3
    SLICE_X54Y90         FDRE                                         r  VGA_COLOR_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.502    10.685    clk_vga
    SLICE_X54Y90         FDRE                                         r  VGA_COLOR_reg[8]/C
                         clock pessimism              0.487    11.173    
                         clock uncertainty           -0.083    11.089    
    SLICE_X54Y90         FDRE (Setup_fdre_C_D)        0.077    11.166    VGA_COLOR_reg[8]
  -------------------------------------------------------------------
                         required time                         11.166    
                         arrival time                         -11.090    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.490ns  (logic 2.940ns (25.587%)  route 8.550ns (74.413%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 10.686 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.679    10.081    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I4_O)        0.124    10.205 f  nolabel_line113/VGA_COLOR[2]_i_4/O
                         net (fo=1, routed)           0.485    10.689    nolabel_line113/VGA_COLOR[2]_i_4_n_0
    SLICE_X55Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.813 r  nolabel_line113/VGA_COLOR[2]_i_1/O
                         net (fo=1, routed)           0.000    10.813    nolabel_line113_n_9
    SLICE_X55Y91         FDRE                                         r  VGA_COLOR_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.503    10.686    clk_vga
    SLICE_X55Y91         FDRE                                         r  VGA_COLOR_reg[2]/C
                         clock pessimism              0.487    11.174    
                         clock uncertainty           -0.083    11.090    
    SLICE_X55Y91         FDRE (Setup_fdre_C_D)        0.029    11.119    VGA_COLOR_reg[2]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -10.813    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.370ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.451ns  (logic 2.872ns (25.081%)  route 8.579ns (74.919%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.840    -0.700    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.182 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.885     3.067    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.191    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     3.403 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.403    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X75Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     3.497 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.467     4.963    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.316     5.279 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=9, routed)           0.622     5.902    nolabel_line113/doutb[8]
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.026 r  nolabel_line113/color_out2_carry_i_23/O
                         net (fo=3, routed)           0.581     6.607    nolabel_line113/color_out2_carry_i_23_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.731 r  nolabel_line113/color_out2_carry_i_20/O
                         net (fo=2, routed)           0.161     6.891    nolabel_line113/color_out2_carry_i_20_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.015 r  nolabel_line113/color_out2_carry_i_12/O
                         net (fo=9, routed)           0.855     7.871    nolabel_line113/color_out2_carry_i_12_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  nolabel_line113/color_out2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.995    filtgr/S[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.371 r  filtgr/color_out2_carry/CO[3]
                         net (fo=3, routed)           0.932     9.303    nolabel_line113/CO[0]
    SLICE_X56Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.427 f  nolabel_line113/VGA_COLOR[9]_i_5/O
                         net (fo=6, routed)           0.674    10.101    nolabel_line113/VGA_COLOR[9]_i_5_n_0
    SLICE_X55Y94         LUT6 (Prop_lut6_I2_O)        0.124    10.225 r  nolabel_line113/VGA_COLOR[5]_i_2/O
                         net (fo=1, routed)           0.401    10.627    nolabel_line113/VGA_COLOR[5]_i_2_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I0_O)        0.124    10.751 r  nolabel_line113/VGA_COLOR[5]_i_1/O
                         net (fo=1, routed)           0.000    10.751    nolabel_line113_n_6
    SLICE_X55Y93         FDRE                                         r  VGA_COLOR_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X55Y93         FDRE                                         r  VGA_COLOR_reg[5]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X55Y93         FDRE (Setup_fdre_C_D)        0.029    11.120    VGA_COLOR_reg[5]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.751    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.430ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.439ns  (logic 2.872ns (25.108%)  route 8.567ns (74.892%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=2 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.700ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.840    -0.700    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y3          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.882     0.182 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[31].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           2.885     3.067    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_10[2]
    SLICE_X75Y68         LUT6 (Prop_lut6_I0_O)        0.124     3.191 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21/O
                         net (fo=1, routed)           0.000     3.191    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_21_n_0
    SLICE_X75Y68         MUXF7 (Prop_muxf7_I0_O)      0.212     3.403 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10/O
                         net (fo=1, routed)           0.000     3.403    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_10_n_0
    SLICE_X75Y68         MUXF8 (Prop_muxf8_I1_O)      0.094     3.497 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4/O
                         net (fo=1, routed)           1.467     4.963    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_4_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I5_O)        0.316     5.279 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=9, routed)           0.622     5.902    nolabel_line113/doutb[8]
    SLICE_X59Y90         LUT6 (Prop_lut6_I3_O)        0.124     6.026 r  nolabel_line113/color_out2_carry_i_23/O
                         net (fo=3, routed)           0.581     6.607    nolabel_line113/color_out2_carry_i_23_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I2_O)        0.124     6.731 r  nolabel_line113/color_out2_carry_i_20/O
                         net (fo=2, routed)           0.161     6.891    nolabel_line113/color_out2_carry_i_20_n_0
    SLICE_X57Y90         LUT2 (Prop_lut2_I1_O)        0.124     7.015 r  nolabel_line113/color_out2_carry_i_12/O
                         net (fo=9, routed)           0.855     7.871    nolabel_line113/color_out2_carry_i_12_n_0
    SLICE_X54Y92         LUT4 (Prop_lut4_I3_O)        0.124     7.995 r  nolabel_line113/color_out2_carry_i_5/O
                         net (fo=1, routed)           0.000     7.995    filtgr/S[1]
    SLICE_X54Y92         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.371 r  filtgr/color_out2_carry/CO[3]
                         net (fo=3, routed)           0.932     9.303    nolabel_line113/CO[0]
    SLICE_X56Y92         LUT4 (Prop_lut4_I1_O)        0.124     9.427 f  nolabel_line113/VGA_COLOR[9]_i_5/O
                         net (fo=6, routed)           0.495     9.922    nolabel_line113/VGA_COLOR[9]_i_5_n_0
    SLICE_X53Y91         LUT6 (Prop_lut6_I3_O)        0.124    10.046 f  nolabel_line113/VGA_COLOR[9]_i_3/O
                         net (fo=1, routed)           0.568    10.614    nolabel_line113/VGA_COLOR[9]_i_3_n_0
    SLICE_X56Y92         LUT6 (Prop_lut6_I2_O)        0.124    10.738 r  nolabel_line113/VGA_COLOR[9]_i_1/O
                         net (fo=1, routed)           0.000    10.738    nolabel_line113_n_2
    SLICE_X56Y92         FDRE                                         r  VGA_COLOR_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X56Y92         FDRE                                         r  VGA_COLOR_reg[9]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X56Y92         FDRE (Setup_fdre_C_D)        0.077    11.168    VGA_COLOR_reg[9]
  -------------------------------------------------------------------
                         required time                         11.168    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  0.430    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            VGA_COLOR_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.203ns  (clk_out2_clk_wiz_0_1 rise@12.203ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.337ns  (logic 2.940ns (25.934%)  route 8.397ns (74.066%))
  Logic Levels:           12  (CARRY4=1 LUT2=1 LUT4=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.516ns = ( 10.687 - 12.203 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.863    -0.677    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[3])
                                                      0.882     0.205 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[73].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOBDO[3]
                         net (fo=1, routed)           2.919     3.124    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_105[3]
    SLICE_X28Y83         LUT6 (Prop_lut6_I5_O)        0.124     3.248 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20/O
                         net (fo=1, routed)           0.000     3.248    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_20_n_0
    SLICE_X28Y83         MUXF7 (Prop_muxf7_I1_O)      0.245     3.493 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     3.493    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_9_n_0
    SLICE_X28Y83         MUXF8 (Prop_muxf8_I0_O)      0.104     3.597 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4/O
                         net (fo=1, routed)           1.105     4.702    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0_i_4_n_0
    SLICE_X50Y86         LUT6 (Prop_lut6_I5_O)        0.316     5.018 f  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[18]_INST_0/O
                         net (fo=9, routed)           0.484     5.502    nolabel_line113/doutb[18]
    SLICE_X47Y86         LUT6 (Prop_lut6_I0_O)        0.124     5.626 f  nolabel_line113/i__carry_i_18/O
                         net (fo=1, routed)           0.776     6.403    nolabel_line113/i__carry_i_18_n_0
    SLICE_X48Y87         LUT6 (Prop_lut6_I1_O)        0.124     6.527 f  nolabel_line113/i__carry_i_14/O
                         net (fo=1, routed)           0.159     6.685    nolabel_line113/i__carry_i_14_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I3_O)        0.124     6.809 r  nolabel_line113/i__carry_i_10/O
                         net (fo=9, routed)           1.058     7.867    nolabel_line113/i__carry_i_10_n_0
    SLICE_X52Y90         LUT4 (Prop_lut4_I2_O)        0.124     7.991 r  nolabel_line113/i__carry_i_5/O
                         net (fo=1, routed)           0.000     7.991    filtgr/vc_reg[1]_2[1]
    SLICE_X52Y90         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.392 r  filtgr/color_out2_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.886     9.278    nolabel_line113/vc_reg[1]_2[0]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     9.402 r  nolabel_line113/VGA_COLOR[10]_i_6/O
                         net (fo=18, routed)          0.576     9.978    nolabel_line113/VGA_COLOR[10]_i_6_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I4_O)        0.124    10.102 f  nolabel_line113/VGA_COLOR[10]_i_5/O
                         net (fo=1, routed)           0.433    10.535    nolabel_line113/VGA_COLOR[10]_i_5_n_0
    SLICE_X57Y91         LUT6 (Prop_lut6_I5_O)        0.124    10.659 r  nolabel_line113/VGA_COLOR[10]_i_1/O
                         net (fo=1, routed)           0.000    10.659    nolabel_line113_n_1
    SLICE_X57Y91         FDRE                                         r  VGA_COLOR_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     12.203    12.203 r  
    E3                                                0.000    12.203 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    12.203    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    13.615 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    14.777    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     7.453 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639     9.092    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.183 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         1.504    10.687    clk_vga
    SLICE_X57Y91         FDRE                                         r  VGA_COLOR_reg[10]/C
                         clock pessimism              0.487    11.175    
                         clock uncertainty           -0.083    11.091    
    SLICE_X57Y91         FDRE (Setup_fdre_C_D)        0.029    11.120    VGA_COLOR_reg[10]
  -------------------------------------------------------------------
                         required time                         11.120    
                         arrival time                         -10.659    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.394ns (68.419%)  route 0.182ns (31.581%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.023 r  nolabel_line113/vc_reg[11]_i_3/O[0]
                         net (fo=1, routed)           0.000    -0.023    nolabel_line113/vc_reg[11]_i_3_n_7
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[9]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.083    -0.252    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.147    nolabel_line113/vc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.023    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.587ns  (logic 0.405ns (69.011%)  route 0.182ns (30.989%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.012 r  nolabel_line113/vc_reg[11]_i_3/O[2]
                         net (fo=1, routed)           0.000    -0.012    nolabel_line113/vc_reg[11]_i_3_n_5
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[11]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.083    -0.252    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.147    nolabel_line113/vc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                          -0.012    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.612ns  (logic 0.430ns (70.277%)  route 0.182ns (29.723%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.844ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X55Y98         FDRE                                         r  nolabel_line113/vc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y98         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.277    nolabel_line113/vc_reg_n_0_[4]
    SLICE_X55Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.117 r  nolabel_line113/vc_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.117    nolabel_line113/vc_reg[4]_i_1_n_0
    SLICE_X55Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.078 r  nolabel_line113/vc_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.077    nolabel_line113/vc_reg[8]_i_1_n_0
    SLICE_X55Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     0.013 r  nolabel_line113/vc_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.000     0.013    nolabel_line113/vc_reg[11]_i_3_n_6
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    -0.844    nolabel_line113/clk_out2
    SLICE_X55Y100        FDRE                                         r  nolabel_line113/vc_reg[10]/C
                         clock pessimism              0.509    -0.335    
                         clock uncertainty            0.083    -0.252    
    SLICE_X55Y100        FDRE (Hold_fdre_C_D)         0.105    -0.147    nolabel_line113/vc_reg[10]
  -------------------------------------------------------------------
                         required time                          0.147    
                         arrival time                           0.013    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.164ns (27.385%)  route 0.435ns (72.615%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.504ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X54Y97         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y97         FDRE (Prop_fdre_C_Q)         0.164    -0.435 r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=38, routed)          0.435    -0.000    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/sel_pipe[3]
    SLICE_X51Y98         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.836    -0.837    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X51Y98         FDRE                                         r  blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism              0.504    -0.333    
                         clock uncertainty            0.083    -0.250    
    SLICE_X51Y98         FDRE (Hold_fdre_C_D)         0.070    -0.180    blkmem/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.180    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 nolabel_line113/vc_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/vc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.183ns (48.718%)  route 0.193ns (51.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.565    -0.599    nolabel_line113/clk_out2
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y97         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  nolabel_line113/vc_reg[0]/Q
                         net (fo=25, routed)          0.193    -0.266    nolabel_line113/vc_reg_n_0_[0]
    SLICE_X53Y97         LUT2 (Prop_lut2_I0_O)        0.042    -0.224 r  nolabel_line113/vc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.224    nolabel_line113/vc[0]_i_1_n_0
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.835    -0.838    nolabel_line113/clk_out2
    SLICE_X53Y97         FDRE                                         r  nolabel_line113/vc_reg[0]/C
                         clock pessimism              0.239    -0.599    
                         clock uncertainty            0.083    -0.516    
    SLICE_X53Y97         FDRE (Hold_fdre_C_D)         0.105    -0.411    nolabel_line113/vc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.224    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.334%)  route 0.134ns (34.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[3]/Q
                         net (fo=5, routed)           0.134    -0.326    nolabel_line113/hc_reg_n_0_[3]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.215 r  nolabel_line113/hc_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.215    nolabel_line113/hc_reg[4]_i_1_n_5
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[3]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.249ns (63.256%)  route 0.145ns (36.744%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y93         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[4]/Q
                         net (fo=14, routed)          0.145    -0.315    nolabel_line113/hc_reg_n_0_[4]
    SLICE_X53Y93         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.207 r  nolabel_line113/hc_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.207    nolabel_line113/hc_reg[4]_i_1_n_4
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y93         FDRE                                         r  nolabel_line113/hc_reg[4]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.207    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.252ns (63.351%)  route 0.146ns (36.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[11]/Q
                         net (fo=5, routed)           0.146    -0.313    nolabel_line113/hc_reg_n_0_[11]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.202 r  nolabel_line113/hc_reg[11]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.202    nolabel_line113/hc_reg[11]_i_2_n_5
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[11]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[11]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.965%)  route 0.151ns (37.035%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y94         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[5]/Q
                         net (fo=13, routed)          0.151    -0.309    nolabel_line113/hc_reg_n_0_[5]
    SLICE_X53Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.194 r  nolabel_line113/hc_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.194    nolabel_line113/hc_reg[8]_i_1_n_7
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y94         FDRE                                         r  nolabel_line113/hc_reg[5]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y94         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[5]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 nolabel_line113/hc_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.102ns period=12.203ns})
  Destination:            nolabel_line113/hc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.102ns period=12.203ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.256ns (62.829%)  route 0.151ns (37.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.564    -0.600    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  nolabel_line113/hc_reg[9]/Q
                         net (fo=11, routed)          0.151    -0.308    nolabel_line113/hc_reg_n_0_[9]
    SLICE_X53Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.193 r  nolabel_line113/hc_reg[11]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.193    nolabel_line113/hc_reg[11]_i_2_n_7
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    ins/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  ins/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    ins/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  ins/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    ins/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  ins/inst/clkout2_buf/O
                         net (fo=186, routed)         0.834    -0.839    nolabel_line113/clk_out2
    SLICE_X53Y95         FDRE                                         r  nolabel_line113/hc_reg[9]/C
                         clock pessimism              0.239    -0.600    
                         clock uncertainty            0.083    -0.517    
    SLICE_X53Y95         FDRE (Hold_fdre_C_D)         0.105    -0.412    nolabel_line113/hc_reg[9]
  -------------------------------------------------------------------
                         required time                          0.412    
                         arrival time                          -0.193    
  -------------------------------------------------------------------
                         slack                                  0.219    





