design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GLB_RT_ADJUSTMENT,STD_CELL_LIBRARY,CELL_PAD,DIODE_INSERTION_STRATEGY
/home/nvm_user4/usr/mpw_7_files/sram_imc/caravel_user_project/openlane/user_proj_example,user_proj_example,22_09_10_17_49,flow completed,0h5m21s0ms,0h3m1s0ms,-2.0,0.49,-1,1.66,2091.0,-1,0,0,0,0,0,0,0,34,0,-1,-1,68476,7217,0.0,0.0,0.0,0.0,-1,0.0,0.0,0.0,0.0,-1,23352378.0,0.0,3.36,4.22,2.55,2.76,-1,587,4818,261,4166,0,0,0,521,50,2,30,22,118,85,1,3,124,122,11,620,6156,0,6776,467280.23040000006,0.000102,9.85e-05,4.6e-06,0.000126,0.000126,2.78e-08,0.00014,0.00015,2.94e-08,7.9,11.0,90.9090909090909,10,AREA 0,5,50,1,153.6,153.18,0.5,0.3,sky130_fd_sc_hd,4,0
