Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jun  3 19:04:21 2019
| Host         : LAPTOP-T9IKLUT4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file interfaz_UART_VGA_timing_summary_routed.rpt -pb interfaz_UART_VGA_timing_summary_routed.pb -rpx interfaz_UART_VGA_timing_summary_routed.rpx -warn_on_violation
| Design       : interfaz_UART_VGA
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 33 register/latch pins with no clock driven by root clock pin: UART/uart_rx_ctl_i0/rx_data_rdy_reg/Q (HIGH)

 There are 55 register/latch pins with no clock driven by root clock pin: VGA/vga_sync_unit/pixel_tick_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 406 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.312        0.000                      0                  445        0.187        0.000                      0                  445        2.000        0.000                       0                   110  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                            ------------         ----------      --------------
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1  {0.000 4.000}        8.000           125.000         
  clk_out1_gen_clk_clk_wiz_0_0                   {0.000 10.000}       20.000          50.000          
  clkfbout_gen_clk_clk_wiz_0_0                   {0.000 4.000}        8.000           125.000         
sys_clk_pin                                      {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    2.000        0.000                       0                     1  
  clk_out1_gen_clk_clk_wiz_0_0                         2.312        0.000                      0                  363        0.187        0.000                      0                  363        9.500        0.000                       0                    81  
  clkfbout_gen_clk_clk_wiz_0_0                                                                                                                                                                     5.845        0.000                       0                     3  
sys_clk_pin                                            4.070        0.000                      0                   50        0.208        0.000                      0                   50        3.500        0.000                       0                    25  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out1_gen_clk_clk_wiz_0_0  clk_out1_gen_clk_clk_wiz_0_0       14.083        0.000                      0                   32        0.878        0.000                      0                   32  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
  To Clock:  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        2.312ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.187ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.312ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        17.024ns  (logic 10.328ns (60.667%)  route 6.696ns (39.333%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 17.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.109 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.109    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.226 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.226    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.343 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.343    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.666 f  VGA/memoria_video/video_mem_i_i_1/O[1]
                         net (fo=15, routed)          1.307    12.973    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/pwropt_7
    SLICE_X26Y45         LUT6 (Prop_lut6_I0_O)        0.306    13.279 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_18_LOPT_REMAP/O
                         net (fo=1, routed)           1.563    14.842    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_17
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.527    17.274    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    17.677    
                         clock uncertainty           -0.080    17.597    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.154    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         17.154    
                         arrival time                         -14.842    
  -------------------------------------------------------------------
                         slack                                  2.312    

Slack (MET) :             2.478ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.860ns  (logic 10.452ns (61.992%)  route 6.408ns (38.008%))
  Logic Levels:           22  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=2 LUT5=2)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.724ns = ( 17.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.109 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.109    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.226 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.226    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.343 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.343    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.666 f  VGA/memoria_video/video_mem_i_i_1/O[1]
                         net (fo=15, routed)          1.070    12.736    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addra[17]
    SLICE_X27Y45         LUT3 (Prop_lut3_I0_O)        0.306    13.042 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_ena_inferred__0/i_/O
                         net (fo=1, routed)           0.154    13.196    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ENA
    SLICE_X27Y45         LUT5 (Prop_lut5_I4_O)        0.124    13.320 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_30/O
                         net (fo=1, routed)           1.358    14.678    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_23
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.529    17.276    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.403    17.679    
                         clock uncertainty           -0.080    17.599    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.156    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         17.156    
                         arrival time                         -14.678    
  -------------------------------------------------------------------
                         slack                                  2.478    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.378ns  (logic 9.897ns (60.427%)  route 6.481ns (39.573%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 17.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.109 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.109    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.226 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.226    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.541 r  VGA/memoria_video/video_mem_i_i_2/O[3]
                         net (fo=15, routed)          2.655    14.196    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.527    17.274    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    17.677    
                         clock uncertainty           -0.080    17.597    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    16.899    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.899    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.276ns  (logic 9.897ns (60.806%)  route 6.379ns (39.194%))
  Logic Levels:           19  (CARRY4=13 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.139ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.724ns = ( 17.276 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.109 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.109    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.226 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.226    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.541 r  VGA/memoria_video/video_mem_i_i_2/O[3]
                         net (fo=15, routed)          2.553    14.094    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[15]
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.529    17.276    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y10         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.403    17.679    
                         clock uncertainty           -0.080    17.599    
    RAMB36_X0Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.698    16.901    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         16.901    
                         arrival time                         -14.094    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             2.811ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.559ns  (logic 10.328ns (62.371%)  route 6.231ns (37.629%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.706ns = ( 17.294 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.109 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.109    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.226 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.226    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.343 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.343    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.666 r  VGA/memoria_video/video_mem_i_i_1/O[1]
                         net (fo=15, routed)          1.190    12.856    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/pwropt_9
    SLICE_X26Y45         LUT6 (Prop_lut6_I2_O)        0.306    13.162 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_28_LOPT_REMAP/O
                         net (fo=1, routed)           1.215    14.377    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_22
    RAMB36_X0Y9          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.547    17.294    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417    17.711    
                         clock uncertainty           -0.080    17.631    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.188    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         17.188    
                         arrival time                         -14.377    
  -------------------------------------------------------------------
                         slack                                  2.811    

Slack (MET) :             2.840ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.190ns  (logic 9.458ns (58.418%)  route 6.732ns (41.582%))
  Logic Levels:           16  (CARRY4=10 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 17.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    11.102 r  VGA/memoria_video/video_mem_i_i_5/O[3]
                         net (fo=15, routed)          2.906    14.008    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[3]
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.527    17.274    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    17.677    
                         clock uncertainty           -0.080    17.597    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.749    16.848    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.848    
                         arrival time                         -14.008    
  -------------------------------------------------------------------
                         slack                                  2.840    

Slack (MET) :             2.867ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.164ns  (logic 9.671ns (59.829%)  route 6.493ns (40.171%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 17.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.315 r  VGA/memoria_video/video_mem_i_i_4/O[1]
                         net (fo=15, routed)          2.667    13.982    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.527    17.274    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    17.677    
                         clock uncertainty           -0.080    17.597    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.748    16.849    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.849    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  2.867    

Slack (MET) :             2.900ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.164ns  (logic 9.671ns (59.829%)  route 6.493ns (40.171%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.706ns = ( 17.294 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.315 r  VGA/memoria_video/video_mem_i_i_4/O[1]
                         net (fo=15, routed)          2.667    13.982    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/addra[5]
    RAMB36_X0Y9          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.547    17.294    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y9          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.417    17.711    
                         clock uncertainty           -0.080    17.631    
    RAMB36_X0Y9          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.748    16.883    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.883    
                         arrival time                         -13.982    
  -------------------------------------------------------------------
                         slack                                  2.900    

Slack (MET) :             2.901ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.129ns  (logic 9.780ns (60.635%)  route 6.349ns (39.365%))
  Logic Levels:           18  (CARRY4=12 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.726ns = ( 17.274 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.109 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.109    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.424 r  VGA/memoria_video/video_mem_i_i_3/O[3]
                         net (fo=15, routed)          2.523    13.947    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/addra[11]
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.527    17.274    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/clka
    RAMB36_X0Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    17.677    
                         clock uncertainty           -0.080    17.597    
    RAMB36_X0Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.749    16.848    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         16.848    
                         arrival time                         -13.947    
  -------------------------------------------------------------------
                         slack                                  2.901    

Slack (MET) :             2.903ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.426ns  (logic 10.328ns (62.875%)  route 6.098ns (37.125%))
  Logic Levels:           21  (CARRY4=14 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.148ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.733ns = ( 17.267 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.182ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.668    -2.182    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.456    -1.726 f  VGA/conteo_reg[0]/Q
                         net (fo=12, routed)          0.714    -1.012    VGA/conteo_reg__0[0]
    SLICE_X29Y34         LUT2 (Prop_lut2_I0_O)        0.124    -0.888 r  VGA/addra_08_carry_i_8/O
                         net (fo=1, routed)           0.000    -0.888    VGA/addra_08_carry_i_8_n_0
    SLICE_X29Y34         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    -0.356 r  VGA/addra_08_carry/CO[3]
                         net (fo=1, routed)           0.000    -0.356    VGA/addra_08_carry_n_0
    SLICE_X29Y35         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.242 r  VGA/addra_08_carry__0/CO[3]
                         net (fo=1, routed)           0.000    -0.242    VGA/addra_08_carry__0_n_0
    SLICE_X29Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.128 r  VGA/addra_08_carry__1/CO[3]
                         net (fo=1, routed)           0.000    -0.128    VGA/addra_08_carry__1_n_0
    SLICE_X29Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    -0.014 r  VGA/addra_08_carry__2/CO[3]
                         net (fo=38, routed)          0.860     0.846    VGA/addra_08
    SLICE_X31Y34         LUT3 (Prop_lut3_I0_O)        0.124     0.970 r  VGA/addra_00_i_77/O
                         net (fo=1, routed)           0.520     1.490    VGA/addra_00_i_77_n_0
    SLICE_X31Y35         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     2.070 r  VGA/addra_00_i_37/CO[3]
                         net (fo=1, routed)           0.000     2.070    VGA/addra_00_i_37_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.184 r  VGA/addra_00_i_35/CO[3]
                         net (fo=1, routed)           0.000     2.184    VGA/addra_00_i_35_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.298 r  VGA/addra_00_i_33/CO[3]
                         net (fo=1, routed)           0.000     2.298    VGA/addra_00_i_33_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.412 r  VGA/addra_00_i_31/CO[3]
                         net (fo=1, routed)           0.000     2.412    VGA/addra_00_i_31_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.746 r  VGA/addra_00_i_28/O[1]
                         net (fo=1, routed)           0.358     3.104    VGA/addra_05[18]
    SLICE_X30Y39         LUT5 (Prop_lut5_I0_O)        0.303     3.407 r  VGA/addra_00_i_1/O
                         net (fo=12, routed)          0.758     4.165    VGA/addra_00_i_1_n_0
    DSP48_X1Y14          DSP48E1 (Prop_dsp48e1_A[23]_PCOUT[47])
                                                      4.036     8.201 r  VGA/addra_00/PCOUT[47]
                         net (fo=1, routed)           0.002     8.203    VGA/addra_00_n_106
    DSP48_X1Y15          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.721 r  VGA/addra_00__0/P[1]
                         net (fo=1, routed)           0.614    10.335    VGA/addra_00__0_n_104
    SLICE_X32Y35         LUT2 (Prop_lut2_I1_O)        0.124    10.459 r  VGA/video_mem_i_i_8/O
                         net (fo=1, routed)           0.000    10.459    VGA/memoria_video/S[1]
    SLICE_X32Y35         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    10.992 r  VGA/memoria_video/video_mem_i_i_5/CO[3]
                         net (fo=1, routed)           0.000    10.992    VGA/memoria_video/video_mem_i_i_5_n_0
    SLICE_X32Y36         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.109 r  VGA/memoria_video/video_mem_i_i_4/CO[3]
                         net (fo=1, routed)           0.000    11.109    VGA/memoria_video/video_mem_i_i_4_n_0
    SLICE_X32Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.226 r  VGA/memoria_video/video_mem_i_i_3/CO[3]
                         net (fo=1, routed)           0.000    11.226    VGA/memoria_video/video_mem_i_i_3_n_0
    SLICE_X32Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.343 r  VGA/memoria_video/video_mem_i_i_2/CO[3]
                         net (fo=1, routed)           0.000    11.343    VGA/memoria_video/video_mem_i_i_2_n_0
    SLICE_X32Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.666 f  VGA/memoria_video/video_mem_i_i_1/O[1]
                         net (fo=15, routed)          1.194    12.860    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/pwropt_8
    SLICE_X26Y45         LUT6 (Prop_lut6_I1_O)        0.306    13.166 r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_gate_26_LOPT_REMAP/O
                         net (fo=1, routed)           1.078    14.244    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T_ENARDEN_cooolgate_en_sig_21
    RAMB36_X1Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.520    17.267    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y11         RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.403    17.670    
                         clock uncertainty           -0.080    17.590    
    RAMB36_X1Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    17.147    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         17.147    
                         arrival time                         -14.244    
  -------------------------------------------------------------------
                         slack                                  2.903    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.186ns (63.926%)  route 0.105ns (36.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.434ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.560    -0.760    VGA/vga_sync_unit/clk
    SLICE_X19Y52         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  VGA/vga_sync_unit/h_count_reg[4]/Q
                         net (fo=7, routed)           0.105    -0.514    VGA/vga_sync_unit/pixel_x[4]
    SLICE_X18Y52         LUT6 (Prop_lut6_I0_O)        0.045    -0.469 r  VGA/vga_sync_unit/h_count[6]_i_2/O
                         net (fo=1, routed)           0.000    -0.469    VGA/vga_sync_unit/plusOp[6]
    SLICE_X18Y52         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.829    -1.181    VGA/vga_sync_unit/clk
    SLICE_X18Y52         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[6]/C
                         clock pessimism              0.434    -0.747    
    SLICE_X18Y52         FDRE (Hold_fdre_C_D)         0.091    -0.656    VGA/vga_sync_unit/h_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.656    
                         arrival time                          -0.469    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/font_column_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.251ns (76.457%)  route 0.077ns (23.543%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.560    -0.760    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y33         FDCE (Prop_fdce_C_Q)         0.141    -0.619 r  VGA/conteo_reg[2]/Q
                         net (fo=8, routed)           0.077    -0.542    VGA/conteo_reg__0[2]
    SLICE_X27Y33         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110    -0.432 r  VGA/font_column_reg[2]_i_2/O[1]
                         net (fo=5, routed)           0.000    -0.432    VGA/font_col0[2]
    SLICE_X27Y33         FDRE                                         r  VGA/font_column_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.826    -1.184    VGA/clk50
    SLICE_X27Y33         FDRE                                         r  VGA/font_column_reg[2]/C
                         clock pessimism              0.437    -0.747    
    SLICE_X27Y33         FDRE (Hold_fdre_C_D)         0.102    -0.645    VGA/font_column_reg[2]
  -------------------------------------------------------------------
                         required time                          0.645    
                         arrival time                          -0.432    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/vsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.226ns (57.958%)  route 0.164ns (42.042%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.566    -0.754    VGA/vga_sync_unit/clk
    SLICE_X19Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.626 f  VGA/vga_sync_unit/v_count_reg[7]/Q
                         net (fo=6, routed)           0.164    -0.462    VGA/vga_sync_unit/pixel_y[7]
    SLICE_X20Y48         LUT6 (Prop_lut6_I3_O)        0.098    -0.364 r  VGA/vga_sync_unit/vsync_i_1/O
                         net (fo=1, routed)           0.000    -0.364    VGA/vga_sync_unit/vsync_i_1_n_0
    SLICE_X20Y48         FDCE                                         r  VGA/vga_sync_unit/vsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.833    -1.177    VGA/vga_sync_unit/clk
    SLICE_X20Y48         FDCE                                         r  VGA/vga_sync_unit/vsync_reg/C
                         clock pessimism              0.457    -0.720    
    SLICE_X20Y48         FDCE (Hold_fdce_C_D)         0.120    -0.600    VGA/vga_sync_unit/vsync_reg
  -------------------------------------------------------------------
                         required time                          0.600    
                         arrival time                          -0.364    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/hsync_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.811%)  route 0.160ns (46.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.560    -0.760    VGA/vga_sync_unit/clk
    SLICE_X19Y52         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  VGA/vga_sync_unit/h_count_reg[4]/Q
                         net (fo=7, routed)           0.160    -0.459    VGA/vga_sync_unit/pixel_x[4]
    SLICE_X19Y51         LUT6 (Prop_lut6_I1_O)        0.045    -0.414 r  VGA/vga_sync_unit/hsync_i_1/O
                         net (fo=1, routed)           0.000    -0.414    VGA/vga_sync_unit/hsync_i_1_n_0
    SLICE_X19Y51         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.829    -1.181    VGA/vga_sync_unit/clk
    SLICE_X19Y51         FDCE                                         r  VGA/vga_sync_unit/hsync_reg/C
                         clock pessimism              0.437    -0.744    
    SLICE_X19Y51         FDCE (Hold_fdce_C_D)         0.091    -0.653    VGA/vga_sync_unit/hsync_reg
  -------------------------------------------------------------------
                         required time                          0.653    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.389%)  route 0.169ns (47.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.560    -0.760    VGA/vga_sync_unit/clk
    SLICE_X19Y52         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  VGA/vga_sync_unit/h_count_reg[4]/Q
                         net (fo=7, routed)           0.169    -0.450    VGA/vga_sync_unit/pixel_x[4]
    SLICE_X18Y53         LUT6 (Prop_lut6_I4_O)        0.045    -0.405 r  VGA/vga_sync_unit/h_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.405    VGA/vga_sync_unit/plusOp[5]
    SLICE_X18Y53         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -1.182    VGA/vga_sync_unit/clk
    SLICE_X18Y53         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[5]/C
                         clock pessimism              0.437    -0.745    
    SLICE_X18Y53         FDRE (Hold_fdre_C_D)         0.091    -0.654    VGA/vga_sync_unit/h_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.654    
                         arrival time                          -0.405    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/h_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/h_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.513%)  route 0.155ns (45.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.181ns
    Source Clock Delay      (SCD):    -0.760ns
    Clock Pessimism Removal (CPR):    -0.421ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.560    -0.760    VGA/vga_sync_unit/clk
    SLICE_X19Y52         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.619 r  VGA/vga_sync_unit/h_count_reg[0]/Q
                         net (fo=9, routed)           0.155    -0.464    VGA/vga_sync_unit/pixel_x[0]
    SLICE_X19Y52         LUT6 (Prop_lut6_I2_O)        0.045    -0.419 r  VGA/vga_sync_unit/h_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.419    VGA/vga_sync_unit/h_count[4]_i_1_n_0
    SLICE_X19Y52         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.829    -1.181    VGA/vga_sync_unit/clk
    SLICE_X19Y52         FDRE                                         r  VGA/vga_sync_unit/h_count_reg[4]/C
                         clock pessimism              0.421    -0.760    
    SLICE_X19Y52         FDRE (Hold_fdre_C_D)         0.092    -0.668    VGA/vga_sync_unit/h_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.668    
                         arrival time                          -0.419    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.232ns (63.749%)  route 0.132ns (36.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.566    -0.754    VGA/vga_sync_unit/clk
    SLICE_X19Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.626 r  VGA/vga_sync_unit/v_count_reg[7]/Q
                         net (fo=6, routed)           0.132    -0.494    VGA/vga_sync_unit/pixel_y[7]
    SLICE_X19Y48         LUT5 (Prop_lut5_I0_O)        0.104    -0.390 r  VGA/vga_sync_unit/v_count[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.390    VGA/vga_sync_unit/plusOp__0[9]
    SLICE_X19Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.834    -1.176    VGA/vga_sync_unit/clk
    SLICE_X19Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[9]/C
                         clock pessimism              0.422    -0.754    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.107    -0.647    VGA/vga_sync_unit/v_count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.647    
                         arrival time                          -0.390    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 VGA/pixel_value_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.636ns  (logic 0.141ns (22.162%)  route 0.495ns (77.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.137ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.558    -0.762    VGA/clk50
    SLICE_X25Y34         FDRE                                         r  VGA/pixel_value_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.621 r  VGA/pixel_value_reg_reg[0]/Q
                         net (fo=15, routed)          0.495    -0.126    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/dina[0]
    RAMB36_X1Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.873    -1.137    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/clka
    RAMB36_X1Y7          RAMB36E1                                     r  VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.457    -0.679    
    RAMB36_X1Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.383    VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.126    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.226ns (63.141%)  route 0.132ns (36.859%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.176ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.422ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.566    -0.754    VGA/vga_sync_unit/clk
    SLICE_X19Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y48         FDRE (Prop_fdre_C_Q)         0.128    -0.626 r  VGA/vga_sync_unit/v_count_reg[7]/Q
                         net (fo=6, routed)           0.132    -0.494    VGA/vga_sync_unit/pixel_y[7]
    SLICE_X19Y48         LUT4 (Prop_lut4_I2_O)        0.098    -0.396 r  VGA/vga_sync_unit/v_count[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.396    VGA/vga_sync_unit/plusOp__0[8]
    SLICE_X19Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.834    -1.176    VGA/vga_sync_unit/clk
    SLICE_X19Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[8]/C
                         clock pessimism              0.422    -0.754    
    SLICE_X19Y48         FDRE (Hold_fdre_C_D)         0.092    -0.662    VGA/vga_sync_unit/v_count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.662    
                         arrival time                          -0.396    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 VGA/vga_sync_unit/v_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/vga_sync_unit/v_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_gen_clk_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.186ns (47.209%)  route 0.208ns (52.791%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.177ns
    Source Clock Delay      (SCD):    -0.754ns
    Clock Pessimism Removal (CPR):    -0.457ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.566    -0.754    VGA/vga_sync_unit/clk
    SLICE_X18Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.613 r  VGA/vga_sync_unit/v_count_reg[0]/Q
                         net (fo=9, routed)           0.208    -0.405    VGA/vga_sync_unit/pixel_y[0]
    SLICE_X21Y48         LUT6 (Prop_lut6_I2_O)        0.045    -0.360 r  VGA/vga_sync_unit/v_count[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.360    VGA/vga_sync_unit/plusOp__0[5]
    SLICE_X21Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.833    -1.177    VGA/vga_sync_unit/clk
    SLICE_X21Y48         FDRE                                         r  VGA/vga_sync_unit/v_count_reg[5]/C
                         clock pessimism              0.457    -0.720    
    SLICE_X21Y48         FDRE (Hold_fdre_C_D)         0.092    -0.628    VGA/vga_sync_unit/v_count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.628    
                         arrival time                          -0.360    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y8      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y9      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y9      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y10     VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y6      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y11     VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X0Y7      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y9      VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X1Y10     VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         20.000      17.108     RAMB36_X2Y10     VGA/memoria_video/video_mem_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y49     VGA/pixeles/green_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y49     VGA/pixeles/red_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y49     VGA/pixeles/red_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X22Y47     VGA/vga_sync_unit/pixel_tick_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     VGA/vga_sync_unit/v_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X18Y48     VGA/vga_sync_unit/v_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y48     VGA/vga_sync_unit/v_count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y48     VGA/vga_sync_unit/v_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y48     VGA/vga_sync_unit/v_count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X21Y48     VGA/vga_sync_unit/v_count_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X15Y49     VGA/pixeles/green_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X25Y34     VGA/pixel_value_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         10.000      9.500      SLICE_X19Y49     VGA/pixeles/red_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y52     VGA/vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y52     VGA/vga_sync_unit/h_count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y52     VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y52     VGA/vga_sync_unit/h_count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y52     VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y52     VGA/vga_sync_unit/h_count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X19Y52     VGA/vga_sync_unit/h_count_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_gen_clk_clk_wiz_0_0
  To Clock:  clkfbout_gen_clk_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_gen_clk_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y17   VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.070ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 1.306ns (33.726%)  route 2.566ns (66.274%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 11.154 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.724     6.037    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X24Y44         LUT5 (Prop_lut5_I1_O)        0.354     6.391 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.684     7.074    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X24Y44         LUT4 (Prop_lut4_I3_O)        0.348     7.422 r  UART/uart_rx_ctl_i0/bit_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     7.422    UART/uart_rx_ctl_i0/bit_cnt[1]_i_1_n_0
    SLICE_X24Y44         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.767    11.154    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y44         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
                         clock pessimism              0.297    11.451    
                         clock uncertainty           -0.035    11.416    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.077    11.493    UART/uart_rx_ctl_i0/bit_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.493    
                         arrival time                          -7.422    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.085ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 1.332ns (34.168%)  route 2.566ns (65.832%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.154ns = ( 11.154 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.724     6.037    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X24Y44         LUT5 (Prop_lut5_I1_O)        0.354     6.391 f  UART/uart_rx_ctl_i0/bit_cnt[2]_i_3/O
                         net (fo=2, routed)           0.684     7.074    UART/uart_rx_ctl_i0/bit_cnt[2]_i_3_n_0
    SLICE_X24Y44         LUT5 (Prop_lut5_I4_O)        0.374     7.448 r  UART/uart_rx_ctl_i0/bit_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     7.448    UART/uart_rx_ctl_i0/bit_cnt[2]_i_1_n_0
    SLICE_X24Y44         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.767    11.154    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y44         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                         clock pessimism              0.297    11.451    
                         clock uncertainty           -0.035    11.416    
    SLICE_X24Y44         FDRE (Setup_fdre_C_D)        0.118    11.534    UART/uart_rx_ctl_i0/bit_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.534    
                         arrival time                          -7.448    
  -------------------------------------------------------------------
                         slack                                  4.085    

Slack (MET) :             4.112ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.800ns  (logic 1.056ns (27.792%)  route 2.744ns (72.208%))
  Logic Levels:           3  (LUT4=3)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 11.185 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.528     5.841    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.328     6.169 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.445     6.614    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.124     6.738 r  UART/uart_rx_ctl_i0/state[1]_i_1/O
                         net (fo=1, routed)           0.612     7.350    UART/uart_rx_ctl_i0/state[1]_i_1_n_0
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.798    11.185    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.343    11.528    
                         clock uncertainty           -0.035    11.493    
    SLICE_X24Y43         FDRE (Setup_fdre_C_D)       -0.031    11.462    UART/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.462    
                         arrival time                          -7.350    
  -------------------------------------------------------------------
                         slack                                  4.112    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 1.056ns (31.157%)  route 2.333ns (68.843%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 11.185 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.528     5.841    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.328     6.169 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.305     6.474    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.598 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.341     6.939    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.798    11.185    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism              0.343    11.528    
                         clock uncertainty           -0.035    11.493    
    SLICE_X24Y43         FDRE (Setup_fdre_C_CE)      -0.169    11.324    UART/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.324    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.384ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.389ns  (logic 1.056ns (31.157%)  route 2.333ns (68.843%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 11.185 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.343ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.528     5.841    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.328     6.169 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.305     6.474    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.598 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.341     6.939    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.798    11.185    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
                         clock pessimism              0.343    11.528    
                         clock uncertainty           -0.035    11.493    
    SLICE_X24Y43         FDRE (Setup_fdre_C_CE)      -0.169    11.324    UART/uart_rx_ctl_i0/state_reg[1]
  -------------------------------------------------------------------
                         required time                         11.324    
                         arrival time                          -6.939    
  -------------------------------------------------------------------
                         slack                                  4.384    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.932ns (29.184%)  route 2.262ns (70.816%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 11.185 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.724     6.036    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y43         LUT5 (Prop_lut5_I1_O)        0.328     6.364 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     6.744    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.798    11.185    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism              0.365    11.550    
                         clock uncertainty           -0.035    11.515    
    SLICE_X25Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.310    UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.932ns (29.184%)  route 2.262ns (70.816%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 11.185 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.724     6.036    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y43         LUT5 (Prop_lut5_I1_O)        0.328     6.364 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     6.744    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.798    11.185    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism              0.365    11.550    
                         clock uncertainty           -0.035    11.515    
    SLICE_X25Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.310    UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.932ns (29.184%)  route 2.262ns (70.816%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 11.185 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.724     6.036    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y43         LUT5 (Prop_lut5_I1_O)        0.328     6.364 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     6.744    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.798    11.185    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                         clock pessimism              0.365    11.550    
                         clock uncertainty           -0.035    11.515    
    SLICE_X25Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.310    UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.194ns  (logic 0.932ns (29.184%)  route 2.262ns (70.816%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.185ns = ( 11.185 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 f  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.724     6.036    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X25Y43         LUT5 (Prop_lut5_I1_O)        0.328     6.364 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_1/O
                         net (fo=4, routed)           0.379     6.744    UART/uart_rx_ctl_i0/over_sample_cnt
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.798    11.185    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism              0.365    11.550    
                         clock uncertainty           -0.035    11.515    
    SLICE_X25Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.310    UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         11.310    
                         arrival time                          -6.744    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.249ns  (logic 1.056ns (32.498%)  route 2.193ns (67.502%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        0.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.302ns = ( 11.302 - 8.000 ) 
    Source Clock Delay      (SCD):    3.550ns
    Clock Pessimism Removal (CPR):    0.320ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          2.093     3.550    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.456     4.006 f  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/Q
                         net (fo=6, routed)           1.159     5.165    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[0]
    SLICE_X24Y43         LUT4 (Prop_lut4_I2_O)        0.148     5.313 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_4/O
                         net (fo=11, routed)          0.528     5.841    UART/uart_rx_ctl_i0/over_sample_cnt_done__2
    SLICE_X24Y42         LUT4 (Prop_lut4_I0_O)        0.328     6.169 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.305     6.474    UART/uart_rx_ctl_i0/p_0_in5_out
    SLICE_X24Y42         LUT6 (Prop_lut6_I1_O)        0.124     6.598 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1/O
                         net (fo=4, routed)           0.202     6.799    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_1_n_0
    SLICE_X24Y42         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     8.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.916    11.302    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y42         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism              0.320    11.623    
                         clock uncertainty           -0.035    11.587    
    SLICE_X24Y42         FDRE (Setup_fdre_C_CE)      -0.169    11.418    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -6.799    
  -------------------------------------------------------------------
                         slack                                  4.619    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.162%)  route 0.150ns (37.838%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.891     1.116    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y44         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.148     1.264 r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=6, routed)           0.150     1.414    UART/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X24Y43         LUT6 (Prop_lut6_I3_O)        0.098     1.512 r  UART/uart_rx_ctl_i0/state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.512    UART/uart_rx_ctl_i0/state[0]_i_1_n_0
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.068     1.481    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[0]/C
                         clock pessimism             -0.298     1.183    
    SLICE_X24Y43         FDRE (Hold_fdre_C_D)         0.121     1.304    UART/uart_rx_ctl_i0/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.246ns (53.499%)  route 0.214ns (46.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.131ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.116ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.891     1.116    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y44         FDRE                                         r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y44         FDRE (Prop_fdre_C_Q)         0.148     1.264 r  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/Q
                         net (fo=6, routed)           0.214     1.478    UART/uart_rx_ctl_i0/bit_cnt[2]
    SLICE_X24Y42         LUT6 (Prop_lut6_I3_O)        0.098     1.576 r  UART/uart_rx_ctl_i0/FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.576    UART/uart_rx_ctl_i0/FSM_sequential_state[0]_i_1_n_0
    SLICE_X24Y42         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.132     1.545    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y42         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.298     1.247    
    SLICE_X24Y42         FDRE (Hold_fdre_C_D)         0.120     1.367    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.367    
                         arrival time                           1.576    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.424%)  route 0.128ns (37.576%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.925     1.150    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     1.314 r  UART/uart_rx_ctl_i0/state_reg[1]/Q
                         net (fo=7, routed)           0.128     1.442    UART/uart_rx_ctl_i0/state_reg_n_0_[1]
    SLICE_X25Y43         LUT5 (Prop_lut5_I0_O)        0.048     1.490 r  UART/uart_rx_ctl_i0/over_sample_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.490    UART/uart_rx_ctl_i0/p_0_in[0]
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.068     1.481    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]/C
                         clock pessimism             -0.318     1.163    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.105     1.268    UART/uart_rx_ctl_i0/over_sample_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.490    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.905%)  route 0.129ns (38.095%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.318ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.925     1.150    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y43         FDRE                                         r  UART/uart_rx_ctl_i0/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y43         FDRE (Prop_fdre_C_Q)         0.164     1.314 r  UART/uart_rx_ctl_i0/state_reg[1]/Q
                         net (fo=7, routed)           0.129     1.443    UART/uart_rx_ctl_i0/state_reg_n_0_[1]
    SLICE_X25Y43         LUT6 (Prop_lut6_I0_O)        0.045     1.488 r  UART/uart_rx_ctl_i0/over_sample_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.488    UART/uart_rx_ctl_i0/p_0_in[1]
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.068     1.481    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]/C
                         clock pessimism             -0.318     1.163    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.092     1.255    UART/uart_rx_ctl_i0/over_sample_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.255    
                         arrival time                           1.488    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.353%)  route 0.149ns (41.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.204ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.979     1.204    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y42         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y42         FDRE (Prop_fdre_C_Q)         0.164     1.368 r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.149     1.517    UART/uart_rx_ctl_i0/state__0[1]
    SLICE_X24Y42         LUT4 (Prop_lut4_I2_O)        0.045     1.562 r  UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2/O
                         net (fo=1, routed)           0.000     1.562    UART/uart_rx_ctl_i0/FSM_sequential_state[1]_i_2_n_0
    SLICE_X24Y42         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.132     1.545    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X24Y42         FDRE                                         r  UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.341     1.204    
    SLICE_X24Y42         FDRE (Hold_fdre_C_D)         0.121     1.325    UART/uart_rx_ctl_i0/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.562    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.341%)  route 0.149ns (41.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.491ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.336ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.930     1.156    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y39         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDSE (Prop_fdse_C_Q)         0.164     1.320 r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/Q
                         net (fo=5, routed)           0.149     1.469    UART/uart_baud_gen_rx_i0/internal_count[6]
    SLICE_X24Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.514 r  UART/uart_baud_gen_rx_i0/internal_count[6]_i_1/O
                         net (fo=1, routed)           0.000     1.514    UART/uart_baud_gen_rx_i0/internal_count_0[6]
    SLICE_X24Y39         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.078     1.491    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y39         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
                         clock pessimism             -0.336     1.156    
    SLICE_X24Y39         FDSE (Hold_fdse_C_D)         0.121     1.277    UART/uart_baud_gen_rx_i0/internal_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/rx_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.209ns (49.036%)  route 0.217ns (50.964%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.091ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.545ns
    Source Clock Delay      (SCD):    1.156ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.930     1.156    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y39         FDRE                                         r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164     1.320 r  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/Q
                         net (fo=7, routed)           0.217     1.537    UART/uart_rx_ctl_i0/baud_x16_en
    SLICE_X25Y42         LUT5 (Prop_lut5_I2_O)        0.045     1.582 r  UART/uart_rx_ctl_i0/rx_data[7]_i_1/O
                         net (fo=1, routed)           0.000     1.582    UART/uart_rx_ctl_i0/rx_data[7]_i_1_n_0
    SLICE_X25Y42         FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.132     1.545    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y42         FDRE                                         r  UART/uart_rx_ctl_i0/rx_data_reg[7]/C
                         clock pessimism             -0.298     1.247    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.091     1.338    UART/uart_rx_ctl_i0/rx_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.338    
                         arrival time                           1.582    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.226ns (66.090%)  route 0.116ns (33.910%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    1.150ns
    Clock Pessimism Removal (CPR):    0.331ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.925     1.150    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y43         FDRE (Prop_fdre_C_Q)         0.128     1.278 r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[2]/Q
                         net (fo=4, routed)           0.116     1.394    UART/uart_rx_ctl_i0/over_sample_cnt_reg__0[2]
    SLICE_X25Y43         LUT5 (Prop_lut5_I2_O)        0.098     1.492 r  UART/uart_rx_ctl_i0/over_sample_cnt[3]_i_2/O
                         net (fo=1, routed)           0.000     1.492    UART/uart_rx_ctl_i0/p_0_in[3]
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.068     1.481    UART/uart_rx_ctl_i0/sys_clk
    SLICE_X25Y43         FDRE                                         r  UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]/C
                         clock pessimism             -0.331     1.150    
    SLICE_X25Y43         FDRE (Hold_fdre_C_D)         0.092     1.242    UART/uart_rx_ctl_i0/over_sample_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.242    
                         arrival time                           1.492    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.058     1.283    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y38         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDSE (Prop_fdse_C_Q)         0.164     1.447 r  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/Q
                         net (fo=5, routed)           0.186     1.633    UART/uart_baud_gen_rx_i0/internal_count[1]
    SLICE_X24Y38         LUT2 (Prop_lut2_I1_O)        0.043     1.676 r  UART/uart_baud_gen_rx_i0/internal_count[1]_i_1/O
                         net (fo=1, routed)           0.000     1.676    UART/uart_baud_gen_rx_i0/internal_count[1]_i_1_n_0
    SLICE_X24Y38         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.226     1.638    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y38         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                         clock pessimism             -0.356     1.283    
    SLICE_X24Y38         FDSE (Hold_fdse_C_D)         0.133     1.416    UART/uart_baud_gen_rx_i0/internal_count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            UART/uart_baud_gen_rx_i0/internal_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.638ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.058     1.283    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y38         FDSE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y38         FDSE (Prop_fdse_C_Q)         0.164     1.447 r  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/Q
                         net (fo=5, routed)           0.186     1.633    UART/uart_baud_gen_rx_i0/internal_count[1]
    SLICE_X24Y38         LUT4 (Prop_lut4_I2_O)        0.043     1.676 r  UART/uart_baud_gen_rx_i0/internal_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.676    UART/uart_baud_gen_rx_i0/internal_count_0[2]
    SLICE_X24Y38         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.226     1.638    UART/uart_baud_gen_rx_i0/sys_clk
    SLICE_X24Y38         FDRE                                         r  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
                         clock pessimism             -0.356     1.283    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.133     1.416    UART/uart_baud_gen_rx_i0/internal_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.416    
                         arrival time                           1.676    
  -------------------------------------------------------------------
                         slack                                  0.260    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y39  UART/meta_harden_rxd_i0/signal_dst_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X27Y39  UART/meta_harden_rxd_i0/signal_meta_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y38  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y38  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y38  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
Min Period        n/a     FDSE/C   n/a            1.000         8.000       7.000      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y44  UART/uart_rx_ctl_i0/bit_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y44  UART/uart_rx_ctl_i0/bit_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y44  UART/uart_rx_ctl_i0/bit_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y45  UART/uart_rx_ctl_i0/rx_data_rdy_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y40  meta_harden_rst_i0/signal_dst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y39  UART/meta_harden_rxd_i0/signal_dst_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X27Y39  UART/meta_harden_rxd_i0/signal_meta_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/baud_x16_en_reg_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y38  UART/uart_baud_gen_rx_i0/internal_count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y38  UART/uart_baud_gen_rx_i0/internal_count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y38  UART/uart_baud_gen_rx_i0/internal_count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[5]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         4.000       3.500      SLICE_X24Y39  UART/uart_baud_gen_rx_i0/internal_count_reg[6]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_gen_clk_clk_wiz_0_0
  To Clock:  clk_out1_gen_clk_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       14.083ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.083ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[28]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.828ns (15.308%)  route 4.581ns (84.692%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.333     3.231    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y40         FDCE                                         f  VGA/conteo_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.500    17.248    VGA/clk50
    SLICE_X26Y40         FDCE                                         r  VGA/conteo_reg[28]/C
                         clock pessimism              0.551    17.799    
                         clock uncertainty           -0.080    17.719    
    SLICE_X26Y40         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    VGA/conteo_reg[28]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 14.083    

Slack (MET) :             14.083ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.828ns (15.308%)  route 4.581ns (84.692%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.333     3.231    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y40         FDCE                                         f  VGA/conteo_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.500    17.248    VGA/clk50
    SLICE_X26Y40         FDCE                                         r  VGA/conteo_reg[29]/C
                         clock pessimism              0.551    17.799    
                         clock uncertainty           -0.080    17.719    
    SLICE_X26Y40         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    VGA/conteo_reg[29]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 14.083    

Slack (MET) :             14.083ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[30]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.828ns (15.308%)  route 4.581ns (84.692%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.333     3.231    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y40         FDCE                                         f  VGA/conteo_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.500    17.248    VGA/clk50
    SLICE_X26Y40         FDCE                                         r  VGA/conteo_reg[30]/C
                         clock pessimism              0.551    17.799    
                         clock uncertainty           -0.080    17.719    
    SLICE_X26Y40         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    VGA/conteo_reg[30]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 14.083    

Slack (MET) :             14.083ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.409ns  (logic 0.828ns (15.308%)  route 4.581ns (84.692%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.333     3.231    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y40         FDCE                                         f  VGA/conteo_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.500    17.248    VGA/clk50
    SLICE_X26Y40         FDCE                                         r  VGA/conteo_reg[31]/C
                         clock pessimism              0.551    17.799    
                         clock uncertainty           -0.080    17.719    
    SLICE_X26Y40         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    VGA/conteo_reg[31]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -3.231    
  -------------------------------------------------------------------
                         slack                                 14.083    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.828ns (15.720%)  route 4.439ns (84.280%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.192     3.089    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y39         FDCE                                         f  VGA/conteo_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.500    17.248    VGA/clk50
    SLICE_X26Y39         FDCE                                         r  VGA/conteo_reg[24]/C
                         clock pessimism              0.551    17.799    
                         clock uncertainty           -0.080    17.719    
    SLICE_X26Y39         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    VGA/conteo_reg[24]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.828ns (15.720%)  route 4.439ns (84.280%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.192     3.089    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y39         FDCE                                         f  VGA/conteo_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.500    17.248    VGA/clk50
    SLICE_X26Y39         FDCE                                         r  VGA/conteo_reg[25]/C
                         clock pessimism              0.551    17.799    
                         clock uncertainty           -0.080    17.719    
    SLICE_X26Y39         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    VGA/conteo_reg[25]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.828ns (15.720%)  route 4.439ns (84.280%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.192     3.089    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y39         FDCE                                         f  VGA/conteo_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.500    17.248    VGA/clk50
    SLICE_X26Y39         FDCE                                         r  VGA/conteo_reg[26]/C
                         clock pessimism              0.551    17.799    
                         clock uncertainty           -0.080    17.719    
    SLICE_X26Y39         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    VGA/conteo_reg[26]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.225ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[27]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.267ns  (logic 0.828ns (15.720%)  route 4.439ns (84.280%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.752ns = ( 17.248 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.192     3.089    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y39         FDCE                                         f  VGA/conteo_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.500    17.248    VGA/clk50
    SLICE_X26Y39         FDCE                                         r  VGA/conteo_reg[27]/C
                         clock pessimism              0.551    17.799    
                         clock uncertainty           -0.080    17.719    
    SLICE_X26Y39         FDCE (Recov_fdce_C_CLR)     -0.405    17.314    VGA/conteo_reg[27]
  -------------------------------------------------------------------
                         required time                         17.314    
                         arrival time                          -3.089    
  -------------------------------------------------------------------
                         slack                                 14.225    

Slack (MET) :             14.376ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[20]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 0.828ns (16.187%)  route 4.287ns (83.813%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 17.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.040     2.937    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y38         FDCE                                         f  VGA/conteo_reg[20]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.499    17.247    VGA/clk50
    SLICE_X26Y38         FDCE                                         r  VGA/conteo_reg[20]/C
                         clock pessimism              0.551    17.798    
                         clock uncertainty           -0.080    17.718    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.405    17.313    VGA/conteo_reg[20]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 14.376    

Slack (MET) :             14.376ns  (required time - arrival time)
  Source:                 VGA/conteo_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[21]/CLR
                            (recovery check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@20.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.115ns  (logic 0.828ns (16.187%)  route 4.287ns (83.813%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.753ns = ( 17.247 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.178ns
    Clock Pessimism Removal (CPR):    0.551ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.285     1.285    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -5.711 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -3.951    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -3.850 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.672    -2.178    VGA/clk50
    SLICE_X26Y37         FDCE                                         r  VGA/conteo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y37         FDCE (Prop_fdce_C_Q)         0.456    -1.722 r  VGA/conteo_reg[17]/Q
                         net (fo=8, routed)           1.158    -0.564    VGA/conteo_reg__0[17]
    SLICE_X28Y34         LUT2 (Prop_lut2_I1_O)        0.124    -0.440 f  VGA/conteo[0]_i_9/O
                         net (fo=1, routed)           1.037     0.597    VGA/conteo[0]_i_9_n_0
    SLICE_X25Y35         LUT6 (Prop_lut6_I0_O)        0.124     0.721 r  VGA/conteo[0]_i_6/O
                         net (fo=1, routed)           1.052     1.774    VGA/conteo[0]_i_6_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I3_O)        0.124     1.898 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          1.040     2.937    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y38         FDCE                                         f  VGA/conteo_reg[21]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                  IBUF                         0.000    20.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          1.162    21.162    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    14.057 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    15.656    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    15.747 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          1.499    17.247    VGA/clk50
    SLICE_X26Y38         FDCE                                         r  VGA/conteo_reg[21]/C
                         clock pessimism              0.551    17.798    
                         clock uncertainty           -0.080    17.718    
    SLICE_X26Y38         FDCE (Recov_fdce_C_CLR)     -0.405    17.313    VGA/conteo_reg[21]
  -------------------------------------------------------------------
                         required time                         17.313    
                         arrival time                          -2.937    
  -------------------------------------------------------------------
                         slack                                 14.376    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.231ns (28.897%)  route 0.568ns (71.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.270     0.040    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y33         FDCE                                         f  VGA/conteo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.826    -1.184    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[0]/C
                         clock pessimism              0.438    -0.746    
    SLICE_X26Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.838    VGA/conteo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.231ns (28.897%)  route 0.568ns (71.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.270     0.040    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y33         FDCE                                         f  VGA/conteo_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.826    -1.184    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[1]/C
                         clock pessimism              0.438    -0.746    
    SLICE_X26Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.838    VGA/conteo_reg[1]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.231ns (28.897%)  route 0.568ns (71.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.270     0.040    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y33         FDCE                                         f  VGA/conteo_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.826    -1.184    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[2]/C
                         clock pessimism              0.438    -0.746    
    SLICE_X26Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.838    VGA/conteo_reg[2]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.878ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.799ns  (logic 0.231ns (28.897%)  route 0.568ns (71.103%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.184ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.270     0.040    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y33         FDCE                                         f  VGA/conteo_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.826    -1.184    VGA/clk50
    SLICE_X26Y33         FDCE                                         r  VGA/conteo_reg[3]/C
                         clock pessimism              0.438    -0.746    
    SLICE_X26Y33         FDCE (Remov_fdce_C_CLR)     -0.092    -0.838    VGA/conteo_reg[3]
  -------------------------------------------------------------------
                         required time                          0.838    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[10]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.243%)  route 0.587ns (71.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.289     0.059    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y35         FDCE                                         f  VGA/conteo_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -1.182    VGA/clk50
    SLICE_X26Y35         FDCE                                         r  VGA/conteo_reg[10]/C
                         clock pessimism              0.438    -0.744    
    SLICE_X26Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.836    VGA/conteo_reg[10]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[11]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.243%)  route 0.587ns (71.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.289     0.059    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y35         FDCE                                         f  VGA/conteo_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -1.182    VGA/clk50
    SLICE_X26Y35         FDCE                                         r  VGA/conteo_reg[11]/C
                         clock pessimism              0.438    -0.744    
    SLICE_X26Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.836    VGA/conteo_reg[11]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.243%)  route 0.587ns (71.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.289     0.059    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y35         FDCE                                         f  VGA/conteo_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -1.182    VGA/clk50
    SLICE_X26Y35         FDCE                                         r  VGA/conteo_reg[8]/C
                         clock pessimism              0.438    -0.744    
    SLICE_X26Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.836    VGA/conteo_reg[8]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.895ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.818ns  (logic 0.231ns (28.243%)  route 0.587ns (71.757%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.289     0.059    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y35         FDCE                                         f  VGA/conteo_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -1.182    VGA/clk50
    SLICE_X26Y35         FDCE                                         r  VGA/conteo_reg[9]/C
                         clock pessimism              0.438    -0.744    
    SLICE_X26Y35         FDCE (Remov_fdce_C_CLR)     -0.092    -0.836    VGA/conteo_reg[9]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                           0.059    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.231ns (26.171%)  route 0.652ns (73.829%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.354     0.124    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  VGA/conteo_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -1.182    VGA/clk50
    SLICE_X26Y36         FDCE                                         r  VGA/conteo_reg[12]/C
                         clock pessimism              0.438    -0.744    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.836    VGA/conteo_reg[12]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.960    

Slack (MET) :             0.960ns  (arrival time - required time)
  Source:                 VGA/conteo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            VGA/conteo_reg[13]/CLR
                            (removal check against rising-edge clock clk_out1_gen_clk_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns - clk_out1_gen_clk_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.883ns  (logic 0.231ns (26.171%)  route 0.652ns (73.829%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.182ns
    Source Clock Delay      (SCD):    -0.759ns
    Clock Pessimism Removal (CPR):    -0.438ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.440     0.440    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.827 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.345    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.319 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.561    -0.759    VGA/clk50
    SLICE_X26Y34         FDCE                                         r  VGA/conteo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y34         FDCE (Prop_fdce_C_Q)         0.141    -0.618 r  VGA/conteo_reg[7]/Q
                         net (fo=8, routed)           0.158    -0.460    VGA/conteo_reg__0[7]
    SLICE_X28Y34         LUT6 (Prop_lut6_I0_O)        0.045    -0.415 r  VGA/conteo[0]_i_7/O
                         net (fo=1, routed)           0.140    -0.275    VGA/conteo[0]_i_7_n_0
    SLICE_X28Y34         LUT6 (Prop_lut6_I4_O)        0.045    -0.230 f  VGA/conteo[0]_i_2/O
                         net (fo=32, routed)          0.354     0.124    VGA/conteo[0]_i_2_n_0
    SLICE_X26Y36         FDCE                                         f  VGA/conteo_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_gen_clk_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                  IBUF                         0.000     0.000 r  sys_clk_IBUF_inst/O
                         net (fo=26, routed)          0.480     0.480    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.567 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -2.039    VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clk_out1_gen_clk_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.010 r  VGA/clock_unit/gen_clk_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=79, routed)          0.828    -1.182    VGA/clk50
    SLICE_X26Y36         FDCE                                         r  VGA/conteo_reg[13]/C
                         clock pessimism              0.438    -0.744    
    SLICE_X26Y36         FDCE (Remov_fdce_C_CLR)     -0.092    -0.836    VGA/conteo_reg[13]
  -------------------------------------------------------------------
                         required time                          0.836    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.960    





