{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.22069",
   "Default View_TopLeft":"0,-59",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace inst axi_mem_intercon -pg 1 -lvl 7 -x 2730 -y 1190 -defaultsOSRD
preplace inst axi_quad_spi_0 -pg 1 -lvl 5 -x 1860 -y 900 -defaultsOSRD
preplace inst blk_mem_gen_0 -pg 1 -lvl 4 -x 1470 -y 140 -defaultsOSRD
preplace inst caravel_0 -pg 1 -lvl 4 -x 1470 -y 420 -defaultsOSRD
preplace inst caravel_ps_0 -pg 1 -lvl 5 -x 1860 -y 510 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 1 -x 130 -y 810 -defaultsOSRD
preplace inst output_pin_0 -pg 1 -lvl 5 -x 1860 -y 670 -defaultsOSRD
preplace inst ps7_0_axi_periph -pg 1 -lvl 4 -x 1470 -y 750 -defaultsOSRD
preplace inst ps_axil_0 -pg 1 -lvl 6 -x 2350 -y 840 -defaultsOSRD
preplace inst rst_ps7_0_10M -pg 1 -lvl 2 -x 420 -y 620 -defaultsOSRD
preplace inst spiflash_0 -pg 1 -lvl 3 -x 960 -y 160 -defaultsOSRD
preplace inst userdma_0 -pg 1 -lvl 5 -x 1860 -y 1120 -defaultsOSRD
preplace inst zynq_ultra_ps_e_0 -pg 1 -lvl 3 -x 960 -y 620 -defaultsOSRD
preplace netloc axi_quad_spi_0_io0_o 1 5 1 2080 770n
preplace netloc axi_quad_spi_0_sck_o 1 5 1 2120 790n
preplace netloc axi_quad_spi_0_ss_o 1 5 1 2130 810n
preplace netloc blk_mem_gen_0_douta 1 2 2 650 40 1320
preplace netloc caravel_0_flash_clk 1 2 3 650 280 NJ 280 1640
preplace netloc caravel_0_flash_csb 1 2 3 630 290 NJ 290 1620
preplace netloc caravel_0_flash_io0 1 2 3 640 310 NJ 310 1630
preplace netloc caravel_0_mprj_en 1 4 1 1650 410n
preplace netloc caravel_0_mprj_o 1 4 2 NJ 390 2140
preplace netloc clk_wiz_0_clk_out1 1 1 6 230 740 620 460 1300 970 1660 790 2090 1120 2570
preplace netloc clk_wiz_0_clk_out2 1 1 5 240 1010 NJ 1010 NJ 1010 NJ 1010 2110J
preplace netloc output_pin_0_outpin 1 3 3 1310 530 1650J 750 2040
preplace netloc ps_axil_0_caravel_mprj_out 1 3 4 1310 300 NJ 300 NJ 300 2550
preplace netloc ps_axil_0_qspi_io1_o 1 5 2 2100J 1070 2550
preplace netloc rst_ps7_0_100M_peripheral_aresetn 1 2 5 610J 720 1320 980 1670 1030 2140 1130 2550
preplace netloc rst_ps7_0_50M_peripheral_reset 1 2 1 600 130n
preplace netloc spiflash_0_io1 1 3 1 1280 220n
preplace netloc spiflash_0_romcode_Addr_A 1 3 1 1270 80n
preplace netloc spiflash_0_romcode_Clk_A 1 3 1 1280 100n
preplace netloc spiflash_0_romcode_Din_A 1 3 1 1300 120n
preplace netloc spiflash_0_romcode_EN_A 1 3 1 1290 120n
preplace netloc spiflash_0_romcode_Rst_A 1 3 1 1300 180n
preplace netloc spiflash_0_romcode_WEN_A 1 3 1 1310 140n
preplace netloc zynq_ultra_ps_e_0_pl_clk0 1 0 4 30 730 NJ 730 NJ 730 1270
preplace netloc zynq_ultra_ps_e_0_pl_resetn0 1 0 4 20 720 240 720 600J 710 1280
preplace netloc ps7_0_axi_periph_M00_AXI 1 4 1 1640 470n
preplace netloc ps7_0_axi_periph_M01_AXI 1 4 1 1680 650n
preplace netloc ps7_0_axi_periph_M02_AXI 1 4 1 1630 740n
preplace netloc ps7_0_axi_periph_M03_AXI 1 4 2 NJ 760 2060
preplace netloc ps7_0_axi_periph_M04_AXI 1 4 2 NJ 780 2050
preplace netloc ps7_0_axi_periph_M05_AXI 1 4 1 1620 800n
preplace netloc ps_axil_0_ladma_mm 1 6 1 2580 810n
preplace netloc ps_axil_0_updma_so 1 4 3 1680 1020 2040J 1080 2560
preplace netloc userdma_0_m_axi_gmem0 1 5 2 NJ 1090 N
preplace netloc userdma_0_m_axi_gmem1 1 5 2 N 1110 NJ
preplace netloc userdma_0_outStreamTop 1 5 1 2070 670n
preplace netloc zynq_ultra_ps_e_0_M_AXI_HPM0_LPD 1 3 1 N 590
preplace netloc axi_mem_intercon_M00_AXI 1 2 6 650 1210 NJ 1210 NJ 1210 2150J 1100 2570J 1010 2880
levelinfo -pg 1 0 130 420 960 1470 1860 2350 2730 2900
pagesize -pg 1 -db -bbox -sgen 0 0 2900 1370
"
}
{
   "da_board_cnt":"1",
   "da_clkrst_cnt":"3",
   "da_zynq_ultra_ps_e_cnt":"1"
}
