// Seed: 1463118908
module module_0 (
    input wire id_0,
    input tri  id_1
);
  reg id_3;
  assign id_3 = 1;
  always_latch begin : LABEL_0
    id_3 = -1;
  end
endmodule
module module_1 #(
    parameter id_1 = 32'd84,
    parameter id_2 = 32'd92
) (
    output uwire void id_0,
    input uwire _id_1,
    input supply0 _id_2,
    input wire id_3
);
  wire [id_2 : -1] id_5;
  reg [-1 : id_1] id_6, id_7;
  wire id_8;
  always begin : LABEL_0
    id_7 <= id_6;
  end
  assign id_8 = -1;
  logic id_9;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign modCall_1.id_3 = 0;
endmodule
