<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::RegisterOperands Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1RegisterOperands.html">RegisterOperands</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-attribs">Public Attributes</a> &#124;
<a href="classllvm_1_1RegisterOperands-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::RegisterOperands Class Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>List of registers defined and used by a machine instruction.  
 <a href="classllvm_1_1RegisterOperands.html#details">More...</a></p>

<p><code>#include &quot;<a class="el" href="RegisterPressure_8h_source.html">llvm/CodeGen/RegisterPressure.h</a>&quot;</code></p>
<div class="dynheader">
Collaboration diagram for llvm::RegisterOperands:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1RegisterOperands__coll__graph.svg" width="2996" height="327"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a74e0a918c9705f23a1e5b66f68cc97e9"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterOperands.html#a74e0a918c9705f23a1e5b66f68cc97e9">collect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classbool.html">bool</a> TrackLaneMasks, <a class="el" href="classbool.html">bool</a> IgnoreDead)</td></tr>
<tr class="memdesc:a74e0a918c9705f23a1e5b66f68cc97e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Analyze the given instruction <code>MI</code> and fill in the Uses, Defs and DeadDefs list based on the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand. ">MachineOperand</a> flags.  <a href="#a74e0a918c9705f23a1e5b66f68cc97e9">More...</a><br /></td></tr>
<tr class="separator:a74e0a918c9705f23a1e5b66f68cc97e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acee6dacd4d30da478f3ad67f7fc27142"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterOperands.html#acee6dacd4d30da478f3ad67f7fc27142">detectDeadDefs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS)</td></tr>
<tr class="memdesc:acee6dacd4d30da478f3ad67f7fc27142"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users. ">Use</a> liveness information to find dead defs not marked with a dead flag and move them to the DeadDefs vector.  <a href="#acee6dacd4d30da478f3ad67f7fc27142">More...</a><br /></td></tr>
<tr class="separator:acee6dacd4d30da478f3ad67f7fc27142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8affa4b2a934ff08aa04e63253a00126"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterOperands.html#a8affa4b2a934ff08aa04e63253a00126">adjustLaneLiveness</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;LIS, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1SlotIndex.html">SlotIndex</a> Pos, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *AddFlagsMI=nullptr)</td></tr>
<tr class="memdesc:a8affa4b2a934ff08aa04e63253a00126"><td class="mdescLeft">&#160;</td><td class="mdescRight"><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users. ">Use</a> liveness information to find out which uses/defs are partially undefined/dead and adjust the RegisterMaskPairs accordingly.  <a href="#a8affa4b2a934ff08aa04e63253a00126">More...</a><br /></td></tr>
<tr class="separator:a8affa4b2a934ff08aa04e63253a00126"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Public Attributes</h2></td></tr>
<tr class="memitem:af93b1da9a838f4c845d1a521c3729ae2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterOperands.html#af93b1da9a838f4c845d1a521c3729ae2">Uses</a></td></tr>
<tr class="memdesc:af93b1da9a838f4c845d1a521c3729ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of virtual registers and register units read by the instruction.  <a href="#af93b1da9a838f4c845d1a521c3729ae2">More...</a><br /></td></tr>
<tr class="separator:af93b1da9a838f4c845d1a521c3729ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff67cb6e7389e1858b0120c7c4faf463"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterOperands.html#aff67cb6e7389e1858b0120c7c4faf463">Defs</a></td></tr>
<tr class="memdesc:aff67cb6e7389e1858b0120c7c4faf463"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of virtual registers and register units defined by the instruction which are not dead.  <a href="#aff67cb6e7389e1858b0120c7c4faf463">More...</a><br /></td></tr>
<tr class="separator:aff67cb6e7389e1858b0120c7c4faf463"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4b1b1163b44b46b447527ace4d519d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt; <a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8 &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1RegisterOperands.html#aa4b1b1163b44b46b447527ace4d519d8">DeadDefs</a></td></tr>
<tr class="memdesc:aa4b1b1163b44b46b447527ace4d519d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">List of virtual registers and register units defined by the instruction but dead.  <a href="#aa4b1b1163b44b46b447527ace4d519d8">More...</a><br /></td></tr>
<tr class="separator:aa4b1b1163b44b46b447527ace4d519d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>List of registers defined and used by a machine instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8h_source.html#l00167">167</a> of file <a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a>.</p>
</div><h2 class="groupheader">Member Function Documentation</h2>
<a id="a8affa4b2a934ff08aa04e63253a00126"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8affa4b2a934ff08aa04e63253a00126">&#9670;&nbsp;</a></span>adjustLaneLiveness()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterOperands::adjustLaneLiveness </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;&#160;</td>
          <td class="paramname"><em>LIS</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SlotIndex.html">SlotIndex</a>&#160;</td>
          <td class="paramname"><em>Pos</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>AddFlagsMI</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users. ">Use</a> liveness information to find out which uses/defs are partially undefined/dead and adjust the RegisterMaskPairs accordingly. </p>
<p>If <code>AddFlagsMI</code> is given then missing read-undef and dead flags will be added to the instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8cpp_source.html#l00599">599</a> of file <a class="el" href="RegisterPressure_8cpp_source.html">RegisterPressure.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8h_source.html#l00176">DeadDefs</a>, <a class="el" href="RegisterPressure_8h_source.html#l00173">Defs</a>, <a class="el" href="SlotIndexes_8h_source.html#l00241">llvm::SlotIndex::getBaseIndex()</a>, <a class="el" href="SlotIndexes_8h_source.html#l00259">llvm::SlotIndex::getDeadSlot()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="LaneBitmask_8h_source.html#l00051">llvm::LaneBitmask::none()</a>, <a class="el" href="Option_8cpp.html#a04665169063c8ca1f2ea96c27fc7c2b2">P</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01925">llvm::MachineInstr::setRegisterDefReadUndef()</a>, and <a class="el" href="RegisterPressure_8h_source.html#l00170">Uses</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00946">llvm::RegPressureTracker::advance()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01282">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01041">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00872">llvm::RegPressureTracker::recede()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00324">llvm::GCNScheduleDAGMILive::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">llvm::GCNIterativeScheduler::scheduleRegion()</a>.</p>

</div>
</div>
<a id="a74e0a918c9705f23a1e5b66f68cc97e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a74e0a918c9705f23a1e5b66f68cc97e9">&#9670;&nbsp;</a></span>collect()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterOperands::collect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>MRI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>TrackLaneMasks</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>IgnoreDead</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Analyze the given instruction <code>MI</code> and fill in the Uses, Defs and DeadDefs list based on the <a class="el" href="classllvm_1_1MachineOperand.html" title="MachineOperand class - Representation of each machine instruction operand. ">MachineOperand</a> flags. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8cpp_source.html#l00568">568</a> of file <a class="el" href="RegisterPressure_8cpp_source.html">RegisterPressure.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegUsageInfoCollector_8cpp_source.html#l00073">Collector</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00946">llvm::RegPressureTracker::advance()</a>, <a class="el" href="ScheduleDAGInstrs_8cpp_source.html#l00726">llvm::ScheduleDAGInstrs::buildSchedGraph()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01282">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01041">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00872">llvm::RegPressureTracker::recede()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00324">llvm::GCNScheduleDAGMILive::schedule()</a>, <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>, and <a class="el" href="GCNIterativeScheduler_8cpp_source.html#l00372">llvm::GCNIterativeScheduler::scheduleRegion()</a>.</p>

</div>
</div>
<a id="acee6dacd4d30da478f3ad67f7fc27142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acee6dacd4d30da478f3ad67f7fc27142">&#9670;&nbsp;</a></span>detectDeadDefs()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void RegisterOperands::detectDeadDefs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1LiveIntervals.html">LiveIntervals</a> &amp;&#160;</td>
          <td class="paramname"><em>LIS</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p><a class="el" href="classllvm_1_1Use.html" title="A Use represents the edge between a Value definition and its users. ">Use</a> liveness information to find dead defs not marked with a dead flag and move them to the DeadDefs vector. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8cpp_source.html#l00579">579</a> of file <a class="el" href="RegisterPressure_8cpp_source.html">RegisterPressure.cpp</a>.</p>

<p class="reference">References <a class="el" href="RegisterPressure_8h_source.html#l00176">DeadDefs</a>, <a class="el" href="RegisterPressure_8h_source.html#l00173">Defs</a>, <a class="el" href="LiveIntervals_8h_source.html#l00226">llvm::LiveIntervals::getInstructionIndex()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00237">getLiveRange()</a>, <a class="el" href="LiveInterval_8h_source.html#l00116">llvm::LiveQueryResult::isDeadDef()</a>, <a class="el" href="LiveInterval_8h_source.html#l00532">llvm::LiveRange::Query()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l01041">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00872">llvm::RegPressureTracker::recede()</a>, <a class="el" href="GCNSchedStrategy_8cpp_source.html#l00324">llvm::GCNScheduleDAGMILive::schedule()</a>, and <a class="el" href="MachineScheduler_8cpp_source.html#l01389">llvm::ScheduleDAGMILive::scheduleMI()</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Data Documentation</h2>
<a id="aa4b1b1163b44b46b447527ace4d519d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4b1b1163b44b46b447527ace4d519d8">&#9670;&nbsp;</a></span>DeadDefs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8&gt; llvm::RegisterOperands::DeadDefs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of virtual registers and register units defined by the instruction but dead. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8h_source.html#l00176">176</a> of file <a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00599">adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00895">llvm::RegPressureTracker::advance()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01282">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01041">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00579">detectDeadDefs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00763">llvm::RegPressureTracker::recede()</a>.</p>

</div>
</div>
<a id="aff67cb6e7389e1858b0120c7c4faf463"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aff67cb6e7389e1858b0120c7c4faf463">&#9670;&nbsp;</a></span>Defs</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8&gt; llvm::RegisterOperands::Defs</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of virtual registers and register units defined by the instruction which are not dead. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8h_source.html#l00173">173</a> of file <a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00657">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00599">adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00895">llvm::RegPressureTracker::advance()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01282">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01041">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00579">detectDeadDefs()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00763">llvm::RegPressureTracker::recede()</a>.</p>

</div>
</div>
<a id="af93b1da9a838f4c845d1a521c3729ae2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af93b1da9a838f4c845d1a521c3729ae2">&#9670;&nbsp;</a></span>Uses</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1SmallVector.html">SmallVector</a>&lt;<a class="el" href="structllvm_1_1RegisterMaskPair.html">RegisterMaskPair</a>, 8&gt; llvm::RegisterOperands::Uses</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>List of virtual registers and register units read by the instruction. </p>

<p class="definition">Definition at line <a class="el" href="RegisterPressure_8h_source.html#l00170">170</a> of file <a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a>.</p>

<p class="reference">Referenced by <a class="el" href="RegisterPressure_8cpp_source.html#l00657">llvm::PressureDiffs::addInstruction()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00599">adjustLaneLiveness()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00895">llvm::RegPressureTracker::advance()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01282">llvm::RegPressureTracker::bumpDownwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l01041">llvm::RegPressureTracker::bumpUpwardPressure()</a>, <a class="el" href="RegisterPressure_8cpp_source.html#l00449">getLiveLanesAt()</a>, and <a class="el" href="RegisterPressure_8cpp_source.html#l00763">llvm::RegPressureTracker::recede()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>include/llvm/CodeGen/<a class="el" href="RegisterPressure_8h_source.html">RegisterPressure.h</a></li>
<li>lib/CodeGen/<a class="el" href="RegisterPressure_8cpp_source.html">RegisterPressure.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:22:26 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
