$date
	Tue Oct 14 16:29:05 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module principal_tb $end
$var wire 1 ! y0_out $end
$var wire 1 " y1_out $end
$var reg 1 # e0_in $end
$var reg 1 $ e1_in $end
$var reg 1 % p0_in $end
$var reg 1 & p1_in $end
$var reg 1 ' p2_in $end
$var reg 1 ( p3_in $end
$var integer 32 ) i [31:0] $end
$var integer 32 * j [31:0] $end
$scope module DUT $end
$var wire 1 # e0 $end
$var wire 1 $ e1 $end
$var wire 1 % p0 $end
$var wire 1 & p1 $end
$var wire 1 ' p2 $end
$var wire 1 ( p3 $end
$var wire 1 ! y0 $end
$var wire 1 " y1 $end
$var wire 1 + y2 $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0+
bx *
bx )
0(
0'
0&
0%
0$
0#
0"
z!
$end
#10
b0 *
b0 )
#20
1%
b1 *
#30
1&
0%
b10 *
#40
1%
b11 *
#50
1'
0&
0%
b100 *
#60
1"
1%
b101 *
#70
1"
1&
0%
b110 *
#80
1%
b111 *
#90
1"
1+
1(
0'
0&
0%
b1000 *
#100
1%
b1001 *
#110
1&
0%
b1010 *
#120
1%
b1011 *
#130
1'
0&
0%
b1100 *
#140
1%
b1101 *
#150
1&
0%
b1110 *
#160
1%
b1111 *
#170
0"
0(
0'
0&
0%
1#
b1 )
b0 *
#180
1%
b1 *
#190
1&
0%
b10 *
#200
1%
b11 *
#210
1'
0&
0%
b100 *
#220
1"
1%
b101 *
#230
1"
1&
0%
b110 *
#240
1%
b111 *
#250
0"
1(
0'
0&
0%
b1000 *
#260
1%
b1001 *
#270
1&
0%
b1010 *
#280
1%
b1011 *
#290
1'
0&
0%
b1100 *
#300
1%
b1101 *
#310
1"
1&
0%
b1110 *
#320
0"
1%
b1111 *
#330
1"
1+
0(
0'
0&
0%
0#
1$
b10 )
b0 *
#340
1%
b1 *
#350
1&
0%
b10 *
#360
1%
b11 *
#370
1'
0&
0%
b100 *
#380
1%
b101 *
#390
1&
0%
b110 *
#400
1%
b111 *
#410
1(
0'
0&
0%
b1000 *
#420
1%
b1001 *
#430
1&
0%
b1010 *
#440
1%
b1011 *
#450
0+
1'
0&
0%
b1100 *
#460
1%
b1101 *
#470
1&
0%
b1110 *
#480
1+
1%
b1111 *
#490
1+
0(
0'
0&
0%
1#
b11 )
b0 *
#500
1%
b1 *
#510
1&
0%
b10 *
#520
1%
b11 *
#530
1'
0&
0%
b100 *
#540
1%
b101 *
#550
1&
0%
b110 *
#560
1%
b111 *
#570
1(
0'
0&
0%
b1000 *
#580
1%
b1001 *
#590
1&
0%
b1010 *
#600
1%
b1011 *
#610
0+
1'
0&
0%
b1100 *
#620
1%
b1101 *
#630
1&
0%
b1110 *
#640
1+
1%
b1111 *
#650
b100 )
b10000 *
