% GPUs
\newacronym{cpu}{CPU}{central processing unit}
\newacronym{pciebus}{PCIe bus}{Peripheral Component Interconnect Express bus}
\newacronym{gpu}{GPU}{graphics processing unit}
\newacronym{gpgpu}{GPGPU}{General Purpose GPU}
% AMD: Contains 4 SIMDs/SMs
\newacronym{cu}{CU}{Compute Unit}
% Fetches instructions for ~8 SP
% Has registers, shared memory, constant cache and texture cache
% Merges memory requests
% AMD: SIMD, can control up to 10 waves
\newacronym{sm}{SM}{Streaming Multiprocessor}
\newacronym{simt}{SIMT}{Single Instruction Multiple Thread}
\newacronym{mt}{MT}{Multithreading}
\newacronym{smt}{SMT}{Simultaneous Multithreading}
% Executes 1 instruction (Warp?)
% AMD: Wave = 64 threads/SPs
\newacronym{sp}{SP}{Scalar Processor}
% Common data per group, no texture or buffer
\newacronym{sgpr}{SGPR}{Scalar General-Purpose Register}
\newacronym{vgpr}{VGPR}{Vector General-Purpose Register}
% 64 kiB per CU
\newacronym{lds}{LDS}{Local Data Share}

\newacronym{jit}{JIT}{just-in-time compiler}
\newacronym{cfg}{CFG}{control flow graph}
\newacronym{pgo}{PGO}{profile-guided optimizations}
\newacronym{simd}{SIMD}{single instruction, multiple data}

% Security
\newacronym{kpcr}{KPCR}{Kernel Processor Control Region}
\newacronym{kprcb}{KPRCB}{Kernel Processor Control Block}
\newacronym{ept}{EPT}{Extended Page Table}
\newacronym{epte}{EPTE}{Extended Page Table Entry}
\newacronym{eptp}{EPTP}{Extended Page Table Pointer}
\newacronym{ve}{\#VE}{Virtualization Exception}
\newacronym{veh}{VEH}{Virtualization Exception Handler}
\newacronym{cr3}{CR3}{Control Register 3}
\newacronym{vm}{VM}{Virtual Machine}
\newacronym{vmi}{VMI}{Virtual Machine Introspection}
\newacronym{vmcs}{VMCS}{Virtual Machine Control Structure}
\newacronym{asuduvmi}{AsuduVMI}{A Stealth Debugger Using \gls{vmi}}
\newacronym{gva}{GVA}{Guest Virtual Address}
\newacronym{gpa}{GPA}{Guest Physical Address}
\newacronym{hpa}{HPA}{Host Physical Address}
\newacronym{os}{OS}{Operating System}
\newacronym{kvm}{KVM}{Kernel-based Virtual Machine}
\newacronym{vmm}{VMM}{Virtual Machine Monitor}
\newacronym{npt}{nPT}{Nested Page Tables}
\newacronym{pid}{PID}{Process Identifier}
\newacronym{poc}{PoC}{Proof of Concept}
\newacronym{msr}{MSR}{Machine Specific Register}
\newacronym{teb}{TEB}{Thread Environment Block}
\newacronym{pml4}{PML4}{Page Map Level 4}
\newacronym{mb}{MB}{Megabytes}
\newacronym{kb}{KB}{Kilobytes}
\newacronym{pde}{PDE}{Page-Directory Entry}
\newacronym{vtx}{Intel VT-x}{Intel Virtualization Extensions}
\newacronym{vmx}{VMX}{Virtual Machine Extensions}
\newacronym{api}{API}{Application Programming Interface}
\newacronym{peb}{PEB}{Process Environment Block}
\newacronym{rip}{RIP}{Instruction Pointer}
\newacronym{idt}{IDT}{Interrupt Descriptor Table}
\newacronym{idtr}{IDTR}{Interrupt Descriptor Table Register}
\newacronym{id}{ID}{Identifier}
\newacronym{isa}{ISA}{Instruction Set Architecture}
\newacronym{db}{\#DB}{Debug Exception}
\newacronym{dbh}{DBH}{Debug Exception Handler}
\newacronym{mmu}{MMU}{Memory Management Unit}
\newacronym{gui}{GUI}{Graphical User Interface}
\newacronym{gdt}{GDT}{Global Descriptor Table}
\newacronym{rsp}{RSP}{Stack Pointer}
\newacronym{dll}{DLL}{Dynamic Link Library}
\newacronym{pdt}{PDT}{Page Directory Table}
\newacronym{mmio}{MMIO}{Memory-mapped Input/Output}
\newacronym{tdp}{TDP}{Two Dimensional Paging}
\newacronym{pt}{PT}{Page Table}
\newacronym{pte}{PTE}{Page Table Entry}
\newacronym{ssdt}{SSDT}{System Service Descriptor Table}
\newacronym{kpp}{KPP}{Kernel Patch Protection}
\newacronym{kaslr}{KASLR}{Kernel Address Space Layout Randomization}
\newacronym{pebs}{PEBS}{Precise Event-Based Sampling}
\newacronym{pcm}{PCM}{Performance Counter Monitor}
\newacronym{lbr}{LBR}{Last Branch Record}
\newacronym{aslr}{ASLR}{Address Space Layout Randomization}
\newacronym{nx}{NX}{No eXecute}
\newacronym{dep}{DEP}{Data Execution Prevention}
\newacronym{relro}{RELRO}{RELocation Read-Only}
\newacronym{emet}{EMET}{Microsoftâ€™s Enhanced Mitigation Experience Toolkit}
\newacronym{rop}{ROP}{Return Oriented Programming}
\newacronym{lcg}{LCG}{Linear Congruential Generator}
\newacronym{ssp}{SSP}{Stack Smashing Protector}
\newacronym{xpm}{XPM}{Exploitation Prevention Mechanism}
\newacronym{iot}{IoT}{Internet Of Things}
\newacronym{asan}{ASan}{AdressSanitizer}
\newacronym{csprng}{CSPRNG}{Cryptographically Secure Pseudo-Random Number Generator}
\newacronym{prng}{PRNG}{Pseudo-Random Number Generator}
\newacronym{pie}{PIE}{Position Independent Executable}
\newacronym{got}{GOT}{Global Object Table}
\newacronym{dos}{DoS}{Denial of Service}
