--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml fft_flow_4_no_fifos.twx fft_flow_4_no_fifos.ncd -o
fft_flow_4_no_fifos.twr fft_flow_4_no_fifos.pcf -ucf fft_flow.ucf

Design file:              fft_flow_4_no_fifos.ncd
Physical constraint file: fft_flow_4_no_fifos.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.334ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 6.666ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 1.667ns (Tdcmpw_CLKIN_100_150)
  Physical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 8.148ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: dcm_instance/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN1
  Clock network: dcm_instance/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_instance_clkout0 = PERIOD TIMEGRP 
"dcm_instance_clkout0" TS_sys_clk_pin         * 0.25 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3729 paths analyzed, 242 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.534ns.
--------------------------------------------------------------------------------

Paths for end point blue_in_0 (SLICE_X18Y9.B4), 1284 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_106_2 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.866ns (Levels of Logic = 7)
  Clock Path Skew:      -0.142ns (1.389 - 1.531)
  Source Clock:         dds_clk rising at 100.000ns
  Destination Clock:    vga_clk rising at 120.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_106_2 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y15.CQ       Tcko                  0.391   vga_ram_106<3>
                                                       vga_ram_106_2
    SLICE_X8Y16.D1       net (fanout=1)        0.771   vga_ram_106<2>
    SLICE_X8Y16.D        Tilo                  0.205   vga_ram_104<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324
    SLICE_X14Y14.B2      net (fanout=1)        0.976   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324
    SLICE_X14Y14.B       Tilo                  0.203   vga_ram_96<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87
    SLICE_X32Y14.C3      net (fanout=1)        1.622   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87
    SLICE_X32Y14.CMUX    Tilo                  0.343   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_88
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_32
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_1
    SLICE_X19Y10.D2      net (fanout=1)        1.414   x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT<2>
    SLICE_X19Y10.D       Tilo                  0.259   x_pos[6]_y_pos[7]_LessThan_2521_o1
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o2
    SLICE_X19Y10.C6      net (fanout=1)        0.118   x_pos[6]_y_pos[7]_LessThan_2521_o1
    SLICE_X19Y10.C       Tilo                  0.259   x_pos[6]_y_pos[7]_LessThan_2521_o1
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o11
    SLICE_X18Y9.A4       net (fanout=1)        0.436   x_pos[6]_y_pos[7]_LessThan_2521_o11
    SLICE_X18Y9.A        Tilo                  0.203   blue_in<0>
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o12
    SLICE_X18Y9.B4       net (fanout=1)        0.377   x_pos[6]_y_pos[7]_LessThan_2521_o2
    SLICE_X18Y9.CLK      Tas                   0.289   blue_in<0>
                                                       GND_5_o_GND_5_o_mux_2522_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (2.152ns logic, 5.714ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_107_2 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.693ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (1.389 - 1.532)
  Source Clock:         dds_clk rising at 100.000ns
  Destination Clock:    vga_clk rising at 120.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_107_2 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y17.CQ       Tcko                  0.391   vga_ram_107<3>
                                                       vga_ram_107_2
    SLICE_X8Y16.D3       net (fanout=1)        0.598   vga_ram_107<2>
    SLICE_X8Y16.D        Tilo                  0.205   vga_ram_104<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324
    SLICE_X14Y14.B2      net (fanout=1)        0.976   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1324
    SLICE_X14Y14.B       Tilo                  0.203   vga_ram_96<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87
    SLICE_X32Y14.C3      net (fanout=1)        1.622   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_87
    SLICE_X32Y14.CMUX    Tilo                  0.343   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_88
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_32
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_1
    SLICE_X19Y10.D2      net (fanout=1)        1.414   x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT<2>
    SLICE_X19Y10.D       Tilo                  0.259   x_pos[6]_y_pos[7]_LessThan_2521_o1
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o2
    SLICE_X19Y10.C6      net (fanout=1)        0.118   x_pos[6]_y_pos[7]_LessThan_2521_o1
    SLICE_X19Y10.C       Tilo                  0.259   x_pos[6]_y_pos[7]_LessThan_2521_o1
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o11
    SLICE_X18Y9.A4       net (fanout=1)        0.436   x_pos[6]_y_pos[7]_LessThan_2521_o11
    SLICE_X18Y9.A        Tilo                  0.203   blue_in<0>
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o12
    SLICE_X18Y9.B4       net (fanout=1)        0.377   x_pos[6]_y_pos[7]_LessThan_2521_o2
    SLICE_X18Y9.CLK      Tas                   0.289   blue_in<0>
                                                       GND_5_o_GND_5_o_mux_2522_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      7.693ns (2.152ns logic, 5.541ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.911ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_104_0 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      7.687ns (Levels of Logic = 7)
  Clock Path Skew:      -0.143ns (1.389 - 1.532)
  Source Clock:         dds_clk rising at 100.000ns
  Destination Clock:    vga_clk rising at 120.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_104_0 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.408   vga_ram_104<3>
                                                       vga_ram_104_0
    SLICE_X9Y16.A2       net (fanout=1)        0.820   vga_ram_104<0>
    SLICE_X9Y16.A        Tilo                  0.259   vga_ram_105<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_134
    SLICE_X14Y15.B1      net (fanout=1)        1.076   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_134
    SLICE_X14Y15.B       Tilo                  0.203   vga_ram_98<3>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_81
    SLICE_X28Y14.C4      net (fanout=1)        1.269   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_81
    SLICE_X28Y14.CMUX    Tilo                  0.343   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_82
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_3
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7
    SLICE_X19Y10.D1      net (fanout=1)        1.368   x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT<0>
    SLICE_X19Y10.D       Tilo                  0.259   x_pos[6]_y_pos[7]_LessThan_2521_o1
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o2
    SLICE_X19Y10.C6      net (fanout=1)        0.118   x_pos[6]_y_pos[7]_LessThan_2521_o1
    SLICE_X19Y10.C       Tilo                  0.259   x_pos[6]_y_pos[7]_LessThan_2521_o1
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o11
    SLICE_X18Y9.A4       net (fanout=1)        0.436   x_pos[6]_y_pos[7]_LessThan_2521_o11
    SLICE_X18Y9.A        Tilo                  0.203   blue_in<0>
                                                       x_pos[6]_y_pos[7]_LessThan_2521_o12
    SLICE_X18Y9.B4       net (fanout=1)        0.377   x_pos[6]_y_pos[7]_LessThan_2521_o2
    SLICE_X18Y9.CLK      Tas                   0.289   blue_in<0>
                                                       GND_5_o_GND_5_o_mux_2522_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      7.687ns (2.223ns logic, 5.464ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------

Paths for end point blue_in_0 (SLICE_X18Y9.B3), 213 paths
--------------------------------------------------------------------------------
Slack (setup path):     14.005ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_30_6 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.576ns (Levels of Logic = 4)
  Clock Path Skew:      -0.160ns (1.389 - 1.549)
  Source Clock:         dds_clk rising at 100.000ns
  Destination Clock:    vga_clk rising at 120.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_30_6 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y6.CQ       Tcko                  0.391   vga_ram_30<6>
                                                       vga_ram_30_6
    SLICE_X34Y6.C6       net (fanout=1)        0.948   vga_ram_30<6>
    SLICE_X34Y6.C        Tilo                  0.204   vga_ram_31<6>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1531
    SLICE_X33Y7.C2       net (fanout=1)        0.996   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1531
    SLICE_X33Y7.C        Tilo                  0.259   vga_ram_16<6>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_919
    SLICE_X22Y11.D4      net (fanout=1)        1.172   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_919
    SLICE_X22Y11.CMUX    Topdc                 0.368   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_820
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_46
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_5
    SLICE_X18Y9.B3       net (fanout=1)        0.949   x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT<6>
    SLICE_X18Y9.CLK      Tas                   0.289   blue_in<0>
                                                       GND_5_o_GND_5_o_mux_2522_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.576ns (1.511ns logic, 4.065ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_112_6 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.614ns (Levels of Logic = 4)
  Clock Path Skew:      -0.117ns (1.389 - 1.506)
  Source Clock:         dds_clk rising at 100.000ns
  Destination Clock:    vga_clk rising at 120.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_112_6 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y24.CQ      Tcko                  0.447   vga_ram_112<6>
                                                       vga_ram_112_6
    SLICE_X21Y25.C1      net (fanout=1)        1.068   vga_ram_112<6>
    SLICE_X21Y25.C       Tilo                  0.259   vga_ram_115<6>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1365
    SLICE_X21Y25.D6      net (fanout=1)        0.674   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1365
    SLICE_X21Y25.D       Tilo                  0.259   vga_ram_115<6>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_918
    SLICE_X22Y11.C6      net (fanout=1)        1.308   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_918
    SLICE_X22Y11.CMUX    Tilo                  0.361   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_820
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_36
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_5
    SLICE_X18Y9.B3       net (fanout=1)        0.949   x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT<6>
    SLICE_X18Y9.CLK      Tas                   0.289   blue_in<0>
                                                       GND_5_o_GND_5_o_mux_2522_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (1.615ns logic, 3.999ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_ram_117_6 (FF)
  Destination:          blue_in_0 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.590ns (Levels of Logic = 4)
  Clock Path Skew:      -0.127ns (1.389 - 1.516)
  Source Clock:         dds_clk rising at 100.000ns
  Destination Clock:    vga_clk rising at 120.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: vga_ram_117_6 to blue_in_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y28.CQ      Tcko                  0.391   vga_ram_117<6>
                                                       vga_ram_117_6
    SLICE_X21Y28.A4      net (fanout=1)        0.892   vga_ram_117<6>
    SLICE_X21Y28.A       Tilo                  0.259   vga_ram_126<6>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1462
    SLICE_X21Y25.D2      net (fanout=1)        0.882   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_1462
    SLICE_X21Y25.D       Tilo                  0.259   vga_ram_115<6>
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_918
    SLICE_X22Y11.C6      net (fanout=1)        1.308   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_918
    SLICE_X22Y11.CMUX    Tilo                  0.361   Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_820
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_36
                                                       Mmux_x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT_2_f7_5
    SLICE_X18Y9.B3       net (fanout=1)        0.949   x_pos[6]_vga_ram[127][7]_wide_mux_2519_OUT<6>
    SLICE_X18Y9.CLK      Tas                   0.289   blue_in<0>
                                                       GND_5_o_GND_5_o_mux_2522_OUT<0>
                                                       blue_in_0
    -------------------------------------------------  ---------------------------
    Total                                      5.590ns (1.559ns logic, 4.031ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_instance/x_pos_3 (SLICE_X21Y13.SR), 27 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.862ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_instance/h_counter_1 (FF)
  Destination:          vga_instance/x_pos_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.008ns (0.248 - 0.256)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_instance/h_counter_1 to vga_instance/x_pos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.BQ      Tcko                  0.447   vga_instance/h_counter<3>
                                                       vga_instance/h_counter_1
    SLICE_X20Y12.A2      net (fanout=5)        0.780   vga_instance/h_counter<1>
    SLICE_X20Y12.A       Tilo                  0.205   vga_ram_76<6>
                                                       vga_instance/GND_8_o_v_counter[9]_AND_822_o1
    SLICE_X15Y9.B4       net (fanout=1)        0.995   vga_instance/GND_8_o_v_counter[9]_AND_822_o1
    SLICE_X15Y9.B        Tilo                  0.259   vga_instance/color_valid
                                                       vga_instance/GND_8_o_v_counter[9]_AND_822_o2
    SLICE_X15Y10.C3      net (fanout=2)        0.457   vga_instance/GND_8_o_v_counter[9]_AND_822_o2
    SLICE_X15Y10.C       Tilo                  0.259   adc_ram_188<3>
                                                       vga_instance/_n00791
    SLICE_X21Y13.SR      net (fanout=6)        1.185   vga_instance/_n0079
    SLICE_X21Y13.CLK     Tsrck                 0.425   vga_instance/x_pos<3>
                                                       vga_instance/x_pos_3
    -------------------------------------------------  ---------------------------
    Total                                      5.012ns (1.595ns logic, 3.417ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_instance/h_counter_5 (FF)
  Destination:          vga_instance/x_pos_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.876ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.248 - 0.258)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_instance/h_counter_5 to vga_instance/x_pos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y13.BQ      Tcko                  0.447   vga_instance/h_counter<7>
                                                       vga_instance/h_counter_5
    SLICE_X17Y9.A2       net (fanout=7)        1.273   vga_instance/h_counter<5>
    SLICE_X17Y9.A        Tilo                  0.259   vga_instance/PWR_12_o_h_counter[9]_equal_16_o_inv1
                                                       vga_instance/PWR_12_o_h_counter[9]_equal_16_o_inv11
    SLICE_X15Y9.B6       net (fanout=2)        0.312   vga_instance/PWR_12_o_h_counter[9]_equal_16_o_inv1
    SLICE_X15Y9.B        Tilo                  0.259   vga_instance/color_valid
                                                       vga_instance/GND_8_o_v_counter[9]_AND_822_o2
    SLICE_X15Y10.C3      net (fanout=2)        0.457   vga_instance/GND_8_o_v_counter[9]_AND_822_o2
    SLICE_X15Y10.C       Tilo                  0.259   adc_ram_188<3>
                                                       vga_instance/_n00791
    SLICE_X21Y13.SR      net (fanout=6)        1.185   vga_instance/_n0079
    SLICE_X21Y13.CLK     Tsrck                 0.425   vga_instance/x_pos<3>
                                                       vga_instance/x_pos_3
    -------------------------------------------------  ---------------------------
    Total                                      4.876ns (1.649ns logic, 3.227ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.079ns (requirement - (data path - clock path skew + uncertainty))
  Source:               vga_instance/v_counter_4 (FF)
  Destination:          vga_instance/x_pos_3 (FF)
  Requirement:          40.000ns
  Data Path Delay:      4.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.338 - 0.348)
  Source Clock:         vga_clk rising at 0.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.118ns

  Clock Uncertainty:          0.118ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.224ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: vga_instance/v_counter_4 to vga_instance/x_pos_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y8.AQ       Tcko                  0.447   vga_instance/v_counter<7>
                                                       vga_instance/v_counter_4
    SLICE_X13Y7.C4       net (fanout=8)        0.561   vga_instance/v_counter<4>
    SLICE_X13Y7.C        Tilo                  0.259   scale_changer_process.last_switches<7>
                                                       vga_instance/GND_8_o_v_counter[9]_LessThan_8_o111
    SLICE_X13Y7.D3       net (fanout=2)        0.488   vga_instance/GND_8_o_v_counter[9]_LessThan_8_o11
    SLICE_X13Y7.DMUX     Tilo                  0.313   scale_changer_process.last_switches<7>
                                                       vga_instance/GND_8_o_v_counter[9]_AND_822_o3
    SLICE_X15Y10.C2      net (fanout=2)        0.856   vga_instance/GND_8_o_v_counter[9]_AND_822_o3
    SLICE_X15Y10.C       Tilo                  0.259   adc_ram_188<3>
                                                       vga_instance/_n00791
    SLICE_X21Y13.SR      net (fanout=6)        1.185   vga_instance/_n0079
    SLICE_X21Y13.CLK     Tsrck                 0.425   vga_instance/x_pos<3>
                                                       vga_instance/x_pos_3
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (1.703ns logic, 3.090ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_instance_clkout0 = PERIOD TIMEGRP "dcm_instance_clkout0" TS_sys_clk_pin
        * 0.25 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point vga_instance/x_pos_0 (SLICE_X21Y13.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_instance/h_counter_0 (FF)
  Destination:          vga_instance/x_pos_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.534ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.082 - 0.072)
  Source Clock:         vga_clk rising at 40.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_instance/h_counter_0 to vga_instance/x_pos_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.AQ      Tcko                  0.234   vga_instance/h_counter<3>
                                                       vga_instance/h_counter_0
    SLICE_X21Y13.AX      net (fanout=5)        0.241   vga_instance/h_counter<0>
    SLICE_X21Y13.CLK     Tckdi       (-Th)    -0.059   vga_instance/x_pos<3>
                                                       vga_instance/x_pos_0
    -------------------------------------------------  ---------------------------
    Total                                      0.534ns (0.293ns logic, 0.241ns route)
                                                       (54.9% logic, 45.1% route)

--------------------------------------------------------------------------------

Paths for end point vga_instance/x_pos_2 (SLICE_X21Y13.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_instance/h_counter_2 (FF)
  Destination:          vga_instance/x_pos_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.541ns (Levels of Logic = 0)
  Clock Path Skew:      0.010ns (0.082 - 0.072)
  Source Clock:         vga_clk rising at 40.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_instance/h_counter_2 to vga_instance/x_pos_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.CQ      Tcko                  0.234   vga_instance/h_counter<3>
                                                       vga_instance/h_counter_2
    SLICE_X21Y13.CX      net (fanout=5)        0.248   vga_instance/h_counter<2>
    SLICE_X21Y13.CLK     Tckdi       (-Th)    -0.059   vga_instance/x_pos<3>
                                                       vga_instance/x_pos_2
    -------------------------------------------------  ---------------------------
    Total                                      0.541ns (0.293ns logic, 0.248ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point vga_instance/h_counter_1 (SLICE_X18Y12.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.549ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vga_instance/h_counter_1 (FF)
  Destination:          vga_instance/h_counter_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.549ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         vga_clk rising at 40.000ns
  Destination Clock:    vga_clk rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: vga_instance/h_counter_1 to vga_instance/h_counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y12.BQ      Tcko                  0.234   vga_instance/h_counter<3>
                                                       vga_instance/h_counter_1
    SLICE_X18Y12.B5      net (fanout=5)        0.078   vga_instance/h_counter<1>
    SLICE_X18Y12.CLK     Tah         (-Th)    -0.237   vga_instance/h_counter<3>
                                                       vga_instance/Mcount_h_counter_lut<1>
                                                       vga_instance/Mcount_h_counter_cy<3>
                                                       vga_instance/h_counter_1
    -------------------------------------------------  ---------------------------
    Total                                      0.549ns (0.471ns logic, 0.078ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_instance_clkout0 = PERIOD TIMEGRP "dcm_instance_clkout0" TS_sys_clk_pin
        * 0.25 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 38.270ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_instance/clkout1_buf/I0
  Logical resource: dcm_instance/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: dcm_instance/clkout0
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_instance/vs/CLK
  Logical resource: vga_instance/vs/CK
  Location pin: SLICE_X12Y7.CLK
  Clock network: vga_clk
--------------------------------------------------------------------------------
Slack: 39.570ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: vga_instance/y_pos<9>/CLK
  Logical resource: vga_instance/y_pos_7/CK
  Location pin: SLICE_X16Y10.CLK
  Clock network: vga_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_instance_clkout2 = PERIOD TIMEGRP 
"dcm_instance_clkout2" TS_sys_clk_pin         * 0.1 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 21375248 paths analyzed, 11461 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.648ns.
--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.C8), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     44.977ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_data_8 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          50.000ns
  Data Path Delay:      4.664ns (Levels of Logic = 0)
  Clock Path Skew:      -0.100ns (1.422 - 1.522)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dds_data_8 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.AQ       Tcko                  0.408   dds_data<11>
                                                       dds_data_8
    DSP48_X0Y2.C8        net (fanout=1)        4.151   dds_data<8>
    DSP48_X0Y2.CLK       Tdspdck_C_CREG        0.105   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      4.664ns (0.513ns logic, 4.151ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.C0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     46.996ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_data_0 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          50.000ns
  Data Path Delay:      2.665ns (Levels of Logic = 0)
  Clock Path Skew:      -0.080ns (1.422 - 1.502)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: dds_data_0 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y8.AQ       Tcko                  0.391   dds_data<3>
                                                       dds_data_0
    DSP48_X0Y2.C0        net (fanout=1)        2.169   dds_data<0>
    DSP48_X0Y2.CLK       Tdspdck_C_CREG        0.105   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      2.665ns (0.496ns logic, 2.169ns route)
                                                       (18.6% logic, 81.4% route)

--------------------------------------------------------------------------------

Paths for end point fft_instance/blk0000007e (SLICE_X11Y19.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     47.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               fft_scale_we (FF)
  Destination:          fft_instance/blk0000007e (FF)
  Requirement:          50.000ns
  Data Path Delay:      2.165ns (Levels of Logic = 0)
  Clock Path Skew:      -0.098ns (1.413 - 1.511)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: fft_scale_we to fft_instance/blk0000007e
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y5.BQ       Tcko                  0.408   fft_scale_we
                                                       fft_scale_we
    SLICE_X11Y19.CE      net (fanout=3)        1.395   fft_scale_we
    SLICE_X11Y19.CLK     Tceck                 0.362   fft_instance/sig0000013a
                                                       fft_instance/blk0000007e
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (0.770ns logic, 1.395ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_instance_clkout2 = PERIOD TIMEGRP "dcm_instance_clkout2" TS_sys_clk_pin
        * 0.1 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.CEC), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_we (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.519ns (Levels of Logic = 0)
  Clock Path Skew:      0.237ns (0.828 - 0.591)
  Source Clock:         original_clk rising at 100.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dds_we to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.DMUX    Tshcko                0.238   scale_changer_process.toggle
                                                       dds_we
    DSP48_X0Y2.CEC       net (fanout=1)        0.318   dds_we
    DSP48_X0Y2.CLK       Tdspckd_CEC_CREG(-Th)     0.037   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.519ns (0.201ns logic, 0.318ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.C9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.028ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_data_9 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.506ns (Levels of Logic = 0)
  Clock Path Skew:      0.219ns (0.828 - 0.609)
  Source Clock:         original_clk rising at 100.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dds_data_9 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y10.BQ       Tcko                  0.200   dds_data<11>
                                                       dds_data_9
    DSP48_X0Y2.C9        net (fanout=1)        0.351   dds_data<9>
    DSP48_X0Y2.CLK       Tdspckd_C_CREG(-Th)     0.045   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.506ns (0.155ns logic, 0.351ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point dds_inst/blk00000003 (DSP48_X0Y2.C7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.062ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_data_7 (FF)
  Destination:          dds_inst/blk00000003 (DSP)
  Requirement:          0.000ns
  Data Path Delay:      0.542ns (Levels of Logic = 0)
  Clock Path Skew:      0.221ns (0.828 - 0.607)
  Source Clock:         original_clk rising at 100.000ns
  Destination Clock:    dds_clk rising at 100.000ns
  Clock Uncertainty:    0.259ns

  Clock Uncertainty:          0.259ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.268ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: dds_data_7 to dds_inst/blk00000003
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y9.DQ        Tcko                  0.198   dds_data<7>
                                                       dds_data_7
    DSP48_X0Y2.C7        net (fanout=1)        0.389   dds_data<7>
    DSP48_X0Y2.CLK       Tdspckd_C_CREG(-Th)     0.045   dds_inst/blk00000003
                                                       dds_inst/blk00000003
    -------------------------------------------------  ---------------------------
    Total                                      0.542ns (0.153ns logic, 0.389ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_instance_clkout2 = PERIOD TIMEGRP "dcm_instance_clkout2" TS_sys_clk_pin
        * 0.1 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: fft_instance/blk000000fa/blk0000010c/CLKAWRCLK
  Logical resource: fft_instance/blk000000fa/blk0000010c/CLKAWRCLK
  Location pin: RAMB8_X0Y21.CLKAWRCLK
  Clock network: dds_clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB)
  Physical resource: fft_instance/blk000000fa/blk0000010c/CLKBRDCLK
  Logical resource: fft_instance/blk000000fa/blk0000010c/CLKBRDCLK
  Location pin: RAMB8_X0Y21.CLKBRDCLK
  Clock network: dds_clk
--------------------------------------------------------------------------------
Slack: 96.876ns (period - min period limit)
  Period: 100.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA)
  Physical resource: fft_instance/blk0000039c/CLKAWRCLK
  Logical resource: fft_instance/blk0000039c/CLKAWRCLK
  Location pin: RAMB8_X0Y24.CLKAWRCLK
  Clock network: dds_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_dcm_instance_clkout1 = PERIOD TIMEGRP 
"dcm_instance_clkout1" TS_sys_clk_pin         * 0.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 438 paths analyzed, 47 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.360ns.
--------------------------------------------------------------------------------

Paths for end point dds_changer_process.last_input_4 (SLICE_X16Y9.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_4 (FF)
  Destination:          dds_changer_process.last_input_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.238ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_4 to dds_changer_process.last_input_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.AQ       Tcko                  0.408   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_4
    SLICE_X18Y8.A1       net (fanout=1)        1.086   dds_changer_process.last_input<4>
    SLICE_X18Y8.A        Tilo                  0.203   dds_changer_process.last_input<3>
                                                       n2548122
    SLICE_X16Y11.B6      net (fanout=2)        0.789   n2548121
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.335   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_4
    -------------------------------------------------  ---------------------------
    Total                                      4.238ns (1.151ns logic, 3.087ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_11 (FF)
  Destination:          dds_changer_process.last_input_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.114ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.326 - 0.374)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_11 to dds_changer_process.last_input_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.DQ       Tcko                  0.408   dds_changer_process.last_input<11>
                                                       dds_changer_process.last_input_11
    SLICE_X16Y9.A3       net (fanout=1)        1.174   dds_changer_process.last_input<11>
    SLICE_X16Y9.A        Tilo                  0.205   dds_changer_process.last_input<7>
                                                       n2548121
    SLICE_X16Y11.B4      net (fanout=2)        0.575   n254812
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.335   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_4
    -------------------------------------------------  ---------------------------
    Total                                      4.114ns (1.153ns logic, 2.961ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.794ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_6 (FF)
  Destination:          dds_changer_process.last_input_4 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.084ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_6 to dds_changer_process.last_input_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.408   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_6
    SLICE_X9Y11.A4       net (fanout=1)        0.716   dds_changer_process.last_input<6>
    SLICE_X9Y11.A        Tilo                  0.259   n2548122
                                                       n2548123
    SLICE_X16Y11.B2      net (fanout=2)        0.949   n2548122
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.335   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_4
    -------------------------------------------------  ---------------------------
    Total                                      4.084ns (1.207ns logic, 2.877ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point dds_changer_process.last_input_7 (SLICE_X16Y9.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_4 (FF)
  Destination:          dds_changer_process.last_input_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.218ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_4 to dds_changer_process.last_input_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.AQ       Tcko                  0.408   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_4
    SLICE_X18Y8.A1       net (fanout=1)        1.086   dds_changer_process.last_input<4>
    SLICE_X18Y8.A        Tilo                  0.203   dds_changer_process.last_input<3>
                                                       n2548122
    SLICE_X16Y11.B6      net (fanout=2)        0.789   n2548121
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.315   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_7
    -------------------------------------------------  ---------------------------
    Total                                      4.218ns (1.131ns logic, 3.087ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.736ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_11 (FF)
  Destination:          dds_changer_process.last_input_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.094ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.326 - 0.374)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_11 to dds_changer_process.last_input_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.DQ       Tcko                  0.408   dds_changer_process.last_input<11>
                                                       dds_changer_process.last_input_11
    SLICE_X16Y9.A3       net (fanout=1)        1.174   dds_changer_process.last_input<11>
    SLICE_X16Y9.A        Tilo                  0.205   dds_changer_process.last_input<7>
                                                       n2548121
    SLICE_X16Y11.B4      net (fanout=2)        0.575   n254812
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.315   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_7
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (1.133ns logic, 2.961ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.814ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_6 (FF)
  Destination:          dds_changer_process.last_input_7 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.064ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_6 to dds_changer_process.last_input_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.408   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_6
    SLICE_X9Y11.A4       net (fanout=1)        0.716   dds_changer_process.last_input<6>
    SLICE_X9Y11.A        Tilo                  0.259   n2548122
                                                       n2548123
    SLICE_X16Y11.B2      net (fanout=2)        0.949   n2548122
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.315   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_7
    -------------------------------------------------  ---------------------------
    Total                                      4.064ns (1.187ns logic, 2.877ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Paths for end point dds_changer_process.last_input_6 (SLICE_X16Y9.CE), 12 paths
--------------------------------------------------------------------------------
Slack (setup path):     45.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_4 (FF)
  Destination:          dds_changer_process.last_input_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.217ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_4 to dds_changer_process.last_input_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.AQ       Tcko                  0.408   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_4
    SLICE_X18Y8.A1       net (fanout=1)        1.086   dds_changer_process.last_input<4>
    SLICE_X18Y8.A        Tilo                  0.203   dds_changer_process.last_input<3>
                                                       n2548122
    SLICE_X16Y11.B6      net (fanout=2)        0.789   n2548121
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.314   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_6
    -------------------------------------------------  ---------------------------
    Total                                      4.217ns (1.130ns logic, 3.087ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.737ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_11 (FF)
  Destination:          dds_changer_process.last_input_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.093ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.326 - 0.374)
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_11 to dds_changer_process.last_input_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.DQ       Tcko                  0.408   dds_changer_process.last_input<11>
                                                       dds_changer_process.last_input_11
    SLICE_X16Y9.A3       net (fanout=1)        1.174   dds_changer_process.last_input<11>
    SLICE_X16Y9.A        Tilo                  0.205   dds_changer_process.last_input<7>
                                                       n2548121
    SLICE_X16Y11.B4      net (fanout=2)        0.575   n254812
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.314   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_6
    -------------------------------------------------  ---------------------------
    Total                                      4.093ns (1.132ns logic, 2.961ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     45.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dds_changer_process.last_input_6 (FF)
  Destination:          dds_changer_process.last_input_6 (FF)
  Requirement:          50.000ns
  Data Path Delay:      4.063ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         original_clk rising at 0.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.122ns

  Clock Uncertainty:          0.122ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.234ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dds_changer_process.last_input_6 to dds_changer_process.last_input_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.CQ       Tcko                  0.408   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_6
    SLICE_X9Y11.A4       net (fanout=1)        0.716   dds_changer_process.last_input<6>
    SLICE_X9Y11.A        Tilo                  0.259   n2548122
                                                       n2548123
    SLICE_X16Y11.B2      net (fanout=2)        0.949   n2548122
    SLICE_X16Y11.B       Tilo                  0.205   scale_changer_process.toggle
                                                       _n12060_inv1
    SLICE_X16Y9.CE       net (fanout=3)        1.212   _n12060_inv
    SLICE_X16Y9.CLK      Tceck                 0.314   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_6
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (1.186ns logic, 2.877ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_dcm_instance_clkout1 = PERIOD TIMEGRP "dcm_instance_clkout1" TS_sys_clk_pin
        * 0.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dds_we (SLICE_X16Y11.D5), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.647ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_changer_process.last_input_7 (FF)
  Destination:          dds_we (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.654ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dds_changer_process.last_input_7 to dds_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.DQ       Tcko                  0.200   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_7
    SLICE_X16Y11.C6      net (fanout=1)        0.130   dds_changer_process.last_input<7>
    SLICE_X16Y11.C       Tilo                  0.142   scale_changer_process.toggle
                                                       n2548124
    SLICE_X16Y11.D5      net (fanout=2)        0.061   n2548123
    SLICE_X16Y11.CLK     Tah         (-Th)    -0.121   scale_changer_process.toggle
                                                       dds_changer_process.toggle_INV_72_o1
                                                       dds_we
    -------------------------------------------------  ---------------------------
    Total                                      0.654ns (0.463ns logic, 0.191ns route)
                                                       (70.8% logic, 29.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.742ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_changer_process.last_input_5 (FF)
  Destination:          dds_we (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.749ns (Levels of Logic = 2)
  Clock Path Skew:      0.007ns (0.038 - 0.031)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dds_changer_process.last_input_5 to dds_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y9.BQ       Tcko                  0.200   dds_changer_process.last_input<7>
                                                       dds_changer_process.last_input_5
    SLICE_X16Y11.C4      net (fanout=1)        0.225   dds_changer_process.last_input<5>
    SLICE_X16Y11.C       Tilo                  0.142   scale_changer_process.toggle
                                                       n2548124
    SLICE_X16Y11.D5      net (fanout=2)        0.061   n2548123
    SLICE_X16Y11.CLK     Tah         (-Th)    -0.121   scale_changer_process.toggle
                                                       dds_changer_process.toggle_INV_72_o1
                                                       dds_we
    -------------------------------------------------  ---------------------------
    Total                                      0.749ns (0.463ns logic, 0.286ns route)
                                                       (61.8% logic, 38.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.992ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dds_changer_process.last_input_10 (FF)
  Destination:          dds_we (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.974ns (Levels of Logic = 2)
  Clock Path Skew:      -0.018ns (0.114 - 0.132)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dds_changer_process.last_input_10 to dds_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.CQ       Tcko                  0.200   dds_changer_process.last_input<11>
                                                       dds_changer_process.last_input_10
    SLICE_X16Y11.C5      net (fanout=1)        0.450   dds_changer_process.last_input<10>
    SLICE_X16Y11.C       Tilo                  0.142   scale_changer_process.toggle
                                                       n2548124
    SLICE_X16Y11.D5      net (fanout=2)        0.061   n2548123
    SLICE_X16Y11.CLK     Tah         (-Th)    -0.121   scale_changer_process.toggle
                                                       dds_changer_process.toggle_INV_72_o1
                                                       dds_we
    -------------------------------------------------  ---------------------------
    Total                                      0.974ns (0.463ns logic, 0.511ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point fft_scale_we (SLICE_X12Y5.B4), 8 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scale_changer_process.last_switches_7 (FF)
  Destination:          fft_scale_we (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.976ns (Levels of Logic = 2)
  Clock Path Skew:      0.006ns (0.036 - 0.030)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scale_changer_process.last_switches_7 to fft_scale_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.DQ       Tcko                  0.198   scale_changer_process.last_switches<7>
                                                       scale_changer_process.last_switches_7
    SLICE_X12Y5.A3       net (fanout=2)        0.265   scale_changer_process.last_switches<7>
    SLICE_X12Y5.A        Tilo                  0.142   fft_scale_we
                                                       n253683
    SLICE_X12Y5.B4       net (fanout=1)        0.181   n2536
    SLICE_X12Y5.CLK      Tah         (-Th)    -0.190   fft_scale_we
                                                       scale_changer_process.toggle_INV_67_o1
                                                       fft_scale_we
    -------------------------------------------------  ---------------------------
    Total                                      0.976ns (0.530ns logic, 0.446ns route)
                                                       (54.3% logic, 45.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scale_changer_process.last_switches_0 (FF)
  Destination:          fft_scale_we (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 2)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scale_changer_process.last_switches_0 to fft_scale_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y6.AQ       Tcko                  0.198   scale_changer_process.last_switches<3>
                                                       scale_changer_process.last_switches_0
    SLICE_X12Y5.A5       net (fanout=2)        0.292   scale_changer_process.last_switches<0>
    SLICE_X12Y5.A        Tilo                  0.142   fft_scale_we
                                                       n253683
    SLICE_X12Y5.B4       net (fanout=1)        0.181   n2536
    SLICE_X12Y5.CLK      Tah         (-Th)    -0.190   fft_scale_we
                                                       scale_changer_process.toggle_INV_67_o1
                                                       fft_scale_we
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.530ns logic, 0.473ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scale_changer_process.last_switches_5 (FF)
  Destination:          fft_scale_we (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.029ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.036 - 0.030)
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scale_changer_process.last_switches_5 to fft_scale_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y7.BQ       Tcko                  0.198   scale_changer_process.last_switches<7>
                                                       scale_changer_process.last_switches_5
    SLICE_X12Y7.A5       net (fanout=1)        0.047   scale_changer_process.last_switches<5>
    SLICE_X12Y7.A        Tilo                  0.142   vga_instance/vs
                                                       n253681
    SLICE_X12Y5.A6       net (fanout=2)        0.129   n25368
    SLICE_X12Y5.A        Tilo                  0.142   fft_scale_we
                                                       n253683
    SLICE_X12Y5.B4       net (fanout=1)        0.181   n2536
    SLICE_X12Y5.CLK      Tah         (-Th)    -0.190   fft_scale_we
                                                       scale_changer_process.toggle_INV_67_o1
                                                       fft_scale_we
    -------------------------------------------------  ---------------------------
    Total                                      1.029ns (0.672ns logic, 0.357ns route)
                                                       (65.3% logic, 34.7% route)

--------------------------------------------------------------------------------

Paths for end point dds_we (SLICE_X16Y11.D2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.985ns (requirement - (clock path skew + uncertainty - data path))
  Source:               scale_changer_process.toggle (FF)
  Destination:          dds_we (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.985ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         original_clk rising at 50.000ns
  Destination Clock:    original_clk rising at 50.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: scale_changer_process.toggle to dds_we
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X16Y11.AQ      Tcko                  0.200   scale_changer_process.toggle
                                                       scale_changer_process.toggle
    SLICE_X16Y11.D2      net (fanout=2)        0.664   scale_changer_process.toggle
    SLICE_X16Y11.CLK     Tah         (-Th)    -0.121   scale_changer_process.toggle
                                                       dds_changer_process.toggle_INV_72_o1
                                                       dds_we
    -------------------------------------------------  ---------------------------
    Total                                      0.985ns (0.321ns logic, 0.664ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_dcm_instance_clkout1 = PERIOD TIMEGRP "dcm_instance_clkout1" TS_sys_clk_pin
        * 0.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 48.270ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: dcm_instance/clkout2_buf/I0
  Logical resource: dcm_instance/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: dcm_instance/clkout1
--------------------------------------------------------------------------------
Slack: 49.570ns (period - min period limit)
  Period: 50.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dds_data<11>/CLK
  Logical resource: dds_data_8/CK
  Location pin: SLICE_X8Y10.CLK
  Clock network: original_clk
--------------------------------------------------------------------------------
Slack: 49.570ns (period - (min high pulse limit / (high pulse / period)))
  Period: 50.000ns
  High pulse: 25.000ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: dds_data<11>/SR
  Logical resource: dds_data_8/SR
  Location pin: SLICE_X8Y10.SR
  Clock network: rst_IBUF
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      3.334ns|      4.133ns|            0|            0|            0|     21379415|
| TS_dcm_instance_clkout0       |     40.000ns|     16.534ns|          N/A|            0|            0|         3729|            0|
| TS_dcm_instance_clkout2       |    100.000ns|     16.648ns|          N/A|            0|            0|     21375248|            0|
| TS_dcm_instance_clkout1       |     50.000ns|      4.360ns|          N/A|            0|            0|          438|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   16.648|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 21379415 paths, 0 nets, and 21759 connections

Design statistics:
   Minimum period:  16.648ns{1}   (Maximum frequency:  60.067MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 13 19:02:08 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 483 MB



