IP Generator (Version 2020.3 build 62942)
Check out license ...
Start generating at 2022-11-10 14:36
Instance: pll_v1 (D:\DOING\00-GRAD\02-proj\07-FPGA_contest\UniRISCV_final\ipcore\pll_v1\pll_v1.idf)
Model: Logos PLL (1.5)
Part: Logos-PGL22G-MBG324--6
Create directory 'rtl' ...
Copy 'ipml_pll_wrapper_v1_4.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4.v.xml' to 'pll_v1.v' ...
Found top module 'pll_v1' in file 'pll_v1.v'.
Copy 'ipml_pll_wrapper_v1_4_tb.v.xml' ...
Compile file 'ipml_pll_wrapper_v1_4_tb.v.xml' to 'pll_v1_tb.v' ...
Create template file 'pll_v1_tmpl.v' ...
Create template file 'pll_v1_tmpl.vhdl' ...
There is 1 source file to synthesize.
Synthesis is disabled.
Done: 0 error(s), 0 warning(s)
