//--------------------------------------------------------------------------------
// Auto-generated by Migen (ea1eefe) & LiteX (05869be) on 2020-05-08 23:36:38
//--------------------------------------------------------------------------------
module top(
	input wire clk100,
	input wire button,
	output wire led
);

wire sys_clk;
reg sys_rst = 1'd0;
wire syncbutton;
reg syncbutton_d = 1'd0;
wire syncbutton_r;
reg [25:0] counter = 26'd0;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *) reg regs0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *) reg regs1 = 1'd0;

assign sys_clk = clk100;
assign syncbutton_r = (syncbutton_d & (~syncbutton));
assign led = counter[25];
assign syncbutton = regs1;

always @(posedge sys_clk) begin
	syncbutton_d <= syncbutton;
	if (syncbutton_r) begin
		counter <= 1'd0;
	end else begin
		counter <= (counter + 1'd1);
	end
	if (sys_rst) begin
		syncbutton_d <= 1'd0;
		counter <= 26'd0;
	end
	regs0 <= button;
	regs1 <= regs0;
end

endmodule
