{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1401370261675 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1401370261676 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 29 22:31:01 2014 " "Processing started: Thu May 29 22:31:01 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1401370261676 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1401370261676 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off M3 -c M3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1401370261676 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1401370262075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/counter.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_demo " "Found entity 1: counter_demo" {  } { { "FPGA_IF/counter.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370262119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370262119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "m3.bdf 1 1 " "Found 1 design units, including 1 entities, in source file m3.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 M3 " "Found entity 1: M3" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370262121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370262121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/seg.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg_demo " "Found entity 1: seg_demo" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370262124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370262124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/logic_out.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/logic_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Logic_out " "Found entity 1: Logic_out" {  } { { "FPGA_IF/logic_out.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/logic_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370262127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370262127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/clk_div_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/clk_div_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLK_div_gen " "Found entity 1: CLK_div_gen" {  } { { "FPGA_IF/CLK_div_gen.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/CLK_div_gen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370262130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370262130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fpga_if/data_cont.v 1 1 " "Found 1 design units, including 1 entities, in source file fpga_if/data_cont.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_CONT " "Found entity 1: data_CONT" {  } { { "FPGA_IF/data_CONT.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/data_CONT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370262133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370262133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_io.v 1 1 " "Found 1 design units, including 1 entities, in source file host_if/host_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_io " "Found entity 1: host_io" {  } { { "Host_IF/host_io.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_io.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370262136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370262136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "host_if/host_itf.v 1 1 " "Found 1 design units, including 1 entities, in source file host_if/host_itf.v" { { "Info" "ISGN_ENTITY_NAME" "1 host_itf " "Found entity 1: host_itf" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370262139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370262139 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "M3 " "Elaborating entity \"M3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1401370262190 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "lcd_e " "Pin \"lcd_e\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -8 1000 1176 8 "lcd_e" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "lcd_rs " "Pin \"lcd_rs\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 8 1000 1176 24 "lcd_rs" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "lcd_rw " "Pin \"lcd_rw\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 24 1000 1176 40 "lcd_rw" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nOE " "Pin \"SRAM_nOE\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nWE " "Pin \"SRAM_nWE\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_nCS " "Pin \"SRAM_nCS\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dot_d\[6..0\] " "Pin \"dot_d\[6..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 1000 1176 -40 "dot_d\[6..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "dot_scan\[9..0\] " "Pin \"dot_scan\[9..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262193 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "lcd_data\[7..0\] " "Pin \"lcd_data\[7..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "led\[7..0\] " "Pin \"led\[7..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "SRAM_ADDR\[17..0\] " "Pin \"SRAM_ADDR\[17..0\]\" is missing source" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "M_nRESET " "Pin \"M_nRESET\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XCLKOUT " "Pin \"XCLKOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_8 " "Pin \"CPLD_8\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "CPLD_1 " "Pin \"CPLD_1\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "XEINT8 " "Pin \"XEINT8\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_A " "Pin \"STEP_A\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nA " "Pin \"STEP_nA\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_B " "Pin \"STEP_B\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "STEP_nB " "Pin \"STEP_nB\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_0 " "Pin \"GPJ4_0\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_1 " "Pin \"GPJ4_1\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_2 " "Pin \"GPJ4_2\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_3 " "Pin \"GPJ4_3\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ4_4 " "Pin \"GPJ4_4\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "GPJ1_5 " "Pin \"GPJ1_5\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262194 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DOUT " "Pin \"SPI_DOUT\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262195 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DIN " "Pin \"SPI_DIN\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262195 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_SCLK " "Pin \"SPI_SCLK\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262195 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_DA_CS " "Pin \"SPI_DA_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262195 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "SPI_AD_CS " "Pin \"SPI_AD_CS\" not connected" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "" 0 -1 1401370262195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_itf host_itf:inst1 " "Elaborating entity \"host_itf\" for hierarchy \"host_itf:inst1\"" {  } { { "M3.bdf" "inst1" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 464 696 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401370262197 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "x8800_0090 host_itf.v(34) " "Verilog HDL Always Construct warning at host_itf.v(34): inferring latch(es) for variable \"x8800_0090\", which holds its previous value in one or more paths through the always construct" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1 1401370262202 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[0\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[0\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262202 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[1\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[1\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262202 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[2\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[2\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262202 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[3\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[3\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262202 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[4\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[4\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262202 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[5\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[5\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262202 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[6\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[6\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262202 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[7\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[7\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[8\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[8\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[9\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[9\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[10\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[10\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[11\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[11\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[12\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[12\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[13\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[13\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[14\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[14\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "x8800_0090\[15\] host_itf.v(34) " "Inferred latch for \"x8800_0090\[15\]\" at host_itf.v(34)" {  } { { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 34 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1401370262203 "|M3|host_itf:inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLK_div_gen CLK_div_gen:inst2 " "Elaborating entity \"CLK_div_gen\" for hierarchy \"CLK_div_gen:inst2\"" {  } { { "M3.bdf" "inst2" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 248 472 680 360 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401370262205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "host_io host_io:inst " "Elaborating entity \"host_io\" for hierarchy \"host_io:inst\"" {  } { { "M3.bdf" "inst" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -200 472 640 -72 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401370262209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_CONT data_CONT:inst5 " "Elaborating entity \"data_CONT\" for hierarchy \"data_CONT:inst5\"" {  } { { "M3.bdf" "inst5" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 200 1000 1264 344 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401370262212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_demo seg_demo:inst6 " "Elaborating entity \"seg_demo\" for hierarchy \"seg_demo:inst6\"" {  } { { "M3.bdf" "inst6" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 560 480 712 672 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401370262214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_demo counter_demo:inst3 " "Elaborating entity \"counter_demo\" for hierarchy \"counter_demo:inst3\"" {  } { { "M3.bdf" "inst3" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 1000 1280 552 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1401370262217 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 counter.v(26) " "Verilog HDL assignment warning at counter.v(26): truncated value with size 32 to match size of target (16)" {  } { { "FPGA_IF/counter.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/counter.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1401370262219 "|M3|counter_demo:inst3"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "9 " "Inferred 9 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div1\"" {  } { { "FPGA_IF/seg.v" "Div1" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod2\"" {  } { { "FPGA_IF/seg.v" "Mod2" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div0\"" {  } { { "FPGA_IF/seg.v" "Div0" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod1\"" {  } { { "FPGA_IF/seg.v" "Mod1" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod0\"" {  } { { "FPGA_IF/seg.v" "Mod0" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div2\"" {  } { { "FPGA_IF/seg.v" "Div2" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod3\"" {  } { { "FPGA_IF/seg.v" "Mod3" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Div3\"" {  } { { "FPGA_IF/seg.v" "Div3" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "seg_demo:inst6\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"seg_demo:inst6\|Mod4\"" {  } { { "FPGA_IF/seg.v" "Mod4" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1401370263269 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1401370263269 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div1\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401370263312 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div1 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263313 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263313 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401370263313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jem " "Found entity 1: lpm_divide_jem" {  } { { "db/lpm_divide_jem.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/lpm_divide_jem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_s2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_s2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_s2f " "Found entity 1: alt_u_div_s2f" {  } { { "db/alt_u_div_s2f.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_s2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263534 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Mod2\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401370263545 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Mod2 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263545 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263545 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401370263545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_j6m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_j6m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_j6m " "Found entity 1: lpm_divide_j6m" {  } { { "db/lpm_divide_j6m.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/lpm_divide_j6m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263640 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div0\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401370263656 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div0 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263656 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263656 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401370263656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gem " "Found entity 1: lpm_divide_gem" {  } { { "db/lpm_divide_gem.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/lpm_divide_gem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263713 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div2\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 21 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401370263755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div2 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263756 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263756 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 21 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401370263756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_tfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_tfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_tfm " "Found entity 1: lpm_divide_tfm" {  } { { "db/lpm_divide_tfm.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/lpm_divide_tfm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g5f " "Found entity 1: alt_u_div_g5f" {  } { { "db/alt_u_div_g5f.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_g5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "seg_demo:inst6\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"seg_demo:inst6\|lpm_divide:Div3\"" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 22 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1401370263886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "seg_demo:inst6\|lpm_divide:Div3 " "Instantiated megafunction \"seg_demo:inst6\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1401370263886 ""}  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 22 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1401370263886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1gm " "Found entity 1: lpm_divide_1gm" {  } { { "db/lpm_divide_1gm.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/lpm_divide_1gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263943 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263956 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263956 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o5f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o5f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o5f " "Found entity 1: alt_u_div_o5f" {  } { { "db/alt_u_div_o5f.tdf" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_o5f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1401370263986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1401370263986 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "SRAM_DATA " "Bidir \"SRAM_DATA\" has no driver" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 392 64 240 408 "SRAM_DATA\[15..0\]" "" } } } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1401370264563 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1401370264563 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "FPGA_IF/seg.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/FPGA_IF/seg.v" 14 -1 0 } } { "Host_IF/host_itf.v" "" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/Host_IF/host_itf.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1401370264621 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1401370264621 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_e GND " "Pin \"lcd_e\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -8 1000 1176 8 "lcd_e" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_e"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 8 1000 1176 24 "lcd_rs" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 24 1000 1176 40 "lcd_rw" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nOE GND " "Pin \"SRAM_nOE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 360 64 240 376 "SRAM_nOE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_nOE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nWE GND " "Pin \"SRAM_nWE\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 376 64 240 392 "SRAM_nWE" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_nWE"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_nCS GND " "Pin \"SRAM_nCS\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 344 64 240 360 "SRAM_nCS" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_nCS"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[6\] GND " "Pin \"dot_d\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 1000 1176 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_d[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[5\] GND " "Pin \"dot_d\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 1000 1176 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_d[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[4\] GND " "Pin \"dot_d\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 1000 1176 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_d[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[3\] GND " "Pin \"dot_d\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 1000 1176 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_d[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[2\] GND " "Pin \"dot_d\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 1000 1176 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_d[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[1\] GND " "Pin \"dot_d\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 1000 1176 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_d[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_d\[0\] GND " "Pin \"dot_d\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -56 1000 1176 -40 "dot_d\[6..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_d[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[9\] GND " "Pin \"dot_scan\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[8\] GND " "Pin \"dot_scan\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[7\] GND " "Pin \"dot_scan\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[6\] GND " "Pin \"dot_scan\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[5\] GND " "Pin \"dot_scan\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[4\] GND " "Pin \"dot_scan\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[3\] GND " "Pin \"dot_scan\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[2\] GND " "Pin \"dot_scan\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[1\] GND " "Pin \"dot_scan\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dot_scan\[0\] GND " "Pin \"dot_scan\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 1000 1176 -24 "dot_scan\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|dot_scan[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[5\] GND " "Pin \"lcd_data\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[4\] GND " "Pin \"lcd_data\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[3\] GND " "Pin \"lcd_data\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 40 1000 1176 56 "lcd_data\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|lcd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -184 1000 1176 -168 "led\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[17\] GND " "Pin \"SRAM_ADDR\[17\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] GND " "Pin \"SRAM_ADDR\[16\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] GND " "Pin \"SRAM_ADDR\[15\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] GND " "Pin \"SRAM_ADDR\[14\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] GND " "Pin \"SRAM_ADDR\[13\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] GND " "Pin \"SRAM_ADDR\[12\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] GND " "Pin \"SRAM_ADDR\[11\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] GND " "Pin \"SRAM_ADDR\[10\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] GND " "Pin \"SRAM_ADDR\[9\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] GND " "Pin \"SRAM_ADDR\[8\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 408 64 240 424 "SRAM_ADDR\[17..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1401370265092 "|M3|SRAM_ADDR[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1401370265092 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod2\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_15_result_int\[0\]~0 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_15_result_int\[0\]~0\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_15_result_int\[0\]~0" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""} { "Info" "ISCL_SCL_CELL_NAME" "seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"seg_demo:inst6\|lpm_divide:Mod3\|lpm_divide_j6m:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_m2f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_m2f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/db/alt_u_div_m2f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "" 0 -1 1401370265987 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "" 0 -1 1401370265987 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1401370266349 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1401370266349 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "21 " "Design contains 21 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XM0_ADDR\[20\] " "No output dependent on input pin \"XM0_ADDR\[20\]\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 192 24 200 208 "XM0_ADDR" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|XM0_ADDR[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "M_nRESET " "No output dependent on input pin \"M_nRESET\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -40 24 200 -24 "M_nRESET" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|M_nRESET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XCLKOUT " "No output dependent on input pin \"XCLKOUT\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 296 24 200 312 "XCLKOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|XCLKOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_8 " "No output dependent on input pin \"CPLD_8\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -104 24 200 -88 "CPLD_8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|CPLD_8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CPLD_1 " "No output dependent on input pin \"CPLD_1\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { -72 24 200 -56 "CPLD_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|CPLD_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "XEINT8 " "No output dependent on input pin \"XEINT8\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 0 24 200 16 "XEINT8" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|XEINT8"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_A " "No output dependent on input pin \"STEP_A\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 528 24 200 544 "STEP_A" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|STEP_A"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nA " "No output dependent on input pin \"STEP_nA\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 544 24 200 560 "STEP_nA" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|STEP_nA"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_B " "No output dependent on input pin \"STEP_B\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 560 24 200 576 "STEP_B" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|STEP_B"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "STEP_nB " "No output dependent on input pin \"STEP_nB\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 576 24 200 592 "STEP_nB" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|STEP_nB"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_0 " "No output dependent on input pin \"GPJ4_0\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 16 24 200 32 "GPJ4_0" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|GPJ4_0"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_1 " "No output dependent on input pin \"GPJ4_1\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 32 24 200 48 "GPJ4_1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|GPJ4_1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_2 " "No output dependent on input pin \"GPJ4_2\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 48 24 200 64 "GPJ4_2" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|GPJ4_2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_3 " "No output dependent on input pin \"GPJ4_3\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 64 24 200 80 "GPJ4_3" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|GPJ4_3"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ4_4 " "No output dependent on input pin \"GPJ4_4\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 80 24 200 96 "GPJ4_4" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|GPJ4_4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "GPJ1_5 " "No output dependent on input pin \"GPJ1_5\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 96 24 200 112 "GPJ1_5" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|GPJ1_5"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DOUT " "No output dependent on input pin \"SPI_DOUT\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 840 24 200 856 "SPI_DOUT" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|SPI_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DIN " "No output dependent on input pin \"SPI_DIN\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 856 24 200 872 "SPI_DIN" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|SPI_DIN"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_SCLK " "No output dependent on input pin \"SPI_SCLK\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 872 24 200 888 "SPI_SCLK" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|SPI_SCLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_DA_CS " "No output dependent on input pin \"SPI_DA_CS\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 808 24 200 824 "SPI_DA_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|SPI_DA_CS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SPI_AD_CS " "No output dependent on input pin \"SPI_AD_CS\"" {  } { { "M3.bdf" "" { Schematic "C:/Users/ykm630.SOEE2/Downloads/Lab4(modified)/Lab4/SM3_M3_FPGA/M3.bdf" { { 824 24 200 840 "SPI_AD_CS" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1401370266501 "|M3|SPI_AD_CS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1401370266501 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2012 " "Implemented 2012 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "71 " "Implemented 71 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1401370266503 ""} { "Info" "ICUT_CUT_TM_OPINS" "76 " "Implemented 76 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1401370266503 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "32 " "Implemented 32 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1401370266503 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1833 " "Implemented 1833 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1401370266503 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1401370266503 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "472 " "Peak virtual memory: 472 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1401370266545 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 29 22:31:06 2014 " "Processing ended: Thu May 29 22:31:06 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1401370266545 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1401370266545 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1401370266545 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1401370266545 ""}
