{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554345710403 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554345710414 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 10:41:50 2019 " "Processing started: Thu Apr 04 10:41:50 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554345710414 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345710414 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off subpixel -c subpixel " "Command: quartus_map --read_settings_files=on --write_settings_files=off subpixel -c subpixel" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345710414 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1554345711205 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1554345711205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/compute_a_second.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/compute_a_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_a_second " "Found entity 1: compute_a_second" {  } { { "../design/compute_a_second.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_a_second.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721275 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tempB tempb top_subpixel_second.v(75) " "Verilog HDL Declaration information at top_subpixel_second.v(75): object \"tempB\" differs only in case from object \"tempb\" in the same scope" {  } { { "../design/top_subpixel_second.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 75 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1554345721281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_subpixel_second " "Found entity 1: top_subpixel_second" {  } { { "../design/top_subpixel_second.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/shift_register_5.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/shift_register_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_register_5 " "Found entity 1: shift_register_5" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/mydiv2.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/mydiv2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mydiv2 " "Found entity 1: mydiv2" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721295 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/julge_state.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/julge_state.v" { { "Info" "ISGN_ENTITY_NAME" "1 julge_state " "Found entity 1: julge_state" {  } { { "../design/julge_state.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/julge_state.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/div2_feng.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/div2_feng.v" { { "Info" "ISGN_ENTITY_NAME" "1 div2_feng " "Found entity 1: div2_feng" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/data_window_5x5.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/data_window_5x5.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_window_5x5 " "Found entity 1: data_window_5x5" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721316 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721316 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/compute_c.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/compute_c.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_c " "Found entity 1: compute_c" {  } { { "../design/compute_c.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_c.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/compute_b.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/compute_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_b " "Found entity 1: compute_b" {  } { { "../design/compute_b.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_b.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/compute_ab.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/compute_ab.v" { { "Info" "ISGN_ENTITY_NAME" "1 compute_AB " "Found entity 1: compute_AB" {  } { { "../design/compute_AB.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_AB.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/subpixel_verilog/subpixel1.0/design/colum_sum.v 1 1 " "Found 1 design units, including 1 entities, in source file /subpixel_verilog/subpixel1.0/design/colum_sum.v" { { "Info" "ISGN_ENTITY_NAME" "1 colum_sum " "Found entity 1: colum_sum" {  } { { "../design/colum_sum.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/colum_sum.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/div_lpm.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/div_lpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_lpm " "Found entity 1: div_lpm" {  } { { "ipcore_dir/div_lpm.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/div_lpm.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721352 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ipcore_dir/fifo512.v 1 1 " "Found 1 design units, including 1 entities, in source file ipcore_dir/fifo512.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIFO512 " "Found entity 1: FIFO512" {  } { { "ipcore_dir/FIFO512.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/FIFO512.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721360 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721360 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_subpixel_second " "Elaborating entity \"top_subpixel_second\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1554345721522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_window_5x5 data_window_5x5:data_window_inst " "Elaborating entity \"data_window_5x5\" for hierarchy \"data_window_5x5:data_window_inst\"" {  } { { "../design/top_subpixel_second.v" "data_window_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345721536 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 data_window_5x5.v(87) " "Verilog HDL assignment warning at data_window_5x5.v(87): truncated value with size 32 to match size of target (18)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345721538 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_window_5x5.v(91) " "Verilog HDL assignment warning at data_window_5x5.v(91): truncated value with size 32 to match size of target (11)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345721538 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_window_5x5.v(100) " "Verilog HDL assignment warning at data_window_5x5.v(100): truncated value with size 32 to match size of target (11)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345721538 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_window_5x5.v(109) " "Verilog HDL assignment warning at data_window_5x5.v(109): truncated value with size 32 to match size of target (11)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345721538 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 data_window_5x5.v(118) " "Verilog HDL assignment warning at data_window_5x5.v(118): truncated value with size 32 to match size of target (11)" {  } { { "../design/data_window_5x5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345721538 "|top_subpixel_second|data_window_5x5:data_window_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIFO512 data_window_5x5:data_window_inst\|FIFO512:line_buff1 " "Elaborating entity \"FIFO512\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\"" {  } { { "../design/data_window_5x5.v" "line_buff1" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345721549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component " "Elaborating entity \"scfifo\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/FIFO512.v" "scfifo_component" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/FIFO512.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345721782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component " "Elaborated megafunction instantiation \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\"" {  } { { "ipcore_dir/FIFO512.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/FIFO512.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345721784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component " "Instantiated megafunction \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 512 " "Parameter \"lpm_numwords\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking ON " "Parameter \"overflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking ON " "Parameter \"underflow_checking\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345721784 ""}  } { { "ipcore_dir/FIFO512.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/FIFO512.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554345721784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_d141.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_d141.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_d141 " "Found entity 1: scfifo_d141" {  } { { "db/scfifo_d141.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/scfifo_d141.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721846 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_d141 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated " "Elaborating entity \"scfifo_d141\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345721849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_k741.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_k741.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_k741 " "Found entity 1: a_dpfifo_k741" {  } { { "db/a_dpfifo_k741.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_k741 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo " "Elaborating entity \"a_dpfifo_k741\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\"" {  } { { "db/scfifo_d141.tdf" "dpfifo" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/scfifo_d141.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345721883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vah1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vah1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vah1 " "Found entity 1: altsyncram_vah1" {  } { { "db/altsyncram_vah1.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/altsyncram_vah1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345721945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345721945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vah1 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|altsyncram_vah1:FIFOram " "Elaborating entity \"altsyncram_vah1\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|altsyncram_vah1:FIFOram\"" {  } { { "db/a_dpfifo_k741.tdf" "FIFOram" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345721949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345722007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_k741.tdf" "almost_full_comparer" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722011 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cmpr_ms8:two_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cmpr_ms8:two_comparison\"" {  } { { "db/a_dpfifo_k741.tdf" "two_comparison" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ob " "Found entity 1: cntr_3ob" {  } { { "db/cntr_3ob.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_3ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345722079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_3ob data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_3ob:rd_ptr_msb " "Elaborating entity \"cntr_3ob\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_3ob:rd_ptr_msb\"" {  } { { "db/a_dpfifo_k741.tdf" "rd_ptr_msb" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_go7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_go7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_go7 " "Found entity 1: cntr_go7" {  } { { "db/cntr_go7.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_go7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345722144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_go7 data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_go7:usedw_counter " "Elaborating entity \"cntr_go7\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_go7:usedw_counter\"" {  } { { "db/a_dpfifo_k741.tdf" "usedw_counter" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ob " "Found entity 1: cntr_4ob" {  } { { "db/cntr_4ob.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_4ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345722207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722207 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_4ob data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_4ob:wr_ptr " "Elaborating entity \"cntr_4ob\" for hierarchy \"data_window_5x5:data_window_inst\|FIFO512:line_buff1\|scfifo:scfifo_component\|scfifo_d141:auto_generated\|a_dpfifo_k741:dpfifo\|cntr_4ob:wr_ptr\"" {  } { { "db/a_dpfifo_k741.tdf" "wr_ptr" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/a_dpfifo_k741.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_register_5 data_window_5x5:data_window_inst\|shift_register_5:src1 " "Elaborating entity \"shift_register_5\" for hierarchy \"data_window_5x5:data_window_inst\|shift_register_5:src1\"" {  } { { "../design/data_window_5x5.v" "src1" { Text "E:/subpixel_verilog/subpixel1.0/design/data_window_5x5.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722862 ""}
{ "Warning" "WVRFX_VERI_PORT_IS_ALREADY_DEFINED_WARNING" "dout3 shift_register_5.v(2) " "Verilog HDL Module Declaration warning at shift_register_5.v(2): port \"dout3\" already exists in the list of ports" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 2 0 0 } }  } 0 10136 "Verilog HDL Module Declaration warning at %2!s!: port \"%1!s!\" already exists in the list of ports" 0 0 "Analysis & Synthesis" 0 -1 1554345722863 "|top_subpixel|data_window_5x5:data_window_inst|shift_register_5:src1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "julge_state julge_state:julge_state_inst " "Elaborating entity \"julge_state\" for hierarchy \"julge_state:julge_state_inst\"" {  } { { "../design/top_subpixel_second.v" "julge_state_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722875 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "5 4 julge_state.v(48) " "Verilog HDL assignment warning at julge_state.v(48): truncated value with size 5 to match size of target (4)" {  } { { "../design/julge_state.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/julge_state.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345722877 "|top_subpixel_second|julge_state:julge_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 julge_state.v(100) " "Verilog HDL assignment warning at julge_state.v(100): truncated value with size 32 to match size of target (11)" {  } { { "../design/julge_state.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/julge_state.v" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345722877 "|top_subpixel_second|julge_state:julge_state_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 julge_state.v(105) " "Verilog HDL assignment warning at julge_state.v(105): truncated value with size 32 to match size of target (11)" {  } { { "../design/julge_state.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/julge_state.v" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345722877 "|top_subpixel_second|julge_state:julge_state_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colum_sum colum_sum:colum_sum_inst " "Elaborating entity \"colum_sum\" for hierarchy \"colum_sum:colum_sum_inst\"" {  } { { "../design/top_subpixel_second.v" "colum_sum_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_AB compute_AB:compute_AB_inst " "Elaborating entity \"compute_AB\" for hierarchy \"compute_AB:compute_AB_inst\"" {  } { { "../design/top_subpixel_second.v" "compute_AB_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722887 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "compute_AB.v(42) " "Verilog HDL Case Statement information at compute_AB.v(42): all case item expressions in this case statement are onehot" {  } { { "../design/compute_AB.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_AB.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1554345722889 "|top_subpixel|compute_AB:compute_AB_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_a_second compute_a_second:compute_a_secondinst " "Elaborating entity \"compute_a_second\" for hierarchy \"compute_a_second:compute_a_secondinst\"" {  } { { "../design/top_subpixel_second.v" "compute_a_secondinst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mydiv2 compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst " "Elaborating entity \"mydiv2\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\"" {  } { { "../design/compute_a_second.v" "mydiv2_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/compute_a_second.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722917 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 mydiv2.v(25) " "Verilog HDL assignment warning at mydiv2.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345722918 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result1 mydiv2.v(79) " "Verilog HDL Always Construct warning at mydiv2.v(79): variable \"result1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554345722919 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "divbyzero1 mydiv2.v(80) " "Verilog HDL Always Construct warning at mydiv2.v(80): variable \"divbyzero1\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554345722919 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "result2 mydiv2.v(84) " "Verilog HDL Always Construct warning at mydiv2.v(84): variable \"result2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554345722919 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "divbyzero2 mydiv2.v(85) " "Verilog HDL Always Construct warning at mydiv2.v(85): variable \"divbyzero2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../design/mydiv2.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 85 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1554345722919 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div2_feng compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst " "Elaborating entity \"div2_feng\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\"" {  } { { "../design/mydiv2.v" "div1_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/mydiv2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722921 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a div2_feng.v(138) " "Verilog HDL Always Construct warning at div2_feng.v(138): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 div2_feng.v(220) " "Verilog HDL assignment warning at div2_feng.v(220): truncated value with size 32 to match size of target (8)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[0\] div2_feng.v(138) " "Inferred latch for \"a\[0\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[1\] div2_feng.v(138) " "Inferred latch for \"a\[1\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[2\] div2_feng.v(138) " "Inferred latch for \"a\[2\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[3\] div2_feng.v(138) " "Inferred latch for \"a\[3\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[4\] div2_feng.v(138) " "Inferred latch for \"a\[4\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[5\] div2_feng.v(138) " "Inferred latch for \"a\[5\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[6\] div2_feng.v(138) " "Inferred latch for \"a\[6\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[7\] div2_feng.v(138) " "Inferred latch for \"a\[7\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[8\] div2_feng.v(138) " "Inferred latch for \"a\[8\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[9\] div2_feng.v(138) " "Inferred latch for \"a\[9\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[10\] div2_feng.v(138) " "Inferred latch for \"a\[10\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[11\] div2_feng.v(138) " "Inferred latch for \"a\[11\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[12\] div2_feng.v(138) " "Inferred latch for \"a\[12\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[13\] div2_feng.v(138) " "Inferred latch for \"a\[13\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[14\] div2_feng.v(138) " "Inferred latch for \"a\[14\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[15\] div2_feng.v(138) " "Inferred latch for \"a\[15\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[16\] div2_feng.v(138) " "Inferred latch for \"a\[16\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[17\] div2_feng.v(138) " "Inferred latch for \"a\[17\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[18\] div2_feng.v(138) " "Inferred latch for \"a\[18\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[19\] div2_feng.v(138) " "Inferred latch for \"a\[19\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[20\] div2_feng.v(138) " "Inferred latch for \"a\[20\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[21\] div2_feng.v(138) " "Inferred latch for \"a\[21\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a\[22\] div2_feng.v(138) " "Inferred latch for \"a\[22\]\" at div2_feng.v(138)" {  } { { "../design/div2_feng.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345722925 "|top_subpixel_second|compute_b:compute_b_inst|mydiv2:mydiv_inst|div2_feng:div1_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_lpm compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm " "Elaborating entity \"div_lpm\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\"" {  } { { "../design/div2_feng.v" "u_div_lpm" { Text "E:/subpixel_verilog/subpixel1.0/design/div2_feng.v" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345722934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component " "Elaborating entity \"lpm_divide\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ipcore_dir/div_lpm.v" "LPM_DIVIDE_component" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/div_lpm.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723001 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component " "Elaborated megafunction instantiation \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\"" {  } { { "ipcore_dir/div_lpm.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/div_lpm.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723003 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component " "Instantiated megafunction \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_drepresentation SIGNED " "Parameter \"lpm_drepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345723003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=6,LPM_REMAINDERPOSITIVE=TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345723003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_nrepresentation SIGNED " "Parameter \"lpm_nrepresentation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345723003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345723003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DIVIDE " "Parameter \"lpm_type\" = \"LPM_DIVIDE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345723003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthd 32 " "Parameter \"lpm_widthd\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345723003 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthn 32 " "Parameter \"lpm_widthn\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345723003 ""}  } { { "ipcore_dir/div_lpm.v" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/ipcore_dir/div_lpm.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554345723003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_ihu.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_ihu.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_ihu " "Found entity 1: lpm_divide_ihu" {  } { { "db/lpm_divide_ihu.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/lpm_divide_ihu.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345723066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345723066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_divide_ihu compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated " "Elaborating entity \"lpm_divide_ihu\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\"" {  } { { "lpm_divide.tdf" "auto_generated" { Text "d:/quartus/quartus/libraries/megafunctions/lpm_divide.tdf" 147 9 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ubi " "Found entity 1: sign_div_unsign_ubi" {  } { { "db/sign_div_unsign_ubi.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/sign_div_unsign_ubi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345723104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345723104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_div_unsign_ubi compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider " "Elaborating entity \"sign_div_unsign_ubi\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\"" {  } { { "db/lpm_divide_ihu.tdf" "divider" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/lpm_divide_ihu.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e8h " "Found entity 1: alt_u_div_e8h" {  } { { "db/alt_u_div_e8h.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/alt_u_div_e8h.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345723203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345723203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_u_div_e8h compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider " "Elaborating entity \"alt_u_div_e8h\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\"" {  } { { "db/sign_div_unsign_ubi.tdf" "divider" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/sign_div_unsign_ubi.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345723290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345723290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_7pc compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\|add_sub_7pc:add_sub_0 " "Elaborating entity \"add_sub_7pc\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\|add_sub_7pc:add_sub_0\"" {  } { { "db/alt_u_div_e8h.tdf" "add_sub_0" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/alt_u_div_e8h.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345723358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345723358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_8pc compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\|add_sub_8pc:add_sub_1 " "Elaborating entity \"add_sub_8pc\" for hierarchy \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div1_inst\|div_lpm:u_div_lpm\|lpm_divide:LPM_DIVIDE_component\|lpm_divide_ihu:auto_generated\|sign_div_unsign_ubi:divider\|alt_u_div_e8h:divider\|add_sub_8pc:add_sub_1\"" {  } { { "db/alt_u_div_e8h.tdf" "add_sub_1" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/alt_u_div_e8h.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_b compute_b:compute_b_inst " "Elaborating entity \"compute_b\" for hierarchy \"compute_b:compute_b_inst\"" {  } { { "../design/top_subpixel_second.v" "compute_b_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 269 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compute_c compute_c:compute_c_inst " "Elaborating entity \"compute_c\" for hierarchy \"compute_c:compute_c_inst\"" {  } { { "../design/top_subpixel_second.v" "compute_c_inst" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345723591 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout3\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout2\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src5\|dout1\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout4\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout3\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout2\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src4\|dout1\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout4\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout3\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout2\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src3\|dout1\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout4\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout3\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout2\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src2\|dout1\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout3\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout2\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[0\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[0\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[1\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[1\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[2\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[2\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[3\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[3\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[4\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[4\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[5\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[5\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[6\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[6\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[7\] " "Converted tri-state buffer \"data_window_5x5:data_window_inst\|shift_register_5:src1\|dout1\[7\]\" feeding internal logic into a wire" {  } { { "../design/shift_register_5.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/shift_register_5.v" 29 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1554345725364 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1554345725364 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "state_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"state_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 16 " "Parameter TAP_DISTANCE set to 16" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 4 " "Parameter WIDTH set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|signed_result_r_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|signed_result_r_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 7 " "Parameter TAP_DISTANCE set to 7" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 6 " "Parameter WIDTH set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "p34_r1_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"p34_r1_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 6 " "Parameter TAP_DISTANCE set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 168 " "Parameter WIDTH set to 168" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "IINFER_ALTSHIFT_TAPS_INFERRED" "compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|dataout_rtl_0 " "Inferred altshift_taps megafunction from the following design logic: \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|dataout_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMBER_OF_TAPS 1 " "Parameter NUMBER_OF_TAPS set to 1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "TAP_DISTANCE 3 " "Parameter TAP_DISTANCE set to 3" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH 138 " "Parameter WIDTH set to 138" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1554345731267 ""}  } {  } 0 276034 "Inferred altshift_taps megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1554345731267 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1554345731267 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:state_r_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:state_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345731471 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:state_r_rtl_0 " "Instantiated megafunction \"altshift_taps:state_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345731471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 16 " "Parameter \"TAP_DISTANCE\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345731471 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 4 " "Parameter \"WIDTH\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345731471 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554345731471 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_fkm " "Found entity 1: shift_taps_fkm" {  } { { "db/shift_taps_fkm.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/shift_taps_fkm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345731537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345731537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_22b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_22b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_22b1 " "Found entity 1: altsyncram_22b1" {  } { { "db/altsyncram_22b1.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/altsyncram_22b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345731607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345731607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qqf " "Found entity 1: cntr_qqf" {  } { { "db/cntr_qqf.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_qqf.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345731689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345731689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cmpr_qgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345731772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345731772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gah.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gah.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gah " "Found entity 1: cntr_gah" {  } { { "db/cntr_gah.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_gah.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345731845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345731845 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|altshift_taps:signed_result_r_rtl_0 " "Elaborated megafunction instantiation \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|altshift_taps:signed_result_r_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345731976 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|altshift_taps:signed_result_r_rtl_0 " "Instantiated megafunction \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|altshift_taps:signed_result_r_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345731976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 7 " "Parameter \"TAP_DISTANCE\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345731976 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345731976 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554345731976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_1jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_1jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_1jm " "Found entity 1: shift_taps_1jm" {  } { { "db/shift_taps_1jm.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/shift_taps_1jm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4va1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4va1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4va1 " "Found entity 1: altsyncram_4va1" {  } { { "db/altsyncram_4va1.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/altsyncram_4va1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_9pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_9pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_9pf " "Found entity 1: cntr_9pf" {  } { { "db/cntr_9pf.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_9pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pgc " "Found entity 1: cmpr_pgc" {  } { { "db/cmpr_pgc.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cmpr_pgc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v8h " "Found entity 1: cntr_v8h" {  } { { "db/cntr_v8h.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_v8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altshift_taps:p34_r1_rtl_0 " "Elaborated megafunction instantiation \"altshift_taps:p34_r1_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345732454 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altshift_taps:p34_r1_rtl_0 " "Instantiated megafunction \"altshift_taps:p34_r1_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345732454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 6 " "Parameter \"TAP_DISTANCE\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345732454 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 168 " "Parameter \"WIDTH\" = \"168\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345732454 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554345732454 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_9mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_9mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_9mm " "Found entity 1: shift_taps_9mm" {  } { { "db/shift_taps_9mm.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/shift_taps_9mm.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5b1 " "Found entity 1: altsyncram_i5b1" {  } { { "db/altsyncram_i5b1.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/altsyncram_i5b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_7pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_7pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_7pf " "Found entity 1: cntr_7pf" {  } { { "db/cntr_7pf.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_7pf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732689 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_u8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_u8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_u8h " "Found entity 1: cntr_u8h" {  } { { "db/cntr_u8h.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_u8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345732770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345732770 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|altshift_taps:dataout_rtl_0 " "Elaborated megafunction instantiation \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|altshift_taps:dataout_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345732969 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|altshift_taps:dataout_rtl_0 " "Instantiated megafunction \"compute_a_second:compute_a_secondinst\|mydiv2:mydiv2_inst\|div2_feng:div2_inst\|altshift_taps:dataout_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMBER_OF_TAPS 1 " "Parameter \"NUMBER_OF_TAPS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345732969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "TAP_DISTANCE 3 " "Parameter \"TAP_DISTANCE\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345732969 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 138 " "Parameter \"WIDTH\" = \"138\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1554345732969 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1554345732969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/shift_taps_3mm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/shift_taps_3mm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 shift_taps_3mm " "Found entity 1: shift_taps_3mm" {  } { { "db/shift_taps_3mm.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/shift_taps_3mm.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345733036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345733036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_bc61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_bc61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_bc61 " "Found entity 1: altsyncram_bc61" {  } { { "db/altsyncram_bc61.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/altsyncram_bc61.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345733130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345733130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_24e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_24e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_24e " "Found entity 1: add_sub_24e" {  } { { "db/add_sub_24e.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/add_sub_24e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345733245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345733245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6pf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6pf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6pf " "Found entity 1: cntr_6pf" {  } { { "db/cntr_6pf.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_6pf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345733319 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345733319 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ogc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ogc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ogc " "Found entity 1: cmpr_ogc" {  } { { "db/cmpr_ogc.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cmpr_ogc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345733393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345733393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p8h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p8h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p8h " "Found entity 1: cntr_p8h" {  } { { "db/cntr_p8h.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/cntr_p8h.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1554345733470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345733470 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "9 " "9 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1554345734171 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "db/shift_taps_3mm.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/shift_taps_3mm.tdf" 41 2 0 } } { "db/shift_taps_1jm.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/shift_taps_1jm.tdf" 38 2 0 } } { "db/shift_taps_fkm.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/shift_taps_fkm.tdf" 38 2 0 } } { "db/shift_taps_9mm.tdf" "" { Text "E:/subpixel_verilog/subpixel1.0/quartus_prj/db/shift_taps_9mm.tdf" 38 2 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1554345734326 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1554345734326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "adivbyzero GND " "Pin \"adivbyzero\" is stuck at GND" {  } { { "../design/top_subpixel_second.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554345741256 "|top_subpixel_second|adivbyzero"} { "Warning" "WMLS_MLS_STUCK_PIN" "bdivbyzero GND " "Pin \"bdivbyzero\" is stuck at GND" {  } { { "../design/top_subpixel_second.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554345741256 "|top_subpixel_second|bdivbyzero"} { "Warning" "WMLS_MLS_STUCK_PIN" "cdivbyzero GND " "Pin \"cdivbyzero\" is stuck at GND" {  } { { "../design/top_subpixel_second.v" "" { Text "E:/subpixel_verilog/subpixel1.0/design/top_subpixel_second.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1554345741256 "|top_subpixel_second|cdivbyzero"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1554345741256 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1554345741618 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "152 " "152 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1554345750387 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/subpixel_verilog/subpixel1.0/quartus_prj/output_files/subpixel.map.smsg " "Generated suppressed messages file E:/subpixel_verilog/subpixel1.0/quartus_prj/output_files/subpixel.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345750764 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1554345751478 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1554345751478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11689 " "Implemented 11689 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1554345752173 ""} { "Info" "ICUT_CUT_TM_OPINS" "105 " "Implemented 105 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1554345752173 ""} { "Info" "ICUT_CUT_TM_LCELLS" "11226 " "Implemented 11226 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1554345752173 ""} { "Info" "ICUT_CUT_TM_RAMS" "348 " "Implemented 348 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1554345752173 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1554345752173 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 167 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 167 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4900 " "Peak virtual memory: 4900 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554345752216 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Apr 04 10:42:32 2019 " "Processing ended: Thu Apr 04 10:42:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554345752216 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:42 " "Elapsed time: 00:00:42" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554345752216 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:55 " "Total CPU time (on all processors): 00:00:55" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554345752216 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1554345752216 ""}
