/***************************************************************************
 *     Copyright (c) 1999-2011, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_sds_intr2_1_0.h $
 * $brcm_Revision: Hydra_Software_Devel/2 $
 * $brcm_Date: 12/12/11 3:38p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Dec 12 12:00:25 2011
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7346/rdb/b0/bchp_sds_intr2_1_0.h $
 * 
 * Hydra_Software_Devel/2   12/12/11 3:38p pntruong
 * SW7346-143: Resynced with central rdb.
 *
 ***************************************************************************/

#ifndef BCHP_SDS_INTR2_1_0_H__
#define BCHP_SDS_INTR2_1_0_H__

/***************************************************************************
 *SDS_INTR2_1_0 - SDS L2 Interrupt Control Registers set 1 0
 ***************************************************************************/
#define BCHP_SDS_INTR2_1_0_CPU_STATUS            0x00700b00 /* CPU interrupt Status Register */
#define BCHP_SDS_INTR2_1_0_CPU_SET               0x00700b04 /* CPU interrupt Set Register */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR             0x00700b08 /* CPU interrupt Clear Register */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS       0x00700b0c /* CPU interrupt Mask Status Register */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET          0x00700b10 /* CPU interrupt Mask Set Register */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR        0x00700b14 /* CPU interrupt Mask Clear Register */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS            0x00700b18 /* PCI interrupt Status Register */
#define BCHP_SDS_INTR2_1_0_PCI_SET               0x00700b1c /* PCI interrupt Set Register */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR             0x00700b20 /* PCI interrupt Clear Register */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS       0x00700b24 /* PCI interrupt Mask Status Register */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET          0x00700b28 /* PCI interrupt Mask Set Register */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR        0x00700b2c /* PCI interrupt Mask Clear Register */

/***************************************************************************
 *CPU_STATUS - CPU interrupt Status Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: CPU_STATUS :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_reserved_for_eco0_MASK       0xffffff00
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_reserved_for_eco0_SHIFT      8
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_reserved_for_eco0_DEFAULT    0x00000000

/* SDS_INTR2_1_0 :: CPU_STATUS :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_sar_vol_gt_thresh_MASK  0x00000080
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: CPU_STATUS :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_sar_vol_lt_thresh_MASK  0x00000040
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: CPU_STATUS :: dsec_acw_done [05:05] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_acw_done_MASK           0x00000020
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_acw_done_SHIFT          5
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_acw_done_DEFAULT        0x00000000

/* SDS_INTR2_1_0 :: CPU_STATUS :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_rx_fifo_a_empty_MASK    0x00000010
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_rx_fifo_a_empty_SHIFT   4
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: CPU_STATUS :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_tx_fifo_a_empty_MASK    0x00000008
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_tx_fifo_a_empty_SHIFT   3
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: CPU_STATUS :: dsec_done [02:02] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_done_MASK               0x00000004
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_done_SHIFT              2
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_done_DEFAULT            0x00000000

/* SDS_INTR2_1_0 :: CPU_STATUS :: dsec_timer1 [01:01] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_timer1_MASK             0x00000002
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_timer1_SHIFT            1
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_timer1_DEFAULT          0x00000000

/* SDS_INTR2_1_0 :: CPU_STATUS :: dsec_timer2 [00:00] */
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_timer2_MASK             0x00000001
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_timer2_SHIFT            0
#define BCHP_SDS_INTR2_1_0_CPU_STATUS_dsec_timer2_DEFAULT          0x00000000

/***************************************************************************
 *CPU_SET - CPU interrupt Set Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: CPU_SET :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_reserved_for_eco0_MASK          0xffffff00
#define BCHP_SDS_INTR2_1_0_CPU_SET_reserved_for_eco0_SHIFT         8
#define BCHP_SDS_INTR2_1_0_CPU_SET_reserved_for_eco0_DEFAULT       0x00000000

/* SDS_INTR2_1_0 :: CPU_SET :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_sar_vol_gt_thresh_MASK     0x00000080
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_sar_vol_gt_thresh_SHIFT    7
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_sar_vol_gt_thresh_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: CPU_SET :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_sar_vol_lt_thresh_MASK     0x00000040
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_sar_vol_lt_thresh_SHIFT    6
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_sar_vol_lt_thresh_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: CPU_SET :: dsec_acw_done [05:05] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_acw_done_MASK              0x00000020
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_acw_done_SHIFT             5
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_acw_done_DEFAULT           0x00000000

/* SDS_INTR2_1_0 :: CPU_SET :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_rx_fifo_a_empty_MASK       0x00000010
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_rx_fifo_a_empty_SHIFT      4
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_rx_fifo_a_empty_DEFAULT    0x00000000

/* SDS_INTR2_1_0 :: CPU_SET :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_tx_fifo_a_empty_MASK       0x00000008
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_tx_fifo_a_empty_SHIFT      3
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_tx_fifo_a_empty_DEFAULT    0x00000000

/* SDS_INTR2_1_0 :: CPU_SET :: dsec_done [02:02] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_done_MASK                  0x00000004
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_done_SHIFT                 2
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_done_DEFAULT               0x00000000

/* SDS_INTR2_1_0 :: CPU_SET :: dsec_timer1 [01:01] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_timer1_MASK                0x00000002
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_timer1_SHIFT               1
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_timer1_DEFAULT             0x00000000

/* SDS_INTR2_1_0 :: CPU_SET :: dsec_timer2 [00:00] */
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_timer2_MASK                0x00000001
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_timer2_SHIFT               0
#define BCHP_SDS_INTR2_1_0_CPU_SET_dsec_timer2_DEFAULT             0x00000000

/***************************************************************************
 *CPU_CLEAR - CPU interrupt Clear Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: CPU_CLEAR :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_reserved_for_eco0_MASK        0xffffff00
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_reserved_for_eco0_SHIFT       8
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_reserved_for_eco0_DEFAULT     0x00000000

/* SDS_INTR2_1_0 :: CPU_CLEAR :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_sar_vol_gt_thresh_MASK   0x00000080
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_sar_vol_gt_thresh_SHIFT  7
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: CPU_CLEAR :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_sar_vol_lt_thresh_MASK   0x00000040
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_sar_vol_lt_thresh_SHIFT  6
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: CPU_CLEAR :: dsec_acw_done [05:05] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_acw_done_MASK            0x00000020
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_acw_done_SHIFT           5
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_acw_done_DEFAULT         0x00000000

/* SDS_INTR2_1_0 :: CPU_CLEAR :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_rx_fifo_a_empty_MASK     0x00000010
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_rx_fifo_a_empty_SHIFT    4
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_rx_fifo_a_empty_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: CPU_CLEAR :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_tx_fifo_a_empty_MASK     0x00000008
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_tx_fifo_a_empty_SHIFT    3
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_tx_fifo_a_empty_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: CPU_CLEAR :: dsec_done [02:02] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_done_MASK                0x00000004
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_done_SHIFT               2
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_done_DEFAULT             0x00000000

/* SDS_INTR2_1_0 :: CPU_CLEAR :: dsec_timer1 [01:01] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_timer1_MASK              0x00000002
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_timer1_SHIFT             1
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_timer1_DEFAULT           0x00000000

/* SDS_INTR2_1_0 :: CPU_CLEAR :: dsec_timer2 [00:00] */
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_timer2_MASK              0x00000001
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_timer2_SHIFT             0
#define BCHP_SDS_INTR2_1_0_CPU_CLEAR_dsec_timer2_DEFAULT           0x00000000

/***************************************************************************
 *CPU_MASK_STATUS - CPU interrupt Mask Status Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_reserved_for_eco0_MASK  0xffffff00
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_reserved_for_eco0_SHIFT 8
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_acw_done_mask_MASK 0x00000020
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: dsec_done_mask [02:02] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_done_mask_MASK     0x00000004
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_done_mask_SHIFT    2
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_done_mask_DEFAULT  0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: dsec_timer1_mask [01:01] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_timer1_mask_MASK   0x00000002
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_timer1_mask_SHIFT  1
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_timer1_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_STATUS :: dsec_timer2_mask [00:00] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_timer2_mask_MASK   0x00000001
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_timer2_mask_SHIFT  0
#define BCHP_SDS_INTR2_1_0_CPU_MASK_STATUS_dsec_timer2_mask_DEFAULT 0x00000001

/***************************************************************************
 *CPU_MASK_SET - CPU interrupt Mask Set Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: CPU_MASK_SET :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_reserved_for_eco0_MASK     0xffffff00
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_reserved_for_eco0_SHIFT    8
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_reserved_for_eco0_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: CPU_MASK_SET :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_SET :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_SET :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_acw_done_mask_MASK    0x00000020
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_acw_done_mask_SHIFT   5
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_SET :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_SET :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_SET :: dsec_done_mask [02:02] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_done_mask_MASK        0x00000004
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_done_mask_SHIFT       2
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_done_mask_DEFAULT     0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_SET :: dsec_timer1_mask [01:01] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_timer1_mask_MASK      0x00000002
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_timer1_mask_SHIFT     1
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_timer1_mask_DEFAULT   0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_SET :: dsec_timer2_mask [00:00] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_timer2_mask_MASK      0x00000001
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_timer2_mask_SHIFT     0
#define BCHP_SDS_INTR2_1_0_CPU_MASK_SET_dsec_timer2_mask_DEFAULT   0x00000001

/***************************************************************************
 *CPU_MASK_CLEAR - CPU interrupt Mask Clear Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_reserved_for_eco0_MASK   0xffffff00
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_reserved_for_eco0_SHIFT  8
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_acw_done_mask_MASK  0x00000020
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: dsec_done_mask [02:02] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_done_mask_MASK      0x00000004
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_done_mask_SHIFT     2
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_done_mask_DEFAULT   0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: dsec_timer1_mask [01:01] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_timer1_mask_MASK    0x00000002
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_timer1_mask_SHIFT   1
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_timer1_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: CPU_MASK_CLEAR :: dsec_timer2_mask [00:00] */
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_timer2_mask_MASK    0x00000001
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_timer2_mask_SHIFT   0
#define BCHP_SDS_INTR2_1_0_CPU_MASK_CLEAR_dsec_timer2_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_STATUS - PCI interrupt Status Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: PCI_STATUS :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_reserved_for_eco0_MASK       0xffffff00
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_reserved_for_eco0_SHIFT      8
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_reserved_for_eco0_DEFAULT    0x00000000

/* SDS_INTR2_1_0 :: PCI_STATUS :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_sar_vol_gt_thresh_MASK  0x00000080
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_sar_vol_gt_thresh_SHIFT 7
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: PCI_STATUS :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_sar_vol_lt_thresh_MASK  0x00000040
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_sar_vol_lt_thresh_SHIFT 6
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: PCI_STATUS :: dsec_acw_done [05:05] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_acw_done_MASK           0x00000020
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_acw_done_SHIFT          5
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_acw_done_DEFAULT        0x00000000

/* SDS_INTR2_1_0 :: PCI_STATUS :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_rx_fifo_a_empty_MASK    0x00000010
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_rx_fifo_a_empty_SHIFT   4
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_rx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: PCI_STATUS :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_tx_fifo_a_empty_MASK    0x00000008
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_tx_fifo_a_empty_SHIFT   3
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_tx_fifo_a_empty_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: PCI_STATUS :: dsec_done [02:02] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_done_MASK               0x00000004
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_done_SHIFT              2
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_done_DEFAULT            0x00000000

/* SDS_INTR2_1_0 :: PCI_STATUS :: dsec_timer1 [01:01] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_timer1_MASK             0x00000002
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_timer1_SHIFT            1
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_timer1_DEFAULT          0x00000000

/* SDS_INTR2_1_0 :: PCI_STATUS :: dsec_timer2 [00:00] */
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_timer2_MASK             0x00000001
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_timer2_SHIFT            0
#define BCHP_SDS_INTR2_1_0_PCI_STATUS_dsec_timer2_DEFAULT          0x00000000

/***************************************************************************
 *PCI_SET - PCI interrupt Set Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: PCI_SET :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_reserved_for_eco0_MASK          0xffffff00
#define BCHP_SDS_INTR2_1_0_PCI_SET_reserved_for_eco0_SHIFT         8
#define BCHP_SDS_INTR2_1_0_PCI_SET_reserved_for_eco0_DEFAULT       0x00000000

/* SDS_INTR2_1_0 :: PCI_SET :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_sar_vol_gt_thresh_MASK     0x00000080
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_sar_vol_gt_thresh_SHIFT    7
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_sar_vol_gt_thresh_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: PCI_SET :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_sar_vol_lt_thresh_MASK     0x00000040
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_sar_vol_lt_thresh_SHIFT    6
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_sar_vol_lt_thresh_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: PCI_SET :: dsec_acw_done [05:05] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_acw_done_MASK              0x00000020
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_acw_done_SHIFT             5
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_acw_done_DEFAULT           0x00000000

/* SDS_INTR2_1_0 :: PCI_SET :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_rx_fifo_a_empty_MASK       0x00000010
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_rx_fifo_a_empty_SHIFT      4
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_rx_fifo_a_empty_DEFAULT    0x00000000

/* SDS_INTR2_1_0 :: PCI_SET :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_tx_fifo_a_empty_MASK       0x00000008
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_tx_fifo_a_empty_SHIFT      3
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_tx_fifo_a_empty_DEFAULT    0x00000000

/* SDS_INTR2_1_0 :: PCI_SET :: dsec_done [02:02] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_done_MASK                  0x00000004
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_done_SHIFT                 2
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_done_DEFAULT               0x00000000

/* SDS_INTR2_1_0 :: PCI_SET :: dsec_timer1 [01:01] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_timer1_MASK                0x00000002
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_timer1_SHIFT               1
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_timer1_DEFAULT             0x00000000

/* SDS_INTR2_1_0 :: PCI_SET :: dsec_timer2 [00:00] */
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_timer2_MASK                0x00000001
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_timer2_SHIFT               0
#define BCHP_SDS_INTR2_1_0_PCI_SET_dsec_timer2_DEFAULT             0x00000000

/***************************************************************************
 *PCI_CLEAR - PCI interrupt Clear Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: PCI_CLEAR :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_reserved_for_eco0_MASK        0xffffff00
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_reserved_for_eco0_SHIFT       8
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_reserved_for_eco0_DEFAULT     0x00000000

/* SDS_INTR2_1_0 :: PCI_CLEAR :: dsec_sar_vol_gt_thresh [07:07] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_sar_vol_gt_thresh_MASK   0x00000080
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_sar_vol_gt_thresh_SHIFT  7
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_sar_vol_gt_thresh_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: PCI_CLEAR :: dsec_sar_vol_lt_thresh [06:06] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_sar_vol_lt_thresh_MASK   0x00000040
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_sar_vol_lt_thresh_SHIFT  6
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_sar_vol_lt_thresh_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: PCI_CLEAR :: dsec_acw_done [05:05] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_acw_done_MASK            0x00000020
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_acw_done_SHIFT           5
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_acw_done_DEFAULT         0x00000000

/* SDS_INTR2_1_0 :: PCI_CLEAR :: dsec_rx_fifo_a_empty [04:04] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_rx_fifo_a_empty_MASK     0x00000010
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_rx_fifo_a_empty_SHIFT    4
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_rx_fifo_a_empty_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: PCI_CLEAR :: dsec_tx_fifo_a_empty [03:03] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_tx_fifo_a_empty_MASK     0x00000008
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_tx_fifo_a_empty_SHIFT    3
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_tx_fifo_a_empty_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: PCI_CLEAR :: dsec_done [02:02] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_done_MASK                0x00000004
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_done_SHIFT               2
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_done_DEFAULT             0x00000000

/* SDS_INTR2_1_0 :: PCI_CLEAR :: dsec_timer1 [01:01] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_timer1_MASK              0x00000002
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_timer1_SHIFT             1
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_timer1_DEFAULT           0x00000000

/* SDS_INTR2_1_0 :: PCI_CLEAR :: dsec_timer2 [00:00] */
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_timer2_MASK              0x00000001
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_timer2_SHIFT             0
#define BCHP_SDS_INTR2_1_0_PCI_CLEAR_dsec_timer2_DEFAULT           0x00000000

/***************************************************************************
 *PCI_MASK_STATUS - PCI interrupt Mask Status Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_reserved_for_eco0_MASK  0xffffff00
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_reserved_for_eco0_SHIFT 8
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_acw_done_mask_MASK 0x00000020
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: dsec_done_mask [02:02] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_done_mask_MASK     0x00000004
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_done_mask_SHIFT    2
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_done_mask_DEFAULT  0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: dsec_timer1_mask [01:01] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_timer1_mask_MASK   0x00000002
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_timer1_mask_SHIFT  1
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_timer1_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_STATUS :: dsec_timer2_mask [00:00] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_timer2_mask_MASK   0x00000001
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_timer2_mask_SHIFT  0
#define BCHP_SDS_INTR2_1_0_PCI_MASK_STATUS_dsec_timer2_mask_DEFAULT 0x00000001

/***************************************************************************
 *PCI_MASK_SET - PCI interrupt Mask Set Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: PCI_MASK_SET :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_reserved_for_eco0_MASK     0xffffff00
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_reserved_for_eco0_SHIFT    8
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_reserved_for_eco0_DEFAULT  0x00000000

/* SDS_INTR2_1_0 :: PCI_MASK_SET :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_SET :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_SET :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_acw_done_mask_MASK    0x00000020
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_acw_done_mask_SHIFT   5
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_SET :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_SET :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_SET :: dsec_done_mask [02:02] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_done_mask_MASK        0x00000004
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_done_mask_SHIFT       2
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_done_mask_DEFAULT     0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_SET :: dsec_timer1_mask [01:01] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_timer1_mask_MASK      0x00000002
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_timer1_mask_SHIFT     1
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_timer1_mask_DEFAULT   0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_SET :: dsec_timer2_mask [00:00] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_timer2_mask_MASK      0x00000001
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_timer2_mask_SHIFT     0
#define BCHP_SDS_INTR2_1_0_PCI_MASK_SET_dsec_timer2_mask_DEFAULT   0x00000001

/***************************************************************************
 *PCI_MASK_CLEAR - PCI interrupt Mask Clear Register
 ***************************************************************************/
/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: reserved_for_eco0 [31:08] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_reserved_for_eco0_MASK   0xffffff00
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_reserved_for_eco0_SHIFT  8
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_reserved_for_eco0_DEFAULT 0x00000000

/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: dsec_sar_vol_gt_thresh_mask [07:07] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_MASK 0x00000080
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_SHIFT 7
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_sar_vol_gt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: dsec_sar_vol_lt_thresh_mask [06:06] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_MASK 0x00000040
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_SHIFT 6
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_sar_vol_lt_thresh_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: dsec_acw_done_mask [05:05] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_acw_done_mask_MASK  0x00000020
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_acw_done_mask_SHIFT 5
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_acw_done_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: dsec_rx_fifo_a_empty_mask [04:04] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_MASK 0x00000010
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_SHIFT 4
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_rx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: dsec_tx_fifo_a_empty_mask [03:03] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_MASK 0x00000008
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_SHIFT 3
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_tx_fifo_a_empty_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: dsec_done_mask [02:02] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_done_mask_MASK      0x00000004
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_done_mask_SHIFT     2
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_done_mask_DEFAULT   0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: dsec_timer1_mask [01:01] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_timer1_mask_MASK    0x00000002
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_timer1_mask_SHIFT   1
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_timer1_mask_DEFAULT 0x00000001

/* SDS_INTR2_1_0 :: PCI_MASK_CLEAR :: dsec_timer2_mask [00:00] */
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_timer2_mask_MASK    0x00000001
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_timer2_mask_SHIFT   0
#define BCHP_SDS_INTR2_1_0_PCI_MASK_CLEAR_dsec_timer2_mask_DEFAULT 0x00000001

#endif /* #ifndef BCHP_SDS_INTR2_1_0_H__ */

/* End of File */
