$date
	Fri Sep 25 10:05:23 2015
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module spc1_tb $end
$scope module my_spc1 $end
$var wire 1 ! Cfg_in $end
$var wire 1 " Clk $end
$var wire 1 # Resetn $end
$var wire 1 $ Strobe $end
$var reg 1 % CE $end
$var reg 4 & F [3:0] $end
$var reg 3 ' G [2:0] $end
$var reg 2 ( GCP [1:0] $end
$var reg 1 ) IQ $end
$var reg 11 * out [10:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
x)
bx (
bx '
bx &
x%
0$
1#
0"
0!
$end
#1
b0 (
0%
b0 '
0)
b0 &
b0 *
0#
#3
1#
#4
1!
#5
b10000000000 *
1"
#10
0"
#14
0!
#15
b1000000000 *
1"
#20
0"
#25
b100000000 *
1"
#30
0"
#35
b10000000 *
1"
#40
0"
#45
b1000000 *
1"
#50
0"
#54
1!
#55
b10000100000 *
1"
#60
0"
#65
b11000010000 *
1"
#70
0"
#74
0!
#75
b1100001000 *
1"
#80
0"
#84
1!
#85
b10110000100 *
1"
#90
0"
#94
0!
#95
b1011000010 *
1"
#100
0"
#104
1!
#105
b10101100001 *
1"
#109
b1 (
b100 '
1)
b1010 &
1$
#110
0"
#115
b11010110000 *
1"
#120
0"
#125
b11101011000 *
1"
#130
0"
#135
b11110101100 *
1"
#140
0"
#145
b11111010110 *
1"
#150
0"
#155
b11111101011 *
1"
#159
