# Chapter 9.2: 80386 Processor

## ğŸ“š Chapter Overview

This chapter covers the Intel 80386 (i386) processor, the first true 32-bit x86 processor, which introduced paging, virtual 8086 mode, and remains the foundation of modern x86 architecture.

---

## ğŸ¯ Learning Objectives

After completing this chapter, you will be able to:
- Understand the 80386 32-bit architecture
- Explain paging and virtual memory management
- Describe Virtual 8086 mode
- Understand enhanced protection mechanisms
- Compare 80386 improvements over 80286

---

## 1. 80386 Architecture Overview

### 1.1 Basic Specifications

```
80386 PROCESSOR SPECIFICATIONS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                â”‚
â”‚   Year Introduced:     1985                                    â”‚
â”‚   Transistor Count:    275,000                                 â”‚
â”‚   Process Technology:  1.0 Âµm (later 0.8 Âµm)                   â”‚
â”‚   Clock Speed:         16, 20, 25, 33, 40 MHz                  â”‚
â”‚                                                                â”‚
â”‚   Data Bus Width:      32 bits                                 â”‚
â”‚   Address Bus Width:   32 bits                                 â”‚
â”‚   Physical Memory:     4 GB (2^32)                             â”‚
â”‚   Virtual Memory:      64 TB (2^46)                            â”‚
â”‚                                                                â”‚
â”‚   Operating Modes:     Real, Protected, Virtual 8086           â”‚
â”‚   Package:             132-pin PGA                             â”‚
â”‚                                                                â”‚
â”‚   Variants:                                                    â”‚
â”‚   - 80386DX: Full 32-bit bus                                   â”‚
â”‚   - 80386SX: 16-bit external bus, 24-bit address               â”‚
â”‚   - 80386SL: Low power, for laptops                            â”‚
â”‚                                                                â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

MAJOR IMPROVEMENTS OVER 80286:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
âœ“ True 32-bit architecture (registers, ALU, bus)
âœ“ 4 GB physical memory (16 MB â†’ 4 GB)
âœ“ Paging for virtual memory
âœ“ Virtual 8086 mode
âœ“ Can exit protected mode without reset
âœ“ Debug registers for hardware breakpoints
âœ“ Control registers (CR0-CR3)
âœ“ 32-bit segment offsets (64 KB â†’ 4 GB segments)
```

### 1.2 Block Diagram

```
80386 INTERNAL ARCHITECTURE
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                           80386 CPU                                  â”‚
â”‚                                                                      â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                    Bus Interface Unit                          â”‚ â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚ â”‚
â”‚  â”‚  â”‚ Address Drivers  â”‚  â”‚  Data Transceiversâ”‚  â”‚ Bus Controllerâ”‚ â”‚ â”‚
â”‚  â”‚  â”‚   (32-bit)       â”‚  â”‚    (32-bit)       â”‚  â”‚               â”‚ â”‚ â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                    â–²                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                    Prefetch Queue (16 bytes)                   â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                    â”‚                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                   Instruction Decode Unit                      â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                    â”‚                                 â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚   Control Unit      â”‚  â”‚ Execution Unit â”‚  â”‚ Segment Unit     â”‚ â”‚
â”‚  â”‚                     â”‚  â”‚                â”‚  â”‚                  â”‚ â”‚
â”‚  â”‚ - Microcode ROM     â”‚  â”‚ - 32-bit ALU   â”‚  â”‚ - Segment Regs   â”‚ â”‚
â”‚  â”‚ - Control Logic     â”‚  â”‚ - Multiplier   â”‚  â”‚ - Descriptor     â”‚ â”‚
â”‚  â”‚                     â”‚  â”‚ - Barrel Shifterâ”‚ â”‚   Cache          â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚                                    â”‚                    â”‚            â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚  â”‚                      Paging Unit                                â”‚â”‚
â”‚  â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”  â”‚â”‚
â”‚  â”‚  â”‚               Translation Lookaside Buffer                â”‚  â”‚â”‚
â”‚  â”‚  â”‚                   (TLB - 32 entries)                      â”‚  â”‚â”‚
â”‚  â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                                                                      â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.3 Register Set

```
80386 REGISTER SET (32-bit Extended)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

GENERAL PURPOSE REGISTERS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

31                    16 15           8 7            0
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                       â”‚      AH      â”‚      AL      â”‚  EAX (Accumulator)
â”‚         EAX           â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                       â”‚            AX               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                       â”‚      BH      â”‚      BL      â”‚  EBX (Base)
â”‚         EBX           â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                       â”‚            BX               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                       â”‚      CH      â”‚      CL      â”‚  ECX (Count)
â”‚         ECX           â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                       â”‚            CX               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                       â”‚      DH      â”‚      DL      â”‚  EDX (Data)
â”‚         EDX           â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                       â”‚            DX               â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         ESI           â”‚            SI               â”‚  ESI (Source Index)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         EDI           â”‚            DI               â”‚  EDI (Dest Index)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         EBP           â”‚            BP               â”‚  EBP (Base Pointer)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚         ESP           â”‚            SP               â”‚  ESP (Stack Pointer)
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

SEGMENT REGISTERS (Still 16-bit):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚        CS         â”‚  Code Segment
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚        DS         â”‚  Data Segment
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚        SS         â”‚  Stack Segment
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚        ES         â”‚  Extra Segment
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚        FS         â”‚  Extra Segment (NEW!)
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚        GS         â”‚  Extra Segment (NEW!)
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

INSTRUCTION POINTER & FLAGS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

31                    16 15                          0
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                       â”‚            IP               â”‚  EIP
â”‚         EIP           â”‚  (Instruction Pointer)      â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚                       â”‚          FLAGS              â”‚  EFLAGS
â”‚       EFLAGS          â”‚                             â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 1.4 Control Registers

```
80386 CONTROL REGISTERS (New!)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

CR0 (Control Register 0) - 32 bits:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Bit  31  30  29  ...  18   16    5    4    3    2    1    0
    â”Œâ”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
    â”‚PG â”‚CD â”‚NW â”‚...â”‚AM â”‚ WP â”‚NE â”‚ ET â”‚ TS â”‚ EM â”‚ MP â”‚ PE â”‚
    â””â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜

PE (bit 0):  Protection Enable (same as 286 MSW)
MP (bit 1):  Monitor Coprocessor
EM (bit 2):  Emulate Coprocessor
TS (bit 3):  Task Switched
ET (bit 4):  Extension Type
NE (bit 5):  Numeric Error
WP (bit 16): Write Protect (new in 386)
AM (bit 18): Alignment Mask
NW (bit 29): Not Write-through
CD (bit 30): Cache Disable
PG (bit 31): Paging Enable (NEW - Critical!)

CR1: Reserved

CR2 (Page Fault Linear Address):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Contains the linear address that caused page fault

CR3 (Page Directory Base Register - PDBR):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
Contains physical address of Page Directory
Bits 31:12 = Page Directory base (4 KB aligned)
Bits 4:3 = PCD, PWT (caching control, 486+)

DEBUG REGISTERS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

DR0-DR3: Breakpoint Address Registers
DR4-DR5: Reserved
DR6: Debug Status Register
DR7: Debug Control Register

TEST REGISTERS (for manufacturing):
TR6: Test Command
TR7: Test Data
```

---

## 2. Operating Modes

### 2.1 Three Operating Modes

```
80386 OPERATING MODES
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                     â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”      â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚   â”‚  REAL MODE    â”‚ â”€â”€â–º  â”‚ PROTECTED MODE â”‚ â—„â”€â”€â–º â”‚ VIRTUAL 8086 â”‚ â”‚
â”‚   â”‚               â”‚      â”‚                â”‚      â”‚    MODE      â”‚ â”‚
â”‚   â”‚ 8086 compat   â”‚      â”‚ Full 32-bit    â”‚      â”‚ 8086 in PM   â”‚ â”‚
â”‚   â”‚ 1 MB memory   â”‚      â”‚ 4 GB memory    â”‚      â”‚ Multiple VMs â”‚ â”‚
â”‚   â”‚ No protection â”‚      â”‚ Full protectionâ”‚      â”‚ Protected    â”‚ â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜      â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚          â”‚                       â–²                       â”‚         â”‚
â”‚          â”‚  Set PE=1             â”‚                       â”‚         â”‚
â”‚          â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤                       â”‚         â”‚
â”‚                                  â”‚                       â”‚         â”‚
â”‚                                  â”‚ Clear PE=0            â”‚         â”‚
â”‚                                  â”‚ (Allowed in 386!)     â”‚         â”‚
â”‚                                  â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜         â”‚
â”‚                                                                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

MODE TRANSITIONS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Real â†’ Protected:
    Set CR0.PE = 1, then JMP to protected mode code

Protected â†’ Real:
    Clear CR0.PE = 0 (386 allows this, unlike 286!)
    
Protected â†’ V86:
    Set EFLAGS.VM = 1 (via IRET to Ring 3 code)
    
V86 â†’ Protected:
    Clear EFLAGS.VM = 0 (via interrupt/exception)
```

### 2.2 Virtual 8086 Mode

```
VIRTUAL 8086 MODE
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

PURPOSE:
â”€â”€â”€â”€â”€â”€â”€
â€¢ Run real mode (DOS) programs under protected mode OS
â€¢ Multiple virtual 8086 machines simultaneously
â€¢ OS maintains control while DOS apps think they're in real mode

CHARACTERISTICS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ EFLAGS.VM = 1 (Virtual Mode flag)
â€¢ Always runs at Ring 3 (lowest privilege)
â€¢ Segment:Offset addressing (like real mode)
â€¢ 1 MB address space per virtual machine
â€¢ Sensitive instructions trap to Ring 0 monitor

HOW IT WORKS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                     Protected Mode OS (Ring 0)                   â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚                   V86 Monitor                              â”‚ â”‚
â”‚  â”‚  - Emulates hardware                                       â”‚ â”‚
â”‚  â”‚  - Handles sensitive instructions                          â”‚ â”‚
â”‚  â”‚  - Provides virtual I/O                                    â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â”‚              â–²                    â–²                    â–²         â”‚
â”‚     Trap     â”‚           Trap    â”‚            Trap    â”‚         â”‚
â”‚              â”‚                   â”‚                    â”‚         â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”    â”‚
â”‚  â”‚ V86 Task 1     â”‚  â”‚ V86 Task 2     â”‚  â”‚ V86 Task 3     â”‚    â”‚
â”‚  â”‚ (DOS App 1)    â”‚  â”‚ (DOS App 2)    â”‚  â”‚ (DOS App 3)    â”‚    â”‚
â”‚  â”‚ Ring 3, VM=1   â”‚  â”‚ Ring 3, VM=1   â”‚  â”‚ Ring 3, VM=1   â”‚    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜    â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

TRAPPED INSTRUCTIONS (Cause exception to V86 Monitor):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ CLI, STI (interrupt control)
â€¢ PUSHF, POPF (flags manipulation)
â€¢ INT n (software interrupts)
â€¢ IRET (return from interrupt)
â€¢ IN, OUT (I/O operations, if IOPL < 3)
â€¢ HLT (halt)
```

---

## 3. Memory Management

### 3.1 Segmentation (Enhanced)

```
80386 ENHANCED SEGMENTATION
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

SEGMENT DESCRIPTOR (8 bytes):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Byte:   7        6        5        4        3        2        1        0
     â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”
     â”‚Base    â”‚ Flags  â”‚ Limit  â”‚ Access â”‚Base    â”‚Base            â”‚Limit   â”‚
     â”‚31:24   â”‚ G D 0 Aâ”‚ 19:16  â”‚ Rights â”‚23:16   â”‚15:0            â”‚15:0    â”‚
     â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”˜

NEW FLAGS (Byte 6, bits 7-4):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

G (bit 7): Granularity
    0 = Limit in bytes (1 byte - 1 MB)
    1 = Limit in 4 KB pages (4 KB - 4 GB)

D/B (bit 6): Default Size
    For code: 0 = 16-bit, 1 = 32-bit default operand size
    For stack: 0 = 16-bit SP, 1 = 32-bit ESP

0 (bit 5): Reserved (must be 0)

AVL (bit 4): Available for OS use

SEGMENT SIZE CALCULATION:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

If G = 0: Size = Limit + 1 (bytes)
If G = 1: Size = (Limit + 1) Ã— 4096 (bytes)

Example:
    Limit = FFFFFh, G = 1
    Size = (FFFFF + 1) Ã— 4096 = 1M Ã— 4K = 4 GB

80386 CAN HAVE 4 GB SEGMENTS! (vs 64 KB in 286)
```

### 3.2 Paging

```
80386 PAGING MECHANISM
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

Two-level page translation:

LINEAR ADDRESS (32 bits):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Bit 31        22 21        12 11               0
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚  Directory   â”‚    Table     â”‚     Offset      â”‚
â”‚  (10 bits)   â”‚  (10 bits)   â”‚   (12 bits)     â”‚
â””â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚              â”‚                â”‚
       â–¼              â”‚                â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚                â”‚
â”‚ Page Directory  â”‚   â”‚                â”‚
â”‚ (1024 entries)  â”‚   â”‚                â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚   â”‚                â”‚
â”‚   â”‚  PDE    â”‚â”€â”€â”€â”¼â”€â”€â”€â”˜                â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚                    â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜                    â”‚
       â”‚                               â”‚
       â–¼                               â”‚
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                    â”‚
â”‚   Page Table    â”‚                    â”‚
â”‚ (1024 entries)  â”‚                    â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚                    â”‚
â”‚   â”‚  PTE    â”‚â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
       â”‚
       â–¼
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚              PHYSICAL ADDRESS (32 bits)          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚
â”‚  â”‚   Page Frame (20 bits)   â”‚  Offset (12)    â”‚ â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

PAGE SIZES:
    Directory entries: 1024 Ã— 4 bytes = 4 KB
    Page Table entries: 1024 Ã— 4 bytes = 4 KB  
    Page size: 4 KB (4096 bytes)
    
    Total addressable: 1024 Ã— 1024 Ã— 4 KB = 4 GB
```

### 3.3 Page Table Entry Format

```
PAGE TABLE ENTRY (PTE) / PAGE DIRECTORY ENTRY (PDE)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

Bit 31                           12 11   9 8 7 6 5 4 3 2 1 0
â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”¬â”€â”
â”‚     Page Frame Address         â”‚ AVL  â”‚Gâ”‚0â”‚Dâ”‚Aâ”‚Câ”‚Wâ”‚Uâ”‚Wâ”‚Pâ”‚
â”‚         (20 bits)              â”‚      â”‚ â”‚ â”‚ â”‚ â”‚Dâ”‚Tâ”‚Sâ”‚ â”‚ â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”´â”€â”˜

P (bit 0):    Present
    0 = Page not in memory (page fault if accessed)
    1 = Page is in physical memory

R/W (bit 1):  Read/Write
    0 = Read-only
    1 = Read/Write

U/S (bit 2):  User/Supervisor
    0 = Supervisor (Ring 0-2) only
    1 = User (Ring 3) can access

PWT (bit 3):  Page Write-Through (486+)
PCD (bit 4):  Page Cache Disable (486+)

A (bit 5):    Accessed
    Set by CPU when page is accessed (read or write)
    
D (bit 6):    Dirty
    Set by CPU when page is written
    
0 (bit 7):    Reserved (must be 0)
G (bit 8):    Global (Pentium+)
AVL (bits 9-11): Available for OS use

Page Frame (bits 12-31): Physical address of page (4 KB aligned)
```

### 3.4 Complete Address Translation

```
COMPLETE ADDRESS TRANSLATION (Segmentation + Paging)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                     â”‚
â”‚  LOGICAL ADDRESS (48 bits)                                          â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”   â”‚
â”‚  â”‚ Selector (16 bits)â”‚         Offset (32 bits)                â”‚   â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜   â”‚
â”‚            â”‚                                   â”‚                    â”‚
â”‚            â–¼                                   â”‚                    â”‚
â”‚  â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”                  â”‚                    â”‚
â”‚  â”‚   Descriptor Table      â”‚                  â”‚                    â”‚
â”‚  â”‚   (GDT or LDT)          â”‚                  â”‚                    â”‚
â”‚  â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â” â”‚                  â”‚                    â”‚
â”‚  â”‚   â”‚ Segment Descriptorâ”‚ â”‚                  â”‚                    â”‚
â”‚  â”‚   â”‚ - Base (32-bit)   â”‚â”€â”¼â”€â”€â”               â”‚                    â”‚
â”‚  â”‚   â”‚ - Limit           â”‚ â”‚  â”‚               â”‚                    â”‚
â”‚  â”‚   â”‚ - Access Rights   â”‚ â”‚  â”‚               â”‚                    â”‚
â”‚  â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜ â”‚  â”‚               â”‚                    â”‚
â”‚  â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜  â”‚               â”‚                    â”‚
â”‚                               â”‚               â”‚                    â”‚
â”‚                               â–¼               â–¼                    â”‚
â”‚                    â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”            â”‚
â”‚                    â”‚  Base (32-bit) + Offset (32-bit) â”‚            â”‚
â”‚                    â”‚         = LINEAR ADDRESS          â”‚            â”‚
â”‚                    â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜            â”‚
â”‚                                       â”‚                             â”‚
â”‚           If Paging Enabled (CR0.PG=1)â”‚                             â”‚
â”‚                                       â–¼                             â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚            â”‚          PAGING UNIT                          â”‚        â”‚
â”‚            â”‚                                              â”‚        â”‚
â”‚            â”‚  Linear Addr â†’ Page Directory â†’ Page Table   â”‚        â”‚
â”‚            â”‚               â†’ Physical Page + Offset       â”‚        â”‚
â”‚            â”‚                                              â”‚        â”‚
â”‚            â”‚  (Uses CR3 as Page Directory Base)           â”‚        â”‚
â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                   â”‚                                 â”‚
â”‚                                   â–¼                                 â”‚
â”‚            â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”        â”‚
â”‚            â”‚         PHYSICAL ADDRESS (32 bits)           â”‚        â”‚
â”‚            â”‚              (0 - 4 GB)                       â”‚        â”‚
â”‚            â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜        â”‚
â”‚                                                                     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

---

## 4. Protection Mechanisms

### 4.1 Enhanced Protection

```
80386 PROTECTION ENHANCEMENTS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

PAGE-LEVEL PROTECTION:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

In addition to segment-level protection:
â€¢ U/S bit: User/Supervisor separation
â€¢ R/W bit: Read-only or Read/Write
â€¢ WP bit in CR0: Write-protect for Ring 0
  (Even Ring 0 can't write to read-only user pages if WP=1)

PROTECTION HIERARCHY:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚                                                                  â”‚
â”‚   Access must pass BOTH checks:                                  â”‚
â”‚                                                                  â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚   â”‚                 SEGMENT PROTECTION                         â”‚â”‚
â”‚   â”‚   - CPL â‰¤ DPL (for data access)                           â”‚â”‚
â”‚   â”‚   - Segment limits checked                                 â”‚â”‚
â”‚   â”‚   - Access type (R/W/X) validated                         â”‚â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                           â”‚                                      â”‚
â”‚                           â–¼                                      â”‚
â”‚   â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”â”‚
â”‚   â”‚                  PAGE PROTECTION                           â”‚â”‚
â”‚   â”‚   - U/S: User can't access Supervisor pages               â”‚â”‚
â”‚   â”‚   - R/W: Can't write to read-only pages                   â”‚â”‚
â”‚   â”‚   - P: Page must be present                                â”‚â”‚
â”‚   â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜â”‚
â”‚                           â”‚                                      â”‚
â”‚                           â–¼                                      â”‚
â”‚                     Access Granted                               â”‚
â”‚                                                                  â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
```

### 4.2 Exception Handling

```
80386 EXCEPTIONS (Traps, Faults, Aborts)
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
â”‚ Vector â”‚ Exception                   â”‚ Type     â”‚ Error Code  â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¼â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚   0    â”‚ Divide Error                â”‚ Fault    â”‚ No          â”‚
â”‚   1    â”‚ Debug Exception             â”‚ Fault/Trapâ”‚ No         â”‚
â”‚   2    â”‚ NMI Interrupt               â”‚ Interruptâ”‚ No          â”‚
â”‚   3    â”‚ Breakpoint (INT 3)          â”‚ Trap     â”‚ No          â”‚
â”‚   4    â”‚ Overflow (INTO)             â”‚ Trap     â”‚ No          â”‚
â”‚   5    â”‚ BOUND Range Exceeded        â”‚ Fault    â”‚ No          â”‚
â”‚   6    â”‚ Invalid Opcode              â”‚ Fault    â”‚ No          â”‚
â”‚   7    â”‚ Device Not Available        â”‚ Fault    â”‚ No          â”‚
â”‚   8    â”‚ Double Fault                â”‚ Abort    â”‚ Yes (0)     â”‚
â”‚   9    â”‚ Coprocessor Segment Overrun â”‚ Abort    â”‚ No          â”‚
â”‚  10    â”‚ Invalid TSS                 â”‚ Fault    â”‚ Yes         â”‚
â”‚  11    â”‚ Segment Not Present         â”‚ Fault    â”‚ Yes         â”‚
â”‚  12    â”‚ Stack Fault                 â”‚ Fault    â”‚ Yes         â”‚
â”‚  13    â”‚ General Protection          â”‚ Fault    â”‚ Yes         â”‚
â”‚  14    â”‚ Page Fault (NEW!)           â”‚ Fault    â”‚ Yes         â”‚
â”‚  15    â”‚ Reserved                    â”‚ -        â”‚ -           â”‚
â”‚  16    â”‚ Floating Point Error        â”‚ Fault    â”‚ No          â”‚
â”‚  17    â”‚ Alignment Check (486)       â”‚ Fault    â”‚ Yes (0)     â”‚
â””â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”´â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜

PAGE FAULT ERROR CODE (Exception 14):
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€

Bit 2    1    0
â”Œâ”€â”€â”€â”€â”¬â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”
â”‚U/S â”‚R/W â”‚ P  â”‚
â””â”€â”€â”€â”€â”´â”€â”€â”€â”€â”´â”€â”€â”€â”€â”˜

P:    0 = Page not present, 1 = Protection violation
R/W:  0 = Read access, 1 = Write access  
U/S:  0 = Supervisor mode, 1 = User mode

CR2 contains the linear address that caused the fault.
```

---

## 5. New Instructions

```
80386 NEW INSTRUCTIONS
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

32-BIT OPERATIONS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
â€¢ All existing instructions work with 32-bit operands
â€¢ EAX, EBX, ECX, EDX, ESI, EDI, EBP, ESP
â€¢ 32-bit immediate values
â€¢ 32-bit displacements

NEW FS/GS SEGMENTS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
MOV FS, reg
MOV GS, reg
MOV reg, FS
MOV reg, GS

CONTROL REGISTER ACCESS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
MOV CR0, reg32       ; Load CR0 (replaces LMSW for full access)
MOV reg32, CR0       ; Store CR0 (replaces SMSW)
MOV CR2, reg32       ; Load CR2 (page fault address)
MOV reg32, CR2       ; Store CR2
MOV CR3, reg32       ; Load CR3 (page directory base)
MOV reg32, CR3       ; Store CR3

DEBUG REGISTER ACCESS:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
MOV DRn, reg32       ; Load debug register
MOV reg32, DRn       ; Store debug register

BIT MANIPULATION:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
BT  r/m, imm8/reg    ; Bit Test (copy bit to CF)
BTS r/m, imm8/reg    ; Bit Test and Set
BTR r/m, imm8/reg    ; Bit Test and Reset
BTC r/m, imm8/reg    ; Bit Test and Complement
BSF reg, r/m         ; Bit Scan Forward (find first 1)
BSR reg, r/m         ; Bit Scan Reverse (find last 1)

SET CONDITIONAL:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
SETcc r/m8           ; Set byte to 1 if condition true, 0 if false
                     ; e.g., SETZ AL, SETNZ BL, SETC CL

DOUBLE SHIFT:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
SHLD r/m, reg, imm8/CL   ; Shift Left Double
SHRD r/m, reg, imm8/CL   ; Shift Right Double

MOVE WITH SIGN/ZERO EXTEND:
â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€
MOVSX reg32, r/m8    ; Move with Sign Extension (8â†’32)
MOVSX reg32, r/m16   ; Move with Sign Extension (16â†’32)
MOVZX reg32, r/m8    ; Move with Zero Extension (8â†’32)
MOVZX reg32, r/m16   ; Move with Zero Extension (16â†’32)
```

---

## 6. Enabling Paging Example

```
ENABLING PAGING ON 80386
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

; Setup identity mapping (Linear = Physical) for first 4 MB

; Page Directory at physical address 0x10000
PAGE_DIR    EQU 10000h

; Page Table at physical address 0x11000  
PAGE_TABLE  EQU 11000h

setup_paging:
    ; Clear page directory
    mov edi, PAGE_DIR
    mov ecx, 1024
    xor eax, eax
    rep stosd
    
    ; First entry points to page table
    ; Present, Read/Write, Supervisor
    mov dword [PAGE_DIR], PAGE_TABLE | 3
    
    ; Fill page table for first 4 MB (1024 Ã— 4 KB)
    mov edi, PAGE_TABLE
    mov eax, 3              ; First page at 0, Present, R/W
    mov ecx, 1024
    
.fill_table:
    stosd
    add eax, 1000h          ; Next 4 KB page
    loop .fill_table
    
    ; Load page directory base into CR3
    mov eax, PAGE_DIR
    mov cr3, eax
    
    ; Enable paging (set PG bit in CR0)
    mov eax, cr0
    or eax, 80000000h       ; Set bit 31 (PG)
    mov cr0, eax
    
    ; Paging is now enabled!
    ; Linear addresses now go through page translation
    
    ret
```

---

## ğŸ“‹ Summary Table

| Feature | 80286 | 80386 |
|---------|-------|-------|
| Data Bus | 16-bit | 32-bit |
| Address Bus | 24-bit | 32-bit |
| Physical Memory | 16 MB | 4 GB |
| Register Size | 16-bit | 32-bit |
| Segment Limit | 64 KB | 4 GB |
| Paging | No | Yes |
| V86 Mode | No | Yes |
| Exit PM by SW | No | Yes |
| Debug Registers | No | Yes |
| Segment Registers | 4 | 6 (FS, GS added) |

---

## â“ Quick Revision Questions

1. **What is the purpose of paging in 80386?**
   <details>
   <summary>Show Answer</summary>
   Paging provides virtual memory by mapping linear addresses to physical addresses in 4 KB pages. It allows: memory isolation between processes, demand paging, more flexible memory management than segmentation, and easier memory allocation.
   </details>

2. **How does V86 mode work?**
   <details>
   <summary>Show Answer</summary>
   V86 runs real-mode code under protected mode OS control. EFLAGS.VM=1, always Ring 3. Segment addressing works like real mode. Sensitive instructions trap to OS (V86 monitor). Allows multiple DOS sessions simultaneously.
   </details>

3. **What is the TLB and why is it important?**
   <details>
   <summary>Show Answer</summary>
   Translation Lookaside Buffer caches recent page translations. Without TLB, every memory access would need 2 extra memory reads (page directory + page table). TLB typically hits 98%+ of accesses, critical for performance.
   </details>

4. **How do you enable paging on 80386?**
   <details>
   <summary>Show Answer</summary>
   1. Set up page directory and tables in memory, 2. Load page directory physical address into CR3, 3. Set PG bit (bit 31) in CR0. Also ensure PE bit is set (must be in protected mode).
   </details>

5. **What is the difference between logical, linear, and physical addresses?**
   <details>
   <summary>Show Answer</summary>
   Logical = Selector:Offset (program uses). Linear = after segmentation (Base + Offset). Physical = after paging (actual memory). If paging disabled, linear = physical.
   </details>

6. **What new segment registers were added in 80386?**
   <details>
   <summary>Show Answer</summary>
   FS and GS were added as extra segment registers. They provide additional data segment pointers, useful for thread-local storage, OS kernel data structures, and reducing segment register reloads.
   </details>

---

## ğŸ§­ Navigation

| Previous | Up | Next |
|----------|-----|------|
| [9.1 80286 Processor](01-80286-processor.md) | [Unit 9 Index](README.md) | [9.3 80486 Processor](03-80486-processor.md) |

---

*[â† Previous: 80286 Processor](01-80286-processor.md) | [Next: 80486 Processor â†’](03-80486-processor.md)*
