CHIP_RS600,VAR_0
R500_D1MODE_VBLANK_STATUS,VAR_1
R500_D1_VBLANK_INTERRUPT,VAR_2
R500_D2MODE_VBLANK_STATUS,VAR_3
R500_D2_VBLANK_INTERRUPT,VAR_4
R500_DISPLAY_INT_STATUS,VAR_5
R500_DISP_INTERRUPT_STATUS,VAR_6
R500_VBLANK_ACK,VAR_7
RADEON_CRTC2_VBLANK_STAT,VAR_8
RADEON_CRTC_VBLANK_STAT,VAR_9
RADEON_FAMILY_MASK,VAR_10
RADEON_GEN_INT_STATUS,VAR_11
RADEON_READ,FUNC_0
RADEON_SW_INT_TEST,VAR_12
RADEON_WRITE,FUNC_1
radeon_acknowledge_irqs,FUNC_2
dev_priv,VAR_13
r500_disp_int,VAR_14
irqs,VAR_15
irq_mask,VAR_16
disp_irq,VAR_17
