#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Thu Oct 31 21:06:23 2024
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 11)] Syntax error near output
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 11)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 15)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 16)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 17)] Syntax error near always
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 17)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 19)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 20)] Syntax error near &
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 21)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 11)] Syntax error near output
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 11)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 15)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 16)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 17)] Syntax error near always
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 17)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 19)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 20)] Syntax error near &&
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 21)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 11)] Syntax error near output
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 11)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 15)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 16)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 17)] Syntax error near always
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 17)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 19)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 20)] Syntax error near &&
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 21)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v". 
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 11)] Syntax error near output
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 11)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 15)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 16)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 17)] Syntax error near always
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 17)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 19)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4005: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 20)] Syntax error near &&
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 20)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Verilog-4163: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 21)] Global declarations are illegal in verilog, Enable SystemVerilog features first.
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v". 
E: Verilog-4039: [F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v(line number: 46)] Identifier NoWrite is not declared
E: Parsing ERROR.
Parse module hierarchy of project 'F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/temp_projects/Main_Flow/Main_Flow.pds' (ADS Parser)
I: Flow-6004: Design file modified: "F:/SME_files/SME309/codes/SME209_codes/lab2/PDS_Lab2_Template/Hardware/Design_Source/CondLogic.v". 
