{"vcs1":{"timestamp_begin":1681693794.274055099, "rt":1.38, "ut":0.25, "st":0.16}}
{"vcselab":{"timestamp_begin":1681693795.687911251, "rt":1.15, "ut":0.20, "st":0.13}}
{"link":{"timestamp_begin":1681693796.861835303, "rt":0.45, "ut":0.06, "st":0.36}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1681693793.979569119}
{"VCS_COMP_START_TIME": 1681693793.979569119}
{"VCS_COMP_END_TIME": 1681693798.216378663}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 341156}}
{"stitch_vcselab": {"peak_mem": 238988}}
