#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 25 21:28:20 2021
# Process ID: 18424
# Current directory: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1
# Command line: vivado.exe -log design_1_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace
# Log file: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper.vdi
# Journal file: C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Project/u200/project_dna_pcie/AXI_DNA'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
Command: link_design -top design_1_wrapper -part xcu200-fsgd2104-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_AXI_DNA_0_1/design_1_AXI_DNA_0_1.dcp' for cell 'design_1_i/AXI_DNA_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0.dcp' for cell 'design_1_i/util_ds_buf'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2.dcp' for cell 'design_1_i/xdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0.dcp' for cell 'design_1_i/xdma_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1.dcp' for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint 'c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1.dcp' for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 738 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xcu200-fsgd2104-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2_board.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/design_1_xdma_0_2_board.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/source/design_1_xdma_0_2_pcie4_uscaleplus_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/source/design_1_xdma_0_2_pcie4_uscaleplus_ip.xdc] for cell 'design_1_i/xdma_0/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/ip_0/synth/design_1_xdma_0_2_pcie4_ip_gt.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/ip_0/synth/design_1_xdma_0_2_pcie4_ip_gt.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_board.xdc] for cell 'design_1_i/util_ds_buf/U0'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_util_ds_buf_0/design_1_util_ds_buf_0_board.xdc] for cell 'design_1_i/util_ds_buf/U0'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0'. The XDC file c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/ip/xdma_0/xdma_0_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0'. The XDC file c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/ip/xdma_0/source/xdma_0_pcie4_uscaleplus_ip.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0_pcie4_ip'. The XDC file c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/ip/xdma_0/ip_0/source/ip_pcie4_uscale_plus_x1y2.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0_pcie4_ip_gt'. The XDC file c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/ip/xdma_0/ip_0/ip_0/synth/xdma_0_pcie4_ip_gt.xdc will not be read for any cell of this module.
Parsing XDC File [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc]
WARNING: [Vivado 12-584] No ports matched 'ref_clk'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:14]
CRITICAL WARNING: [Vivado 12-4739] create_clock:No valid object(s) found for '-objects [get_ports ref_clk]'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:14]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-584] No ports matched 'ref_clk'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_perstn_rst'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'pcie_perstn_rst'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resetn'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'resetn'. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/constrs_1/new/project_dna_pcie.xdc]
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/design_1_xdma_0_2_pcie4_ip_board.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/design_1_xdma_0_2_pcie4_ip_board.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:63]
INFO: [Timing 38-2] Deriving generated clocks [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:63]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:63]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:63]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1882.246 ; gain = 317.852
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:63]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:63]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:64]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:64]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:64]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:64]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:67]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:67]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:67]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:67]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:68]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:68]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:68]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:68]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:75]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:75]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:75]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:75]
WARNING: [Vivado 12-1008] No clocks found for command 'get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:76]
Resolution: Verify the create_clock command was called to create the clock object before it is referenced.
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:76]
CRITICAL WARNING: [Vivado 12-4739] set_clock_groups:No valid object(s) found for '-group [get_clocks -of_objects [get_ports -scoped_to_current_instance sys_clk]]'. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:76]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
CRITICAL WARNING: [Vivado 12-5201] set_clock_groups: cannot set the clock group when only one non-empty group remains. [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc:76]
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_xdma_0_2/ip_0/synth/design_1_xdma_0_2_pcie4_ip_late.xdc] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst'
Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst'
Finished Parsing XDC File [c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1_clocks.xdc] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst'
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0_pcie4_ip'. The XDC file c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/ip/xdma_0/ip_0/xdma_0_pcie4_ip_board.xdc will not be read for any cell of this module.
CRITICAL WARNING: [Designutils 20-1280] Could not find module 'xdma_0_pcie4_ip'. The XDC file c:/Project/u200/project_dna_pcie/project_dna_pcie.srcs/sources_1/ip/xdma_0/ip_0/synth/xdma_0_pcie4_ip_late.xdc will not be read for any cell of this module.
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_lnk_up_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'design_1_i/xdma_0/inst/pcie4_ip_i/inst/user_reset_cdc'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'design_1_i/xdma_0/inst/udma_wrapper/dma_top/base/IRQ_INST/usr_irq_xpm_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1882.246 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 279 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 22 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 9 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 221 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 10 instances
  RAM64M8 => RAM64M8 (RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E, RAMD64E): 16 instances

24 Infos, 12 Warnings, 24 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 1882.246 ; gain = 1570.832
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.829 . Memory (MB): peak = 1882.246 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 25e5c4aeb

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1882.246 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 45 inverter(s) to 4924 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2110a09e9

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1925.230 ; gain = 2.285
INFO: [Opt 31-389] Phase Retarget created 156 cells and removed 582 cells
INFO: [Opt 31-1021] In phase Retarget, 18 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 5 inverter(s) to 7 load pin(s).
Phase 2 Constant propagation | Checksum: 1d7247ace

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1925.230 ; gain = 2.285
INFO: [Opt 31-389] Phase Constant propagation created 834 cells and removed 1478 cells
INFO: [Opt 31-1021] In phase Constant propagation, 15 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bcc7c79c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1925.230 ; gain = 2.285
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 8579 cells
INFO: [Opt 31-1021] In phase Sweep, 79 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bcc7c79c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1925.230 ; gain = 2.285
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 16b09bb61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1925.230 ; gain = 2.285
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 16b09bb61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:21 . Memory (MB): peak = 1925.230 ; gain = 2.285
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 16 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             156  |             582  |                                             18  |
|  Constant propagation         |             834  |            1478  |                                             15  |
|  Sweep                        |               0  |            8579  |                                             79  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             16  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1925.230 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 16b09bb61

Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1925.230 ; gain = 2.285

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=2.332 | TNS=0.000 |
INFO: [Power 33-23] Power model is not available for DNA_PORTE2_inst
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 33 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 2 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 17 Total Ports: 66
Ending PowerOpt Patch Enables Task | Checksum: 1bc6190b1

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.372 . Memory (MB): peak = 4267.094 ; gain = 0.000
Ending Power Optimization Task | Checksum: 1bc6190b1

Time (s): cpu = 00:00:55 ; elapsed = 00:00:47 . Memory (MB): peak = 4267.094 ; gain = 2341.863

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1bc6190b1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4267.094 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 4267.094 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ed691da8

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.325 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 12 Warnings, 24 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:24 ; elapsed = 00:01:15 . Memory (MB): peak = 4267.094 ; gain = 2384.848
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 4267.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4267.094 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1997772de

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 4267.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17b76b6bc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1a4f0b638

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1a4f0b638

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4267.094 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1a4f0b638

Time (s): cpu = 00:00:23 ; elapsed = 00:00:16 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
INFO: [Place 30-822] Clock net design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_CORECLK has a user defined clock root in clock region X5Y5. Therefore, clock net design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/phy_clk_i/CLK_PCLK2_GT will use a clock root in the same clock region, as these nets should have matching clock routes.
Phase 2.1 Floorplanning | Checksum: 17fd42ef0

Time (s): cpu = 00:00:40 ; elapsed = 00:00:28 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4267.094 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18e97c0d5

Time (s): cpu = 00:01:57 ; elapsed = 00:01:28 . Memory (MB): peak = 4267.094 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1a3ef1d81

Time (s): cpu = 00:02:03 ; elapsed = 00:01:32 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: f62ac167

Time (s): cpu = 00:02:03 ; elapsed = 00:01:32 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11dbcd11c

Time (s): cpu = 00:02:09 ; elapsed = 00:01:37 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20f0b1317

Time (s): cpu = 00:02:09 ; elapsed = 00:01:37 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 183b4f6aa

Time (s): cpu = 00:02:14 ; elapsed = 00:01:41 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 184aeea36

Time (s): cpu = 00:02:14 ; elapsed = 00:01:41 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 14143828d

Time (s): cpu = 00:02:18 ; elapsed = 00:01:45 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 24d78fade

Time (s): cpu = 00:02:25 ; elapsed = 00:01:49 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 28e835ca4

Time (s): cpu = 00:02:28 ; elapsed = 00:01:52 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1bc8733de

Time (s): cpu = 00:02:28 ; elapsed = 00:01:52 . Memory (MB): peak = 4267.094 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1bc8733de

Time (s): cpu = 00:02:28 ; elapsed = 00:01:52 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: cfadb4b1

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: cfadb4b1

Time (s): cpu = 00:02:46 ; elapsed = 00:02:04 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 4.1.1.2 BUFG Replication
Phase 4.1.1.2 BUFG Replication | Checksum: cfadb4b1

Time (s): cpu = 00:02:46 ; elapsed = 00:02:04 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.615. For the most accurate timing information please run report_timing.

Phase 4.1.1.3 Replication
INFO: [Place 46-19] Post Replication Timing Summary WNS=1.615. For the most accurate timing information please run report_timing.
Phase 4.1.1.3 Replication | Checksum: 1378a7a9c

Time (s): cpu = 00:02:46 ; elapsed = 00:02:05 . Memory (MB): peak = 4267.094 ; gain = 0.000
Phase 4.1.1 Post Placement Optimization | Checksum: 1378a7a9c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:05 . Memory (MB): peak = 4267.094 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1378a7a9c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:05 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1378a7a9c

Time (s): cpu = 00:02:47 ; elapsed = 00:02:05 . Memory (MB): peak = 4267.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 215fea9b6

Time (s): cpu = 00:03:20 ; elapsed = 00:02:38 . Memory (MB): peak = 4267.094 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 4267.094 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 30071a75a

Time (s): cpu = 00:03:20 ; elapsed = 00:02:38 . Memory (MB): peak = 4267.094 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 30071a75a

Time (s): cpu = 00:03:20 ; elapsed = 00:02:38 . Memory (MB): peak = 4267.094 ; gain = 0.000
Ending Placer Task | Checksum: 272940a96

Time (s): cpu = 00:03:20 ; elapsed = 00:02:38 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
82 Infos, 12 Warnings, 24 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:23 ; elapsed = 00:02:40 . Memory (MB): peak = 4267.094 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 4267.094 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.206 . Memory (MB): peak = 4267.094 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.135 . Memory (MB): peak = 4267.094 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu200'
INFO: [Common 17-1540] The version limit for your license is '2020.07' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 9853e962 ConstDB: 0 ShapeSum: fbcbf21a RouteDB: de742f1a

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 8a3d586d

Time (s): cpu = 00:03:20 ; elapsed = 00:02:22 . Memory (MB): peak = 4673.938 ; gain = 406.844
Post Restoration Checksum: NetGraph: 9c9a7a09 NumContArr: d558dfec Constraints: fada86f3 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 26ccde0e8

Time (s): cpu = 00:03:20 ; elapsed = 00:02:22 . Memory (MB): peak = 4681.664 ; gain = 414.570

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 26ccde0e8

Time (s): cpu = 00:03:21 ; elapsed = 00:02:22 . Memory (MB): peak = 4723.516 ; gain = 456.422

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 26ccde0e8

Time (s): cpu = 00:03:21 ; elapsed = 00:02:22 . Memory (MB): peak = 4723.516 ; gain = 456.422

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 17296d984

Time (s): cpu = 00:03:27 ; elapsed = 00:02:29 . Memory (MB): peak = 5097.703 ; gain = 830.609

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 21b378596

Time (s): cpu = 00:03:41 ; elapsed = 00:02:37 . Memory (MB): peak = 5097.703 ; gain = 830.609
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.641  | TNS=0.000  | WHS=-0.425 | THS=-191.822|

Phase 2 Router Initialization | Checksum: 2882666be

Time (s): cpu = 00:03:51 ; elapsed = 00:02:43 . Memory (MB): peak = 5097.703 ; gain = 830.609

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2ac5ea699

Time (s): cpu = 00:04:23 ; elapsed = 00:03:12 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5965
 Number of Nodes with overlaps = 495
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.335  | TNS=0.000  | WHS=-0.023 | THS=-0.432 |

Phase 4.1 Global Iteration 0 | Checksum: 1c2409266

Time (s): cpu = 00:05:20 ; elapsed = 00:03:54 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 1f769ee8c

Time (s): cpu = 00:05:20 ; elapsed = 00:03:54 . Memory (MB): peak = 5152.258 ; gain = 885.164
Phase 4 Rip-up And Reroute | Checksum: 1f769ee8c

Time (s): cpu = 00:05:20 ; elapsed = 00:03:54 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 26dd1bc54

Time (s): cpu = 00:05:27 ; elapsed = 00:03:58 . Memory (MB): peak = 5152.258 ; gain = 885.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.335  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 5.1 Delay CleanUp | Checksum: 26dd1bc54

Time (s): cpu = 00:05:27 ; elapsed = 00:03:58 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 26dd1bc54

Time (s): cpu = 00:05:28 ; elapsed = 00:03:59 . Memory (MB): peak = 5152.258 ; gain = 885.164
Phase 5 Delay and Skew Optimization | Checksum: 26dd1bc54

Time (s): cpu = 00:05:28 ; elapsed = 00:03:59 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 26002c9bc

Time (s): cpu = 00:05:33 ; elapsed = 00:04:02 . Memory (MB): peak = 5152.258 ; gain = 885.164
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.335  | TNS=0.000  | WHS=0.010  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 269e4aa6f

Time (s): cpu = 00:05:33 ; elapsed = 00:04:02 . Memory (MB): peak = 5152.258 ; gain = 885.164
Phase 6 Post Hold Fix | Checksum: 269e4aa6f

Time (s): cpu = 00:05:33 ; elapsed = 00:04:02 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.387659 %
  Global Horizontal Routing Utilization  = 0.419966 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 28825e4bc

Time (s): cpu = 00:05:35 ; elapsed = 00:04:03 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 28825e4bc

Time (s): cpu = 00:05:35 ; elapsed = 00:04:03 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 9 Depositing Routes
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK00 to physical pin GTYE4_COMMON_X1Y8/COM0_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_common.gen_common_container[32].gen_enabled_common.gtye4_common_wrapper_inst/common_inst/gtye4_common_gen.GTYE4_COMMON_PRIM_INST/GTREFCLK01 to physical pin GTYE4_COMMON_X1Y8/COM2_REFCLKOUT3
INFO: [Route 35-467] Router swapped GT pin design_1_i/xdma_0/inst/pcie4_ip_i/inst/gt_top_i/diablo_gt.diablo_gt_phy_wrapper/gt_wizard.gtwizard_top_i/design_1_xdma_0_2_pcie4_ip_gt_i/inst/gen_gtwizard_gtye4_top.design_1_xdma_0_2_pcie4_ip_gt_gtwizard_gtye4_inst/gen_gtwizard_gtye4.gen_channel_container[32].gen_enabled_channel.gtye4_channel_wrapper_inst/channel_inst/gtye4_channel_gen.gen_gtye4_channel_inst[0].GTYE4_CHANNEL_PRIM_INST/GTREFCLK0 to physical pin GTYE4_CHANNEL_X1Y35/NORTHREFCLK1
Phase 9 Depositing Routes | Checksum: 28825e4bc

Time (s): cpu = 00:05:38 ; elapsed = 00:04:07 . Memory (MB): peak = 5152.258 ; gain = 885.164

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.335  | TNS=0.000  | WHS=0.010  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 28825e4bc

Time (s): cpu = 00:05:38 ; elapsed = 00:04:07 . Memory (MB): peak = 5152.258 ; gain = 885.164
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:38 ; elapsed = 00:04:07 . Memory (MB): peak = 5152.258 ; gain = 885.164

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 12 Warnings, 24 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:42 ; elapsed = 00:04:10 . Memory (MB): peak = 5152.258 ; gain = 885.164
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 5152.258 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 5152.258 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:08 ; elapsed = 00:00:03 . Memory (MB): peak = 5152.258 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:06 . Memory (MB): peak = 5152.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Project/u200/project_dna_pcie/project_dna_pcie.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:22 ; elapsed = 00:00:13 . Memory (MB): peak = 5152.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
116 Infos, 13 Warnings, 24 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:20 ; elapsed = 00:00:12 . Memory (MB): peak = 5152.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
report_clock_utilization: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 5152.258 ; gain = 0.000
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Mar 25 21:38:14 2021...
