{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1397304796829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1397304796831 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 12 17:43:16 2014 " "Processing started: Sat Apr 12 17:43:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1397304796831 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1397304796831 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tracking -c Tracking " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tracking -c Tracking" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1397304796832 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1397304797380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Tracking.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Tracking.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Tracking-main " "Found design unit 1: Tracking-main" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397304798568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Tracking " "Found entity 1: Tracking" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397304798568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397304798568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Lookup.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Lookup.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_Lookup-main " "Found design unit 1: D_Lookup-main" {  } { { "Lookup.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397304798582 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_Lookup " "Found entity 1: D_Lookup" {  } { { "Lookup.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Lookup.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1397304798582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1397304798582 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Tracking " "Elaborating entity \"Tracking\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1397304798743 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FOLLOWING Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"FOLLOWING\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397304798764 "|Tracking"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "FIN_X Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"FIN_X\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397304798764 "|Tracking"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_x Tracking.vhd(96) " "VHDL Process Statement warning at Tracking.vhd(96): signal \"c_x\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 96 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1397304798765 "|Tracking"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_x Tracking.vhd(94) " "VHDL Process Statement warning at Tracking.vhd(94): inferring latch(es) for signal or variable \"c_x\", which holds its previous value in one or more paths through the process" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397304798765 "|Tracking"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "c_y Tracking.vhd(94) " "VHDL Process Statement warning at Tracking.vhd(94): inferring latch(es) for signal or variable \"c_y\", which holds its previous value in one or more paths through the process" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1397304798765 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[0\] Tracking.vhd(94) " "Inferred latch for \"c_y\[0\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798768 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[1\] Tracking.vhd(94) " "Inferred latch for \"c_y\[1\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798768 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[2\] Tracking.vhd(94) " "Inferred latch for \"c_y\[2\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798768 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[3\] Tracking.vhd(94) " "Inferred latch for \"c_y\[3\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798769 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[4\] Tracking.vhd(94) " "Inferred latch for \"c_y\[4\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798769 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[5\] Tracking.vhd(94) " "Inferred latch for \"c_y\[5\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798769 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[6\] Tracking.vhd(94) " "Inferred latch for \"c_y\[6\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798769 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[7\] Tracking.vhd(94) " "Inferred latch for \"c_y\[7\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798769 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[8\] Tracking.vhd(94) " "Inferred latch for \"c_y\[8\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798769 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[9\] Tracking.vhd(94) " "Inferred latch for \"c_y\[9\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798769 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[10\] Tracking.vhd(94) " "Inferred latch for \"c_y\[10\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798770 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[11\] Tracking.vhd(94) " "Inferred latch for \"c_y\[11\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798770 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[12\] Tracking.vhd(94) " "Inferred latch for \"c_y\[12\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798770 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_y\[13\] Tracking.vhd(94) " "Inferred latch for \"c_y\[13\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798770 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[0\] Tracking.vhd(94) " "Inferred latch for \"c_x\[0\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798770 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[1\] Tracking.vhd(94) " "Inferred latch for \"c_x\[1\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798770 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[2\] Tracking.vhd(94) " "Inferred latch for \"c_x\[2\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798770 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[3\] Tracking.vhd(94) " "Inferred latch for \"c_x\[3\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798770 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[4\] Tracking.vhd(94) " "Inferred latch for \"c_x\[4\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798771 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[5\] Tracking.vhd(94) " "Inferred latch for \"c_x\[5\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798771 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[6\] Tracking.vhd(94) " "Inferred latch for \"c_x\[6\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798771 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[7\] Tracking.vhd(94) " "Inferred latch for \"c_x\[7\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798771 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[8\] Tracking.vhd(94) " "Inferred latch for \"c_x\[8\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798771 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[9\] Tracking.vhd(94) " "Inferred latch for \"c_x\[9\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798771 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[10\] Tracking.vhd(94) " "Inferred latch for \"c_x\[10\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798771 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[11\] Tracking.vhd(94) " "Inferred latch for \"c_x\[11\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798772 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[12\] Tracking.vhd(94) " "Inferred latch for \"c_x\[12\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798772 "|Tracking"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c_x\[13\] Tracking.vhd(94) " "Inferred latch for \"c_x\[13\]\" at Tracking.vhd(94)" {  } { { "Tracking.vhd" "" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 94 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1397304798772 "|Tracking"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_Lookup D_Lookup:Lookup " "Elaborating entity \"D_Lookup\" for hierarchy \"D_Lookup:Lookup\"" {  } { { "Tracking.vhd" "Lookup" { Text "/home/singularity/GIT/2D-Mapping-VHDL/Tracking/Tracking.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1397304798861 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "328 " "Implemented 328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1397304800528 ""} { "Info" "ICUT_CUT_TM_OPINS" "66 " "Implemented 66 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1397304800528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "241 " "Implemented 241 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1397304800528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1397304800528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "681 " "Peak virtual memory: 681 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1397304801709 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 12 17:43:21 2014 " "Processing ended: Sat Apr 12 17:43:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1397304801709 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1397304801709 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1397304801709 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1397304801709 ""}
