{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1516295839683 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1516295839699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 18 12:17:19 2018 " "Processing started: Thu Jan 18 12:17:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1516295839699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1516295839699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DPWM -c DPWM " "Command: quartus_map --read_settings_files=on --write_settings_files=off DPWM -c DPWM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1516295839699 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1516295841794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpwm.v 1 1 " "Found 1 design units, including 1 entities, in source file dpwm.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPWM " "Found entity 1: DPWM" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516295841934 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516295841934 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpwm_impl.v 1 1 " "Found 1 design units, including 1 entities, in source file dpwm_impl.v" { { "Info" "ISGN_ENTITY_NAME" "1 DPWM_impl " "Found entity 1: DPWM_impl" {  } { { "DPWM_impl.v" "" { Text "D:/533Lab1/DPWM_impl.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516295842012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516295842012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "D:/533Lab1/clock_divider.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516295842090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516295842090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "positive_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file positive_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 positive_counter " "Found entity 1: positive_counter" {  } { { "positive_counter.v" "" { Text "D:/533Lab1/positive_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516295842168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516295842168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "negative_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file negative_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 negative_counter " "Found entity 1: negative_counter" {  } { { "negative_counter.v" "" { Text "D:/533Lab1/negative_counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1516295842246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1516295842246 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DPWM.v(33) " "Verilog HDL Instantiation warning at DPWM.v(33): instance has no name" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1516295842246 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DPWM.v(40) " "Verilog HDL Instantiation warning at DPWM.v(40): instance has no name" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 40 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1516295842356 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DPWM " "Elaborating entity \"DPWM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1516295842654 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "GPIO_0\[3\] DPWM.v(7) " "Output port \"GPIO_0\[3\]\" at DPWM.v(7) has no driver" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1516295842654 "|DPWM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:comb_8 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:comb_8\"" {  } { { "DPWM.v" "comb_8" { Text "D:/533Lab1/DPWM.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516295842841 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_divider.v(22) " "Verilog HDL assignment warning at clock_divider.v(22): truncated value with size 32 to match size of target (9)" {  } { { "clock_divider.v" "" { Text "D:/533Lab1/clock_divider.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1516295842841 "|DPWM|clock_divider:comb_3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 clock_divider.v(34) " "Verilog HDL assignment warning at clock_divider.v(34): truncated value with size 32 to match size of target (9)" {  } { { "clock_divider.v" "" { Text "D:/533Lab1/clock_divider.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1516295842841 "|DPWM|clock_divider:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "positive_counter positive_counter:comb_9 " "Elaborating entity \"positive_counter\" for hierarchy \"positive_counter:comb_9\"" {  } { { "DPWM.v" "comb_9" { Text "D:/533Lab1/DPWM.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1516295842857 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 positive_counter.v(27) " "Verilog HDL assignment warning at positive_counter.v(27): truncated value with size 32 to match size of target (9)" {  } { { "positive_counter.v" "" { Text "D:/533Lab1/positive_counter.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1516295842857 "|DPWM|positive_counter:comb_27"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1516295845249 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0\[3\] GND " "Pin \"GPIO_0\[3\]\" is stuck at GND" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1516295845420 "|DPWM|GPIO_0[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1516295845420 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1516295847130 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516295847130 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[0\] " "No output dependent on input pin \"LEDR\[0\]\"" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516295847952 "|DPWM|LEDR[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[1\] " "No output dependent on input pin \"LEDR\[1\]\"" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516295847952 "|DPWM|LEDR[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[2\] " "No output dependent on input pin \"LEDR\[2\]\"" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516295847952 "|DPWM|LEDR[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "LEDR\[3\] " "No output dependent on input pin \"LEDR\[3\]\"" {  } { { "DPWM.v" "" { Text "D:/533Lab1/DPWM.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1516295847952 "|DPWM|LEDR[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1516295847952 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "74 " "Implemented 74 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1516295847952 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1516295847952 ""} { "Info" "ICUT_CUT_TM_LCELLS" "56 " "Implemented 56 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1516295847952 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1516295847952 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "451 " "Peak virtual memory: 451 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1516295848436 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 18 12:17:28 2018 " "Processing ended: Thu Jan 18 12:17:28 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1516295848436 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1516295848436 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1516295848436 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1516295848436 ""}
