Classic Timing Analyzer report for ProjetoCPU
Wed Oct 16 12:20:12 2019
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tco
  8. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                          ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                      ; From                           ; To                             ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A   ; None          ; 17.859 ns                        ; Instr_Reg:IRWrite|Instr15_0[4] ; S[30]                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; 98.19 MHz ( period = 10.184 ns ) ; Instr_Reg:IRWrite|Instr15_0[4] ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                  ;                                ;                                ;            ;          ; 0            ;
+------------------------------+-------+---------------+----------------------------------+--------------------------------+--------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2S60F1020C3      ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; Off                ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                   ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 98.19 MHz ( period = 10.184 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 10.017 ns               ;
; N/A                                     ; 98.19 MHz ( period = 10.184 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 10.017 ns               ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.999 ns                ;
; N/A                                     ; 98.32 MHz ( period = 10.171 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.999 ns                ;
; N/A                                     ; 98.75 MHz ( period = 10.127 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.964 ns                ;
; N/A                                     ; 98.79 MHz ( period = 10.122 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.959 ns                ;
; N/A                                     ; 98.83 MHz ( period = 10.118 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.944 ns                ;
; N/A                                     ; 98.83 MHz ( period = 10.118 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.944 ns                ;
; N/A                                     ; 98.87 MHz ( period = 10.114 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.946 ns                ;
; N/A                                     ; 98.92 MHz ( period = 10.109 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.941 ns                ;
; N/A                                     ; 99.09 MHz ( period = 10.092 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.923 ns                ;
; N/A                                     ; 99.09 MHz ( period = 10.092 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.923 ns                ;
; N/A                                     ; 99.25 MHz ( period = 10.076 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.899 ns                ;
; N/A                                     ; 99.25 MHz ( period = 10.076 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.899 ns                ;
; N/A                                     ; 99.36 MHz ( period = 10.064 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.901 ns                ;
; N/A                                     ; 99.39 MHz ( period = 10.061 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.891 ns                ;
; N/A                                     ; 99.44 MHz ( period = 10.056 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.886 ns                ;
; N/A                                     ; 99.49 MHz ( period = 10.051 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.883 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.876 ns                ;
; N/A                                     ; 99.63 MHz ( period = 10.037 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.876 ns                ;
; N/A                                     ; 99.65 MHz ( period = 10.035 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.870 ns                ;
; N/A                                     ; 99.70 MHz ( period = 10.030 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.865 ns                ;
; N/A                                     ; 99.80 MHz ( period = 10.020 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.843 ns                ;
; N/A                                     ; 99.80 MHz ( period = 10.020 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.843 ns                ;
; N/A                                     ; 99.81 MHz ( period = 10.019 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.846 ns                ;
; N/A                                     ; 99.86 MHz ( period = 10.014 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.841 ns                ;
; N/A                                     ; 99.96 MHz ( period = 10.004 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.827 ns                ;
; N/A                                     ; 99.96 MHz ( period = 10.004 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.827 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 100.00 MHz ( period = 10.000 ns )                   ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.820 ns                ;
; N/A                                     ; 100.01 MHz ( period = 9.999 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.819 ns                ;
; N/A                                     ; 100.02 MHz ( period = 9.998 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.828 ns                ;
; N/A                                     ; 100.04 MHz ( period = 9.996 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.828 ns                ;
; N/A                                     ; 100.08 MHz ( period = 9.992 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.824 ns                ;
; N/A                                     ; 100.09 MHz ( period = 9.991 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.823 ns                ;
; N/A                                     ; 100.11 MHz ( period = 9.989 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.825 ns                ;
; N/A                                     ; 100.13 MHz ( period = 9.987 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.802 ns                ;
; N/A                                     ; 100.13 MHz ( period = 9.987 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.802 ns                ;
; N/A                                     ; 100.14 MHz ( period = 9.986 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.827 ns                ;
; N/A                                     ; 100.14 MHz ( period = 9.986 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.801 ns                ;
; N/A                                     ; 100.14 MHz ( period = 9.986 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.827 ns                ;
; N/A                                     ; 100.17 MHz ( period = 9.983 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.810 ns                ;
; N/A                                     ; 100.20 MHz ( period = 9.980 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.823 ns                ;
; N/A                                     ; 100.21 MHz ( period = 9.979 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.806 ns                ;
; N/A                                     ; 100.22 MHz ( period = 9.978 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.805 ns                ;
; N/A                                     ; 100.24 MHz ( period = 9.976 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.807 ns                ;
; N/A                                     ; 100.25 MHz ( period = 9.975 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.818 ns                ;
; N/A                                     ; 100.28 MHz ( period = 9.972 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.807 ns                ;
; N/A                                     ; 100.31 MHz ( period = 9.969 ns )                    ; Registrador:B_Control|Saida[4]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.802 ns                ;
; N/A                                     ; 100.31 MHz ( period = 9.969 ns )                    ; Registrador:B_Control|Saida[4]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.802 ns                ;
; N/A                                     ; 100.32 MHz ( period = 9.968 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.802 ns                ;
; N/A                                     ; 100.33 MHz ( period = 9.967 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.801 ns                ;
; N/A                                     ; 100.37 MHz ( period = 9.963 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.790 ns                ;
; N/A                                     ; 100.38 MHz ( period = 9.962 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.796 ns                ;
; N/A                                     ; 100.42 MHz ( period = 9.958 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.785 ns                ;
; N/A                                     ; 100.44 MHz ( period = 9.956 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.783 ns                ;
; N/A                                     ; 100.45 MHz ( period = 9.955 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.784 ns                ;
; N/A                                     ; 100.46 MHz ( period = 9.954 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.783 ns                ;
; N/A                                     ; 100.48 MHz ( period = 9.952 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.788 ns                ;
; N/A                                     ; 100.51 MHz ( period = 9.949 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.778 ns                ;
; N/A                                     ; 100.53 MHz ( period = 9.947 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.774 ns                ;
; N/A                                     ; 100.56 MHz ( period = 9.944 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.777 ns                ;
; N/A                                     ; 100.57 MHz ( period = 9.943 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.779 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.778 ns                ;
; N/A                                     ; 100.58 MHz ( period = 9.942 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.769 ns                ;
; N/A                                     ; 100.60 MHz ( period = 9.940 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.773 ns                ;
; N/A                                     ; 100.61 MHz ( period = 9.939 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.772 ns                ;
; N/A                                     ; 100.61 MHz ( period = 9.939 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.770 ns                ;
; N/A                                     ; 100.66 MHz ( period = 9.934 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.747 ns                ;
; N/A                                     ; 100.66 MHz ( period = 9.934 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.747 ns                ;
; N/A                                     ; 100.67 MHz ( period = 9.933 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.746 ns                ;
; N/A                                     ; 100.69 MHz ( period = 9.931 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.759 ns                ;
; N/A                                     ; 100.70 MHz ( period = 9.930 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.755 ns                ;
; N/A                                     ; 100.70 MHz ( period = 9.930 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.761 ns                ;
; N/A                                     ; 100.72 MHz ( period = 9.929 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.760 ns                ;
; N/A                                     ; 100.72 MHz ( period = 9.929 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.774 ns                ;
; N/A                                     ; 100.74 MHz ( period = 9.927 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.755 ns                ;
; N/A                                     ; 100.75 MHz ( period = 9.926 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.751 ns                ;
; N/A                                     ; 100.75 MHz ( period = 9.926 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.754 ns                ;
; N/A                                     ; 100.76 MHz ( period = 9.925 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.750 ns                ;
; N/A                                     ; 100.77 MHz ( period = 9.924 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.769 ns                ;
; N/A                                     ; 100.78 MHz ( period = 9.923 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.752 ns                ;
; N/A                                     ; 100.83 MHz ( period = 9.918 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.745 ns                ;
; N/A                                     ; 100.83 MHz ( period = 9.918 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.745 ns                ;
; N/A                                     ; 100.84 MHz ( period = 9.917 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.760 ns                ;
; N/A                                     ; 100.88 MHz ( period = 9.913 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.738 ns                ;
; N/A                                     ; 100.88 MHz ( period = 9.913 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.738 ns                ;
; N/A                                     ; 100.89 MHz ( period = 9.912 ns )                    ; Registrador:B_Control|Saida[4]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.749 ns                ;
; N/A                                     ; 100.93 MHz ( period = 9.908 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.726 ns                ;
; N/A                                     ; 100.93 MHz ( period = 9.908 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.726 ns                ;
; N/A                                     ; 100.93 MHz ( period = 9.908 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.739 ns                ;
; N/A                                     ; 100.94 MHz ( period = 9.907 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.725 ns                ;
; N/A                                     ; 100.94 MHz ( period = 9.907 ns )                    ; Registrador:B_Control|Saida[4]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.744 ns                ;
; N/A                                     ; 100.97 MHz ( period = 9.904 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.734 ns                ;
; N/A                                     ; 100.99 MHz ( period = 9.902 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.729 ns                ;
; N/A                                     ; 101.00 MHz ( period = 9.901 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.728 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.730 ns                ;
; N/A                                     ; 101.01 MHz ( period = 9.900 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.727 ns                ;
; N/A                                     ; 101.02 MHz ( period = 9.899 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.729 ns                ;
; N/A                                     ; 101.04 MHz ( period = 9.897 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.731 ns                ;
; N/A                                     ; 101.05 MHz ( period = 9.896 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.723 ns                ;
; N/A                                     ; 101.06 MHz ( period = 9.895 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.721 ns                ;
; N/A                                     ; 101.09 MHz ( period = 9.892 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.702 ns                ;
; N/A                                     ; 101.09 MHz ( period = 9.892 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.702 ns                ;
; N/A                                     ; 101.10 MHz ( period = 9.891 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.701 ns                ;
; N/A                                     ; 101.13 MHz ( period = 9.888 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.710 ns                ;
; N/A                                     ; 101.15 MHz ( period = 9.886 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.715 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.706 ns                ;
; N/A                                     ; 101.17 MHz ( period = 9.884 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.711 ns                ;
; N/A                                     ; 101.18 MHz ( period = 9.883 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.705 ns                ;
; N/A                                     ; 101.20 MHz ( period = 9.881 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 101.20 MHz ( period = 9.881 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.712 ns                ;
; N/A                                     ; 101.24 MHz ( period = 9.878 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]         ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.701 ns                ;
; N/A                                     ; 101.24 MHz ( period = 9.878 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.704 ns                ;
; N/A                                     ; 101.24 MHz ( period = 9.878 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]         ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.701 ns                ;
; N/A                                     ; 101.25 MHz ( period = 9.877 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.706 ns                ;
; N/A                                     ; 101.26 MHz ( period = 9.876 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.705 ns                ;
; N/A                                     ; 101.26 MHz ( period = 9.876 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.708 ns                ;
; N/A                                     ; 101.27 MHz ( period = 9.875 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.707 ns                ;
; N/A                                     ; 101.28 MHz ( period = 9.874 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.700 ns                ;
; N/A                                     ; 101.29 MHz ( period = 9.873 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.699 ns                ;
; N/A                                     ; 101.31 MHz ( period = 9.871 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.702 ns                ;
; N/A                                     ; 101.32 MHz ( period = 9.870 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.702 ns                ;
; N/A                                     ; 101.34 MHz ( period = 9.868 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 101.36 MHz ( period = 9.866 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.711 ns                ;
; N/A                                     ; 101.41 MHz ( period = 9.861 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.692 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.684 ns                ;
; N/A                                     ; 101.42 MHz ( period = 9.860 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.694 ns                ;
; N/A                                     ; 101.43 MHz ( period = 9.859 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.683 ns                ;
; N/A                                     ; 101.44 MHz ( period = 9.858 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.684 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.687 ns                ;
; N/A                                     ; 101.46 MHz ( period = 9.856 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 101.48 MHz ( period = 9.854 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.49 MHz ( period = 9.853 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.679 ns                ;
; N/A                                     ; 101.49 MHz ( period = 9.853 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.679 ns                ;
; N/A                                     ; 101.50 MHz ( period = 9.852 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.683 ns                ;
; N/A                                     ; 101.50 MHz ( period = 9.852 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.51 MHz ( period = 9.851 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.685 ns                ;
; N/A                                     ; 101.51 MHz ( period = 9.851 ns )                    ; Registrador:B_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.680 ns                ;
; N/A                                     ; 101.52 MHz ( period = 9.850 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.684 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.687 ns                ;
; N/A                                     ; 101.53 MHz ( period = 9.849 ns )                    ; Registrador:B_Control|Saida[4]         ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.686 ns                ;
; N/A                                     ; 101.54 MHz ( period = 9.848 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.679 ns                ;
; N/A                                     ; 101.55 MHz ( period = 9.847 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.678 ns                ;
; N/A                                     ; 101.57 MHz ( period = 9.845 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.683 ns                ;
; N/A                                     ; 101.58 MHz ( period = 9.844 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.682 ns                ;
; N/A                                     ; 101.58 MHz ( period = 9.844 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.670 ns                ;
; N/A                                     ; 101.61 MHz ( period = 9.842 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.684 ns                ;
; N/A                                     ; 101.61 MHz ( period = 9.842 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.666 ns                ;
; N/A                                     ; 101.67 MHz ( period = 9.836 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.659 ns                ;
; N/A                                     ; 101.67 MHz ( period = 9.836 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.67 MHz ( period = 9.836 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.646 ns                ;
; N/A                                     ; 101.68 MHz ( period = 9.835 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.645 ns                ;
; N/A                                     ; 101.68 MHz ( period = 9.835 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 101.69 MHz ( period = 9.834 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.660 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.654 ns                ;
; N/A                                     ; 101.71 MHz ( period = 9.832 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg26[0] ; clk        ; clk      ; None                        ; None                      ; 9.655 ns                ;
; N/A                                     ; 101.72 MHz ( period = 9.831 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg2[0]  ; clk        ; clk      ; None                        ; None                      ; 9.654 ns                ;
; N/A                                     ; 101.75 MHz ( period = 9.828 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.650 ns                ;
; N/A                                     ; 101.76 MHz ( period = 9.827 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.649 ns                ;
; N/A                                     ; 101.78 MHz ( period = 9.825 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.651 ns                ;
; N/A                                     ; 101.82 MHz ( period = 9.821 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.661 ns                ;
; N/A                                     ; 101.82 MHz ( period = 9.821 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]         ; Banco_reg:Reg_Control|Reg11[0] ; clk        ; clk      ; None                        ; None                      ; 9.648 ns                ;
; N/A                                     ; 101.83 MHz ( period = 9.820 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 101.83 MHz ( period = 9.820 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 101.83 MHz ( period = 9.820 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.660 ns                ;
; N/A                                     ; 101.83 MHz ( period = 9.820 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.642 ns                ;
; N/A                                     ; 101.84 MHz ( period = 9.819 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.629 ns                ;
; N/A                                     ; 101.84 MHz ( period = 9.819 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.641 ns                ;
; N/A                                     ; 101.84 MHz ( period = 9.819 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.641 ns                ;
; N/A                                     ; 101.87 MHz ( period = 9.816 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 101.87 MHz ( period = 9.816 ns )                    ; Instr_Reg:IRWrite|Instr15_0[3]         ; Banco_reg:Reg_Control|Reg15[0] ; clk        ; clk      ; None                        ; None                      ; 9.643 ns                ;
; N/A                                     ; 101.87 MHz ( period = 9.816 ns )                    ; Controle:inst4|ALUSrcB[0]              ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.645 ns                ;
; N/A                                     ; 101.88 MHz ( period = 9.815 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg21[0] ; clk        ; clk      ; None                        ; None                      ; 9.639 ns                ;
; N/A                                     ; 101.88 MHz ( period = 9.815 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.655 ns                ;
; N/A                                     ; 101.92 MHz ( period = 9.812 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg28[0] ; clk        ; clk      ; None                        ; None                      ; 9.634 ns                ;
; N/A                                     ; 101.93 MHz ( period = 9.811 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg20[0] ; clk        ; clk      ; None                        ; None                      ; 9.633 ns                ;
; N/A                                     ; 101.95 MHz ( period = 9.809 ns )                    ; Registrador:B_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg24[0] ; clk        ; clk      ; None                        ; None                      ; 9.635 ns                ;
; N/A                                     ; 101.97 MHz ( period = 9.807 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg3[0]  ; clk        ; clk      ; None                        ; None                      ; 9.624 ns                ;
; N/A                                     ; 101.98 MHz ( period = 9.806 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg5[0]  ; clk        ; clk      ; None                        ; None                      ; 9.623 ns                ;
; N/A                                     ; 101.98 MHz ( period = 9.806 ns )                    ; Controle:inst4|ALUSrcB[1]              ; Banco_reg:Reg_Control|Reg1[0]  ; clk        ; clk      ; None                        ; None                      ; 9.623 ns                ;
; N/A                                     ; 101.99 MHz ( period = 9.805 ns )                    ; Registrador:A_Control|Saida[3]         ; Banco_reg:Reg_Control|Reg17[0] ; clk        ; clk      ; None                        ; None                      ; 9.629 ns                ;
; N/A                                     ; 101.99 MHz ( period = 9.805 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg9[0]  ; clk        ; clk      ; None                        ; None                      ; 9.647 ns                ;
; N/A                                     ; 102.00 MHz ( period = 9.804 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg27[0] ; clk        ; clk      ; None                        ; None                      ; 9.628 ns                ;
; N/A                                     ; 102.01 MHz ( period = 9.803 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg25[0] ; clk        ; clk      ; None                        ; None                      ; 9.627 ns                ;
; N/A                                     ; 102.02 MHz ( period = 9.802 ns )                    ; Registrador:PCWrite|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg12[0] ; clk        ; clk      ; None                        ; None                      ; 9.643 ns                ;
; N/A                                     ; 102.02 MHz ( period = 9.802 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg16[0] ; clk        ; clk      ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 102.02 MHz ( period = 9.802 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg0[0]  ; clk        ; clk      ; None                        ; None                      ; 9.630 ns                ;
; N/A                                     ; 102.02 MHz ( period = 9.802 ns )                    ; Registrador:PCWrite|Saida[0]~DUPLICATE ; Banco_reg:Reg_Control|Reg31[0] ; clk        ; clk      ; None                        ; None                      ; 9.643 ns                ;
; N/A                                     ; 102.03 MHz ( period = 9.801 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg4[0]  ; clk        ; clk      ; None                        ; None                      ; 9.625 ns                ;
; N/A                                     ; 102.03 MHz ( period = 9.801 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg14[0] ; clk        ; clk      ; None                        ; None                      ; 9.625 ns                ;
; N/A                                     ; 102.03 MHz ( period = 9.801 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg8[0]  ; clk        ; clk      ; None                        ; None                      ; 9.629 ns                ;
; N/A                                     ; 102.04 MHz ( period = 9.800 ns )                    ; Registrador:B_Control|Saida[2]         ; Banco_reg:Reg_Control|Reg7[0]  ; clk        ; clk      ; None                        ; None                      ; 9.621 ns                ;
; N/A                                     ; 102.05 MHz ( period = 9.799 ns )                    ; Instr_Reg:IRWrite|Instr15_0[4]         ; Banco_reg:Reg_Control|Reg6[0]  ; clk        ; clk      ; None                        ; None                      ; 9.623 ns                ;
; N/A                                     ; 102.06 MHz ( period = 9.798 ns )                    ; Registrador:PCWrite|Saida[3]           ; Banco_reg:Reg_Control|Reg18[0] ; clk        ; clk      ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 102.06 MHz ( period = 9.798 ns )                    ; Instr_Reg:IRWrite|Instr15_0[2]         ; Banco_reg:Reg_Control|Reg29[0] ; clk        ; clk      ; None                        ; None                      ; 9.622 ns                ;
; N/A                                     ; 102.06 MHz ( period = 9.798 ns )                    ; Registrador:A_Control|Saida[0]         ; Banco_reg:Reg_Control|Reg13[0] ; clk        ; clk      ; None                        ; None                      ; 9.629 ns                ;
; N/A                                     ; 102.07 MHz ( period = 9.797 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg10[0] ; clk        ; clk      ; None                        ; None                      ; 9.636 ns                ;
; N/A                                     ; 102.08 MHz ( period = 9.796 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg23[0] ; clk        ; clk      ; None                        ; None                      ; 9.638 ns                ;
; N/A                                     ; 102.09 MHz ( period = 9.795 ns )                    ; Controle:inst4|ALUSrcA[0]              ; Banco_reg:Reg_Control|Reg19[0] ; clk        ; clk      ; None                        ; None                      ; 9.637 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                        ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                               ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                            ; To    ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-------+------------+
; N/A                                     ; None                                                ; 17.859 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.846 ns  ; Controle:inst4|ALUSrcB[1]                       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.793 ns  ; Registrador:A_Control|Saida[3]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.767 ns  ; Controle:inst4|ALUSrcB[0]                       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.751 ns  ; Registrador:B_Control|Saida[2]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.712 ns  ; Controle:inst4|ALUSrcA[0]                       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.695 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.679 ns  ; Registrador:B_Control|Saida[3]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.661 ns  ; Registrador:PCWrite|Saida[3]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.644 ns  ; Registrador:B_Control|Saida[4]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.593 ns  ; Registrador:A_Control|Saida[0]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.588 ns  ; Registrador:B_Control|Saida[0]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.553 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.477 ns  ; Registrador:PCWrite|Saida[0]~DUPLICATE          ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.457 ns  ; Registrador:B_Control|Saida[7]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.456 ns  ; Registrador:PCWrite|Saida[2]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.413 ns  ; Registrador:A_Control|Saida[2]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.375 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.368 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.349 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.330 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.246 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.231 ns  ; Controle:inst4|ALUControl[1]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.229 ns  ; Registrador:A_Control|Saida[1]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.227 ns  ; Registrador:B_Control|Saida[1]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.226 ns  ; Controle:inst4|ALUControl[2]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.196 ns  ; Registrador:PCWrite|Saida[1]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.169 ns  ; Registrador:PCWrite|Saida[5]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.168 ns  ; Controle:inst4|ALUControl[0]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.162 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.093 ns  ; Registrador:B_Control|Saida[6]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 17.054 ns  ; Registrador:A_Control|Saida[4]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.978 ns  ; Instr_Reg:IRWrite|Instr15_0[6]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.962 ns  ; Registrador:A_Control|Saida[9]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.935 ns  ; Registrador:B_Control|Saida[5]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.927 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.880 ns  ; Registrador:PCWrite|Saida[7]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.876 ns  ; Registrador:PCWrite|Saida[4]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.867 ns  ; Instr_Reg:IRWrite|Instr15_0[12]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.792 ns  ; Registrador:B_Control|Saida[8]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.778 ns  ; Instr_Reg:IRWrite|Instr15_0[8]~DUPLICATE        ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.770 ns  ; ShiftLeft2de32pra32:inst|outputSL[7]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.707 ns  ; Registrador:PCWrite|Saida[9]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.653 ns  ; Instr_Reg:IRWrite|Instr15_0[11]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.623 ns  ; ShiftLeft2de32pra32:inst|outputSL[5]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.618 ns  ; Registrador:A_Control|Saida[5]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.544 ns  ; Registrador:B_Control|Saida[9]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.503 ns  ; Registrador:B_Control|Saida[11]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.474 ns  ; Instr_Reg:IRWrite|Instr15_0[9]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.430 ns  ; Registrador:B_Control|Saida[10]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.414 ns  ; ShiftLeft2de32pra32:inst|outputSL[6]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.341 ns  ; Instr_Reg:IRWrite|Instr15_0[15]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.321 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.308 ns  ; Controle:inst4|ALUSrcB[1]                       ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.255 ns  ; Registrador:A_Control|Saida[3]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.229 ns  ; Controle:inst4|ALUSrcB[0]                       ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.225 ns  ; Instr_Reg:IRWrite|Instr15_0[14]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.213 ns  ; Registrador:B_Control|Saida[2]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.208 ns  ; Registrador:A_Control|Saida[7]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.177 ns  ; Instr_Reg:IRWrite|Instr15_0[10]~DUPLICATE       ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.174 ns  ; Controle:inst4|ALUSrcA[0]                       ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.157 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.147 ns  ; Registrador:B_Control|Saida[12]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.141 ns  ; Registrador:B_Control|Saida[3]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.123 ns  ; Registrador:PCWrite|Saida[3]                    ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.117 ns  ; ShiftLeft2de32pra32:inst|outputSL[8]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.106 ns  ; Registrador:B_Control|Saida[4]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.087 ns  ; ShiftLeft2de32pra32:inst|outputSL[11]~DUPLICATE ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 16.055 ns  ; Registrador:A_Control|Saida[0]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.050 ns  ; Registrador:B_Control|Saida[0]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.015 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 16.005 ns  ; Instr_Reg:IRWrite|Instr15_0[13]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.982 ns  ; Registrador:A_Control|Saida[11]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.976 ns  ; Registrador:PCWrite|Saida[6]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.939 ns  ; Registrador:PCWrite|Saida[0]~DUPLICATE          ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.924 ns  ; Registrador:PCWrite|Saida[13]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.919 ns  ; Registrador:B_Control|Saida[7]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.918 ns  ; Registrador:PCWrite|Saida[2]                    ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.917 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.904 ns  ; Controle:inst4|ALUSrcB[1]                       ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.884 ns  ; Registrador:A_Control|Saida[13]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.875 ns  ; Registrador:A_Control|Saida[2]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.870 ns  ; Registrador:B_Control|Saida[13]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.857 ns  ; Registrador:PCWrite|Saida[11]                   ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.851 ns  ; Registrador:A_Control|Saida[3]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.842 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.840 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.837 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]            ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.830 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]            ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.829 ns  ; Controle:inst4|ALUSrcB[1]                       ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.827 ns  ; Controle:inst4|ALUSrcB[1]                       ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.825 ns  ; Controle:inst4|ALUSrcB[0]                       ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.811 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.809 ns  ; Registrador:B_Control|Saida[2]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.803 ns  ; Registrador:A_Control|Saida[6]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.801 ns  ; ShiftLeft2de32pra32:inst|outputSL[9]            ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.792 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.790 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.777 ns  ; Controle:inst4|ALUSrcB[1]                       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.776 ns  ; Registrador:A_Control|Saida[3]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.774 ns  ; Registrador:A_Control|Saida[3]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.770 ns  ; Controle:inst4|ALUSrcA[0]                       ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.764 ns  ; ShiftLeft2de32pra32:inst|outputSL[12]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.753 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.750 ns  ; Controle:inst4|ALUSrcB[0]                       ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.748 ns  ; Controle:inst4|ALUSrcB[0]                       ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.737 ns  ; Registrador:B_Control|Saida[3]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.734 ns  ; Registrador:B_Control|Saida[2]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.732 ns  ; Registrador:B_Control|Saida[2]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.731 ns  ; Registrador:B_Control|Saida[15]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.724 ns  ; Registrador:A_Control|Saida[3]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.719 ns  ; Registrador:PCWrite|Saida[3]                    ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.708 ns  ; ShiftLeft2de32pra32:inst|outputSL[3]            ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.702 ns  ; Registrador:B_Control|Saida[4]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.698 ns  ; Controle:inst4|ALUSrcB[0]                       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.695 ns  ; Controle:inst4|ALUSrcA[0]                       ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.693 ns  ; Controle:inst4|ALUSrcA[0]                       ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.693 ns  ; Controle:inst4|ALUControl[1]                    ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.691 ns  ; Registrador:A_Control|Saida[1]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.689 ns  ; Registrador:B_Control|Saida[1]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.688 ns  ; Controle:inst4|ALUControl[2]                    ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.682 ns  ; Registrador:B_Control|Saida[2]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.678 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.676 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.662 ns  ; Registrador:B_Control|Saida[3]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.660 ns  ; Registrador:B_Control|Saida[3]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.658 ns  ; Registrador:PCWrite|Saida[1]                    ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.656 ns  ; ShiftLeft2de32pra32:inst|outputSL[17]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.651 ns  ; Registrador:A_Control|Saida[0]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.646 ns  ; Registrador:B_Control|Saida[0]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.644 ns  ; Registrador:PCWrite|Saida[3]                    ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.643 ns  ; Controle:inst4|ALUSrcA[0]                       ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.642 ns  ; Registrador:PCWrite|Saida[3]                    ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.631 ns  ; Registrador:PCWrite|Saida[5]                    ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.630 ns  ; Controle:inst4|ALUControl[0]                    ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.630 ns  ; ShiftLeft2de32pra32:inst|outputSL[10]           ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.627 ns  ; Registrador:B_Control|Saida[4]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.626 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.625 ns  ; Registrador:B_Control|Saida[4]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.624 ns  ; Instr_Reg:IRWrite|Instr15_0[5]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.618 ns  ; Registrador:A_Control|Saida[8]                  ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.611 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.610 ns  ; Registrador:B_Control|Saida[3]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.595 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                  ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.592 ns  ; Registrador:PCWrite|Saida[3]                    ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.582 ns  ; Controle:inst4|ALUSrcB[1]                       ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.576 ns  ; Registrador:A_Control|Saida[0]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.575 ns  ; Registrador:B_Control|Saida[4]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.574 ns  ; Registrador:A_Control|Saida[0]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.571 ns  ; Registrador:B_Control|Saida[0]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.569 ns  ; Registrador:B_Control|Saida[0]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.555 ns  ; Registrador:B_Control|Saida[6]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.536 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.535 ns  ; Registrador:PCWrite|Saida[0]~DUPLICATE          ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.534 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.529 ns  ; Registrador:A_Control|Saida[3]                  ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.529 ns  ; Registrador:B_Control|Saida[19]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.524 ns  ; Registrador:A_Control|Saida[15]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.524 ns  ; Registrador:A_Control|Saida[0]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.519 ns  ; Registrador:B_Control|Saida[0]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.516 ns  ; Registrador:A_Control|Saida[4]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.515 ns  ; Registrador:B_Control|Saida[7]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.514 ns  ; Registrador:PCWrite|Saida[2]                    ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.503 ns  ; Controle:inst4|ALUSrcB[0]                       ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.492 ns  ; ShiftLeft2de32pra32:inst|outputSL[13]~DUPLICATE ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.487 ns  ; Registrador:B_Control|Saida[2]                  ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.484 ns  ; Instr_Reg:IRWrite|Instr15_0[3]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.472 ns  ; Registrador:B_Control|Saida[16]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.471 ns  ; Registrador:A_Control|Saida[2]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.460 ns  ; Registrador:PCWrite|Saida[0]~DUPLICATE          ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.458 ns  ; Registrador:PCWrite|Saida[0]~DUPLICATE          ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.448 ns  ; Controle:inst4|ALUSrcA[0]                       ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.440 ns  ; Instr_Reg:IRWrite|Instr15_0[6]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.440 ns  ; Registrador:B_Control|Saida[7]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.439 ns  ; Registrador:PCWrite|Saida[2]                    ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.438 ns  ; Registrador:B_Control|Saida[7]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.437 ns  ; Registrador:PCWrite|Saida[2]                    ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.433 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.431 ns  ; Instr_Reg:IRWrite|Instr15_0[2]                  ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.426 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]            ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.424 ns  ; Registrador:A_Control|Saida[9]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.415 ns  ; Registrador:B_Control|Saida[3]                  ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.408 ns  ; Registrador:PCWrite|Saida[0]~DUPLICATE          ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.407 ns  ; Instr_Reg:IRWrite|Instr15_0[0]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.397 ns  ; Registrador:PCWrite|Saida[3]                    ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.397 ns  ; Registrador:B_Control|Saida[5]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.397 ns  ; Instr_Reg:IRWrite|Instr15_0[4]                  ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.396 ns  ; Registrador:A_Control|Saida[2]                  ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.394 ns  ; Registrador:A_Control|Saida[2]                  ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.389 ns  ; Instr_Reg:IRWrite|Instr15_0[1]                  ; S[26] ; clk        ;
; N/A                                     ; None                                                ; 15.388 ns  ; Instr_Reg:IRWrite|Instr15_0[7]                  ; S[24] ; clk        ;
; N/A                                     ; None                                                ; 15.388 ns  ; Registrador:B_Control|Saida[7]                  ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.387 ns  ; Registrador:PCWrite|Saida[2]                    ; S[31] ; clk        ;
; N/A                                     ; None                                                ; 15.384 ns  ; Controle:inst4|ALUSrcB[1]                       ; S[29] ; clk        ;
; N/A                                     ; None                                                ; 15.380 ns  ; Registrador:B_Control|Saida[4]                  ; S[20] ; clk        ;
; N/A                                     ; None                                                ; 15.358 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]            ; S[28] ; clk        ;
; N/A                                     ; None                                                ; 15.357 ns  ; Registrador:PCWrite|Saida[8]                    ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.356 ns  ; ShiftLeft2de32pra32:inst|outputSL[2]            ; S[23] ; clk        ;
; N/A                                     ; None                                                ; 15.352 ns  ; Registrador:A_Control|Saida[17]                 ; S[30] ; clk        ;
; N/A                                     ; None                                                ; 15.351 ns  ; ShiftLeft2de32pra32:inst|outputSL[4]            ; S[28] ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                                 ;       ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+-------------------------------------------------+-------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version
    Info: Processing started: Wed Oct 16 12:20:11 2019
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoCPU -c ProjetoCPU --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" has Internal fmax of 98.19 MHz between source register "Instr_Reg:IRWrite|Instr15_0[4]" and destination register "Banco_reg:Reg_Control|Reg12[0]" (period= 10.184 ns)
    Info: + Longest register to register delay is 10.017 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 19; REG Node = 'Instr_Reg:IRWrite|Instr15_0[4]'
        Info: 2: + IC(0.375 ns) + CELL(0.357 ns) = 0.732 ns; Loc. = LCCOMB_X40_Y29_N18; Fanout = 7; COMB Node = 'ALUSrcB:inst6|Mux27~0'
        Info: 3: + IC(0.585 ns) + CELL(0.357 ns) = 1.674 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~38'
        Info: 4: + IC(0.240 ns) + CELL(0.228 ns) = 2.142 ns; Loc. = LCCOMB_X44_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[4]~4'
        Info: 5: + IC(0.365 ns) + CELL(0.366 ns) = 2.873 ns; Loc. = LCCOMB_X45_Y29_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 3.151 ns; Loc. = LCCOMB_X45_Y29_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~80'
        Info: 7: + IC(0.370 ns) + CELL(0.053 ns) = 3.574 ns; Loc. = LCCOMB_X45_Y29_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~76'
        Info: 8: + IC(0.309 ns) + CELL(0.053 ns) = 3.936 ns; Loc. = LCCOMB_X45_Y29_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~72'
        Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 4.210 ns; Loc. = LCCOMB_X45_Y29_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~68'
        Info: 10: + IC(0.804 ns) + CELL(0.053 ns) = 5.067 ns; Loc. = LCCOMB_X46_Y30_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~14'
        Info: 11: + IC(0.587 ns) + CELL(0.225 ns) = 5.879 ns; Loc. = LCCOMB_X45_Y31_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~15'
        Info: 12: + IC(0.204 ns) + CELL(0.225 ns) = 6.308 ns; Loc. = LCCOMB_X45_Y31_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~17'
        Info: 13: + IC(0.206 ns) + CELL(0.053 ns) = 6.567 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~19'
        Info: 14: + IC(0.581 ns) + CELL(0.053 ns) = 7.201 ns; Loc. = LCCOMB_X45_Y28_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~21'
        Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 7.472 ns; Loc. = LCCOMB_X45_Y28_N20; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~23'
        Info: 16: + IC(0.203 ns) + CELL(0.053 ns) = 7.728 ns; Loc. = LCCOMB_X45_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~25'
        Info: 17: + IC(0.209 ns) + CELL(0.053 ns) = 7.990 ns; Loc. = LCCOMB_X45_Y28_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[29]~27'
        Info: 18: + IC(0.225 ns) + CELL(0.053 ns) = 8.268 ns; Loc. = LCCOMB_X45_Y28_N10; Fanout = 1; COMB Node = 'Ula32:ALUControl|Menor~0'
        Info: 19: + IC(0.200 ns) + CELL(0.053 ns) = 8.521 ns; Loc. = LCCOMB_X45_Y28_N30; Fanout = 1; COMB Node = 'DataSrc:inst3|Mux31~1'
        Info: 20: + IC(0.207 ns) + CELL(0.053 ns) = 8.781 ns; Loc. = LCCOMB_X45_Y28_N4; Fanout = 32; COMB Node = 'DataSrc:inst3|Mux31~2'
        Info: 21: + IC(0.927 ns) + CELL(0.309 ns) = 10.017 ns; Loc. = LCFF_X44_Y25_N23; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg12[0]'
        Info: Total cell delay = 2.756 ns ( 27.51 % )
        Info: Total interconnect delay = 7.261 ns ( 72.49 % )
    Info: - Smallest clock skew is 0.017 ns
        Info: + Shortest clock path from clock "clk" to destination register is 2.975 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1431; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.150 ns) + CELL(0.618 ns) = 2.975 ns; Loc. = LCFF_X44_Y25_N23; Fanout = 2; REG Node = 'Banco_reg:Reg_Control|Reg12[0]'
            Info: Total cell delay = 1.482 ns ( 49.82 % )
            Info: Total interconnect delay = 1.493 ns ( 50.18 % )
        Info: - Longest clock path from clock "clk" to source register is 2.958 ns
            Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
            Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1431; COMB Node = 'clk~clkctrl'
            Info: 3: + IC(1.133 ns) + CELL(0.618 ns) = 2.958 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 19; REG Node = 'Instr_Reg:IRWrite|Instr15_0[4]'
            Info: Total cell delay = 1.482 ns ( 50.10 % )
            Info: Total interconnect delay = 1.476 ns ( 49.90 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Micro setup delay of destination is 0.090 ns
Info: tco from clock "clk" to destination pin "S[30]" through register "Instr_Reg:IRWrite|Instr15_0[4]" is 17.859 ns
    Info: + Longest clock path from clock "clk" to source register is 2.958 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_U30; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.207 ns; Loc. = CLKCTRL_G3; Fanout = 1431; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.133 ns) + CELL(0.618 ns) = 2.958 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 19; REG Node = 'Instr_Reg:IRWrite|Instr15_0[4]'
        Info: Total cell delay = 1.482 ns ( 50.10 % )
        Info: Total interconnect delay = 1.476 ns ( 49.90 % )
    Info: + Micro clock to output delay of source is 0.094 ns
    Info: + Longest register to pin delay is 14.807 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y29_N9; Fanout = 19; REG Node = 'Instr_Reg:IRWrite|Instr15_0[4]'
        Info: 2: + IC(0.375 ns) + CELL(0.357 ns) = 0.732 ns; Loc. = LCCOMB_X40_Y29_N18; Fanout = 7; COMB Node = 'ALUSrcB:inst6|Mux27~0'
        Info: 3: + IC(0.585 ns) + CELL(0.357 ns) = 1.674 ns; Loc. = LCCOMB_X44_Y29_N14; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[4]~38'
        Info: 4: + IC(0.240 ns) + CELL(0.228 ns) = 2.142 ns; Loc. = LCCOMB_X44_Y29_N30; Fanout = 3; COMB Node = 'Ula32:ALUControl|carry_temp[4]~4'
        Info: 5: + IC(0.365 ns) + CELL(0.366 ns) = 2.873 ns; Loc. = LCCOMB_X45_Y29_N0; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[5]~6'
        Info: 6: + IC(0.225 ns) + CELL(0.053 ns) = 3.151 ns; Loc. = LCCOMB_X45_Y29_N28; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[7]~80'
        Info: 7: + IC(0.370 ns) + CELL(0.053 ns) = 3.574 ns; Loc. = LCCOMB_X45_Y29_N24; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[9]~76'
        Info: 8: + IC(0.309 ns) + CELL(0.053 ns) = 3.936 ns; Loc. = LCCOMB_X45_Y29_N4; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[11]~72'
        Info: 9: + IC(0.221 ns) + CELL(0.053 ns) = 4.210 ns; Loc. = LCCOMB_X45_Y29_N16; Fanout = 4; COMB Node = 'Ula32:ALUControl|carry_temp[13]~68'
        Info: 10: + IC(0.804 ns) + CELL(0.053 ns) = 5.067 ns; Loc. = LCCOMB_X46_Y30_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[14]~14'
        Info: 11: + IC(0.587 ns) + CELL(0.225 ns) = 5.879 ns; Loc. = LCCOMB_X45_Y31_N2; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[16]~15'
        Info: 12: + IC(0.204 ns) + CELL(0.225 ns) = 6.308 ns; Loc. = LCCOMB_X45_Y31_N4; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[18]~17'
        Info: 13: + IC(0.206 ns) + CELL(0.053 ns) = 6.567 ns; Loc. = LCCOMB_X45_Y31_N28; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[20]~19'
        Info: 14: + IC(0.581 ns) + CELL(0.053 ns) = 7.201 ns; Loc. = LCCOMB_X45_Y28_N16; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[22]~21'
        Info: 15: + IC(0.218 ns) + CELL(0.053 ns) = 7.472 ns; Loc. = LCCOMB_X45_Y28_N20; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[24]~23'
        Info: 16: + IC(0.203 ns) + CELL(0.053 ns) = 7.728 ns; Loc. = LCCOMB_X45_Y28_N26; Fanout = 1; COMB Node = 'Ula32:ALUControl|carry_temp[26]~25'
        Info: 17: + IC(0.209 ns) + CELL(0.053 ns) = 7.990 ns; Loc. = LCCOMB_X45_Y28_N0; Fanout = 5; COMB Node = 'Ula32:ALUControl|carry_temp[29]~27'
        Info: 18: + IC(0.580 ns) + CELL(0.053 ns) = 8.623 ns; Loc. = LCCOMB_X45_Y27_N2; Fanout = 3; COMB Node = 'Ula32:ALUControl|Mux1~1'
        Info: 19: + IC(4.010 ns) + CELL(2.174 ns) = 14.807 ns; Loc. = PIN_AD31; Fanout = 0; PIN Node = 'S[30]'
        Info: Total cell delay = 4.515 ns ( 30.49 % )
        Info: Total interconnect delay = 10.292 ns ( 69.51 % )
Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4400 megabytes
    Info: Processing ended: Wed Oct 16 12:20:12 2019
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


