==20498== Cachegrind, a cache and branch-prediction profiler
==20498== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==20498== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==20498== Command: ./srr-large
==20498== 
--20498-- warning: L3 cache found, using its data for the LL simulation.
--20498-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--20498-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.062500
==20498== brk segment overflow in thread #1: can't grow to 0x4a4b000
==20498== (see section Limitations in user manual)
==20498== NOTE: further instances of this message will not be shown
==20498== 
==20498== I   refs:      919,217,731,559
==20498== I1  misses:              1,577
==20498== LLi misses:              1,561
==20498== I1  miss rate:            0.00%
==20498== LLi miss rate:            0.00%
==20498== 
==20498== D   refs:      356,699,040,284  (240,279,389,404 rd   + 116,419,650,880 wr)
==20498== D1  misses:        298,161,035  (    284,178,624 rd   +      13,982,411 wr)
==20498== LLd misses:            986,249  (        429,475 rd   +         556,774 wr)
==20498== D1  miss rate:             0.1% (            0.1%     +             0.0%  )
==20498== LLd miss rate:             0.0% (            0.0%     +             0.0%  )
==20498== 
==20498== LL refs:           298,162,612  (    284,180,201 rd   +      13,982,411 wr)
==20498== LL misses:             987,810  (        431,036 rd   +         556,774 wr)
==20498== LL miss rate:              0.0% (            0.0%     +             0.0%  )
