

================================================================
== Vivado HLS Report for 'initialize_memory'
================================================================
* Date:           Mon Nov 25 03:52:17 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        superres.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.066 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2402|     2402| 24.020 us | 24.020 us |  2402|  2402|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2400|     2400|        60|         60|          1|    40|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|   2372|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    800|    -|
|Register         |        -|      -|     171|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     171|   3172|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln203_161_fu_1356_p2  |     +    |      0|  0|  19|          14|           1|
    |add_ln203_162_fu_1366_p2  |     +    |      0|  0|  19|          14|           2|
    |add_ln203_163_fu_1415_p2  |     +    |      0|  0|  19|          14|           2|
    |add_ln203_164_fu_1453_p2  |     +    |      0|  0|  19|          14|           1|
    |add_ln203_165_fu_1463_p2  |     +    |      0|  0|  19|          14|           2|
    |add_ln203_166_fu_1550_p2  |     +    |      0|  0|  19|          14|           1|
    |add_ln203_167_fu_1560_p2  |     +    |      0|  0|  19|          14|           2|
    |add_ln203_168_fu_1609_p2  |     +    |      0|  0|  19|          14|           2|
    |add_ln203_169_fu_1647_p2  |     +    |      0|  0|  19|          14|           1|
    |add_ln203_170_fu_1657_p2  |     +    |      0|  0|  19|          14|           2|
    |add_ln203_171_fu_1667_p2  |     +    |      0|  0|  19|          14|           5|
    |add_ln203_172_fu_1677_p2  |     +    |      0|  0|  19|          14|           5|
    |add_ln203_173_fu_1687_p2  |     +    |      0|  0|  19|          14|           5|
    |add_ln203_174_fu_1697_p2  |     +    |      0|  0|  19|          14|           5|
    |add_ln203_175_fu_1707_p2  |     +    |      0|  0|  19|          14|           5|
    |add_ln203_176_fu_1717_p2  |     +    |      0|  0|  19|          14|           5|
    |add_ln203_177_fu_1727_p2  |     +    |      0|  0|  19|          14|           5|
    |add_ln203_178_fu_1737_p2  |     +    |      0|  0|  19|          14|           5|
    |add_ln203_179_fu_1747_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_180_fu_1757_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_181_fu_1767_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_182_fu_1777_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_183_fu_1787_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_184_fu_1797_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_185_fu_1807_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_186_fu_1817_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_187_fu_1827_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_188_fu_1837_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_189_fu_1847_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_190_fu_1857_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_191_fu_1867_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_192_fu_1877_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_193_fu_1887_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_194_fu_1897_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_195_fu_1907_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_196_fu_1917_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_197_fu_1927_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_198_fu_1937_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_199_fu_1947_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_200_fu_1957_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_201_fu_1967_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_202_fu_1977_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_203_fu_1987_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_204_fu_1997_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_205_fu_2007_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_206_fu_2017_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_207_fu_2027_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_208_fu_2037_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_209_fu_2047_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_210_fu_2057_p2  |     +    |      0|  0|  19|          14|           6|
    |add_ln203_211_fu_2067_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_212_fu_2077_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_213_fu_2087_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_214_fu_2097_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_215_fu_2107_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_216_fu_2117_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_217_fu_2127_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_218_fu_2137_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_219_fu_2147_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_220_fu_2157_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_221_fu_2167_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_222_fu_2177_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_223_fu_2187_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_224_fu_2197_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_225_fu_2207_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_226_fu_2217_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_227_fu_2227_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_228_fu_2237_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_229_fu_2247_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_230_fu_2257_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_231_fu_2267_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_232_fu_2277_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_233_fu_2287_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_234_fu_2297_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_235_fu_2307_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_236_fu_2317_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_237_fu_2327_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_238_fu_2337_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_239_fu_2347_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_240_fu_2357_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_241_fu_2367_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_242_fu_2377_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_243_fu_2387_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_244_fu_2397_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_245_fu_2407_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_246_fu_2417_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_247_fu_2427_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_248_fu_2437_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_249_fu_2447_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_250_fu_2457_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_251_fu_2467_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_252_fu_2477_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_253_fu_2487_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_254_fu_2497_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_255_fu_2507_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_256_fu_2517_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_257_fu_2527_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_258_fu_2537_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_259_fu_2547_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_260_fu_2557_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_261_fu_2567_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_262_fu_2577_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_263_fu_2587_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_264_fu_2597_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_265_fu_2607_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_266_fu_2617_p2  |     +    |      0|  0|  19|          14|           7|
    |add_ln203_fu_1278_p2      |     +    |      0|  0|  12|          12|          12|
    |r_fu_1244_p2              |     +    |      0|  0|  15|           6|           1|
    |sub_ln203_12_fu_1345_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_13_fu_1393_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_14_fu_1442_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_15_fu_1490_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_16_fu_1539_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_17_fu_1587_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_18_fu_1636_p2   |     -    |      0|  0|  19|          14|          14|
    |sub_ln203_fu_1296_p2      |     -    |      0|  0|  19|          14|          14|
    |icmp_ln28_fu_1238_p2      |   icmp   |      0|  0|  11|           6|           6|
    |or_ln203_19_fu_1318_p2    |    or    |      0|  0|  14|          14|           2|
    |or_ln203_20_fu_1328_p2    |    or    |      0|  0|  12|           1|          12|
    |or_ln203_21_fu_1376_p2    |    or    |      0|  0|  12|           2|          12|
    |or_ln203_22_fu_1404_p2    |    or    |      0|  0|  14|          14|           1|
    |or_ln203_23_fu_1425_p2    |    or    |      0|  0|  12|           2|          12|
    |or_ln203_24_fu_1473_p2    |    or    |      0|  0|  12|           3|          12|
    |or_ln203_25_fu_1501_p2    |    or    |      0|  0|  14|          14|           1|
    |or_ln203_26_fu_1512_p2    |    or    |      0|  0|  14|          14|           2|
    |or_ln203_27_fu_1522_p2    |    or    |      0|  0|  12|           3|          12|
    |or_ln203_28_fu_1570_p2    |    or    |      0|  0|  12|           3|          12|
    |or_ln203_29_fu_1598_p2    |    or    |      0|  0|  14|          14|           1|
    |or_ln203_30_fu_1619_p2    |    or    |      0|  0|  12|           3|          12|
    |or_ln203_fu_1307_p2       |    or    |      0|  0|  14|          14|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0|2372|        1721|         863|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+-----+-----------+-----+-----------+
    |       Name       | LUT | Input Size| Bits| Total Bits|
    +------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm         |  269|         63|    1|         63|
    |input_V_address0  |  261|         61|   13|        793|
    |input_V_address1  |  261|         61|   13|        793|
    |r_0_reg_1227      |    9|          2|    6|         12|
    +------------------+-----+-----------+-----+-----------+
    |Total             |  800|        187|   33|       1661|
    +------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |add_ln203_reg_2635     |   9|   0|   12|          3|
    |ap_CS_fsm              |  62|   0|   62|          0|
    |r_0_reg_1227           |   6|   0|    6|          0|
    |r_reg_2630             |   6|   0|    6|          0|
    |sub_ln203_12_reg_2747  |  11|   0|   14|          3|
    |sub_ln203_13_reg_2753  |  11|   0|   14|          3|
    |sub_ln203_14_reg_2758  |  11|   0|   14|          3|
    |sub_ln203_15_reg_2764  |  11|   0|   14|          3|
    |sub_ln203_16_reg_2769  |  11|   0|   14|          3|
    |sub_ln203_17_reg_2775  |  11|   0|   14|          3|
    |sub_ln203_18_reg_2780  |  11|   0|   14|          3|
    |sub_ln203_reg_2646     |  11|   0|   14|          3|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 171|   0|  198|         27|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |   Source Object   |    C Type    |
+------------------+-----+-----+------------+-------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_start          |  in |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_done           | out |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_idle           | out |    1| ap_ctrl_hs | initialize_memory | return value |
|ap_ready          | out |    1| ap_ctrl_hs | initialize_memory | return value |
|input_V_address0  | out |   13|  ap_memory |      input_V      |     array    |
|input_V_ce0       | out |    1|  ap_memory |      input_V      |     array    |
|input_V_we0       | out |    1|  ap_memory |      input_V      |     array    |
|input_V_d0        | out |   32|  ap_memory |      input_V      |     array    |
|input_V_address1  | out |   13|  ap_memory |      input_V      |     array    |
|input_V_ce1       | out |    1|  ap_memory |      input_V      |     array    |
|input_V_we1       | out |    1|  ap_memory |      input_V      |     array    |
|input_V_d1        | out |   32|  ap_memory |      input_V      |     array    |
+------------------+-----+-----+------------+-------------------+--------------+

