<pre>name: simple_forgen01
description: Tests imported from yosys
files: /home/travis/build/SymbiFlow/sv-tests/third_party/tools/yosys/tests/simple/forgen01.v
should_fail: 0
tags: yosys
incdirs: 
top_module: 
rc: 0

module uut_forgen01 (
	a,
	y
);
	input [4:0] a;
	output y;
	integer i;
	integer j;
	reg [31:0] lut;
	initial begin
		for (i = 0; (i < 32); i = (i + 1))
			begin
				lut[i] = (i > 1);
				for (j = 2; ((j * j) <= i); j = (j + 1))
					if (((i % j) == 0)) lut[i] = 0;
			end
	end
	assign y = lut[a];
endmodule
</pre>