
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

------------------------------------------------------------
-- Entity of top level
------------------------------------------------------------
entity top is
    Port ( CLK100MHZ : in  STD_LOGIC;
           LED16_R :   out STD_LOGIC;
           LED16_G :   out STD_LOGIC;
           LED16_B :   out STD_LOGIC;
           LED17_R :   out STD_LOGIC;
           LED17_G :   out STD_LOGIC;
           LED17_B :   out STD_LOGIC;
           BTNC :      in  STD_LOGIC);
end top;

------------------------------------------------------------
-- Architecture body for top level
------------------------------------------------------------
architecture Behavioral of top is

begin
    --------------------------------------------------------
    -- Instance (copy) of tlc entity
     tlc : entity work.tlc
         port map(
             clk        => CLK100MHZ,
             reset      => BTNC,
             south_o(0) => LED16_B,
             south_o(1) => LED16_G,
             south_o(2) => LED16_R,
             west_o(0)  => LED17_B,
             west_o(1)  => LED17_G,
             west_o(2)  => LED17_R,
             south_i    => SW[0],
             west_i     => SW[1]
         );

end architecture Behavioral;