GowinSynthesis start
Running parser ...
Analyzing Verilog file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'
Analyzing included file 'psram_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":2)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":2)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":3)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":3)
Analyzing included file 'psram_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":29)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":29)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":30)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":30)
Analyzing Verilog file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Undeclared symbol '**', assumed default net type '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Undeclared symbol '**', assumed default net type '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Undeclared symbol '**', assumed default net type '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Undeclared symbol '**', assumed default net type '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Undeclared symbol '**', assumed default net type '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Undeclared symbol '**', assumed default net type '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_define.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file 'psram_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Analyzing included file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_local_param.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
Back to file '/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":1297)
WARN  (EX3788) : Block identifier is required on this block("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Compiling module 'PSRAM_Memory_Interface_HS_Top'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/PSRAM_TOP.v":5)
WARN  (EX2565) : Port '**' is not connected on this instance("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX3073) : Port '**' remains unconnected for this instance("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Compiling module '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Compiling module '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Compiling module '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Extracting RAM for identifier '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Extracting RAM for identifier '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Compiling module '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Extracting RAM for identifier '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Extracting RAM for identifier '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Compiling module '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
Compiling module '**'("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX2420) : Latch inferred for net '**'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX3791) : Expression size ** truncated to fit in target size **("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX1947) : Input port '**' remains unconnected for this instance("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
NOTE  (EX0101) : Current top module is "PSRAM_Memory_Interface_HS_Top"
WARN  (EX0211) : The output port "recalib" of module "~psram_lane.PSRAM_Memory_Interface_HS_Top" has no driver("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX0211) : The output port "recalib" of module "~psram_lane.PSRAM_Memory_Interface_HS_Top(Reverse_Clk="true")" has no driver("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX0211) : The output port "Cs_n" of module "~psram_init.PSRAM_Memory_Interface_HS_Top" has no driver("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX0211) : The output port "STEN[1]" of module "~psram_init.PSRAM_Memory_Interface_HS_Top" has no driver("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (EX0211) : The output port "STEN[0]" of module "~psram_init.PSRAM_Memory_Interface_HS_Top" has no driver("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/rwds_iodelay_gen[0].iodelay_rwds"("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/rwds_iodelay_gen[1].iodelay_rwds"("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
WARN  (NL0001) : Sweep user defined dangling instance "u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/genclkneg.u_ckn_gen"("/opt/Gowin/IDE/ipcore/PSRAM_HS/data/psram_code.v":0)
[5%] Running netlist conversion ...
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
[95%] Generate netlist file "/home/andy/Documents/Projects/Retrocomp/FPGA/Tang9k/tang9k-speccy/src/psram_memory_interface_hs/temp/PSRAM_HS/psram_memory_interface_hs.vg" completed
[98%] Generate netlist file "/home/andy/Documents/Projects/Retrocomp/FPGA/Tang9k/tang9k-speccy/src/psram_memory_interface_hs/temp/PSRAM_HS/psram_memory_interface_hs.vhg" completed
Generate template file "/home/andy/Documents/Projects/Retrocomp/FPGA/Tang9k/tang9k-speccy/src/psram_memory_interface_hs/temp/PSRAM_HS/psram_memory_interface_hs_tmp.vhd" completed
[100%] Generate report file "/home/andy/Documents/Projects/Retrocomp/FPGA/Tang9k/tang9k-speccy/src/psram_memory_interface_hs/temp/PSRAM_HS/psram_memory_interface_hs_syn.rpt.html" completed
GowinSynthesis finish
