# Verilog_base_module
æ‰‹æ•²çš„Verilogä»£ç åº“ï¼Œé‡Œé¢æœ‰FIFOï¼ŒUARTç­‰å¸¸ç”¨æ¨¡å—ã€‚
ç”¨äºå­¦ä¹ å’Œè®°å½•ã€‚

```
module_base
â”œâ”€ ğŸ“AD7606
â”‚  â”œâ”€ ğŸ“„ad7606_ctrl_logic.v
â”‚  â””â”€ ğŸ“„ad7606_spi_logic.v
â”œâ”€ ğŸ“AD9516
â”‚  â”œâ”€ ğŸ“„ad9516_spi_warpper.v
â”‚  â”œâ”€ ğŸ“„single_pluse.v
â”‚  â”œâ”€ ğŸ“„spi_ctrl.v
â”‚  â””â”€ ğŸ“„spi_logic.v
â”œâ”€ ğŸ“Artibiter
â”‚  â””â”€ ğŸ“Round Robin
â”‚     â”œâ”€ ğŸ“TB
â”‚     â”‚  â””â”€ ğŸ“„round_robin_tb.v
â”‚     â””â”€ ğŸ“„round_robin.v
â”œâ”€ ğŸ“AXI
â”‚  â”œâ”€ ğŸ“axi_lite
â”‚  â”‚  â”œâ”€ ğŸ“xgui
â”‚  â”‚  â”‚  â””â”€ ğŸ“„s_axi_lite_myself_v1_0.tcl
â”‚  â”‚  â”œâ”€ ğŸ“„component.xml
â”‚  â”‚  â””â”€ ğŸ“„s_axi_lite_myself.v
â”‚  â”œâ”€ ğŸ“m_axi
â”‚  â”‚  â””â”€ ğŸ“„m_axi_master_myself.v
â”‚  â””â”€ ğŸ“„axi_slave.v
â”œâ”€ ğŸ“DDR_to_FIFO
â”‚  â”œâ”€ ğŸ“„ddr2fifo.v
â”‚  â”œâ”€ ğŸ“„ddr3_4g_4ch_fsm.v
â”‚  â””â”€ ğŸ“„m_axi2ram_rd_and_wr.v
â”œâ”€ ğŸ“divide
â”‚  â””â”€ ğŸ“„divide.v
â”œâ”€ ğŸ“DS1302
â”‚  â”œâ”€ ğŸ“constrs_1
â”‚  â”‚  â””â”€ ğŸ“new
â”‚  â”‚     â””â”€ ğŸ“„ds1302.xdc
â”‚  â”œâ”€ ğŸ“sim_1
â”‚  â”‚  â””â”€ ğŸ“new
â”‚  â”‚     â”œâ”€ ğŸ“„top_sim.v
â”‚  â”‚     â””â”€ ğŸ“„wr.v
â”‚  â””â”€ ğŸ“sources_1
â”‚     â””â”€ ğŸ“new
â”‚        â”œâ”€ ğŸ“„divide.v
â”‚        â”œâ”€ ğŸ“„ds1302_control.v
â”‚        â”œâ”€ ğŸ“„ds1302_top.v
â”‚        â”œâ”€ ğŸ“„rst.v
â”‚        â”œâ”€ ğŸ“„single_pluse.v
â”‚        â”œâ”€ ğŸ“„spi_rd.v
â”‚        â””â”€ ğŸ“„spi_wr.v
â”œâ”€ ğŸ“FFT
â”‚  â”œâ”€ ğŸ“butterfly_module
â”‚  â”‚  â”œâ”€ ğŸ“„N16_butterfly_base_n4.v
â”‚  â”‚  â”œâ”€ ğŸ“„N4_butterfly_base_n4.v
â”‚  â”‚  â””â”€ ğŸ“„standard_butterfly_base_n4.v
â”‚  â”œâ”€ ğŸ“FFT_TOP
â”‚  â”‚  â””â”€ ğŸ“„N16_butterfly_base_n4_top.v
â”‚  â”œâ”€ ğŸ“matlab_sim
â”‚  â”‚  â”œâ”€ ğŸ“„butterfly_base_n4.m
â”‚  â”‚  â”œâ”€ ğŸ“„FFT_B4_N64.m
â”‚  â”‚  â”œâ”€ ğŸ“„fft_n64_base_n4.m
â”‚  â”‚  â”œâ”€ ğŸ“„my_fft.m
â”‚  â”‚  â”œâ”€ ğŸ“„rader.m
â”‚  â”‚  â”œâ”€ ğŸ“„test_basen4_fft.m
â”‚  â”‚  â””â”€ ğŸ“„top.m
â”‚  â”œâ”€ ğŸ“TB
â”‚  â”‚  â”œâ”€ ğŸ“„N16_butterfly_base_n4_tb.v
â”‚  â”‚  â””â”€ ğŸ“„N16_FFT_TOP_tb.v
â”‚  â”œâ”€ ğŸ“„butterfly_n16_base_n4.v
â”‚  â”œâ”€ ğŸ“„butterfly_n4_base_n4.v
â”‚  â”œâ”€ ğŸ“„complex_multiplier.v
â”‚  â”œâ”€ ğŸ“„fft_n4_base_n2.v
â”‚  â”œâ”€ ğŸ“„fft_n4_base_n4.v
â”‚  â”œâ”€ ğŸ“„fft_n64_base_n4.v
â”‚  â”œâ”€ ğŸ“„FFT_Photo.drawio
â”‚  â”œâ”€ ğŸ“„FFT_Photo.png
â”‚  â”œâ”€ ğŸ“„my_fft_n2.v
â”‚  â””â”€ ğŸ“„wave.txt
â”œâ”€ ğŸ“FIFO
â”‚  â”œâ”€ ğŸ“Async_fifo
â”‚  â”‚  â”œâ”€ ğŸ“tb
â”‚  â”‚  â”‚  â””â”€ ğŸ“„async_fifo_tb.v
â”‚  â”‚  â”œâ”€ ğŸ“„async_fifo.v
â”‚  â”‚  â”œâ”€ ğŸ“„async_fifo_rd_ctrl.v
â”‚  â”‚  â””â”€ ğŸ“„async_fifo_wr_ctrl.v
â”‚  â”œâ”€ ğŸ“first in first out async fifo
â”‚  â”‚  â”œâ”€ ğŸ“tb
â”‚  â”‚  â”‚  â””â”€ ğŸ“„first_in_first_out_async_fifo_tb.v
â”‚  â”‚  â”œâ”€ ğŸ“„async_fifo_rd_ctrl.v
â”‚  â”‚  â”œâ”€ ğŸ“„async_fifo_wr_ctrl.v
â”‚  â”‚  â”œâ”€ ğŸ“„beat_it_twice.v
â”‚  â”‚  â”œâ”€ ğŸ“„bin2gray.v
â”‚  â”‚  â”œâ”€ ğŸ“„fifo_defines.v
â”‚  â”‚  â”œâ”€ ğŸ“„first_word_fall_through.v
â”‚  â”‚  â”œâ”€ ğŸ“„gray2bin.v
â”‚  â”‚  â”œâ”€ ğŸ“„standard_fifo.v
â”‚  â”‚  â””â”€ ğŸ“„wave.txt
â”‚  â”œâ”€ ğŸ“new_fifo
â”‚  â”‚  â”œâ”€ ğŸ“async_fifo
â”‚  â”‚  â”‚  â”œâ”€ ğŸ“„async_fifo.v
â”‚  â”‚  â”‚  â”œâ”€ ğŸ“„beat_it_twice.v
â”‚  â”‚  â”‚  â””â”€ ğŸ“„simple_double_port_ram.v
â”‚  â”‚  â””â”€ ğŸ“sync_fifo
â”‚  â”‚     â”œâ”€ ğŸ“„simple_double_port_ram.v
â”‚  â”‚     â””â”€ ğŸ“„sync_fifo.v
â”‚  â””â”€ ğŸ“„simple_double_port_ram.v
â”œâ”€ ğŸ“FRE
â”‚  â””â”€ ğŸ“„freq_measure.v
â”œâ”€ ğŸ“hdmi
â”‚  â””â”€ ğŸ“„hdmi_driver.v
â”œâ”€ ğŸ“i2c
â”‚  â”œâ”€ ğŸ“tb
â”‚  â”‚  â””â”€ ğŸ“„i2c_interface.v
â”‚  â””â”€ ğŸ“„i2c_logic.v
â”œâ”€ ğŸ“project
â”‚  â”œâ”€ ğŸ“Acquisition and storage system
â”‚  â”‚  â”œâ”€ ğŸ“„Acquisition and storage system.drawio
â”‚  â”‚  â””â”€ ğŸ“„Acquisition and storage system.png
â”‚  â””â”€ ğŸ“Communication system
â”‚     â”œâ”€ ğŸ“„Communication system board.drawio
â”‚     â””â”€ ğŸ“„Communication system board.png
â”œâ”€ ğŸ“SDR_sdram
â”‚  â”œâ”€ ğŸ“tb
â”‚  â”‚  â”œâ”€ ğŸ“„auto_refresh_tb.v
â”‚  â”‚  â”œâ”€ ğŸ“„init_tb.v
â”‚  â”‚  â”œâ”€ ğŸ“„sdram_ctrl_tb.v
â”‚  â”‚  â””â”€ ğŸ“„sdram_model_plus.v
â”‚  â”œâ”€ ğŸ“„sdram2fifo.v
â”‚  â”œâ”€ ğŸ“„sdram_arbit.v
â”‚  â”œâ”€ ğŸ“„sdram_auto_refresh.v
â”‚  â”œâ”€ ğŸ“„sdram_ctrl.v
â”‚  â”œâ”€ ğŸ“„sdram_defines.v
â”‚  â”œâ”€ ğŸ“„sdram_init.v
â”‚  â”œâ”€ ğŸ“„sdram_read.v
â”‚  â””â”€ ğŸ“„sdram_write.v
â”œâ”€ ğŸ“speed_test
â”‚  â””â”€ ğŸ“„test_speed.v
â”œâ”€ ğŸ“start_to_reset
â”‚  â”œâ”€ ğŸ“„rst_and_signal_sync.v
â”‚  â”œâ”€ ğŸ“„single_pluse.v
â”‚  â””â”€ ğŸ“„start_rst_module.v
â”œâ”€ ğŸ“uart_warpper_v1
â”‚  â”œâ”€ ğŸ“„pps_uart_warpper.v
â”‚  â”œâ”€ ğŸ“„rx_logic.v
â”‚  â”œâ”€ ğŸ“„tx_logic.v
â”‚  â”œâ”€ ğŸ“„uart_warpper.v
â”‚  â”œâ”€ ğŸ“„uart_warpper_without_head_and_tail.v
â”‚  â””â”€ ğŸ“„uart_warpper_with_head_and_tail.v
â””â”€ ğŸ“„README.md
```