
## 
## HDLGen-ChatGPT 
### Digital Systems Design and Test Plan Capture, VHDL/Verilog Model, Testbench and EDA Project Generation.
#### Fearghal Morgan, John Patrick Byrne, Abishek Bupathi
##### Please cite the following paper if you use this work: Fearghal Morgan et al., "HDLGen-ChatGPT Case Study: RISC-V Processor VHDL and Verilog Model, Testbench and EDA Project Generation", 34th International Workshopd on Rapid System Prototyping (RSP), Sept 2023, in press.
##
#### [Project Setup instructions](https://tinyurl.com/34srhxjw) : Using a Python environment or application executable file
#### [Tutorials](https://tinyurl.com/zbjxa9fz) : Using HDLGen-ChatGPT / ChatGPT on a range of digital component design, including RISC-V
#### [Other link](https://tinyurl.com/4x53f828)
#### [HDLGen-ChatGPT application background](https://tinyurl.com/4x53f828) : Architecture and code walkthrough
#### [HDLGen-ChatGPT logic pseudo code capture guidelines](https://tinyurl.com/4x53f828)
#### [Latest ChatGPT prompt headers](https://tinyurl.com/4x53f828)
#### [Masters Thesis](https://vicicourse.s3.eu-west-1.amazonaws.com/HDLGen/RSP2023/HDLGen-ChatGPT_JPB.pdf), John Patrick Byrne “HDLGen-ChatGPT and ChatGPT Digital Systems Design Capture Automation”, May 2023, University of Galway
#### [User experiences](https://tinyurl.com/4x53f828)
##
#### [Kanban project management](https://github.com/users/abishek-bupathi/projects/1)
#### [Reference: links to online HDL testbench generators]([https://tinyurl.com/zbjxa9fz](https://vicicourse.s3.eu-west-1.amazonaws.com/HDLGen/Online+HDL+Generator+Examples.pdf))
##
### HDLGen-ChatGPT / ChatGPT / EDA toolsuite process diagram:
![image](https://vicicourse.s3.eu-west-1.amazonaws.com/HDLGen/HDLGen_ChatGPT_DetailedProcessDiagram.png)


