<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="impl_1" LaunchPart="xc7a35tcpg236-1" LaunchTime="1543574639">
  <File Type="BITSTR-BMM" Name="CPU_bd.bmm"/>
  <File Type="OPT-METHODOLOGY-DRC" Name="CPU_methodology_drc_opted.rpt"/>
  <File Type="INIT-TIMING" Name="CPU_timing_summary_init.rpt"/>
  <File Type="ROUTE-PWR" Name="CPU_power_routed.rpt"/>
  <File Type="PA-TCL" Name="CPU.tcl"/>
  <File Type="OPT-TIMING" Name="CPU_timing_summary_opted.rpt"/>
  <File Type="OPT-DCP" Name="CPU_opt.dcp"/>
  <File Type="ROUTE-PWR-SUM" Name="CPU_power_summary_routed.pb"/>
  <File Type="REPORTS-TCL" Name="CPU_reports.tcl"/>
  <File Type="OPT-DRC" Name="CPU_drc_opted.rpt"/>
  <File Type="OPT-HWDEF" Name="CPU.hwdef"/>
  <File Type="PWROPT-DCP" Name="CPU_pwropt.dcp"/>
  <File Type="PWROPT-DRC" Name="CPU_drc_pwropted.rpt"/>
  <File Type="PWROPT-TIMING" Name="CPU_timing_summary_pwropted.rpt"/>
  <File Type="PLACE-DCP" Name="CPU_placed.dcp"/>
  <File Type="PLACE-IO" Name="CPU_io_placed.rpt"/>
  <File Type="PLACE-CLK" Name="CPU_clock_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL" Name="CPU_utilization_placed.rpt"/>
  <File Type="PLACE-UTIL-PB" Name="CPU_utilization_placed.pb"/>
  <File Type="PLACE-CTRL" Name="CPU_control_sets_placed.rpt"/>
  <File Type="PLACE-SIMILARITY" Name="CPU_incremental_reuse_placed.rpt"/>
  <File Type="PLACE-PRE-SIMILARITY" Name="CPU_incremental_reuse_pre_placed.rpt"/>
  <File Type="BG-BGN" Name="CPU.bgn"/>
  <File Type="PLACE-TIMING" Name="CPU_timing_summary_placed.rpt"/>
  <File Type="POSTPLACE-PWROPT-DCP" Name="CPU_postplace_pwropt.dcp"/>
  <File Type="BG-BIN" Name="CPU.bin"/>
  <File Type="POSTPLACE-PWROPT-TIMING" Name="CPU_timing_summary_postplace_pwropted.rpt"/>
  <File Type="PHYSOPT-DCP" Name="CPU_physopt.dcp"/>
  <File Type="PHYSOPT-DRC" Name="CPU_drc_physopted.rpt"/>
  <File Type="BITSTR-MSK" Name="CPU.msk"/>
  <File Type="PHYSOPT-TIMING" Name="CPU_timing_summary_physopted.rpt"/>
  <File Type="ROUTE-ERROR-DCP" Name="CPU_routed_error.dcp"/>
  <File Type="ROUTE-DCP" Name="CPU_routed.dcp"/>
  <File Type="ROUTE-BLACKBOX-DCP" Name="CPU_routed_bb.dcp"/>
  <File Type="ROUTE-DRC" Name="CPU_drc_routed.rpt"/>
  <File Type="ROUTE-DRC-PB" Name="CPU_drc_routed.pb"/>
  <File Type="BITSTR-LTX" Name="debug_nets.ltx"/>
  <File Type="BITSTR-LTX" Name="CPU.ltx"/>
  <File Type="ROUTE-DRC-RPX" Name="CPU_drc_routed.rpx"/>
  <File Type="BITSTR-MMI" Name="CPU.mmi"/>
  <File Type="ROUTE-METHODOLOGY-DRC" Name="CPU_methodology_drc_routed.rpt"/>
  <File Type="ROUTE-METHODOLOGY-DRC-RPX" Name="CPU_methodology_drc_routed.rpx"/>
  <File Type="BITSTR-SYSDEF" Name="CPU.sysdef"/>
  <File Type="ROUTE-METHODOLOGY-DRC-PB" Name="CPU_methodology_drc_routed.pb"/>
  <File Type="ROUTE-PWR-RPX" Name="CPU_power_routed.rpx"/>
  <File Type="ROUTE-STATUS" Name="CPU_route_status.rpt"/>
  <File Type="ROUTE-STATUS-PB" Name="CPU_route_status.pb"/>
  <File Type="ROUTE-TIMINGSUMMARY" Name="CPU_timing_summary_routed.rpt"/>
  <File Type="ROUTE-TIMING-PB" Name="CPU_timing_summary_routed.pb"/>
  <File Type="ROUTE-TIMING-RPX" Name="CPU_timing_summary_routed.rpx"/>
  <File Type="ROUTE-SIMILARITY" Name="CPU_incremental_reuse_routed.rpt"/>
  <File Type="ROUTE-CLK" Name="CPU_clock_utilization_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW" Name="CPU_bus_skew_routed.rpt"/>
  <File Type="ROUTE-BUS-SKEW-PB" Name="CPU_bus_skew_routed.pb"/>
  <File Type="ROUTE-BUS-SKEW-RPX" Name="CPU_bus_skew_routed.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-DCP" Name="CPU_postroute_physopt.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-BLACKBOX-DCP" Name="CPU_postroute_physopt_bb.dcp"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING" Name="CPU_timing_summary_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-PB" Name="CPU_timing_summary_postroute_physopted.pb"/>
  <File Type="POSTROUTE-PHYSOPT-TIMING-RPX" Name="CPU_timing_summary_postroute_physopted.rpx"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW" Name="CPU_bus_skew_postroute_physopted.rpt"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-PB" Name="CPU_bus_skew_postroute_physopted.pb"/>
  <File Type="BG-BIT" Name="CPU.bit"/>
  <File Type="POSTROUTE-PHYSOPT-BUS-SKEW-RPX" Name="CPU_bus_skew_postroute_physopted.rpx"/>
  <File Type="BITSTR-RBT" Name="CPU.rbt"/>
  <File Type="BITSTR-NKY" Name="CPU.nky"/>
  <File Type="BG-DRC" Name="CPU.drc"/>
  <File Type="RDI-RDI" Name="CPU.vdi"/>
  <File Type="WBT-USG" Name="usage_statistics_webtalk.html"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/imports/new/AU_7_seg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../NILAAN/Lab 7/Lab 7.srcs/sources_1/new/AU_7_seg.vhd"/>
        <Attr Name="ImportTime" Val="1540476777"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Decoder_2_to_4..vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../new/Decoder_2_to_4..vhd"/>
        <Attr Name="ImportTime" Val="1538626910"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Decoder_3_to_8.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../project 000/CPU/CPU.srcs/sources_1/imports/new/Decoder_3_to_8.vhd"/>
        <Attr Name="ImportTime" Val="1538626910"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/FA.vhd"/>
        <Attr Name="ImportTime" Val="1539193551"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/FA1.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../new/FA1.vhd"/>
        <Attr Name="ImportTime" Val="1538535090"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB2/RCA3/LAB 9-10.srcs/sources_1/imports/new/HA.vhd"/>
        <Attr Name="ImportTime" Val="1539193063"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB2/Instructiondecorder/Instructiondecorder.srcs/sources_1/new/InsDecoder.vhd"/>
        <Attr Name="ImportTime" Val="1542306168"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/LUT_16_7.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../NILAAN/Lab 7/Lab 7.srcs/sources_1/new/LUT_16_7.vhd"/>
        <Attr Name="ImportTime" Val="1540475312"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/LUT_8_12.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/ProgramCounter.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB2/RCA3/LAB 9-10.srcs/sources_1/new/RCA_3.vhd"/>
        <Attr Name="ImportTime" Val="1541741085"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/RCA_4.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/RCA_4.vhd"/>
        <Attr Name="ImportTime" Val="1542717986"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../LAB2/Reg/Reg.srcs/sources_1/imports/new/Reg.vhd"/>
        <Attr Name="ImportTime" Val="1539854764"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/RegBank.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/Slow_Clk.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../../NILAAN/Lab 5/Lab 5.srcs/sources_1/new/Slow_Clk.vhd"/>
        <Attr Name="ImportTime" Val="1541083903"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/TSB3_bit_2_way.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_1/project_1.srcs/sources_1/new/TSB3_bit_2_way.vhd"/>
        <Attr Name="ImportTime" Val="1542220798"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/TSB4_bit_2_way.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/imports/new/TSB4_bit_8_way.vhd">
      <FileInfo>
        <Attr Name="ImportPath" Val="$PPRDIR/../project_1/project_1.srcs/sources_1/new/TSB4_bit_8_way.vhd"/>
        <Attr Name="ImportTime" Val="1542220900"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/CPU.vhd">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="CPU"/>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/Downloads/Basys3Labs.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Downloads/Basys3Labs.xdc"/>
        <Attr Name="ImportTime" Val="1543170810"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2018"/>
    <Step Id="init_design"/>
    <Step Id="opt_design"/>
    <Step Id="power_opt_design"/>
    <Step Id="place_design"/>
    <Step Id="post_place_power_opt_design"/>
    <Step Id="phys_opt_design"/>
    <Step Id="route_design"/>
    <Step Id="post_route_phys_opt_design"/>
    <Step Id="write_bitstream"/>
  </Strategy>
</GenRun>
