{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1735527013821 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1735527013821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 30 10:50:13 2024 " "Processing started: Mon Dec 30 10:50:13 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1735527013821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1735527013821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_57 -c clock_57 " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_57 -c clock_57" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1735527013821 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "10 10 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 10 of the 10 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1735527015380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/time_stopwatch_run.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/time_stopwatch_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_stopwatch_run " "Found entity 1: time_stopwatch_run" {  } { { "design_sources_57/time_stopwatch_run.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/time_stopwatch_run.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/time_stopwatch_record_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/time_stopwatch_record_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_stopwatch_record_57 " "Found entity 1: time_stopwatch_record_57" {  } { { "design_sources_57/time_stopwatch_record_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/time_stopwatch_record_57.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015495 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "design_sources_57/deshake_57.v " "Can't analyze file -- file design_sources_57/deshake_57.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1735527015497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/bell_sound_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/bell_sound_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 bell_sound_57 " "Found entity 1: bell_sound_57" {  } { { "design_sources_57/bell_sound_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/bell_sound_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/clock_top_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/clock_top_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_top_57 " "Found entity 1: clock_top_57" {  } { { "design_sources_57/clock_top_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/clock_top_57.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/fre_div_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/fre_div_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_div_57 " "Found entity 1: fre_div_57" {  } { { "design_sources_57/fre_div_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/fre_div_57.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/register_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/register_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_57 " "Found entity 1: register_57" {  } { { "design_sources_57/register_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/register_57.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/display_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/display_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_57 " "Found entity 1: display_57" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/week_ctrl_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/week_ctrl_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 week_ctrl_57 " "Found entity 1: week_ctrl_57" {  } { { "design_sources_57/week_ctrl_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/week_ctrl_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/time_clock_correct_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/time_clock_correct_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_clock_correct_57 " "Found entity 1: time_clock_correct_57" {  } { { "design_sources_57/time_clock_correct_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/time_clock_correct_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/deshake1_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/deshake1_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 deshake1_57 " "Found entity 1: deshake1_57" {  } { { "design_sources_57/deshake1_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/deshake1_57.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/time_alarm_set_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/time_alarm_set_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 time_alarm_set_57 " "Found entity 1: time_alarm_set_57" {  } { { "design_sources_57/time_alarm_set_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/time_alarm_set_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/led_light_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/led_light_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_light_57 " "Found entity 1: led_light_57" {  } { { "design_sources_57/led_light_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/led_light_57.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "design_sources_57/bell_led_ctrl_57.v 1 1 " "Found 1 design units, including 1 entities, in source file design_sources_57/bell_led_ctrl_57.v" { { "Info" "ISGN_ENTITY_NAME" "1 bell_led_ctrl_57 " "Found entity 1: bell_led_ctrl_57" {  } { { "design_sources_57/bell_led_ctrl_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/bell_led_ctrl_57.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527015657 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527015657 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "display_57 " "Elaborating entity \"display_57\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1735527015825 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 display_57.v(93) " "Verilog HDL assignment warning at display_57.v(93): truncated value with size 32 to match size of target (4)" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1735527015846 "|display_57"}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "6 " "Inferred 6 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "design_sources_57/display_57.v" "Mod0" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 95 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527016327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "design_sources_57/display_57.v" "Div0" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 96 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527016327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "design_sources_57/display_57.v" "Mod1" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 98 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527016327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "design_sources_57/display_57.v" "Div1" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 99 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527016327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "design_sources_57/display_57.v" "Mod2" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 101 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527016327 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "design_sources_57/display_57.v" "Div2" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 102 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527016327 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1735527016327 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 95 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527016399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735527016400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735527016400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735527016400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735527016400 ""}  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 95 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735527016400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_c8m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_c8m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_c8m " "Found entity 1: lpm_divide_c8m" {  } { { "db/lpm_divide_c8m.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/lpm_divide_c8m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527016473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527016473 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527016512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527016512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527016541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527016541 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527016617 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527016617 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527016671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527016671 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div0 " "Elaborated megafunction instantiation \"lpm_divide:Div0\"" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 96 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527016717 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div0 " "Instantiated megafunction \"lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735527016717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735527016717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735527016717 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1735527016717 ""}  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 96 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1735527016717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_9gm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_9gm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_9gm " "Found entity 1: lpm_divide_9gm" {  } { { "db/lpm_divide_9gm.tdf" "" { Text "E:/projects_2024/digital_circuit/clock/db/lpm_divide_9gm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1735527016755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1735527016755 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1735527017098 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1735527017572 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527017572 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_05_57 " "No output dependent on input pin \"clk_05_57\"" {  } { { "design_sources_57/display_57.v" "" { Text "E:/projects_2024/digital_circuit/clock/design_sources_57/display_57.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1735527017680 "|display_57|clk_05_57"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1735527017680 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "430 " "Implemented 430 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1735527017681 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1735527017681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "381 " "Implemented 381 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1735527017681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1735527017681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4671 " "Peak virtual memory: 4671 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1735527017719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 30 10:50:17 2024 " "Processing ended: Mon Dec 30 10:50:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1735527017719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1735527017719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1735527017719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1735527017719 ""}
