module wideexpr_00067(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = (((ctrl[1]?(+(6'b110001))<((1'sb0)^(1'sb0)):$unsigned(-(6'sb100101))))>>>(s6))>>>(4'sb1011);
  assign y1 = (+((((ctrl[6]?$signed((5'sb11110)<=(|(3'sb010))):(ctrl[2]?($signed(s4))<<(1'sb0):(1'sb0)>>>($unsigned($signed(2'b11))))))&(s6))>>(((ctrl[3]?$unsigned(s3):((ctrl[4]?$signed($signed(1'sb0)):6'b001100))-((3'b010)^~($unsigned({2{s1}})))))|({((ctrl[3]?(ctrl[2]?$unsigned(s5):(ctrl[0]?s0:u0)):{1{(u3)-(u1)}}))>>>((((5'sb11011)>>>(3'b010))-((s3)^~(2'sb01)))>>($unsigned((s1)>>(u0)))),4'b1110,(($signed((3'sb101)-(4'sb1011)))>>>(((ctrl[4]?s7:1'sb1))>>>(s4)))>=(+(4'sb1101))}))))>>>((ctrl[2]?~^(+($signed(-((-(s1))^($signed({2'sb11,5'sb10010,s2,6'b110010})))))):(ctrl[3]?$signed(2'sb11):(s7)-(|((((ctrl[3]?(u6)>>(u5):(s6)<(4'b0001)))<<<(s0))<=((ctrl[2]?$unsigned(s2):2'b11)))))));
  assign y2 = (ctrl[2]?3'sb111:(ctrl[0]?(((ctrl[7]?s7:s2))>>>((~&(s3))^~({2'sb10,s0,2'sb01})))>>>((s1)^~($signed({4'sb0111}))):-(s7)));
  assign y3 = {(ctrl[6]?+((-(6'sb101000))>>>({u7,s0})):(ctrl[2]?(($signed((s1)^~((ctrl[0]?s2:2'sb00))))-(s6))&((ctrl[5]?-({s0,5'sb11010}):$signed(s1))):-((ctrl[3]?($signed({4{(s6)-(s5)}}))-(s0):($signed(+((u5)|(u7))))+(5'sb11011))))),$unsigned((s7)^(($signed((ctrl[6]?(ctrl[6]?((5'sb00001)>>>(3'b111))&({2{6'sb001011}}):{2{(5'b00101)^~(s2)}}):$signed($signed((s6)==(4'sb1101))))))&((4'sb0111)<<(2'sb11))))};
  assign y4 = (ctrl[3]?(ctrl[3]?u4:$signed({((s1)|(5'sb00001))>>((ctrl[5]?s2:-(3'b000))),$signed({$signed(3'sb101),$unsigned(u3),(6'b001100)<=(s5)})})):{4{$signed((ctrl[7]?{$signed((ctrl[7]?3'sb110:4'sb0011)),(-(s2))>>((1'sb0)<<<(s1)),$signed(~^(3'b110))}:(({2{3'sb101}})<=((ctrl[2]?2'b11:s6)))&(u4)))}});
  assign y5 = 3'sb101;
  assign y6 = s4;
  assign y7 = (ctrl[1]?((ctrl[1]?($signed(-((ctrl[1]?{6'b001111,2'sb01,s1}:(5'b10100)-(4'b0110)))))^~((s3)>>($signed(({3{u1}})<<((u3)&(u4))))):3'sb110))&(s1):$signed({((~($signed((s5)|(s5))))<=({($signed(3'sb111))>>(1'sb0),$unsigned((ctrl[5]?6'b111001:s4))}))==($signed((((3'sb111)<=(1'sb1))>=((3'sb100)>>>(s7)))<({2{(s5)|(s4)}})))}));
endmodule
