<!doctype html>
<html>
<head>
<title>ATTR_109 (PCIE_ATTRIB) Register</title>
<meta name="robots" content="noindex, nofollow" />
<link rel="stylesheet" type="text/css" href="./_register_reference.css">
<script src="xilfunctions.js" type="text/javascript"></script>
</head>
<body>
<p class=header><a href=# onclick=gotoTopic("_overview.html")>Zynq UltraScale+ Devices Register Reference</a> &gt; <a href=# onclick=gotoTopic("_module_summary.html")>Module Summary</a> &gt; <a href=# onclick=gotoTopic("mod___pcie_attrib.html")>PCIE_ATTRIB Module</a> &gt; ATTR_109 (PCIE_ATTRIB) Register</p><h1>ATTR_109 (PCIE_ATTRIB) Register</h1>
<h2>ATTR_109 (PCIE_ATTRIB) Register Description</h2>
<table class=noborder>
<tr valign=top><th width=20% class=sumparam>Register Name</th><td width=80% class=noborder>ATTR_109</td></tr>
<tr valign=top><th class=sumparam>Relative Address</th><td class="noborder hex" id="registerOffset">0x00000001B4</td></tr>
<tr valign=top><th class=sumparam>Absolute Address</th><td class=noborder>
<span class="hex">0x00FD4801B4</span> (PCIE_ATTRIB)
</td></tr>
<tr valign=top><th class=sumparam>Width</th><td class=noborder>32</td></tr>
<tr valign=top><th class=sumparam>Type</th><td class="tooltip2rr noborder">rw<span class="tooltiptext2rr">Normal read/write</span></td></tr>
<tr valign=top><th class=sumparam>Reset Value</th><td class="noborder hex">0x00007E04</td></tr>
<tr valign=top><th class=sumparam>Description</th><td class=noborder>ATTR_109</td></tr>
</table>
<p>This register should only be written to during reset of the PCIe block</p>
<h2>ATTR_109 (PCIE_ATTRIB) Register Bit-Field Summary</h2>
<table>
<tr valign=top><th width=20%>Field Name</th><th width=10%>Bits</th><th width=10%>Type</th><th width=10%>Reset Value</th><th width=50%>Description</th></tr>
<tr valign=top><td>attr_tecrc_ep_inv</td><td class="center">15</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x0</td><td>Not currently in use.<br/>Invert ECRC generated by block when trn_tecrc_gen_n and trn_terrfwd_n are asserted.</td></tr>
<tr valign=top><td>attr_recrc_chk_trim</td><td class="center">14</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1</td><td>Enables td bit clear and ECRC trim on received TLPs FALSE == dont trim TRUE == trim.</td></tr>
<tr valign=top><td>attr_recrc_chk</td><td class="center">13:12</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x3</td><td>Enables ECRC check on received TLPs 0 == dont check 1 == always check 3 == check if enabled by ECRC check enable bit of AER cap structure</td></tr>
<tr valign=top><td>attr_vc0_tx_lastpacket</td><td class="center">11:7</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x1C</td><td>Index of last packet buffer used by TX TLM (i.e. number of buffers - 1). Calculated from max payload size supported and the number of brams configured for transmit</td></tr>
<tr valign=top><td>attr_vc0_total_credits_ph</td><td class="center"> 6:0</td><td class="tooltip3rr">rw<span class="tooltiptext2rr">Normal read/write</span></td><td class="hex center">0x4</td><td>Number of credits that should be advertised for Posted headers received on Virtual Channel 0. The sum of the posted, non posted, and completion header credits must be &lt;= 80</td></tr>
</table><p id=foot class=footer></p>
</body>
</html>