###############################################################
#  Generated by:      Cadence Tempus 22.10-p001_1
#  OS:                Linux x86_64(Host ID arc-schaumont-class-vm)
#  Generated on:      Mon Dec  4 18:56:26 2023
#  Design:            filter_top
#  Command:           report_timing -early -max_paths 3 > pipe_early.rpt
###############################################################
Path 1: MET Hold Check with Pin fir_filter_din_r_reg[6]/CK 
Endpoint:   fir_filter_din_r_reg[6]/D (v) checked with  leading edge of 'Clk'
Beginpoint: Din[6]                    (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.000
+ Hold                          0.000
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.000
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc       Cell      Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Din[6] v  -         -      0.000    0.000  
      fir_filter_din_r_reg[6]  D v       DFFRHQX1  0.000  0.000    0.000  
      ---------------------------------------------------------------------
Path 2: MET Hold Check with Pin fir_filter_din_r_reg[5]/CK 
Endpoint:   fir_filter_din_r_reg[5]/D (v) checked with  leading edge of 'Clk'
Beginpoint: Din[5]                    (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.000
+ Hold                          0.000
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.000
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc       Cell      Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Din[5] v  -         -      0.000    0.000  
      fir_filter_din_r_reg[5]  D v       DFFRHQX1  0.000  0.000    0.000  
      ---------------------------------------------------------------------
Path 3: MET Hold Check with Pin fir_filter_din_r_reg[0]/CK 
Endpoint:   fir_filter_din_r_reg[0]/D (v) checked with  leading edge of 'Clk'
Beginpoint: Din[0]                    (v) triggered by  leading edge of 'Clk'
Path Groups: {Clk}
Other End Arrival Time          0.000
+ Hold                          0.000
+ Phase Shift                   0.000
= Required Time                 0.000
  Arrival Time                  0.000
  Slack Time                    0.000
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
      ---------------------------------------------------------------------
      Instance                 Arc       Cell      Delay  Arrival  Required  
                                                          Time     Time  
      ---------------------------------------------------------------------
      -                        Din[0] v  -         -      0.000    0.000  
      fir_filter_din_r_reg[0]  D v       DFFRHQX1  0.000  0.000    0.000  
      ---------------------------------------------------------------------

