

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_153_11'
================================================================
* Date:           Fri Jun  2 02:54:31 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.295 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_11  |       16|       16|         8|          1|          1|    10|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     24|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|      87|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      87|     92|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |              Instance             |            Module            | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |fdiv_32ns_32ns_32_7_no_dsp_1_U264  |fdiv_32ns_32ns_32_7_no_dsp_1  |        0|   0|  0|   0|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+
    |Total                              |                              |        0|   0|  0|   0|    0|
    +-----------------------------------+------------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln153_fu_90_p2   |         +|   0|  0|  13|           4|           1|
    |icmp_ln153_fu_84_p2  |      icmp|   0|  0|   9|           4|           4|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  24|           9|           7|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2     |   9|          2|    4|          8|
    |i_fu_34                  |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|   10|         20|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |i_7_cast_reg_122                  |   4|   0|   64|         60|
    |i_fu_34                           |   4|   0|    4|          0|
    |i_7_cast_reg_122                  |  64|  32|   64|         60|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  87|  32|  147|        120|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |          Source Object         |    C Type    |
+----------------------+-----+-----+------------+--------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_153_11|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_153_11|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_153_11|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_153_11|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_153_11|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  DNN_Pipeline_VITIS_LOOP_153_11|  return value|
|temp_output_address0  |  out|    4|   ap_memory|                     temp_output|         array|
|temp_output_ce0       |  out|    1|   ap_memory|                     temp_output|         array|
|temp_output_q0        |   in|   32|   ap_memory|                     temp_output|         array|
|s_reload              |   in|   32|     ap_none|                        s_reload|        scalar|
|output_r_address0     |  out|    4|   ap_memory|                        output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|                        output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|                        output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|                        output_r|         array|
+----------------------+-----+-----+------------+--------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %s_reload"   --->   Operation 12 'read' 's_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [DNN.cpp:153]   --->   Operation 15 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln153 = icmp_eq  i4 %i_2, i4 10" [DNN.cpp:153]   --->   Operation 17 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln153 = add i4 %i_2, i4 1" [DNN.cpp:153]   --->   Operation 19 'add' 'add_ln153' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %.split2, void %.preheader.preheader.exitStub" [DNN.cpp:153]   --->   Operation 20 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_2" [DNN.cpp:153]   --->   Operation 21 'zext' 'i_7_cast' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_output_addr = getelementptr i32 %temp_output, i64 0, i64 %i_7_cast" [DNN.cpp:154]   --->   Operation 22 'getelementptr' 'temp_output_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%temp_output_load = load i4 %temp_output_addr" [DNN.cpp:154]   --->   Operation 23 'load' 'temp_output_load' <Predicate = (!icmp_ln153)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln153 = store i4 %add_ln153, i4 %i" [DNN.cpp:153]   --->   Operation 24 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 21.2>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%temp_output_load = load i4 %temp_output_addr" [DNN.cpp:154]   --->   Operation 25 'load' 'temp_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [7/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 26 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 18.9>
ST_3 : Operation 27 [6/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 27 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 18.9>
ST_4 : Operation 28 [5/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 28 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 18.9>
ST_5 : Operation 29 [4/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 29 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.9>
ST_6 : Operation 30 [3/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 30 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.9>
ST_7 : Operation 31 [2/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 31 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 21.2>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [DNN.cpp:153]   --->   Operation 32 'specloopname' 'specloopname_ln153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 33 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %i_7_cast" [DNN.cpp:154]   --->   Operation 34 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln154 = store i32 %div, i4 %output_addr" [DNN.cpp:154]   --->   Operation 35 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ temp_output]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ s_reload]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                  (alloca           ) [ 010000000]
s_reload_read      (read             ) [ 011111111]
store_ln0          (store            ) [ 000000000]
br_ln0             (br               ) [ 000000000]
i_2                (load             ) [ 000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000]
icmp_ln153         (icmp             ) [ 011111110]
empty              (speclooptripcount) [ 000000000]
add_ln153          (add              ) [ 000000000]
br_ln153           (br               ) [ 000000000]
i_7_cast           (zext             ) [ 011111111]
temp_output_addr   (getelementptr    ) [ 011000000]
store_ln153        (store            ) [ 000000000]
temp_output_load   (load             ) [ 010111111]
specloopname_ln153 (specloopname     ) [ 000000000]
div                (fdiv             ) [ 000000000]
output_addr        (getelementptr    ) [ 000000000]
store_ln154        (store            ) [ 000000000]
br_ln0             (br               ) [ 000000000]
ret_ln0            (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="temp_output">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="temp_output"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="s_reload">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="s_reload"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="output_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.float"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="i_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="s_reload_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="32" slack="0"/>
<pin id="40" dir="0" index="1" bw="32" slack="0"/>
<pin id="41" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="s_reload_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="temp_output_addr_gep_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="1" slack="0"/>
<pin id="47" dir="0" index="2" bw="4" slack="0"/>
<pin id="48" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="temp_output_addr/1 "/>
</bind>
</comp>

<comp id="51" class="1004" name="grp_access_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="4" slack="0"/>
<pin id="53" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="54" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="55" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="temp_output_load/1 "/>
</bind>
</comp>

<comp id="57" class="1004" name="output_addr_gep_fu_57">
<pin_list>
<pin id="58" dir="0" index="0" bw="32" slack="0"/>
<pin id="59" dir="0" index="1" bw="1" slack="0"/>
<pin id="60" dir="0" index="2" bw="4" slack="7"/>
<pin id="61" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/8 "/>
</bind>
</comp>

<comp id="64" class="1004" name="store_ln154_access_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="4" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="68" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln154/8 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="32" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="1"/>
<pin id="73" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="div/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="store_ln0_store_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="0" index="1" bw="4" slack="0"/>
<pin id="79" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="i_2_load_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="0"/>
<pin id="83" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="icmp_ln153_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="4" slack="0"/>
<pin id="86" dir="0" index="1" bw="4" slack="0"/>
<pin id="87" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln153/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="add_ln153_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="4" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln153/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="i_7_cast_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="4" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_7_cast/1 "/>
</bind>
</comp>

<comp id="101" class="1004" name="store_ln153_store_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="4" slack="0"/>
<pin id="103" dir="0" index="1" bw="4" slack="0"/>
<pin id="104" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln153/1 "/>
</bind>
</comp>

<comp id="106" class="1005" name="i_reg_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="4" slack="0"/>
<pin id="108" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="113" class="1005" name="s_reload_read_reg_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="1"/>
<pin id="115" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s_reload_read "/>
</bind>
</comp>

<comp id="118" class="1005" name="icmp_ln153_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="6"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln153 "/>
</bind>
</comp>

<comp id="122" class="1005" name="i_7_cast_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="7"/>
<pin id="124" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="i_7_cast "/>
</bind>
</comp>

<comp id="127" class="1005" name="temp_output_addr_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="4" slack="1"/>
<pin id="129" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="temp_output_addr "/>
</bind>
</comp>

<comp id="132" class="1005" name="temp_output_load_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="1"/>
<pin id="134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_output_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="2" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="0" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="28" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="44" pin="3"/><net_sink comp="51" pin=0"/></net>

<net id="62"><net_src comp="4" pin="0"/><net_sink comp="57" pin=0"/></net>

<net id="63"><net_src comp="28" pin="0"/><net_sink comp="57" pin=1"/></net>

<net id="69"><net_src comp="57" pin="3"/><net_sink comp="64" pin=0"/></net>

<net id="74"><net_src comp="70" pin="2"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="51" pin="3"/><net_sink comp="70" pin=0"/></net>

<net id="80"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="88"><net_src comp="81" pin="1"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="94"><net_src comp="81" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="26" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="99"><net_src comp="81" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="100"><net_src comp="96" pin="1"/><net_sink comp="44" pin=2"/></net>

<net id="105"><net_src comp="90" pin="2"/><net_sink comp="101" pin=0"/></net>

<net id="109"><net_src comp="34" pin="1"/><net_sink comp="106" pin=0"/></net>

<net id="110"><net_src comp="106" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="111"><net_src comp="106" pin="1"/><net_sink comp="81" pin=0"/></net>

<net id="112"><net_src comp="106" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="116"><net_src comp="38" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="121"><net_src comp="84" pin="2"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="96" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="57" pin=2"/></net>

<net id="130"><net_src comp="44" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="51" pin=0"/></net>

<net id="135"><net_src comp="51" pin="3"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="70" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {8 }
 - Input state : 
	Port: DNN_Pipeline_VITIS_LOOP_153_11 : temp_output | {1 2 }
	Port: DNN_Pipeline_VITIS_LOOP_153_11 : s_reload | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_2 : 1
		icmp_ln153 : 2
		add_ln153 : 2
		br_ln153 : 3
		i_7_cast : 2
		temp_output_addr : 3
		temp_output_load : 4
		store_ln153 : 3
	State 2
		div : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
		store_ln154 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|    add   |      add_ln153_fu_90     |    0    |    13   |
|----------|--------------------------|---------|---------|
|   icmp   |     icmp_ln153_fu_84     |    0    |    9    |
|----------|--------------------------|---------|---------|
|   read   | s_reload_read_read_fu_38 |    0    |    0    |
|----------|--------------------------|---------|---------|
|   fdiv   |         grp_fu_70        |    0    |    0    |
|----------|--------------------------|---------|---------|
|   zext   |      i_7_cast_fu_96      |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |    22   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|    i_7_cast_reg_122    |   64   |
|        i_reg_106       |    4   |
|   icmp_ln153_reg_118   |    1   |
|  s_reload_read_reg_113 |   32   |
|temp_output_addr_reg_127|    4   |
|temp_output_load_reg_132|   32   |
+------------------------+--------+
|          Total         |   137  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_51 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_70    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   72   ||  3.176  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   22   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   137  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   137  |   40   |
+-----------+--------+--------+--------+
