Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date             : Wed Jun 26 09:42:07 2024
| Host             : hjalte-x1gen6 running 64-bit major release  (build 9200)
| Command          : report_power -file LC3Zybo_top_power_routed.rpt -pb LC3Zybo_top_power_summary_routed.pb -rpx LC3Zybo_top_power_routed.rpx
| Design           : LC3Zybo_top
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.255        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.159        |
| Device Static (W)        | 0.096        |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 82.1         |
| Junction Temperature (C) | 27.9         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.005 |        5 |       --- |             --- |
| Slice Logic             |     0.008 |     5912 |       --- |             --- |
|   LUT as Logic          |     0.007 |     3247 |     17600 |           18.45 |
|   Register              |    <0.001 |     2043 |     35200 |            5.80 |
|   CARRY4                |    <0.001 |      208 |      4400 |            4.73 |
|   LUT as Shift Register |    <0.001 |       47 |      6000 |            0.78 |
|   F7/F8 Muxes           |    <0.001 |      123 |     17600 |            0.70 |
|   BUFG                  |    <0.001 |        5 |        32 |           15.63 |
|   Others                |     0.000 |      193 |       --- |             --- |
| Signals                 |     0.009 |     4685 |       --- |             --- |
| Block RAM               |     0.028 |       32 |        60 |           53.33 |
| PLL                     |     0.106 |        1 |         2 |           50.00 |
| DSPs                    |    <0.001 |        1 |        80 |            1.25 |
| I/O                     |     0.002 |       15 |       100 |           15.00 |
| PS7                     |     0.000 |        1 |       --- |             --- |
| Static Power            |     0.096 |          |           |                 |
| Total                   |     0.255 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.062 |       0.057 |      0.005 |
| Vccaux    |       1.800 |     0.060 |       0.054 |      0.006 |
| Vcco33    |       3.300 |     0.002 |       0.001 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.004 |       0.002 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.017 |       0.000 |      0.017 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------+--------------------------------------------------------------------+-----------------+
| Clock                       | Domain                                                             | Constraint (ns) |
+-----------------------------+--------------------------------------------------------------------+-----------------+
| Inst_clk_generator/CLKFBOUT | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/Inst_clk_generator/CLKFBOUT |             8.0 |
| clk                         | Inst_ZyboVIOSE_wrapper/Inst_ZyboVIO_SE/clk                         |            20.0 |
| sys_clk_pin                 | clk125                                                             |             8.0 |
+-----------------------------+--------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------+-----------+
| Name                            | Power (W) |
+---------------------------------+-----------+
| LC3Zybo_top                     |     0.159 |
|   Inst_ZyboVIOSE_wrapper        |     0.109 |
|     Inst_ZyboVIO_SE             |     0.109 |
|   Inst_student_code             |     0.047 |
|     Inst_lc3_computer           |     0.047 |
|       lc3_m                     |     0.018 |
|         lc3_1                   |     0.018 |
|       uart_unit                 |    <0.001 |
|         baud_gen_unit           |    <0.001 |
|         fifo_rx_unit            |    <0.001 |
|         fifo_tx_unit            |    <0.001 |
|         uart_rx_unit            |    <0.001 |
|         uart_tx_unit            |    <0.001 |
|     lc3_debug_1                 |    <0.001 |
|       BtnToggle_1               |    <0.001 |
|       hand_clk_db               |    <0.001 |
|       sys_halt_db               |    <0.001 |
|   my_debounce[0].Inst_debounce1 |    <0.001 |
|   my_debounce[0].Inst_debounce2 |    <0.001 |
|   my_debounce[1].Inst_debounce1 |    <0.001 |
|   my_debounce[1].Inst_debounce2 |    <0.001 |
|   my_debounce[2].Inst_debounce1 |    <0.001 |
|   my_debounce[2].Inst_debounce2 |    <0.001 |
|   my_debounce[3].Inst_debounce1 |    <0.001 |
|   my_debounce[3].Inst_debounce2 |    <0.001 |
+---------------------------------+-----------+


