{
  "design": {
    "design_info": {
      "boundary_crc": "0x7E41751E376517E7",
      "device": "xc7a100tfgg484-2L",
      "gen_directory": "../../../../project.gen/sources_1/bd/Top",
      "name": "Top",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "LED_BLINKER": {
        "c_counter_binary_0": "",
        "xlslice_0": "",
        "util_vector_logic_0": "",
        "util_vector_logic_1": "",
        "util_vector_logic_2": ""
      },
      "xlconstant_1": "",
      "axi_interconnect_0": {
        "s00_couplers": {}
      },
      "util_ds_buf": "",
      "axi_gpio_0": "",
      "blk_mem_gen_0": "",
      "axi_bram_ctrl_0": "",
      "axi_smc": "",
      "util_vector_logic_0": "",
      "xdma_0": "",
      "ControlModule_0": "",
      "matrixMult_0": ""
    },
    "interface_ports": {
      "pcie_clkin": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          }
        }
      },
      "pcie_mgt": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:pcie_7x_mgt:1.0",
        "vlnv": "xilinx.com:interface:pcie_7x_mgt_rtl:1.0"
      }
    },
    "ports": {
      "LED_A4": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "LED_A3": {
        "direction": "O",
        "left": "0",
        "right": "0",
        "parameters": {
          "PortType": {
            "value": "undef",
            "value_src": "ip_prop"
          },
          "PortType.PROP_SRC": {
            "value": "false",
            "value_src": "ip_prop"
          }
        }
      },
      "LED_A2": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "emc_clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "Top_emc_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "90000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "LED_A1": {
        "direction": "O",
        "left": "0",
        "right": "0"
      },
      "pci_reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW"
          }
        }
      },
      "pcie_clkreq_l": {
        "direction": "O",
        "left": "0",
        "right": "0"
      }
    },
    "components": {
      "LED_BLINKER": {
        "ports": {
          "CLK": {
            "direction": "I"
          },
          "LED_ON_L": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "OK": {
            "direction": "I"
          },
          "RESET_L": {
            "direction": "I"
          }
        },
        "components": {
          "c_counter_binary_0": {
            "vlnv": "xilinx.com:ip:c_counter_binary:12.0",
            "xci_name": "Top_c_counter_binary_0_1",
            "xci_path": "ip/Top_c_counter_binary_0_1_1/Top_c_counter_binary_0_1.xci",
            "inst_hier_path": "LED_BLINKER/c_counter_binary_0",
            "parameters": {
              "Output_Width": {
                "value": "26"
              }
            }
          },
          "xlslice_0": {
            "vlnv": "xilinx.com:ip:xlslice:1.0",
            "xci_name": "Top_xlslice_0_1",
            "xci_path": "ip/Top_xlslice_0_1_1/Top_xlslice_0_1.xci",
            "inst_hier_path": "LED_BLINKER/xlslice_0",
            "parameters": {
              "DIN_FROM": {
                "value": "25"
              },
              "DIN_TO": {
                "value": "25"
              },
              "DIN_WIDTH": {
                "value": "26"
              },
              "DOUT_WIDTH": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_0": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "Top_util_vector_logic_0_0",
            "xci_path": "ip/Top_util_vector_logic_0_0_1/Top_util_vector_logic_0_0.xci",
            "inst_hier_path": "LED_BLINKER/util_vector_logic_0",
            "parameters": {
              "C_OPERATION": {
                "value": "not"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_1": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "Top_util_vector_logic_1_0",
            "xci_path": "ip/Top_util_vector_logic_1_0_1/Top_util_vector_logic_1_0.xci",
            "inst_hier_path": "LED_BLINKER/util_vector_logic_1",
            "parameters": {
              "C_OPERATION": {
                "value": "or"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          },
          "util_vector_logic_2": {
            "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
            "xci_name": "Top_util_vector_logic_2_0",
            "xci_path": "ip/Top_util_vector_logic_2_0_1/Top_util_vector_logic_2_0.xci",
            "inst_hier_path": "LED_BLINKER/util_vector_logic_2",
            "parameters": {
              "C_OPERATION": {
                "value": "and"
              },
              "C_SIZE": {
                "value": "1"
              }
            }
          }
        },
        "nets": {
          "CLK_1": {
            "ports": [
              "CLK",
              "c_counter_binary_0/CLK"
            ]
          },
          "OK_1": {
            "ports": [
              "OK",
              "util_vector_logic_0/Op1"
            ]
          },
          "RESET_L_1": {
            "ports": [
              "RESET_L",
              "util_vector_logic_2/Op1"
            ]
          },
          "c_counter_binary_0_Q": {
            "ports": [
              "c_counter_binary_0/Q",
              "xlslice_0/Din"
            ]
          },
          "util_vector_logic_0_Res": {
            "ports": [
              "util_vector_logic_0/Res",
              "util_vector_logic_1/Op2"
            ]
          },
          "util_vector_logic_1_Res": {
            "ports": [
              "util_vector_logic_1/Res",
              "util_vector_logic_2/Op2"
            ]
          },
          "util_vector_logic_2_Res": {
            "ports": [
              "util_vector_logic_2/Res",
              "LED_ON_L"
            ]
          },
          "xlslice_0_Dout": {
            "ports": [
              "xlslice_0/Dout",
              "util_vector_logic_1/Op1"
            ]
          }
        }
      },
      "xlconstant_1": {
        "vlnv": "xilinx.com:ip:xlconstant:1.1",
        "xci_name": "Top_xlconstant_1_0",
        "xci_path": "ip/Top_xlconstant_1_0_1/Top_xlconstant_1_0.xci",
        "inst_hier_path": "xlconstant_1",
        "parameters": {
          "CONST_VAL": {
            "value": "0"
          }
        }
      },
      "axi_interconnect_0": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/Top_axi_interconnect_0_0_1/Top_axi_interconnect_0_0.xci",
        "inst_hier_path": "axi_interconnect_0",
        "xci_name": "Top_axi_interconnect_0_0",
        "parameters": {
          "NUM_MI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "s00_couplers_to_s00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "axi_interconnect_0_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_axi_interconnect_0": {
            "interface_ports": [
              "M00_AXI",
              "s00_couplers/M_AXI"
            ]
          }
        },
        "nets": {
          "S00_ACLK_1": {
            "ports": [
              "S00_ACLK",
              "s00_couplers/S_ACLK"
            ]
          },
          "S00_ARESETN_1": {
            "ports": [
              "S00_ARESETN",
              "s00_couplers/S_ARESETN"
            ]
          },
          "axi_interconnect_0_ACLK_net": {
            "ports": [
              "M00_ACLK",
              "s00_couplers/M_ACLK"
            ]
          },
          "axi_interconnect_0_ARESETN_net": {
            "ports": [
              "M00_ARESETN",
              "s00_couplers/M_ARESETN"
            ]
          }
        }
      },
      "util_ds_buf": {
        "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
        "xci_name": "Top_util_ds_buf_0",
        "xci_path": "ip/Top_util_ds_buf_0_1/Top_util_ds_buf_0.xci",
        "inst_hier_path": "util_ds_buf",
        "parameters": {
          "C_BUF_TYPE": {
            "value": "IBUFDSGTE"
          }
        }
      },
      "axi_gpio_0": {
        "vlnv": "xilinx.com:ip:axi_gpio:2.0",
        "xci_name": "Top_axi_gpio_0_1",
        "xci_path": "ip/Top_axi_gpio_0_1/Top_axi_gpio_0_1.xci",
        "inst_hier_path": "axi_gpio_0",
        "parameters": {
          "C_ALL_OUTPUTS": {
            "value": "0"
          },
          "C_IS_DUAL": {
            "value": "0"
          }
        }
      },
      "blk_mem_gen_0": {
        "vlnv": "xilinx.com:ip:blk_mem_gen:8.4",
        "xci_name": "Top_blk_mem_gen_0_0",
        "xci_path": "ip/Top_blk_mem_gen_0_0/Top_blk_mem_gen_0_0.xci",
        "inst_hier_path": "blk_mem_gen_0",
        "parameters": {
          "EN_SAFETY_CKT": {
            "value": "false"
          },
          "Enable_B": {
            "value": "Use_ENB_Pin"
          },
          "Memory_Type": {
            "value": "True_Dual_Port_RAM"
          },
          "Port_B_Clock": {
            "value": "100"
          },
          "Port_B_Enable_Rate": {
            "value": "100"
          },
          "Port_B_Write_Rate": {
            "value": "50"
          },
          "Use_RSTB_Pin": {
            "value": "true"
          }
        }
      },
      "axi_bram_ctrl_0": {
        "vlnv": "xilinx.com:ip:axi_bram_ctrl:4.1",
        "xci_name": "Top_axi_bram_ctrl_0_0",
        "xci_path": "ip/Top_axi_bram_ctrl_0_0/Top_axi_bram_ctrl_0_0.xci",
        "inst_hier_path": "axi_bram_ctrl_0"
      },
      "axi_smc": {
        "vlnv": "xilinx.com:ip:smartconnect:1.0",
        "xci_name": "Top_axi_smc_0",
        "xci_path": "ip/Top_axi_smc_0/Top_axi_smc_0.xci",
        "inst_hier_path": "axi_smc",
        "parameters": {
          "NUM_SI": {
            "value": "1"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              }
            },
            "bridges": [
              "M00_AXI"
            ]
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "parameters": {
              "MAX_BURST_LENGTH": {
                "value": "256"
              },
              "NUM_READ_OUTSTANDING": {
                "value": "32"
              },
              "NUM_WRITE_OUTSTANDING": {
                "value": "16"
              },
              "RUSER_BITS_PER_BYTE": {
                "value": "0"
              },
              "SUPPORTS_NARROW_BURST": {
                "value": "0"
              },
              "WUSER_BITS_PER_BYTE": {
                "value": "0"
              }
            }
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "Top_util_vector_logic_0_1",
        "xci_path": "ip/Top_util_vector_logic_0_1_1/Top_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_OPERATION": {
            "value": "or"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xdma_0": {
        "vlnv": "xilinx.com:ip:xdma:4.1",
        "xci_name": "Top_xdma_0_1",
        "xci_path": "ip/Top_xdma_0_1/Top_xdma_0_1.xci",
        "inst_hier_path": "xdma_0",
        "parameters": {
          "PF0_DEVICE_ID_mqdma": {
            "value": "9024"
          },
          "PF0_SRIOV_VF_DEVICE_ID": {
            "value": "A034"
          },
          "PF2_DEVICE_ID_mqdma": {
            "value": "9224"
          },
          "PF3_DEVICE_ID_mqdma": {
            "value": "9324"
          },
          "Shared_Logic_Both_7xG2": {
            "value": "false"
          },
          "Shared_Logic_Clk_7xG2": {
            "value": "false"
          },
          "Shared_Logic_Gtc_7xG2": {
            "value": "false"
          },
          "axi_data_width": {
            "value": "128_bit"
          },
          "axil_master_64bit_en": {
            "value": "true"
          },
          "axil_master_prefetchable": {
            "value": "true"
          },
          "axilite_master_en": {
            "value": "true"
          },
          "axilite_master_scale": {
            "value": "Kilobytes"
          },
          "axilite_master_size": {
            "value": "128"
          },
          "axisten_freq": {
            "value": "125"
          },
          "cfg_mgmt_if": {
            "value": "false"
          },
          "mode_selection": {
            "value": "Basic"
          },
          "pf0_device_id": {
            "value": "7024"
          },
          "pl_link_cap_max_link_speed": {
            "value": "5.0_GT/s"
          },
          "pl_link_cap_max_link_width": {
            "value": "X4"
          },
          "plltype": {
            "value": "QPLL1"
          },
          "xdma_axi_intf_mm": {
            "value": "AXI_Memory_Mapped"
          },
          "xdma_pcie_64bit_en": {
            "value": "true"
          },
          "xdma_pcie_prefetchable": {
            "value": "true"
          }
        },
        "interface_ports": {
          "M_AXI": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFFFFFFFFFF",
              "width": "64"
            },
            "parameters": {
              "master_id": {
                "value": "1"
              }
            }
          },
          "M_AXI_LITE": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "M_AXI_LITE",
            "base_address": {
              "minimum": "0x00000000",
              "maximum": "0xFFFFFFFF",
              "width": "32"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "M_AXI": {
              "range": "16E",
              "width": "64"
            },
            "M_AXI_LITE": {
              "range": "4G",
              "width": "32"
            }
          }
        }
      },
      "ControlModule_0": {
        "vlnv": "xilinx.com:module_ref:ControlModule:1.0",
        "xci_name": "Top_ControlModule_0_0",
        "xci_path": "ip/Top_ControlModule_0_0/Top_ControlModule_0_0.xci",
        "inst_hier_path": "ControlModule_0",
        "parameters": {
          "WINDOW": {
            "value": "128"
          }
        },
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "ControlModule",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "user_prop"
              },
              "CLK_DOMAIN": {
                "value": "Top_xdma_0_1_axi_aclk",
                "value_src": "default_prop"
              }
            }
          },
          "data": {
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "dataOut": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "led1": {
            "direction": "O"
          },
          "led2": {
            "direction": "O"
          },
          "led3": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "enableDoOper": {
            "direction": "O",
            "parameters": {
              "PortType": {
                "value": "undef",
                "value_src": "ip_prop"
              },
              "PortType.PROP_SRC": {
                "value": "false",
                "value_src": "ip_prop"
              }
            }
          },
          "vectorOutToOper": {
            "direction": "O",
            "left": "4095",
            "right": "0"
          },
          "vectorResult": {
            "direction": "I",
            "left": "4095",
            "right": "0"
          }
        }
      },
      "matrixMult_0": {
        "vlnv": "xilinx.com:module_ref:matrixMult:1.0",
        "xci_name": "Top_matrixMult_0_0",
        "xci_path": "ip/Top_matrixMult_0_0/Top_matrixMult_0_0.xci",
        "inst_hier_path": "matrixMult_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "matrixMult",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "125000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "vector": {
            "direction": "I",
            "left": "4095",
            "right": "0"
          },
          "result": {
            "direction": "O",
            "left": "4095",
            "right": "0"
          }
        }
      }
    },
    "interface_nets": {
      "axi_bram_ctrl_0_BRAM_PORTA": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTA",
          "axi_bram_ctrl_0/BRAM_PORTA"
        ]
      },
      "axi_bram_ctrl_0_BRAM_PORTB": {
        "interface_ports": [
          "blk_mem_gen_0/BRAM_PORTB",
          "axi_bram_ctrl_0/BRAM_PORTB"
        ]
      },
      "axi_interconnect_0_M00_AXI": {
        "interface_ports": [
          "axi_gpio_0/S_AXI",
          "axi_interconnect_0/M00_AXI"
        ]
      },
      "axi_smc_M00_AXI": {
        "interface_ports": [
          "axi_smc/M00_AXI",
          "axi_bram_ctrl_0/S_AXI"
        ]
      },
      "diff_clock_rtl_0_1": {
        "interface_ports": [
          "pcie_clkin",
          "util_ds_buf/CLK_IN_D"
        ]
      },
      "xdma_0_M_AXI": {
        "interface_ports": [
          "xdma_0/M_AXI",
          "axi_smc/S00_AXI"
        ]
      },
      "xdma_0_M_AXI_LITE": {
        "interface_ports": [
          "xdma_0/M_AXI_LITE",
          "axi_interconnect_0/S00_AXI"
        ]
      },
      "xdma_0_pcie_mgt": {
        "interface_ports": [
          "pcie_mgt",
          "xdma_0/pcie_mgt"
        ]
      }
    },
    "nets": {
      "ACLK_1": {
        "ports": [
          "xdma_0/axi_aclk",
          "axi_interconnect_0/ACLK",
          "axi_interconnect_0/S00_ACLK",
          "axi_interconnect_0/M00_ACLK",
          "axi_gpio_0/s_axi_aclk",
          "axi_smc/aclk",
          "axi_bram_ctrl_0/s_axi_aclk",
          "util_vector_logic_0/Op1",
          "ControlModule_0/clk"
        ]
      },
      "ControlModule_0_dataOut": {
        "ports": [
          "ControlModule_0/dataOut",
          "axi_gpio_0/gpio_io_i"
        ]
      },
      "ControlModule_0_enableDoOper": {
        "ports": [
          "ControlModule_0/enableDoOper",
          "util_vector_logic_0/Op2"
        ]
      },
      "ControlModule_0_led1": {
        "ports": [
          "ControlModule_0/led1",
          "LED_A1"
        ]
      },
      "ControlModule_0_led2": {
        "ports": [
          "ControlModule_0/led2",
          "LED_A2"
        ]
      },
      "ControlModule_0_led3": {
        "ports": [
          "ControlModule_0/led3",
          "LED_A3"
        ]
      },
      "ControlModule_0_vector": {
        "ports": [
          "ControlModule_0/vectorOutToOper",
          "matrixMult_0/vector"
        ]
      },
      "LED_BLINKER_LED_ON_L": {
        "ports": [
          "LED_BLINKER/LED_ON_L",
          "LED_A4"
        ]
      },
      "axi_gpio_0_gpio_io_o": {
        "ports": [
          "axi_gpio_0/gpio_io_o",
          "ControlModule_0/data"
        ]
      },
      "emc_clk_1": {
        "ports": [
          "emc_clk",
          "LED_BLINKER/CLK"
        ]
      },
      "matrixMult_0_result": {
        "ports": [
          "matrixMult_0/result",
          "ControlModule_0/vectorResult"
        ]
      },
      "pci_reset_1": {
        "ports": [
          "pci_reset",
          "LED_BLINKER/RESET_L",
          "xdma_0/sys_rst_n"
        ]
      },
      "util_ds_buf_IBUF_OUT": {
        "ports": [
          "util_ds_buf/IBUF_OUT",
          "xdma_0/sys_clk"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "matrixMult_0/clk"
        ]
      },
      "xdma_0_axi_aresetn": {
        "ports": [
          "xdma_0/axi_aresetn",
          "axi_interconnect_0/M00_ARESETN",
          "axi_interconnect_0/S00_ARESETN",
          "axi_gpio_0/s_axi_aresetn",
          "axi_interconnect_0/ARESETN",
          "axi_bram_ctrl_0/s_axi_aresetn",
          "axi_smc/aresetn"
        ]
      },
      "xdma_0_user_lnk_up": {
        "ports": [
          "xdma_0/user_lnk_up",
          "LED_BLINKER/OK"
        ]
      },
      "xlconstant_1_dout": {
        "ports": [
          "xlconstant_1/dout",
          "pcie_clkreq_l"
        ]
      }
    },
    "addressing": {
      "/xdma_0": {
        "address_spaces": {
          "M_AXI": {
            "segments": {
              "SEG_axi_bram_ctrl_0_Mem0": {
                "address_block": "/axi_bram_ctrl_0/S_AXI/Mem0",
                "offset": "0x00000000C0000000",
                "range": "8K"
              }
            }
          },
          "M_AXI_LITE": {
            "segments": {
              "SEG_axi_gpio_0_Reg": {
                "address_block": "/axi_gpio_0/S_AXI/Reg",
                "offset": "0x40000000",
                "range": "64K"
              }
            }
          }
        }
      }
    }
  }
}