###############################################################
#  Generated by:      Cadence Encounter 09.14-s273_1
#  OS:                Linux x86_64(Host ID coe-ee-cad45.sjsuad.sjsu.edu)
#  Generated on:      Mon Oct 31 04:02:10 2016
#  Command:           optDesign -postRoute -hold
###############################################################
Path 1: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.437
  Slack Time                    1.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.487 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.259 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.981 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.780 | 
     | FECTS_clks_clk___L4_I22                     | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.557 | 
     | FECTS_clks_clk___L5_I87                     | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.240 |   1.170 |   -0.317 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.046 | 0.267 |   1.437 |   -0.050 | 
     |                                             | \memif_swchrsp.f0_waddr [1] ^ |         | 0.046 | 0.000 |   1.437 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Early External Delay Assertion 
Endpoint:   \w_dch.WREADY                      (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/axi_slave/wready_d_reg /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.437
  Slack Time                    1.487
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------+ 
     |            Instance             |       Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |                  |         |       |       |  Time   |   Time   | 
     |---------------------------------+------------------+---------+-------+-------+---------+----------| 
     |                                 | \clks.clk  ^     |         | 0.000 |       |   0.000 |   -1.487 | 
     | FECTS_clks_clk___L1_I0          | A ^ -> Y ^       | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.259 | 
     | FECTS_clks_clk___L2_I0          | A ^ -> Y ^       | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -0.983 | 
     | FECTS_clks_clk___L3_I1          | A ^ -> Y ^       | CLKBUF1 | 0.095 | 0.205 |   0.709 |   -0.778 | 
     | FECTS_clks_clk___L4_I2          | A ^ -> Y ^       | CLKBUF1 | 0.130 | 0.216 |   0.926 |   -0.562 | 
     | FECTS_clks_clk___L5_I7          | A ^ -> Y ^       | CLKBUF1 | 0.154 | 0.235 |   1.160 |   -0.327 | 
     | \tx_core/axi_slave/wready_d_reg | CLK ^ -> Q ^     | DFFSR   | 0.059 | 0.277 |   1.437 |   -0.050 | 
     |                                 | \w_dch.WREADY  ^ |         | 0.059 | 0.000 |   1.437 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 3: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.438
  Slack Time                    1.488
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.488 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.259 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.981 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.780 | 
     | FECTS_clks_clk___L4_I22                     | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.557 | 
     | FECTS_clks_clk___L5_I86                     | A ^ -> Y ^                    | CLKBUF1 | 0.165 | 0.230 |   1.160 |   -0.328 | 
     | \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.047 | 0.278 |   1.437 |   -0.050 | 
     |                                             | \memif_swchrsp.f0_raddr [1] ^ |         | 0.047 | 0.000 |   1.438 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.438
  Slack Time                    1.488
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.488 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.259 | 
     | FECTS_clks_clk___L2_I3                       | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.985 | 
     | FECTS_clks_clk___L3_I14                      | A ^ -> Y ^                    | CLKBUF1 | 0.113 | 0.215 |   0.718 |   -0.770 | 
     | FECTS_clks_clk___L4_I36                      | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.215 |   0.934 |   -0.554 | 
     | FECTS_clks_clk___L5_I140                     | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.232 |   1.166 |   -0.322 | 
     | \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.052 | 0.271 |   1.437 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_waddr [1] ^ |         | 0.052 | 0.000 |   1.438 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [1]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.442
  Slack Time                    1.492
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.492 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.264 | 
     | FECTS_clks_clk___L2_I3                       | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -0.989 | 
     | FECTS_clks_clk___L3_I14                      | A ^ -> Y ^                    | CLKBUF1 | 0.113 | 0.215 |   0.718 |   -0.774 | 
     | FECTS_clks_clk___L4_I36                      | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.215 |   0.934 |   -0.559 | 
     | FECTS_clks_clk___L5_I140                     | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.232 |   1.166 |   -0.326 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.055 | 0.276 |   1.442 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_raddr [1] ^ |         | 0.055 | 0.000 |   1.442 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_raddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.443
  Slack Time                    1.493
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.493 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.265 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -0.989 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.205 |   0.709 |   -0.784 | 
     | FECTS_clks_clk___L4_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.130 | 0.216 |   0.926 |   -0.568 | 
     | FECTS_clks_clk___L5_I9                       | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.248 |   1.174 |   -0.320 | 
     | \tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.044 | 0.270 |   1.443 |   -0.050 | 
     |                                              | \memif_swchaddr.f0_raddr [1] ^ |         | 0.044 | 0.000 |   1.443 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [28]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[28] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.444
  Slack Time                    1.494
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.494 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.266 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -0.990 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.199 |   0.704 |   -0.790 | 
     | FECTS_clks_clk___L4_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.139 | 0.225 |   0.928 |   -0.566 | 
     | FECTS_clks_clk___L5_I4                | A ^ -> Y ^                   | CLKBUF1 | 0.161 | 0.238 |   1.166 |   -0.328 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[28] | CLK ^ -> Q ^                 | DFFSR   | 0.053 | 0.278 |   1.444 |   -0.050 | 
     |                                       | \memif_crcf0.f0_wdata [28] ^ |         | 0.053 | 0.000 |   1.444 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [12]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[12] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.445
  Slack Time                    1.495
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.495 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.267 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -0.991 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.205 |   0.709 |   -0.786 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                   | CLKBUF1 | 0.134 | 0.218 |   0.927 |   -0.568 | 
     | FECTS_clks_clk___L5_I11               | A ^ -> Y ^                   | CLKBUF1 | 0.174 | 0.232 |   1.159 |   -0.336 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[12] | CLK ^ -> Q ^                 | DFFSR   | 0.051 | 0.286 |   1.445 |   -0.050 | 
     |                                       | \memif_crcf0.f0_wdata [12] ^ |         | 0.051 | 0.000 |   1.445 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.446
  Slack Time                    1.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.496 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.267 | 
     | FECTS_clks_clk___L2_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.989 | 
     | FECTS_clks_clk___L3_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.788 | 
     | FECTS_clks_clk___L4_I22                          | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.566 | 
     | FECTS_clks_clk___L5_I87                          | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.240 |   1.170 |   -0.326 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.056 | 0.276 |   1.446 |   -0.050 | 
     |                                                  | \memif_pcfifo2.f0_waddr [1] ^ |         | 0.056 | 0.000 |   1.446 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.446
  Slack Time                    1.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.496 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.268 | 
     | FECTS_clks_clk___L2_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -0.990 | 
     | FECTS_clks_clk___L3_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.789 | 
     | FECTS_clks_clk___L4_I22                          | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.566 | 
     | FECTS_clks_clk___L5_I86                          | A ^ -> Y ^                    | CLKBUF1 | 0.165 | 0.230 |   1.160 |   -0.336 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.058 | 0.286 |   1.446 |   -0.050 | 
     |                                                  | \memif_pcfifo2.f0_raddr [1] ^ |         | 0.058 | 0.000 |   1.446 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.446
  Slack Time                    1.496
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.496 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.268 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.993 | 
     | FECTS_clks_clk___L3_I7                | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.226 |   0.729 |   -0.767 | 
     | FECTS_clks_clk___L4_I20               | A ^ -> Y ^                  | CLKBUF1 | 0.129 | 0.221 |   0.950 |   -0.546 | 
     | FECTS_clks_clk___L5_I78               | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.225 |   1.175 |   -0.322 | 
     | \tx_core/tx_crc/crcfifo1/r_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.053 | 0.272 |   1.446 |   -0.050 | 
     |                                       | \memif_crcf1.f0_raddr [1] ^ |         | 0.053 | 0.000 |   1.446 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Early External Delay Assertion 
Endpoint:   \memif_swchaddr.f0_waddr [1]                    (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.447
  Slack Time                    1.497
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +------------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc               |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+--------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                   |         | 0.000 |       |   0.000 |   -1.497 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.269 | 
     | FECTS_clks_clk___L2_I0                       | A ^ -> Y ^                     | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -0.993 | 
     | FECTS_clks_clk___L3_I1                       | A ^ -> Y ^                     | CLKBUF1 | 0.095 | 0.205 |   0.709 |   -0.788 | 
     | FECTS_clks_clk___L4_I2                       | A ^ -> Y ^                     | CLKBUF1 | 0.130 | 0.216 |   0.926 |   -0.572 | 
     | FECTS_clks_clk___L5_I9                       | A ^ -> Y ^                     | CLKBUF1 | 0.169 | 0.248 |   1.174 |   -0.324 | 
     | \tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                   | DFFSR   | 0.050 | 0.274 |   1.447 |   -0.050 | 
     |                                              | \memif_swchaddr.f0_waddr [1] ^ |         | 0.050 | 0.000 |   1.447 |   -0.050 | 
     +------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.448
  Slack Time                    1.498
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.498 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.270 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -0.995 | 
     | FECTS_clks_clk___L3_I7                | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.226 |   0.729 |   -0.769 | 
     | FECTS_clks_clk___L4_I20               | A ^ -> Y ^                  | CLKBUF1 | 0.129 | 0.221 |   0.950 |   -0.548 | 
     | FECTS_clks_clk___L5_I78               | A ^ -> Y ^                  | CLKBUF1 | 0.144 | 0.225 |   1.175 |   -0.324 | 
     | \tx_core/tx_crc/crcfifo2/r_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.054 | 0.273 |   1.448 |   -0.050 | 
     |                                       | \memif_crcf2.f0_raddr [1] ^ |         | 0.054 | 0.000 |   1.448 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [18]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[18] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.453
  Slack Time                    1.503
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.503 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.274 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -0.998 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.205 |   0.709 |   -0.793 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                   | CLKBUF1 | 0.134 | 0.218 |   0.927 |   -0.576 | 
     | FECTS_clks_clk___L5_I11               | A ^ -> Y ^                   | CLKBUF1 | 0.174 | 0.232 |   1.159 |   -0.344 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[18] | CLK ^ -> Q ^                 | DFFSR   | 0.062 | 0.294 |   1.452 |   -0.050 | 
     |                                       | \memif_crcf0.f0_wdata [18] ^ |         | 0.062 | 0.000 |   1.453 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Early External Delay Assertion 
Endpoint:   \w_ach.AWREADY                      (^) checked with  leading edge 
of 'clk'
Beginpoint: \tx_core/axi_slave/awready_d_reg /Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.454
  Slack Time                    1.504
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------+ 
     |             Instance             |        Arc        |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                   |         |       |       |  Time   |   Time   | 
     |----------------------------------+-------------------+---------+-------+-------+---------+----------| 
     |                                  | \clks.clk  ^      |         | 0.000 |       |   0.000 |   -1.504 | 
     | FECTS_clks_clk___L1_I0           | A ^ -> Y ^        | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.276 | 
     | FECTS_clks_clk___L2_I0           | A ^ -> Y ^        | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -1.000 | 
     | FECTS_clks_clk___L3_I1           | A ^ -> Y ^        | CLKBUF1 | 0.095 | 0.205 |   0.709 |   -0.795 | 
     | FECTS_clks_clk___L4_I2           | A ^ -> Y ^        | CLKBUF1 | 0.130 | 0.216 |   0.926 |   -0.579 | 
     | FECTS_clks_clk___L5_I9           | A ^ -> Y ^        | CLKBUF1 | 0.169 | 0.248 |   1.174 |   -0.331 | 
     | \tx_core/axi_slave/awready_d_reg | CLK ^ -> Q ^      | DFFSR   | 0.060 | 0.280 |   1.454 |   -0.050 | 
     |                                  | \w_ach.AWREADY  ^ |         | 0.060 | 0.000 |   1.454 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 16: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [23]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[23] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.455
  Slack Time                    1.505
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.505 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.276 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -1.000 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.199 |   0.704 |   -0.801 | 
     | FECTS_clks_clk___L4_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.139 | 0.225 |   0.928 |   -0.577 | 
     | FECTS_clks_clk___L5_I5                | A ^ -> Y ^                   | CLKBUF1 | 0.160 | 0.239 |   1.167 |   -0.338 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[23] | CLK ^ -> Q ^                 | DFFSR   | 0.077 | 0.287 |   1.454 |   -0.051 | 
     |                                       | \memif_crcf0.f0_wdata [23] ^ |         | 0.077 | 0.001 |   1.455 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [18]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[18] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.457
  Slack Time                    1.507
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.507 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.278 | 
     | FECTS_clks_clk___L2_I2                | A ^ -> Y ^                   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.000 | 
     | FECTS_clks_clk___L3_I11               | A ^ -> Y ^                   | CLKBUF1 | 0.124 | 0.229 |   0.736 |   -0.771 | 
     | FECTS_clks_clk___L4_I28               | A ^ -> Y ^                   | CLKBUF1 | 0.115 | 0.203 |   0.939 |   -0.568 | 
     | FECTS_clks_clk___L5_I111              | A ^ -> Y ^                   | CLKBUF1 | 0.150 | 0.228 |   1.167 |   -0.340 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[18] | CLK ^ -> Q ^                 | DFFSR   | 0.072 | 0.289 |   1.457 |   -0.050 | 
     |                                       | \memif_crcf2.f0_wdata [18] ^ |         | 0.072 | 0.000 |   1.457 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_raddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo0/r_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.459
  Slack Time                    1.509
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.509 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.280 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -1.006 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.126 | 0.227 |   0.730 |   -0.778 | 
     | FECTS_clks_clk___L4_I13               | A ^ -> Y ^                  | CLKBUF1 | 0.131 | 0.221 |   0.951 |   -0.557 | 
     | FECTS_clks_clk___L5_I49               | A ^ -> Y ^                  | CLKBUF1 | 0.156 | 0.240 |   1.191 |   -0.318 | 
     | \tx_core/tx_crc/crcfifo0/r_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.047 | 0.268 |   1.459 |   -0.050 | 
     |                                       | \memif_crcf0.f0_raddr [1] ^ |         | 0.047 | 0.000 |   1.459 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [11]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][11] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.462
  Slack Time                    1.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.512 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.214 | 0.229 |   0.229 |   -1.284 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.160 | 0.274 |   0.503 |   -1.009 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^             | CLKBUF1  | 0.129 | 0.225 |   0.728 |   -0.784 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^             | CLKBUF1  | 0.129 | 0.223 |   0.951 |   -0.561 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^             | CLKBUF1  | 0.159 | 0.228 |   1.179 |   -0.333 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.072 | 0.149 |   1.328 |   -0.184 | 
     | g[0][11]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1019                         | C ^ -> Y v             | AOI22X1  | 0.062 | 0.066 |   1.394 |   -0.118 | 
     | \tx_core/axi_master /U1020                         | B v -> Y ^             | NAND2X1  | 0.062 | 0.068 |   1.462 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [11] ^ |          | 0.062 | 0.000 |   1.462 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [12]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][12] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.462
  Slack Time                    1.512
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.512 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.214 | 0.229 |   0.229 |   -1.284 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.160 | 0.274 |   0.503 |   -1.009 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^             | CLKBUF1  | 0.113 | 0.215 |   0.718 |   -0.794 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^             | CLKBUF1  | 0.130 | 0.215 |   0.934 |   -0.579 | 
     | FECTS_clks_clk___L5_I141                           | A ^ -> Y ^             | CLKBUF1  | 0.154 | 0.238 |   1.172 |   -0.340 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.068 | 0.142 |   1.314 |   -0.198 | 
     | g[0][12]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1016                         | C ^ -> Y v             | AOI22X1  | 0.068 | 0.073 |   1.387 |   -0.126 | 
     | \tx_core/axi_master /U1017                         | B v -> Y ^             | NAND2X1  | 0.068 | 0.075 |   1.462 |   -0.051 | 
     |                                                    | \m_r_ach.ARADDR [12] ^ |          | 0.068 | 0.001 |   1.462 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [22]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[22] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.464
  Slack Time                    1.514
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.514 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.285 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -1.009 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.205 |   0.709 |   -0.804 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                   | CLKBUF1 | 0.134 | 0.218 |   0.927 |   -0.586 | 
     | FECTS_clks_clk___L5_I13               | A ^ -> Y ^                   | CLKBUF1 | 0.153 | 0.231 |   1.158 |   -0.355 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[22] | CLK ^ -> Q ^                 | DFFSR   | 0.098 | 0.304 |   1.463 |   -0.051 | 
     |                                       | \memif_crcf0.f0_wdata [22] ^ |         | 0.098 | 0.001 |   1.464 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [4]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][4] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.464
  Slack Time                    1.514
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc          |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                       |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+-----------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^          |          | 0.000 |       |   0.000 |   -1.514 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^            | CLKBUF1  | 0.214 | 0.229 |   0.229 |   -1.286 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^            | CLKBUF1  | 0.160 | 0.274 |   0.503 |   -1.011 | 
     | FECTS_clks_clk___L3_I15                            | A ^ -> Y ^            | CLKBUF1  | 0.129 | 0.225 |   0.728 |   -0.786 | 
     | FECTS_clks_clk___L4_I39                            | A ^ -> Y ^            | CLKBUF1  | 0.129 | 0.223 |   0.951 |   -0.563 | 
     | FECTS_clks_clk___L5_I153                           | A ^ -> Y ^            | CLKBUF1  | 0.159 | 0.228 |   1.179 |   -0.335 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^          | DFFPOSX1 | 0.078 | 0.152 |   1.331 |   -0.183 | 
     | g[0][4]                                            |                       |          |       |       |         |          | 
     | \tx_core/axi_master /U1040                         | C ^ -> Y v            | AOI22X1  | 0.063 | 0.067 |   1.398 |   -0.116 | 
     | \tx_core/axi_master /U1041                         | B v -> Y ^            | NAND2X1  | 0.059 | 0.066 |   1.464 |   -0.050 | 
     |                                                    | \m_r_ach.ARADDR [4] ^ |          | 0.059 | 0.000 |   1.464 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [26]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[26] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.466
  Slack Time                    1.516
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.515 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.287 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -1.011 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.199 |   0.704 |   -0.812 | 
     | FECTS_clks_clk___L4_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.139 | 0.225 |   0.928 |   -0.587 | 
     | FECTS_clks_clk___L5_I6                | A ^ -> Y ^                   | CLKBUF1 | 0.154 | 0.231 |   1.160 |   -0.356 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[26] | CLK ^ -> Q ^                 | DFFSR   | 0.097 | 0.305 |   1.465 |   -0.051 | 
     |                                       | \memif_crcf0.f0_wdata [26] ^ |         | 0.097 | 0.001 |   1.466 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.467
  Slack Time                    1.517
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.517 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                  | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.289 | 
     | FECTS_clks_clk___L2_I0               | A ^ -> Y ^                  | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -1.013 | 
     | FECTS_clks_clk___L3_I0               | A ^ -> Y ^                  | CLKBUF1 | 0.094 | 0.199 |   0.704 |   -0.814 | 
     | FECTS_clks_clk___L4_I1               | A ^ -> Y ^                  | CLKBUF1 | 0.139 | 0.225 |   0.928 |   -0.589 | 
     | FECTS_clks_clk___L5_I5               | A ^ -> Y ^                  | CLKBUF1 | 0.160 | 0.239 |   1.167 |   -0.350 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[5] | CLK ^ -> Q ^                | DFFSR   | 0.090 | 0.299 |   1.466 |   -0.051 | 
     |                                      | \memif_crcf0.f0_wdata [5] ^ |         | 0.090 | 0.001 |   1.467 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [19]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[19] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.468
  Slack Time                    1.518
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.518 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.289 | 
     | FECTS_clks_clk___L2_I2                | A ^ -> Y ^                   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.011 | 
     | FECTS_clks_clk___L3_I11               | A ^ -> Y ^                   | CLKBUF1 | 0.124 | 0.229 |   0.736 |   -0.782 | 
     | FECTS_clks_clk___L4_I28               | A ^ -> Y ^                   | CLKBUF1 | 0.115 | 0.203 |   0.939 |   -0.579 | 
     | FECTS_clks_clk___L5_I111              | A ^ -> Y ^                   | CLKBUF1 | 0.150 | 0.228 |   1.167 |   -0.351 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[19] | CLK ^ -> Q ^                 | DFFSR   | 0.093 | 0.300 |   1.467 |   -0.051 | 
     |                                       | \memif_crcf2.f0_wdata [19] ^ |         | 0.093 | 0.001 |   1.468 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [22]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][22] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.469
  Slack Time                    1.519
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.519 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.214 | 0.229 |   0.229 |   -1.290 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.160 | 0.274 |   0.503 |   -1.016 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^             | CLKBUF1  | 0.113 | 0.215 |   0.718 |   -0.801 | 
     | FECTS_clks_clk___L4_I37                            | A ^ -> Y ^             | CLKBUF1  | 0.133 | 0.216 |   0.935 |   -0.584 | 
     | FECTS_clks_clk___L5_I143                           | A ^ -> Y ^             | CLKBUF1  | 0.151 | 0.229 |   1.163 |   -0.355 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.069 | 0.142 |   1.306 |   -0.213 | 
     | g[0][22]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U985                          | C ^ -> Y v             | AOI22X1  | 0.060 | 0.064 |   1.370 |   -0.149 | 
     | \tx_core/axi_master /U986                          | B v -> Y ^             | NAND2X1  | 0.099 | 0.097 |   1.467 |   -0.052 | 
     |                                                    | \m_r_ach.ARADDR [22] ^ |          | 0.099 | 0.002 |   1.469 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo2/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.470
  Slack Time                    1.520
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.520 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.291 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -1.017 | 
     | FECTS_clks_clk___L3_I7                | A ^ -> Y ^                  | CLKBUF1 | 0.127 | 0.226 |   0.729 |   -0.791 | 
     | FECTS_clks_clk___L4_I18               | A ^ -> Y ^                  | CLKBUF1 | 0.128 | 0.226 |   0.955 |   -0.565 | 
     | FECTS_clks_clk___L5_I70               | A ^ -> Y ^                  | CLKBUF1 | 0.156 | 0.233 |   1.188 |   -0.332 | 
     | \tx_core/tx_crc/crcfifo2/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.064 | 0.281 |   1.470 |   -0.050 | 
     |                                       | \memif_crcf2.f0_waddr [1] ^ |         | 0.064 | 0.000 |   1.470 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 28: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [16]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[16] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.470
  Slack Time                    1.520
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.520 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.291 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -1.015 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.199 |   0.704 |   -0.816 | 
     | FECTS_clks_clk___L4_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.139 | 0.225 |   0.928 |   -0.592 | 
     | FECTS_clks_clk___L5_I4                | A ^ -> Y ^                   | CLKBUF1 | 0.161 | 0.238 |   1.166 |   -0.354 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[16] | CLK ^ -> Q ^                 | DFFSR   | 0.093 | 0.303 |   1.470 |   -0.050 | 
     |                                       | \memif_crcf0.f0_wdata [16] ^ |         | 0.093 | 0.000 |   1.470 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 29: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [26]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[26] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.470
  Slack Time                    1.520
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.520 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.292 | 
     | FECTS_clks_clk___L2_I2                | A ^ -> Y ^                   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.014 | 
     | FECTS_clks_clk___L3_I11               | A ^ -> Y ^                   | CLKBUF1 | 0.124 | 0.229 |   0.736 |   -0.785 | 
     | FECTS_clks_clk___L4_I28               | A ^ -> Y ^                   | CLKBUF1 | 0.115 | 0.203 |   0.939 |   -0.582 | 
     | FECTS_clks_clk___L5_I111              | A ^ -> Y ^                   | CLKBUF1 | 0.150 | 0.228 |   1.167 |   -0.353 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[26] | CLK ^ -> Q ^                 | DFFSR   | 0.096 | 0.302 |   1.470 |   -0.051 | 
     |                                       | \memif_crcf2.f0_wdata [26] ^ |         | 0.096 | 0.001 |   1.470 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.472
  Slack Time                    1.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.522 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.293 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -1.019 | 
     | FECTS_clks_clk___L3_I15                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.793 | 
     | FECTS_clks_clk___L4_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.225 |   0.953 |   -0.569 | 
     | FECTS_clks_clk___L5_I156                         | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.244 |   1.197 |   -0.325 | 
     | \tx_core/axi_master /\pktctrl1_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.051 | 0.275 |   1.472 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_raddr [1] ^ |         | 0.051 | 0.000 |   1.472 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 31: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_raddr [3]                    (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.472
  Slack Time                    1.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.522 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.293 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.015 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.814 | 
     | FECTS_clks_clk___L4_I22                     | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.592 | 
     | FECTS_clks_clk___L5_I86                     | A ^ -> Y ^                    | CLKBUF1 | 0.165 | 0.230 |   1.160 |   -0.362 | 
     | \tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.096 | 0.312 |   1.472 |   -0.050 | 
     |                                             | \memif_swchrsp.f0_raddr [3] ^ |         | 0.096 | 0.000 |   1.472 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [17]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[17] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.472
  Slack Time                    1.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.522 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.294 | 
     | FECTS_clks_clk___L2_I2                | A ^ -> Y ^                   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.016 | 
     | FECTS_clks_clk___L3_I11               | A ^ -> Y ^                   | CLKBUF1 | 0.124 | 0.229 |   0.736 |   -0.786 | 
     | FECTS_clks_clk___L4_I28               | A ^ -> Y ^                   | CLKBUF1 | 0.115 | 0.203 |   0.939 |   -0.583 | 
     | FECTS_clks_clk___L5_I111              | A ^ -> Y ^                   | CLKBUF1 | 0.150 | 0.228 |   1.167 |   -0.355 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[17] | CLK ^ -> Q ^                 | DFFSR   | 0.094 | 0.304 |   1.471 |   -0.051 | 
     |                                       | \memif_crcf2.f0_wdata [17] ^ |         | 0.094 | 0.001 |   1.472 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 33: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_raddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.472
  Slack Time                    1.522
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.522 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.294 | 
     | FECTS_clks_clk___L2_I3                       | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -1.019 | 
     | FECTS_clks_clk___L3_I14                      | A ^ -> Y ^                    | CLKBUF1 | 0.113 | 0.215 |   0.718 |   -0.804 | 
     | FECTS_clks_clk___L4_I36                      | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.215 |   0.934 |   -0.589 | 
     | FECTS_clks_clk___L5_I140                     | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.232 |   1.166 |   -0.356 | 
     | \tx_core/axi_master /\pkt1_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.098 | 0.306 |   1.472 |   -0.051 | 
     |                                              | \memif_pdfifo1.f0_raddr [3] ^ |         | 0.098 | 0.001 |   1.472 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 34: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo1.f0_waddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.473
  Slack Time                    1.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.523 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.294 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -1.020 | 
     | FECTS_clks_clk___L3_I15                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.794 | 
     | FECTS_clks_clk___L4_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.225 |   0.953 |   -0.570 | 
     | FECTS_clks_clk___L5_I156                         | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.244 |   1.197 |   -0.326 | 
     | \tx_core/axi_master /\pktctrl1_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.053 | 0.276 |   1.473 |   -0.050 | 
     |                                                  | \memif_pcfifo1.f0_waddr [1] ^ |         | 0.053 | 0.000 |   1.473 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 35: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [13]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][13] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.473
  Slack Time                    1.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.523 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.214 | 0.229 |   0.229 |   -1.294 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.160 | 0.274 |   0.503 |   -1.020 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^             | CLKBUF1  | 0.113 | 0.215 |   0.718 |   -0.805 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^             | CLKBUF1  | 0.130 | 0.215 |   0.934 |   -0.589 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^             | CLKBUF1  | 0.153 | 0.236 |   1.170 |   -0.353 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.075 | 0.143 |   1.313 |   -0.210 | 
     | g[0][13]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1012                         | C ^ -> Y v             | AOI22X1  | 0.073 | 0.077 |   1.389 |   -0.133 | 
     | \tx_core/axi_master /U1013                         | B v -> Y ^             | NAND2X1  | 0.075 | 0.082 |   1.472 |   -0.051 | 
     |                                                    | \m_r_ach.ARADDR [13] ^ |          | 0.075 | 0.001 |   1.473 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 36: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.473
  Slack Time                    1.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.523 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.294 | 
     | FECTS_clks_clk___L2_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.016 | 
     | FECTS_clks_clk___L3_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.815 | 
     | FECTS_clks_clk___L4_I22                          | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.593 | 
     | FECTS_clks_clk___L5_I86                          | A ^ -> Y ^                    | CLKBUF1 | 0.165 | 0.230 |   1.160 |   -0.363 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.096 | 0.313 |   1.473 |   -0.050 | 
     |                                                  | \memif_pcfifo2.f0_waddr [3] ^ |         | 0.096 | 0.000 |   1.473 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 37: MET Early External Delay Assertion 
Endpoint:   \memif_crcf1.f0_waddr [1]                (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcfifo1/w_ptr_reg[1] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.473
  Slack Time                    1.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +--------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                             |         |       |       |  Time   |   Time   | 
     |---------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.523 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                  | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.294 | 
     | FECTS_clks_clk___L2_I1                | A ^ -> Y ^                  | CLKBUF1 | 0.160 | 0.275 |   0.503 |   -1.020 | 
     | FECTS_clks_clk___L3_I5                | A ^ -> Y ^                  | CLKBUF1 | 0.126 | 0.227 |   0.730 |   -0.793 | 
     | FECTS_clks_clk___L4_I13               | A ^ -> Y ^                  | CLKBUF1 | 0.131 | 0.221 |   0.951 |   -0.572 | 
     | FECTS_clks_clk___L5_I51               | A ^ -> Y ^                  | CLKBUF1 | 0.170 | 0.245 |   1.196 |   -0.327 | 
     | \tx_core/tx_crc/crcfifo1/w_ptr_reg[1] | CLK ^ -> Q ^                | DFFSR   | 0.052 | 0.277 |   1.473 |   -0.050 | 
     |                                       | \memif_crcf1.f0_waddr [1] ^ |         | 0.052 | 0.000 |   1.473 |   -0.050 | 
     +--------------------------------------------------------------------------------------------------------------------+ 
Path 38: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [20]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[20] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.473
  Slack Time                    1.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.523 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.295 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -1.019 | 
     | FECTS_clks_clk___L3_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.095 | 0.205 |   0.709 |   -0.814 | 
     | FECTS_clks_clk___L4_I3                | A ^ -> Y ^                   | CLKBUF1 | 0.134 | 0.218 |   0.927 |   -0.596 | 
     | FECTS_clks_clk___L5_I12               | A ^ -> Y ^                   | CLKBUF1 | 0.146 | 0.228 |   1.155 |   -0.368 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[20] | CLK ^ -> Q ^                 | DFFSR   | 0.119 | 0.317 |   1.473 |   -0.050 | 
     |                                       | \memif_crcf0.f0_wdata [20] ^ |         | 0.119 | 0.000 |   1.473 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 39: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [3]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.473
  Slack Time                    1.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.523 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.295 | 
     | FECTS_clks_clk___L2_I3                       | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -1.020 | 
     | FECTS_clks_clk___L3_I14                      | A ^ -> Y ^                    | CLKBUF1 | 0.113 | 0.215 |   0.718 |   -0.805 | 
     | FECTS_clks_clk___L4_I36                      | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.215 |   0.934 |   -0.590 | 
     | FECTS_clks_clk___L5_I140                     | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.232 |   1.166 |   -0.357 | 
     | \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.101 | 0.307 |   1.473 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_waddr [3] ^ |         | 0.101 | 0.000 |   1.473 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 40: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [14]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][14] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.473
  Slack Time                    1.523
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.523 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.214 | 0.229 |   0.229 |   -1.295 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.160 | 0.274 |   0.503 |   -1.020 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^             | CLKBUF1  | 0.113 | 0.215 |   0.718 |   -0.805 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^             | CLKBUF1  | 0.130 | 0.215 |   0.934 |   -0.590 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^             | CLKBUF1  | 0.153 | 0.236 |   1.170 |   -0.354 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.074 | 0.143 |   1.313 |   -0.210 | 
     | g[0][14]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U1009                         | C ^ -> Y v             | AOI22X1  | 0.076 | 0.079 |   1.392 |   -0.131 | 
     | \tx_core/axi_master /U1010                         | B v -> Y ^             | NAND2X1  | 0.072 | 0.081 |   1.473 |   -0.051 | 
     |                                                    | \m_r_ach.ARADDR [14] ^ |          | 0.072 | 0.001 |   1.473 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 41: MET Early External Delay Assertion 
Endpoint:   \memif_swchrsp.f0_waddr [3]                    (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.474
  Slack Time                    1.524
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +----------------------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                             |                               |         |       |       |  Time   |   Time   | 
     |---------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                             | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.524 | 
     | FECTS_clks_clk___L1_I0                      | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.295 | 
     | FECTS_clks_clk___L2_I2                      | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.017 | 
     | FECTS_clks_clk___L3_I8                      | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.816 | 
     | FECTS_clks_clk___L4_I22                     | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.594 | 
     | FECTS_clks_clk___L5_I87                     | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.240 |   1.170 |   -0.354 | 
     | \tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.095 | 0.304 |   1.474 |   -0.050 | 
     |                                             | \memif_swchrsp.f0_waddr [3] ^ |         | 0.095 | 0.000 |   1.474 |   -0.050 | 
     +----------------------------------------------------------------------------------------------------------------------------+ 
Path 42: MET Early External Delay Assertion 
Endpoint:   \memif_crcf0.f0_wdata [19]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt0 /\crc_reg[19] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.474
  Slack Time                    1.524
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.524 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.295 | 
     | FECTS_clks_clk___L2_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.156 | 0.276 |   0.505 |   -1.019 | 
     | FECTS_clks_clk___L3_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.094 | 0.199 |   0.704 |   -0.820 | 
     | FECTS_clks_clk___L4_I1                | A ^ -> Y ^                   | CLKBUF1 | 0.139 | 0.225 |   0.928 |   -0.596 | 
     | FECTS_clks_clk___L5_I6                | A ^ -> Y ^                   | CLKBUF1 | 0.154 | 0.231 |   1.160 |   -0.364 | 
     | \tx_core/tx_crc/crcpkt0 /\crc_reg[19] | CLK ^ -> Q ^                 | DFFSR   | 0.109 | 0.313 |   1.473 |   -0.051 | 
     |                                       | \memif_crcf0.f0_wdata [19] ^ |         | 0.109 | 0.001 |   1.474 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 43: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_waddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.474
  Slack Time                    1.524
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.524 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.296 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -1.021 | 
     | FECTS_clks_clk___L3_I15                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.796 | 
     | FECTS_clks_clk___L4_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.225 |   0.953 |   -0.571 | 
     | FECTS_clks_clk___L5_I156                         | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.244 |   1.197 |   -0.328 | 
     | \tx_core/axi_master /\pktctrl0_fifo/w_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.055 | 0.278 |   1.474 |   -0.050 | 
     |                                                  | \memif_pcfifo0.f0_waddr [1] ^ |         | 0.055 | 0.000 |   1.474 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 44: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [5]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[5] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.475
  Slack Time                    1.525
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-------------------------------------------------------------------------------------------------------------------+ 
     |               Instance               |             Arc             |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                             |         |       |       |  Time   |   Time   | 
     |--------------------------------------+-----------------------------+---------+-------+-------+---------+----------| 
     |                                      | \clks.clk  ^                |         | 0.000 |       |   0.000 |   -1.525 | 
     | FECTS_clks_clk___L1_I0               | A ^ -> Y ^                  | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.296 | 
     | FECTS_clks_clk___L2_I3               | A ^ -> Y ^                  | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -1.022 | 
     | FECTS_clks_clk___L3_I13              | A ^ -> Y ^                  | CLKBUF1 | 0.130 | 0.234 |   0.737 |   -0.787 | 
     | FECTS_clks_clk___L4_I35              | A ^ -> Y ^                  | CLKBUF1 | 0.124 | 0.215 |   0.953 |   -0.572 | 
     | FECTS_clks_clk___L5_I137             | A ^ -> Y ^                  | CLKBUF1 | 0.155 | 0.237 |   1.189 |   -0.336 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[5] | CLK ^ -> Q ^                | DFFSR   | 0.074 | 0.285 |   1.474 |   -0.050 | 
     |                                      | \memif_crcf2.f0_wdata [5] ^ |         | 0.074 | 0.000 |   1.475 |   -0.050 | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 45: MET Early External Delay Assertion 
Endpoint:   \m_r_ach.ARADDR [28]                                          (^) 
checked with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\link_addr_2_fifo/data_mem_reg[0][28] /Q (^) 
triggered by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.475
  Slack Time                    1.525
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |          Arc           |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                        |          |       |       |  Time   |   Time   | 
     |----------------------------------------------------+------------------------+----------+-------+-------+---------+----------| 
     |                                                    | \clks.clk  ^           |          | 0.000 |       |   0.000 |   -1.525 | 
     | FECTS_clks_clk___L1_I0                             | A ^ -> Y ^             | CLKBUF1  | 0.214 | 0.229 |   0.229 |   -1.296 | 
     | FECTS_clks_clk___L2_I3                             | A ^ -> Y ^             | CLKBUF1  | 0.160 | 0.274 |   0.503 |   -1.022 | 
     | FECTS_clks_clk___L3_I14                            | A ^ -> Y ^             | CLKBUF1  | 0.113 | 0.215 |   0.718 |   -0.806 | 
     | FECTS_clks_clk___L4_I36                            | A ^ -> Y ^             | CLKBUF1  | 0.130 | 0.215 |   0.934 |   -0.591 | 
     | FECTS_clks_clk___L5_I142                           | A ^ -> Y ^             | CLKBUF1  | 0.153 | 0.236 |   1.170 |   -0.355 | 
     | \tx_core/axi_master /\link_addr_2_fifo/data_mem_re | CLK ^ -> Q ^           | DFFPOSX1 | 0.068 | 0.143 |   1.313 |   -0.212 | 
     | g[0][28]                                           |                        |          |       |       |         |          | 
     | \tx_core/axi_master /U966                          | C ^ -> Y v             | AOI22X1  | 0.067 | 0.072 |   1.385 |   -0.140 | 
     | \tx_core/axi_master /U967                          | B v -> Y ^             | NAND2X1  | 0.085 | 0.089 |   1.474 |   -0.051 | 
     |                                                    | \m_r_ach.ARADDR [28] ^ |          | 0.085 | 0.001 |   1.475 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 46: MET Early External Delay Assertion 
Endpoint:   \memif_pdfifo1.f0_waddr [2]                     (^) checked with  
leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.475
  Slack Time                    1.525
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +-----------------------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                               |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                              | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.525 | 
     | FECTS_clks_clk___L1_I0                       | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.296 | 
     | FECTS_clks_clk___L2_I3                       | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -1.022 | 
     | FECTS_clks_clk___L3_I14                      | A ^ -> Y ^                    | CLKBUF1 | 0.113 | 0.215 |   0.718 |   -0.807 | 
     | FECTS_clks_clk___L4_I36                      | A ^ -> Y ^                    | CLKBUF1 | 0.130 | 0.215 |   0.934 |   -0.592 | 
     | FECTS_clks_clk___L5_I140                     | A ^ -> Y ^                    | CLKBUF1 | 0.154 | 0.232 |   1.166 |   -0.359 | 
     | \tx_core/axi_master /\pkt1_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.104 | 0.309 |   1.475 |   -0.050 | 
     |                                              | \memif_pdfifo1.f0_waddr [2] ^ |         | 0.104 | 0.000 |   1.475 |   -0.050 | 
     +-----------------------------------------------------------------------------------------------------------------------------+ 
Path 47: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_raddr [3]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[3] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.476
  Slack Time                    1.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.526 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.297 | 
     | FECTS_clks_clk___L2_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.019 | 
     | FECTS_clks_clk___L3_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.818 | 
     | FECTS_clks_clk___L4_I22                          | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.595 | 
     | FECTS_clks_clk___L5_I86                          | A ^ -> Y ^                    | CLKBUF1 | 0.165 | 0.230 |   1.160 |   -0.366 | 
     | \tx_core/axi_master /\pktctrl2_fifo/r_ptr_reg[3] | CLK ^ -> Q ^                  | DFFSR   | 0.101 | 0.316 |   1.476 |   -0.050 | 
     |                                                  | \memif_pcfifo2.f0_raddr [3] ^ |         | 0.101 | 0.000 |   1.476 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 48: MET Early External Delay Assertion 
Endpoint:   \memif_crcf2.f0_wdata [23]               (^) checked with  leading 
edge of 'clk'
Beginpoint: \tx_core/tx_crc/crcpkt2 /\crc_reg[23] /Q (^) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.476
  Slack Time                    1.526
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------+ 
     |               Instance                |             Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                              |         |       |       |  Time   |   Time   | 
     |---------------------------------------+------------------------------+---------+-------+-------+---------+----------| 
     |                                       | \clks.clk  ^                 |         | 0.000 |       |   0.000 |   -1.526 | 
     | FECTS_clks_clk___L1_I0                | A ^ -> Y ^                   | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.298 | 
     | FECTS_clks_clk___L2_I2                | A ^ -> Y ^                   | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.020 | 
     | FECTS_clks_clk___L3_I11               | A ^ -> Y ^                   | CLKBUF1 | 0.124 | 0.229 |   0.736 |   -0.790 | 
     | FECTS_clks_clk___L4_I28               | A ^ -> Y ^                   | CLKBUF1 | 0.115 | 0.203 |   0.939 |   -0.587 | 
     | FECTS_clks_clk___L5_I111              | A ^ -> Y ^                   | CLKBUF1 | 0.150 | 0.228 |   1.167 |   -0.359 | 
     | \tx_core/tx_crc/crcpkt2 /\crc_reg[23] | CLK ^ -> Q ^                 | DFFSR   | 0.102 | 0.308 |   1.475 |   -0.051 | 
     |                                       | \memif_crcf2.f0_wdata [23] ^ |         | 0.102 | 0.001 |   1.476 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------+ 
Path 49: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo0.f0_raddr [1]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[1] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.477
  Slack Time                    1.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.527 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.298 | 
     | FECTS_clks_clk___L2_I3                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.274 |   0.503 |   -1.024 | 
     | FECTS_clks_clk___L3_I15                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.225 |   0.728 |   -0.799 | 
     | FECTS_clks_clk___L4_I40                          | A ^ -> Y ^                    | CLKBUF1 | 0.129 | 0.225 |   0.953 |   -0.574 | 
     | FECTS_clks_clk___L5_I156                         | A ^ -> Y ^                    | CLKBUF1 | 0.170 | 0.244 |   1.197 |   -0.330 | 
     | \tx_core/axi_master /\pktctrl0_fifo/r_ptr_reg[1] | CLK ^ -> Q ^                  | DFFSR   | 0.059 | 0.280 |   1.477 |   -0.050 | 
     |                                                  | \memif_pcfifo0.f0_raddr [1] ^ |         | 0.059 | 0.000 |   1.477 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 50: MET Early External Delay Assertion 
Endpoint:   \memif_pcfifo2.f0_waddr [2]                         (^) checked 
with  leading edge of 'clk'
Beginpoint: \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[2] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2out}
Other End Arrival Time          0.000
- External Delay                0.300
+ Phase Shift                   0.000
+ Uncertainty                   0.250
= Required Time                -0.050
  Arrival Time                  1.477
  Slack Time                    1.527
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                     |              Arc              |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                  |                               |         |       |       |  Time   |   Time   | 
     |--------------------------------------------------+-------------------------------+---------+-------+-------+---------+----------| 
     |                                                  | \clks.clk  ^                  |         | 0.000 |       |   0.000 |   -1.527 | 
     | FECTS_clks_clk___L1_I0                           | A ^ -> Y ^                    | CLKBUF1 | 0.214 | 0.229 |   0.229 |   -1.298 | 
     | FECTS_clks_clk___L2_I2                           | A ^ -> Y ^                    | CLKBUF1 | 0.160 | 0.278 |   0.507 |   -1.020 | 
     | FECTS_clks_clk___L3_I8                           | A ^ -> Y ^                    | CLKBUF1 | 0.094 | 0.201 |   0.708 |   -0.819 | 
     | FECTS_clks_clk___L4_I22                          | A ^ -> Y ^                    | CLKBUF1 | 0.140 | 0.223 |   0.930 |   -0.597 | 
     | FECTS_clks_clk___L5_I87                          | A ^ -> Y ^                    | CLKBUF1 | 0.157 | 0.240 |   1.170 |   -0.357 | 
     | \tx_core/axi_master /\pktctrl2_fifo/w_ptr_reg[2] | CLK ^ -> Q ^                  | DFFSR   | 0.100 | 0.307 |   1.477 |   -0.050 | 
     |                                                  | \memif_pcfifo2.f0_waddr [2] ^ |         | 0.100 | 0.000 |   1.477 |   -0.050 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 

