




Tracing Clock clks.clk

****** Clock Tree (clks.clk) Structure
Nr. Subtrees                   : 169
Nr. Sinks                      : 3650
Nr.          Rising  Sync Pins : 3566
Nr. Inverter Rising  Sync Pins : 0
Nr.          Falling Sync Pins : 0
Nr. Inverter Falling Sync Pins : 84

** Leaf Pins
CELL (PORT)                            Nr.
-----------------------------------------------
LATCH (CLK)                             84
DFFPOSX1 (CLK)                          357
DFFSR (CLK)                             3209
-----------------------------------------------




** Gate Component Input Pins
CELL (PORT)                            Nr.
-----------------------------------------------
INVX1 (A)                               84
AND2X1 (B)                              41
AND2X2 (B)                              43
-----------------------------------------------



** Subtree Detail
*DEPTH 0 Input_Pin: (EMPTY) Output_Pin: (clks.clk) Cell: (EMPTY) Net: (clks.clk) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 328
          Nr. of     Rising  Sync Pins  : 328
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 168
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/net7569) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 78
          Nr. of     Rising  Sync Pins  : 78
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/net7653) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 78
          Nr. of     Rising  Sync Pins  : 78
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/axi_master/net7667) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 39
          Nr. of     Rising  Sync Pins  : 39
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_link_datain_0_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/axi_master/net7680) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 39
          Nr. of     Rising  Sync Pins  : 39
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_link_datain_1_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/axi_master/net7692) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 39
          Nr. of     Rising  Sync Pins  : 39
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_link_datain_2_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/axi_master/net7698) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/axi_master/net7703) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_haddr0_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_haddr0_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/axi_master/net7708) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_haddr1_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_haddr1_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/B) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/link_addr_2_fifo/net7728) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/A) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/n1) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/B) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/link_addr_2_fifo/net7723) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/A) Output_Pin: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/B) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/link_addr_0_fifo/net7728) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/A) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/B) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/link_addr_0_fifo/net7723) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/A) Output_Pin: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/B) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/link_addr_1_fifo/net7728) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/A) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/B) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/link_addr_1_fifo/net7723) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/A) Output_Pin: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7743) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/n1) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7748) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7753) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7758) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7763) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7768) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7773) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7778) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7783) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7788) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7793) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7798) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7803) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7808) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7813) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/B) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate/Y) Cell: (AND2X1) Net: (tx_core/dma_reg_tx/net7818) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/A) Output_Pin: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2/Y) Cell: (INVX1) Net: (tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net6832) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/n1) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt2/net7319) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt2/net7324) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 16
          Nr. of     Rising  Sync Pins  : 16
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt2/net7329) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7334) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 64
          Nr. of     Rising  Sync Pins  : 64
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt2/net7339) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 48
          Nr. of     Rising  Sync Pins  : 48
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt2/net7344) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7349) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 56
          Nr. of     Rising  Sync Pins  : 56
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7354) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7359) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7364) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7369) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7374) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7379) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7384) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt2/net7389) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 24
          Nr. of     Rising  Sync Pins  : 24
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net6832) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt1/net7319) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt1/net7324) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 16
          Nr. of     Rising  Sync Pins  : 16
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt1/net7329) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7334) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 64
          Nr. of     Rising  Sync Pins  : 64
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt1/net7339) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 48
          Nr. of     Rising  Sync Pins  : 48
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt1/net7344) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7349) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 56
          Nr. of     Rising  Sync Pins  : 56
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7354) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7359) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7364) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7369) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7374) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7379) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7384) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt1/net7389) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 24
          Nr. of     Rising  Sync Pins  : 24
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net6832) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt0/net7319) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt0/net7324) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 16
          Nr. of     Rising  Sync Pins  : 16
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt0/net7329) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7334) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 64
          Nr. of     Rising  Sync Pins  : 64
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt0/net7339) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 48
          Nr. of     Rising  Sync Pins  : 48
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_crc/crcpkt0/net7344) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 40
          Nr. of     Rising  Sync Pins  : 40
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7349) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 56
          Nr. of     Rising  Sync Pins  : 56
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7354) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7359) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7364) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7369) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7374) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7379) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7384) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/B) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_crc/crcpkt0/net7389) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 24
          Nr. of     Rising  Sync Pins  : 24
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/A) Output_Pin: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/B) Output_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_rs/net6817) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 41
          Nr. of     Rising  Sync Pins  : 41
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/A) Output_Pin: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/n1) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/B) Output_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_rs/net5468) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/A) Output_Pin: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/B) Output_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_rs/net5463) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 34
          Nr. of     Rising  Sync Pins  : 34
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/A) Output_Pin: (tx_core/tx_rs/clk_gate_crc_left_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_rs/clk_gate_crc_left_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/B) Output_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate/Y) Cell: (AND2X1) Net: (tx_core/tx_rs/net5458) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 32
          Nr. of     Rising  Sync Pins  : 32
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/A) Output_Pin: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_rs/clk_gate_crc_tx_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/B) Output_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/tx_rs/net5453) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 92
          Nr. of     Rising  Sync Pins  : 92
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/A) Output_Pin: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/n2) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/B) Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate/Y) Cell: (AND2X2) Net: (tx_core/axi_master/net7484) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 78
          Nr. of     Rising  Sync Pins  : 78
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 0
          Nr. of Gated Clocks           : 0
*DEPTH 1 Input_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/A) Output_Pin: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2/Y) Cell: (INVX1) Net: (tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/n1) NO-INV
          Nr. of Exclude Pins           : 0
          Nr. of Total Sync Pins        : 1
          Nr. of     Rising  Sync Pins  : 0
          Nr. of Inv Rising  Sync Pins  : 0
          Nr. of     Falling Sync Pins  : 0
          Nr. of Inv Falling Sync Pins  : 1
          Nr. of Gated Clocks           : 0
***********************************************************

****** Pre CTS Detail Structure for clock clks.clk
*DEPTH 0: clks.clk
 (Sync)tx_core/axi_master/dch_cur_state_reg[0]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/r_ptr_reg[5]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/r_ptr_reg[5]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/r_ptr_reg[5]/CLK
 (Sync)tx_core/axi_master/cur_chstate_1_reg[0]/CLK
 (Sync)tx_core/axi_master/cur_chstate_1_reg[1]/CLK
 (Sync)tx_core/axi_master/arid_d_reg[1]/CLK
 (Sync)tx_core/axi_master/link_addr_0_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/cur_chstate_0_reg[0]/CLK
 (Sync)tx_core/axi_master/cur_chstate_0_reg[1]/CLK
 (Sync)tx_core/axi_master/arid_d_reg[0]/CLK
 (Sync)tx_core/axi_master/link_addr_2_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/cur_chstate_2_reg[0]/CLK
 (Sync)tx_core/axi_master/cur_chstate_2_reg[1]/CLK
 (Sync)tx_core/axi_master/ch_gnt_d_reg[0]/CLK
 (Sync)tx_core/axi_master/ch_gnt_2d_reg[0]/CLK
 (Sync)tx_core/axi_master/cur_state_reg[0]/CLK
 (Sync)tx_core/axi_master/cur_state_reg[1]/CLK
 (Sync)tx_core/axi_master/arburst_d_reg/CLK
 (Sync)tx_core/axi_master/arvalid_d_reg/CLK
 (Sync)tx_core/axi_master/ch_gnt_d_reg[2]/CLK
 (Sync)tx_core/axi_master/ch_gnt_2d_reg[2]/CLK
 (Sync)tx_core/axi_master/ch_gnt_d_reg[1]/CLK
 (Sync)tx_core/axi_master/ch_gnt_2d_reg[1]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[0]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[1]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[2]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[3]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[4]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[5]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[6]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_0_d_reg[7]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/r_ptr_reg[5]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[0]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[1]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[2]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[3]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[4]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[5]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[6]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_2_d_reg[7]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/r_ptr_reg[5]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[0]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[1]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[2]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[3]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[4]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[5]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[6]/CLK
 (Sync)tx_core/axi_master/pfifo_frag_cnt_1_d_reg[7]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/r_ptr_reg[5]/CLK
 (Sync)tx_core/axi_master/link_addr_2_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/link_addr_0_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/link_addr_1_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_master/link_addr_1_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_master/pkt1_fifo/depth_left_reg[6]/CLK
 (Sync)tx_core/axi_master/pkt2_fifo/depth_left_reg[6]/CLK
 (Sync)tx_core/axi_master/pkt0_fifo/depth_left_reg[6]/CLK
 (Sync)tx_core/axi_master/link_addr_1_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/link_addr_0_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/link_addr_2_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_master/pktctrl0_fifo/depth_left_reg[6]/CLK
 (Sync)tx_core/axi_master/pktctrl2_fifo/depth_left_reg[6]/CLK
 (Sync)tx_core/axi_master/pktctrl1_fifo/depth_left_reg[6]/CLK
 (Sync)tx_core/dma_reg_tx/depth_left_reg[4]/CLK
 (Sync)tx_core/dma_reg_tx/r_ptr_reg[0]/CLK
 (Sync)tx_core/dma_reg_tx/r_ptr_reg[1]/CLK
 (Sync)tx_core/dma_reg_tx/r_ptr_reg[2]/CLK
 (Sync)tx_core/dma_reg_tx/r_ptr_reg[3]/CLK
 (Sync)tx_core/dma_reg_tx/depth_left_reg[3]/CLK
 (Sync)tx_core/dma_reg_tx/depth_left_reg[2]/CLK
 (Sync)tx_core/dma_reg_tx/depth_left_reg[1]/CLK
 (Sync)tx_core/dma_reg_tx/depth_left_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/crc_vld_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/crc_vld_2d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[7]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[6]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[5]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[4]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/data8_d_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcpkt2/load8_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/load16_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/load24_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/load32_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/load40_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/load48_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/load56_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt2/load64_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/crc_vld_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/crc_vld_2d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[7]/CLK
 (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[6]/CLK
 (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[5]/CLK
 (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[4]/CLK
 (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcpkt1/data8_d_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcpkt1/load8_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/load16_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/load24_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/load32_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/load40_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/load48_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/load56_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt1/load64_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/crc_vld_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/crc_vld_2d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[7]/CLK
 (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[6]/CLK
 (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[5]/CLK
 (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[4]/CLK
 (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcpkt0/data8_d_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcpkt0/load8_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/load16_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/load24_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/load32_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/load40_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/load48_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/load56_d_reg/CLK
 (Sync)tx_core/tx_crc/crcpkt0/load64_d_reg/CLK
 (Sync)tx_core/axi_slave/w_rspch_cur_state_reg[0]/CLK
 (Sync)tx_core/axi_slave/w_ach_cur_state_reg[0]/CLK
 (Sync)tx_core/tx_rs/div2_d_reg/CLK
 (Sync)tx_core/axi_slave/awready_d_reg/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_slave/w_dch_cur_state_reg[0]/CLK
 (Sync)tx_core/axi_slave/w_dch_cur_state_reg[1]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[4]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[5]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[6]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[7]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[8]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[9]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[10]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[11]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[12]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[13]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[14]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[15]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[16]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[17]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[18]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[19]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[20]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[21]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[22]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[23]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[24]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[25]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[26]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[27]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[28]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[29]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[30]/CLK
 (Sync)tx_core/axi_slave/burst_addr_d_reg[31]/CLK
 (Sync)tx_core/axi_slave/wready_d_reg/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/w_ptr_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/w_ptr_reg[4]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[0]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[1]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[2]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[3]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/r_ptr_reg[4]/CLK
 (Sync)tx_core/tx_rs/cur_state_clk_reg[1]/CLK
 (Sync)tx_core/tx_rs/cur_state_clk_reg[0]/CLK
 (Sync)tx_core/tx_rs/gclk_en_d_reg/CLK
 (Sync)tx_core/tx_rs/cnt128_d_reg[0]/CLK
 (Sync)tx_core/tx_rs/cnt128_d_reg[1]/CLK
 (Sync)tx_core/tx_rs/cnt128_d_reg[2]/CLK
 (Sync)tx_core/tx_rs/cnt128_d_reg[3]/CLK
 (Sync)tx_core/tx_rs/cnt128_d_reg[4]/CLK
 (Sync)tx_core/tx_rs/cnt128_d_reg[5]/CLK
 (Sync)tx_core/tx_rs/cnt128_d_reg[6]/CLK
 (Sync)tx_core/tx_rs/cur_state_reg[0]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[0]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[1]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[2]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[3]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[4]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[5]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[6]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt2_d_reg[7]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[0]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[1]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[2]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[3]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[4]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[5]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[6]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt1_d_reg[7]/CLK
 (Sync)tx_core/tx_rs/cnt2_d_reg/CLK
 (Sync)tx_core/tx_rs/cur_state_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/w_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/w_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/w_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/w_ptr_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/w_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/w_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/w_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/w_ptr_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[3]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/w_ptr_reg[0]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/w_ptr_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/w_ptr_reg[2]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/w_ptr_reg[3]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[0]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[1]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[2]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[3]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[4]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[5]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[6]/CLK
 (Sync)tx_core/QOS_selector/qos/srv_cnt0_d_reg[7]/CLK
 (Sync)tx_core/axi_slave/wchaddr_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/axi_slave/wchrsp_fifo/depth_left_reg[5]/CLK
 (Sync)tx_core/tx_crc/crcfifo1/depth_left_reg[4]/CLK
 (Sync)tx_core/tx_rs/xgmii_txc_d_reg[0]/CLK
 (Sync)tx_core/tx_rs/xgmii_txc_d_reg[3]/CLK
 (Sync)tx_core/tx_rs/xgmii_txc_d_reg[2]/CLK
 (Sync)tx_core/tx_rs/xgmii_txc_d_reg[1]/CLK
 (Sync)tx_core/tx_crc/crcfifo0/depth_left_reg[4]/CLK
 (Sync)tx_core/tx_crc/crcfifo2/depth_left_reg[4]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/main_gate(B->Y)
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[63]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[62]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[61]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[60]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[59]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[58]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[57]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[56]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[55]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[54]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[53]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[52]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[51]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[50]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[49]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[48]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[47]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[46]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[45]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[44]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[43]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[42]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[41]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[40]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[39]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[38]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[37]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[36]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[35]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[34]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[33]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[32]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[31]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[30]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[29]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[28]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[27]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[26]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[25]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[24]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[23]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[22]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[21]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[20]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[19]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[18]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[17]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[16]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[15]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[14]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[13]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[12]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[11]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[10]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[9]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[8]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt0_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl0_d_reg[7]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_pfifo_datain_0_d_reg/latch/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/main_gate(B->Y)
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[63]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[62]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[61]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[60]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[59]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[58]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[57]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[56]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[55]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[54]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[53]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[52]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[51]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[50]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[49]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[48]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[47]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[46]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[45]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[44]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[43]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[42]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[41]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[40]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[39]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[38]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[37]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[36]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[35]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[34]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[33]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[32]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[31]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[30]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[29]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[28]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[27]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[26]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[25]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[24]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[23]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[22]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[21]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[20]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[19]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[18]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[17]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[16]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[15]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[14]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[13]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[12]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[11]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[10]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[9]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[8]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_1_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt1_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl1_d_reg[0]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_pfifo_datain_1_d_reg/latch/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_link_datain_0_d_reg/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_datain_0_d_reg[31]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[30]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[29]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[28]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[27]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[26]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[25]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[24]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[23]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[22]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[21]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[20]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[19]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[18]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[17]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[16]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[15]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[14]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[13]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[12]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[11]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[10]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[9]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[8]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[7]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/link_datain_0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl0_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/w_ptr_reg[0]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_link_datain_0_d_reg/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_link_datain_0_d_reg/latch/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_link_datain_1_d_reg/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_datain_1_d_reg[31]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[30]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[29]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[28]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[27]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[26]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[25]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[24]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[23]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[22]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[21]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[20]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[19]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[18]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[17]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[16]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[15]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[14]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[13]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[12]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[11]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[10]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[9]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[8]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/link_datain_1_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl1_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/w_ptr_reg[0]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_link_datain_1_d_reg/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_link_datain_1_d_reg/latch/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_link_datain_2_d_reg/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_datain_2_d_reg[31]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[30]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[29]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[28]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[27]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[26]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[25]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[24]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[23]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[22]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[21]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[20]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[19]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[18]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[17]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[16]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[15]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[14]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[13]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[12]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[11]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[10]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[9]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[8]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[7]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[2]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/link_datain_2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pktctrl2_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/w_ptr_reg[0]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_link_datain_2_d_reg/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_link_datain_2_d_reg/latch/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/main_gate(B->Y)
  (Sync)tx_core/axi_master/haddr2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[2]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[7]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[8]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[9]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[10]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[11]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[12]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[13]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[14]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[15]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[16]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[17]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[18]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[19]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[20]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[21]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[22]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[23]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[24]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[25]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[26]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[27]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[28]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[29]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[30]/CLK
  (Sync)tx_core/axi_master/haddr2_d_reg[31]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][0]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][1]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][2]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][3]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][4]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][5]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][6]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr2_d_reg[last_bvalid][7]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_ctrl_hdr2_d_reg[last_bvalid]/latch/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_haddr0_d_reg/main_gate(B->Y)
  (Sync)tx_core/axi_master/haddr0_d_reg[0]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[1]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[2]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[3]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[4]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[5]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[6]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[7]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[8]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[9]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[10]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[11]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[12]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[13]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[14]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[15]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[16]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[17]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[18]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[19]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[20]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[21]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[22]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[23]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[24]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[25]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[26]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[27]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[28]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[29]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[30]/CLK
  (Sync)tx_core/axi_master/haddr0_d_reg[31]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][0]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][1]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][2]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][3]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][4]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][5]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][6]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr0_d_reg[last_bvalid][7]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_haddr0_d_reg/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_haddr0_d_reg/latch/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_haddr1_d_reg/main_gate(B->Y)
  (Sync)tx_core/axi_master/haddr1_d_reg[31]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[30]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[29]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[28]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[27]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[26]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[25]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[24]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[23]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[22]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[21]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[20]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[19]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[18]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[17]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[16]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[15]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[14]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[13]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[12]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[11]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[10]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[9]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[8]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[7]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[6]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[5]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[4]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[3]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[2]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[1]/CLK
  (Sync)tx_core/axi_master/haddr1_d_reg[0]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][7]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][6]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][5]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][4]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][3]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][2]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][1]/CLK
  (Sync)tx_core/axi_master/ctrl_hdr1_d_reg[last_bvalid][0]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_haddr1_d_reg/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_haddr1_d_reg/latch/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][30]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][29]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][28]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][27]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][26]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][25]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][24]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][23]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][22]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][21]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][20]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][19]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][18]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][17]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][16]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][15]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][14]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][13]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][12]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][11]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][10]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][9]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][8]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][7]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][6]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][5]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][4]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][3]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][2]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][1]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][0]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[1][31]/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/U2(A->Y)
  (Sync)tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[1]/latch/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][31]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][30]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][29]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][28]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][27]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][26]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][25]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][24]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][23]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][22]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][21]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][20]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][19]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][18]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][17]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][16]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][15]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][14]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][13]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][12]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][11]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][10]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][9]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][8]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][7]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][6]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][5]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][4]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][3]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][2]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][1]/CLK
  (Sync)tx_core/axi_master/link_addr_2_fifo/data_mem_reg[0][0]/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/U2(A->Y)
  (Sync)tx_core/axi_master/link_addr_2_fifo/clk_gate_data_mem_reg[0]/latch/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][31]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][29]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][28]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][27]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][26]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][25]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][24]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][23]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][22]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][21]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][20]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][19]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][18]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][17]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][16]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][15]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][14]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][13]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][12]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][11]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][10]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][9]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][8]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][7]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][6]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][5]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][4]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][3]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][2]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][1]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][0]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[1][30]/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/U2(A->Y)
  (Sync)tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[1]/latch/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][31]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][30]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][29]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][28]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][27]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][26]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][25]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][24]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][23]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][22]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][21]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][20]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][19]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][18]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][17]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][16]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][15]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][14]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][13]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][12]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][11]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][10]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][9]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][8]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][7]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][6]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][5]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][4]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][3]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][2]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][1]/CLK
  (Sync)tx_core/axi_master/link_addr_0_fifo/data_mem_reg[0][0]/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/U2(A->Y)
  (Sync)tx_core/axi_master/link_addr_0_fifo/clk_gate_data_mem_reg[0]/latch/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][0]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][1]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][2]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][3]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][4]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][5]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][6]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][7]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][8]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][9]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][10]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][11]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][12]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][13]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][14]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][15]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][16]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][17]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][18]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][19]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][20]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][21]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][22]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][23]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][24]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][25]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][26]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][27]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][28]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][29]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][30]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[1][31]/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/U2(A->Y)
  (Sync)tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[1]/latch/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/main_gate(B->Y)
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][0]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][1]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][2]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][3]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][4]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][5]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][6]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][7]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][8]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][9]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][10]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][11]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][12]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][13]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][14]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][15]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][16]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][17]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][18]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][19]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][20]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][21]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][22]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][23]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][24]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][25]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][26]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][27]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][28]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][29]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][30]/CLK
  (Sync)tx_core/axi_master/link_addr_1_fifo/data_mem_reg[0][31]/CLK
 *DEPTH 1: tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/U2(A->Y)
  (Sync)tx_core/axi_master/link_addr_1_fifo/clk_gate_data_mem_reg[0]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][0][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][0][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][1][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][1][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][2][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][2][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][3][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][3][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][4][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][4][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][5][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][5][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][6][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][6][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][7][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][7][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][8][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][8][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][9][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][9][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][10][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][10][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][11][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][11][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][12][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][12][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][13][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][13][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][14][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][14][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/main_gate(B->Y)
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][31]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][30]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][29]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][28]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][27]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][26]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][25]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][24]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][23]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][22]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][21]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][20]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][19]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][18]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][17]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][16]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][15]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][14]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][13]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][12]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][11]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][10]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][9]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][8]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][head_ptr][0]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][7]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][6]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][5]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][4]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][3]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][2]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][1]/CLK
  (Sync)tx_core/dma_reg_tx/clink_ptr_reg[l_reg][15][ctrl_data][last_bvalid][0]/CLK
 *DEPTH 1: tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/U2(A->Y)
  (Sync)tx_core/dma_reg_tx/clk_gate_clink_ptr_reg[l_reg][15][head_ptr]/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin8_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crcin8_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crc_reg[26]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crc_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data16_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_data16_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data32_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_data32_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data64_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_data64_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data48_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_data48_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data40_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_data40_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data56_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_data56_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin16_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crcin16_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin24_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crcin24_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin32_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crcin32_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin40_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crcin40_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin48_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crcin48_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin56_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crcin56_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/crcin64_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_crcin64_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt2/data24_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt2/clk_gate_data24_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin8_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crcin8_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crc_reg[26]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crc_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data16_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_data16_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data32_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_data32_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data64_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_data64_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data48_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_data48_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data40_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_data40_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data56_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_data56_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin16_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crcin16_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin24_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crcin24_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin32_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crcin32_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin40_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crcin40_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin48_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crcin48_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin56_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crcin56_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/crcin64_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_crcin64_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt1/data24_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt1/clk_gate_data24_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin8_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crcin8_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crc_reg[26]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crc_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data16_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_data16_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data32_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_data32_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[63]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[62]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[61]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[60]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[59]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[58]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[57]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[56]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data64_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_data64_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data48_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_data48_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data40_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_data40_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[55]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[54]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[53]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[52]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[51]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[50]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[49]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[48]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[47]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[46]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[45]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[44]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[43]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[42]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[41]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[40]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[39]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[38]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[37]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[36]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[35]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[34]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[33]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[32]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data56_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_data56_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin16_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crcin16_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin24_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crcin24_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin32_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crcin32_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin40_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crcin40_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin48_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crcin48_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin56_d_reg[20]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crcin56_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[26]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[30]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[31]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[24]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[28]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[29]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[25]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[27]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/crcin64_d_reg[16]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_crcin64_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[23]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[22]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[21]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[20]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[19]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[18]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[17]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[16]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[15]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[14]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[13]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[12]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[11]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[10]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[9]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[8]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[7]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[6]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[5]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[4]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcpkt0/data24_d_reg[0]/CLK
 *DEPTH 1: tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/U2(A->Y)
  (Sync)tx_core/tx_crc/crcpkt0/clk_gate_data24_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/main_gate(B->Y)
  (Sync)tx_core/QOS_selector/qos/queue_gnt_d_reg[2]/CLK
  (Sync)tx_core/QOS_selector/qos/queue_gnt_d_reg[1]/CLK
  (Sync)tx_core/QOS_selector/qos/queue_gnt_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/cur_state_reg[1]/CLK
  (Sync)tx_core/tx_rs/IDC_cnt_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/IDC_cnt_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/idlernd_cnt_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[11]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[19]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[27]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[12]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[20]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[28]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[13]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[21]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[29]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[14]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[22]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[30]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[15]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[23]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[31]/CLK
  (Sync)tx_core/tx_rs/cur_state_reg[3]/CLK
  (Sync)tx_core/tx_rs/idlernd_cnt_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[8]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[16]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[24]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[9]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[17]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[25]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[10]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[18]/CLK
  (Sync)tx_core/tx_rs/xgmii_txd_d_reg[26]/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/U2(A->Y)
  (Sync)tx_core/tx_rs/clk_gate_xgmii_txd_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[8]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[9]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[10]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[11]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[12]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[13]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[14]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[15]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[16]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[17]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[18]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[19]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[20]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[21]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[22]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[23]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[24]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[25]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[26]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[27]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[28]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[29]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[30]/CLK
  (Sync)tx_core/tx_rs/wakeuptimer_d_reg[31]/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/U2(A->Y)
  (Sync)tx_core/tx_rs/clk_gate_wakeuptimer_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_crc_left_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_rs/crc_bvalid_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/crc_bvalid_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[8]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[9]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[10]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[11]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[12]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[13]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[14]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[15]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[16]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[17]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[18]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[19]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[20]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[21]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[22]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[23]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[24]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[25]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[26]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[27]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[28]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[29]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[30]/CLK
  (Sync)tx_core/tx_rs/crc_left_d_reg[31]/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_crc_left_d_reg/U2(A->Y)
  (Sync)tx_core/tx_rs/clk_gate_crc_left_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_crc_tx_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_rs/crc_tx_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[8]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[9]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[10]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[11]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[12]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[13]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[14]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[15]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[16]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[17]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[18]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[19]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[20]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[21]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[22]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[23]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[24]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[25]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[26]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[27]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[28]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[29]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[30]/CLK
  (Sync)tx_core/tx_rs/crc_tx_d_reg[31]/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_crc_tx_d_reg/U2(A->Y)
  (Sync)tx_core/tx_rs/clk_gate_crc_tx_d_reg/latch/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/main_gate(B->Y)
  (Sync)tx_core/tx_rs/bvalid_reg[7]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[7]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[6]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[5]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[4]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[3]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[2]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[1]/CLK
  (Sync)tx_core/tx_rs/pkt_ctrl_d_reg[0]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[63]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[62]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[61]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[60]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[59]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[58]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[57]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[56]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[55]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[54]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[53]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[52]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[51]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[50]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[49]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[48]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[47]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[46]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[45]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[44]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[43]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[42]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[41]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[40]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[39]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[38]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[37]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[36]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[35]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[34]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[33]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[32]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[31]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[30]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[29]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[28]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[27]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[26]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[25]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[24]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[23]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[22]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[21]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[20]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[19]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[18]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[17]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[16]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[15]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[14]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[13]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[12]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[11]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[10]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[9]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[8]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[7]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[6]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[5]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[4]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[3]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[2]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[1]/CLK
  (Sync)tx_core/tx_rs/xgmii_tx_hold_reg[0]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[6]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[5]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[4]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[3]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[2]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[1]/CLK
  (Sync)tx_core/tx_rs/bvalid_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcfifo1/r_ptr_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcfifo1/r_ptr_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcfifo1/r_ptr_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcfifo1/r_ptr_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcfifo0/r_ptr_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcfifo0/r_ptr_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcfifo0/r_ptr_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcfifo0/r_ptr_reg[3]/CLK
  (Sync)tx_core/tx_crc/crcfifo2/r_ptr_reg[0]/CLK
  (Sync)tx_core/tx_crc/crcfifo2/r_ptr_reg[1]/CLK
  (Sync)tx_core/tx_crc/crcfifo2/r_ptr_reg[2]/CLK
  (Sync)tx_core/tx_crc/crcfifo2/r_ptr_reg[3]/CLK
 *DEPTH 1: tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/U2(A->Y)
  (Sync)tx_core/tx_rs/clk_gate_pkt_ctrl_d_reg/latch/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/main_gate(B->Y)
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[0]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[1]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[2]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[3]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[4]/CLK
  (Sync)tx_core/axi_master/pkt2_fifo/w_ptr_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[63]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[62]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[61]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[60]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[59]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[58]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[57]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[56]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[55]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[54]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[53]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[52]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[51]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[50]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[49]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[48]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[47]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[46]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[45]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[44]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[43]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[42]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[41]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[40]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[39]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[38]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[37]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[36]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[35]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[34]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[33]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[32]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[31]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[30]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[29]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[28]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[27]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[26]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[25]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[24]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[23]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[22]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[21]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[20]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[19]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[18]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[17]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[16]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[15]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[14]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[13]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[12]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[11]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[10]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[9]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[8]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[7]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[6]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[5]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[4]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[3]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[2]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[1]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_2_d_reg[0]/CLK
  (Sync)tx_core/axi_master/pfifo_datain_ctrl2_d_reg[7]/CLK
 *DEPTH 1: tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/U2(A->Y)
  (Sync)tx_core/axi_master/clk_gate_pfifo_datain_ctrl2_d_reg/latch/CLK
