Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Thu Feb 15 20:54:04 2018
| Host         : FREISMUTHDESK running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file PicoRV32_BD_wrapper_control_sets_placed.rpt
| Design       : PicoRV32_BD_wrapper
| Device       : xc7z020
------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    38 |
| Unused register locations in slices containing registers |    77 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             118 |           67 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             114 |           48 |
| Yes          | No                    | No                     |             359 |          162 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             356 |          129 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|                    Clock Signal                    |                           Enable Signal                           |                      Set/Reset Signal                      | Slice Load Count | Bel Load Count |
+----------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_wstrb[3]_i_2_n_0                | PicoRV32_BD_i/picorv32_0/inst/mem_wstrb[3]_i_1_n_0         |                1 |              4 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_rdata_q[19]_i_1_n_0             |                                                            |                2 |              5 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_rdata_q[11]_i_1_n_0             |                                                            |                4 |              5 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_rdata_q[24]_i_1_n_0             |                                                            |                3 |              5 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/instr_lui0                          | PicoRV32_BD_i/picorv32_0/inst/decoded_rs1[0]_i_1_n_0       |                4 |              5 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | PicoRV32_BD_i/picorv32_0/inst/instr_lw_i_1_n_0             |                3 |              5 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                   |                                                            |                4 |              5 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/instr_lui0                          | PicoRV32_BD_i/picorv32_0/inst/decoded_imm_uj[19]_i_1_n_0   |                2 |              6 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/latched_rd[5]_i_1_n_0               | resetn_IBUF                                                |                2 |              6 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_rdata_q[6]_i_1_n_0              |                                                            |                5 |              7 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/cpu_state[7]_i_1_n_0                |                                                            |                5 |              7 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Out_bank_0/inst/uart/E[0]                           |                                                            |                2 |              8 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Address_Decoder_0/inst/mem_valid_memory             |                                                            |                3 |              8 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | PicoRV32_BD_i/picorv32_0/inst/decoded_imm[19]_i_1_n_0      |                4 |              8 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_rdata_q[31]_i_1_n_0             |                                                            |                9 |             10 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | PicoRV32_BD_i/picorv32_0/inst/decoded_imm[31]_i_1_n_0      |                3 |             12 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Address_Decoder_0/inst/bankSwitch_i_1_n_0           |                                                            |                5 |             13 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Out_bank_0/inst/out_registers[7]_i_1_n_0            |                                                            |                4 |             16 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_16bit_buffer                    |                                                            |               12 |             16 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Out_bank_0/inst/mem_rdata[16]_i_1_n_0               |                                                            |                5 |             17 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 | resetn_IBUF                                                |                7 |             22 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/is_lui_auipc_jal_jalr_addi_add_sub0 |                                                            |               11 |             29 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_addr[31]_i_1_n_0                |                                                            |               15 |             30 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Address_Decoder_0/inst/mem_rdata[31]_i_2_n_0        | PicoRV32_BD_i/Address_Decoder_0/inst/mem_rdata[31]_i_1_n_0 |               10 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/memory_wrapper_0/inst/startCounter                  | PicoRV32_BD_i/memory_wrapper_0/inst/cycle[0]_i_1_n_0       |                8 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/reg_op2[7]_i_1_n_0                  |                                                            |               11 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/timer                               | resetn_IBUF                                                |               17 |             32 |
|  PicoRV32_BD_i/processing_system7_0/inst/FCLK_CLK0 | PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index[31]_i_2_n_0         | PicoRV32_BD_i/Out_bank_0/inst/uart/UART_index[31]_i_1_n_0  |                9 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/mem_wdata[31]_i_1_n_0               |                                                            |                9 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/reg_op1[31]_i_1_n_0                 |                                                            |               18 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/irq_mask                            | resetn_IBUF                                                |               15 |             32 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/instr_lui0                          |                                                            |               15 |             35 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/Address_Decoder_0/inst/mem_wdata_memory[31]_i_1_n_0 |                                                            |               24 |             52 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/cpu_state_reg_n_0_[6]               | resetn_IBUF                                                |               28 |             64 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/count_instr[0]_i_1_n_0              | resetn_IBUF                                                |               16 |             64 |
|  clk_IBUF_BUFG                                     | PicoRV32_BD_i/picorv32_0/inst/p_0_in__0                           |                                                            |               22 |             88 |
|  clk_IBUF_BUFG                                     |                                                                   | resetn_IBUF                                                |               48 |            114 |
|  clk_IBUF_BUFG                                     |                                                                   |                                                            |               64 |            114 |
+----------------------------------------------------+-------------------------------------------------------------------+------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     1 |
| 5      |                     6 |
| 6      |                     2 |
| 7      |                     2 |
| 8      |                     3 |
| 10     |                     1 |
| 12     |                     1 |
| 13     |                     1 |
| 16+    |                    21 |
+--------+-----------------------+


