@W: MT529 :"/home/dafta/Desktop/FER_DL_LABOS/lego_ir.vhd":41:4:41:5|Found inferred clock lego_upravljac|clk_25m which controls 69 sequential elements including I9.R_phase[4:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
