[
	{
		"EventName": "VPU_MEMORY_BW",
		"datatypeID": "tbw_32B",
		"offset": 0,
		"BriefDescription": "Average DDR BW over a time interval",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_D0_ACTIVE_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 0,
		"BriefDescription": "Cycle count of amount of times VPU is in D0 active state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_D0_ACTIVE_ENTRY_COUNT",
		"datatypeID": "tevent_counter",
		"offset": 8,
		"BriefDescription": "Number of times VPU enters into D0 active state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_D0i2_ACTIVE_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 8,
		"BriefDescription": "Cycle count of amount of time VPU is in D0I2 active state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_D0i2_IDLE_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 16,
		"BriefDescription": "Cycle count of amount of time VPU is in D0I2 Idle state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_D0i2_ACTIVE_ENTRY_COUNT",
		"datatypeID": "tevent_counter",
		"offset": 16,
		"BriefDescription": "Number of times VPU enters into D0I2 active state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_D0i2_IDLE_ENTRY_COUNT",
		"datatypeID": "tevent_counter",
		"offset": 24,
		"BriefDescription": "Number of times VPU enters into D0I2 Idle state",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_REALTIME_PRIORITY_CONTEXT_CYCLE_COUNT",
		"datatypeID": "tevent_counter",
		"offset": 24,
		"BriefDescription": "Overall number of cycles for a context in RealTime priority",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_NORMAL_PRIORITY_CONTEXT_CYCLE_COUNT",
		"datatypeID": "txtal_time",
		"offset": 32,
		"BriefDescription": "Overall number of cycles for a context in normal priority",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_FOCUS_PRIORITY_CONTEXT_CYCLE_COUNT",
		"datatypeID": "txtal_time",
		"offset": 32,
		"BriefDescription": "Overall number of cycles for a context in focus priority",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_IDLE_PRIORITY_CONTEXT_CYCLE_COUNT",
		"datatypeID": "txtal_time",
		"offset": 40,
		"BriefDescription": "Overall number of cycles for a context in background priority",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_FIXED_FREQ_FRC_VAL",
		"datatypeID": "tcycle_count",
		"offset": 40,
		"BriefDescription": "Current value of the FRC (fixed frequency) when data is reported out - VPU fixed frequency FRC(free running counter) value",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_VAR_FREQ_FRC_VAL",
		"datatypeID": "tcycle_count",
		"offset": 48,
		"BriefDescription": "Current value of the FRC (variable frequeny) when data is reported out. - VPU variable frequency (DVFS clock) FRC (free running counter) value",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "LOCAL_VERSION_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 88,
		"BriefDescription": null,
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PRODUCT_ID_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 88,
		"BriefDescription": null,
		"sampleType": "Snapshot",
		"size": "12",
		"lsb": "12",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "SOURCEID_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 88,
		"BriefDescription": null,
		"sampleType": "Snapshot",
		"size": "6",
		"lsb": "24",
		"msb": "29",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "XTAL_FREQ_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 88,
		"BriefDescription": "Represents the clock rate of the XTAL on this silicon.1",
		"sampleType": "Snapshot",
		"size": "2",
		"lsb": "32",
		"msb": "33",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IS_ICCMAX_LEVEL",
		"datatypeID": "tipu_icc",
		"offset": 88,
		"BriefDescription": "ICCMAX level for the IPU's IS system",
		"sampleType": "Snapshot",
		"size": "4",
		"lsb": "40",
		"msb": "43",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PS_ICCMAX_LEVEL",
		"datatypeID": "tipu_icc",
		"offset": 88,
		"BriefDescription": "ICCMAX level for the IPU's PS system",
		"sampleType": "Snapshot",
		"size": "4",
		"lsb": "44",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "QCLK_FREQ",
		"datatypeID": "tratio_33",
		"offset": 88,
		"BriefDescription": "Qclk frequency for Mem SS -",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VOLTAGE_SOC",
		"datatypeID": "tshort_volts",
		"offset": 88,
		"BriefDescription": "Mem SS voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PS_FREQ",
		"datatypeID": "tratio_25",
		"offset": 96,
		"BriefDescription": "Processing system frequency. Frequency is ratio*25MHz. Zero means power down.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IS_FREQ",
		"datatypeID": "tratio_25",
		"offset": 96,
		"BriefDescription": "IS system frequency. Frequency is ratio*25MHz. Zero means power down.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IS_VOLTAGE",
		"datatypeID": "tshort_volts",
		"offset": 96,
		"BriefDescription": "IS voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PS_VOLTAGE",
		"datatypeID": "tshort_volts",
		"offset": 96,
		"BriefDescription": "PS voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CDCLK_FREQ",
		"datatypeID": "tclk_freq",
		"offset": 96,
		"BriefDescription": "CDCLK frequency for display",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VOLTAGE_1_SOC",
		"datatypeID": "tshort_volts",
		"offset": 96,
		"BriefDescription": "Display  voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FREQ_SOC",
		"datatypeID": "tratio_100",
		"offset": 96,
		"BriefDescription": "NGU frequency",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VOLTAGE_2_SOC",
		"datatypeID": "tshort_volts",
		"offset": 96,
		"BriefDescription": "NGU voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FREQ_1_SOC",
		"datatypeID": "tratio_100",
		"offset": 104,
		"BriefDescription": "VPU ratio",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VOLTAGE_3_SOC",
		"datatypeID": "tshort_volts",
		"offset": 104,
		"BriefDescription": "VPU voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "TILE_CONFIG",
		"datatypeID": "tgeneric_sample",
		"offset": 104,
		"BriefDescription": "Indicates the tile configuration internal to VPU",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "16",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FREQ_2_SOC",
		"datatypeID": "tratio_100",
		"offset": 104,
		"BriefDescription": "ADM frequency",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VOLTAGE_4_SOC",
		"datatypeID": "tshort_volts",
		"offset": 104,
		"BriefDescription": "ADM voltage requirement",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VOLTAGE_5_SOC",
		"datatypeID": "tshort_volts",
		"offset": 112,
		"BriefDescription": "Media voltage requirement",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "0",
		"msb": "10",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FREQ_3_SOC",
		"datatypeID": "tratio_16",
		"offset": 112,
		"BriefDescription": "Media ratio",
		"sampleType": "Snapshot",
		"size": "9",
		"lsb": "14",
		"msb": "22",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VOLTAGE_6_SOC",
		"datatypeID": "twp_volts",
		"offset": 112,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "32",
		"msb": "42",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CURRENT_SOC",
		"datatypeID": "ticc",
		"offset": 112,
		"BriefDescription": "Current, in U7.3 amps. This is the maximal virus current at state. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "10",
		"lsb": "43",
		"msb": "52",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PS_OVERRIDE_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 112,
		"BriefDescription": "Internal VR power state (PS). valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "53",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FREQ_4_SOC",
		"datatypeID": "tratio_100",
		"offset": 112,
		"BriefDescription": "IA Module clock ratio, in units of 100MHz.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VOLTAGE_7_SOC",
		"datatypeID": "twp_volts",
		"offset": 120,
		"BriefDescription": "Voltage, to be sent as-is to Internal VR, linear, in steps of 2.5mV. valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "11",
		"lsb": "0",
		"msb": "10",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PS_OVERRIDE_1_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 120,
		"BriefDescription": "Internal VR power state (PS). valid only if IA modules are supplied by internal VR, otherwise value should be ignored.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "21",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FREQ_5_SOC",
		"datatypeID": "tratio_100",
		"offset": 120,
		"BriefDescription": "IA Module clock ratio, in units of 100MHz.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "SYSTOLIC",
		"datatypeID": "tgeneric_sample",
		"offset": 120,
		"BriefDescription": "Indicates systolic config",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "33",
		"msb": "33",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "EU_COUNT",
		"datatypeID": "tgeneric_sample",
		"offset": 120,
		"BriefDescription": "EUs active",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "34",
		"msb": "41",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MEDIA_ENGINE_COUNT",
		"datatypeID": "tgeneric_sample",
		"offset": 120,
		"BriefDescription": "unused in MTL",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "42",
		"msb": "44",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "SUBSLICE_COUNT",
		"datatypeID": "tgeneric_sample",
		"offset": 120,
		"BriefDescription": "subslice count",
		"sampleType": "Snapshot",
		"size": "5",
		"lsb": "45",
		"msb": "49",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "RENDER_SLICE_COUNT",
		"datatypeID": "tgeneric_sample",
		"offset": 120,
		"BriefDescription": "active slices in GT",
		"sampleType": "Snapshot",
		"size": "4",
		"lsb": "50",
		"msb": "53",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GSC",
		"datatypeID": "tgeneric_sample",
		"offset": 128,
		"BriefDescription": "Graphics Security Controller (GSC). 0 - GSC is power-gated. 1 - GSC is not power-gated.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "0",
		"msb": "0",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MEDIA_SLICE_COUNT",
		"datatypeID": "tgeneric_sample",
		"offset": 128,
		"BriefDescription": "Total number of active media engines in Media. Inactive means power-gated, that is, no leakage. The range in MTL is 0-1.",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "1",
		"msb": "3",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "BETA_SOC",
		"datatypeID": "tbeta",
		"offset": 128,
		"BriefDescription": "beta value",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "32",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CEP_THRESHOLD_SOC",
		"datatypeID": "tcep_volts",
		"offset": 128,
		"BriefDescription": "CEP theshold",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "48",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "BETA_1",
		"datatypeID": "tbeta",
		"offset": 136,
		"BriefDescription": "beta value",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "0",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CEP_THRESHOLD_1",
		"datatypeID": "tcep_volts",
		"offset": 136,
		"BriefDescription": "CEP theshold",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "16",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VID_SOC",
		"datatypeID": "tvid",
		"offset": 136,
		"BriefDescription": "VID Code. Encoding is based on SVID spec.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PS_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 136,
		"BriefDescription": "VR Power state.0",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "40",
		"msb": "42",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FAST_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 136,
		"BriefDescription": "Issue FAST ramp, instead of SLOW ramp.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "43",
		"msb": "43",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DECAY_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 136,
		"BriefDescription": "Issue DECAY ramp, instead of SLOW ramp. Only going down.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "44",
		"msb": "44",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VID_1",
		"datatypeID": "tvid",
		"offset": 136,
		"BriefDescription": "VID Code. Encoding is based on SVID spec.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PS_1",
		"datatypeID": "tgeneric_sample",
		"offset": 136,
		"BriefDescription": "VR Power state.0",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "56",
		"msb": "58",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FAST_1",
		"datatypeID": "tgeneric_sample",
		"offset": 136,
		"BriefDescription": "Issue FAST ramp, instead of SLOW ramp.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "59",
		"msb": "59",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DECAY_1",
		"datatypeID": "tgeneric_sample",
		"offset": 136,
		"BriefDescription": "Issue DECAY ramp, instead of SLOW ramp. Only going down.",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "60",
		"msb": "60",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "AMPS_SOC",
		"datatypeID": "tvr_icc",
		"offset": 144,
		"BriefDescription": "Last current sample, in amps. U16.8.8",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "0",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "AMPS_1",
		"datatypeID": "tvr_icc",
		"offset": 144,
		"BriefDescription": "Last current sample, in amps.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "16",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "SOC_CORE0",
		"datatypeID": "tgeneric_sample",
		"offset": 144,
		"BriefDescription": "IA Core C-state of SoC Atom module - Core00",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "32",
		"msb": "34",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "SOC_CORE1",
		"datatypeID": "tgeneric_sample",
		"offset": 144,
		"BriefDescription": "IA Core C-state of SoC Atom module - Core10",
		"sampleType": "Snapshot",
		"size": "3",
		"lsb": "35",
		"msb": "37",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GT",
		"datatypeID": "tgeneric_sample",
		"offset": 144,
		"BriefDescription": "GT RC-state0",
		"sampleType": "Snapshot",
		"size": "1",
		"lsb": "38",
		"msb": "38",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PCH_TEMP",
		"datatypeID": "ttemperature",
		"offset": 152,
		"BriefDescription": "Current PCH temperature",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DRAM_TEMP",
		"datatypeID": "ttemperature",
		"offset": 152,
		"BriefDescription": "Current DRAM temperature.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "SA_TEMP",
		"datatypeID": "ttemperature",
		"offset": 152,
		"BriefDescription": "Current reading from System Agent \"always on\" temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IPU_TEMP",
		"datatypeID": "ttemperature",
		"offset": 152,
		"BriefDescription": "Current reading from IPU subsystem temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DE_TEMP",
		"datatypeID": "ttemperature",
		"offset": 152,
		"BriefDescription": "Current reading from Display subsystem temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_TEMP",
		"datatypeID": "ttemperature",
		"offset": 152,
		"BriefDescription": "Current reading from VPU subsystem temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "Media_TEMP",
		"datatypeID": "ttemperature",
		"offset": 152,
		"BriefDescription": "Current reading from Media subsystem temperature sensor",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GCD_MIN",
		"datatypeID": "ttemperature",
		"offset": 160,
		"BriefDescription": "Graphics Die Min temp",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GCD_MAX",
		"datatypeID": "ttemperature",
		"offset": 160,
		"BriefDescription": "Graphics Die Max temp",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "ADM_MIN",
		"datatypeID": "ttemperature",
		"offset": 160,
		"BriefDescription": "ADM Die Min temp",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "ADM_MAX",
		"datatypeID": "ttemperature",
		"offset": 160,
		"BriefDescription": "ADM Die Max temp",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DTS0_SOC",
		"datatypeID": "ttemperature",
		"offset": 168,
		"BriefDescription": "Min temp across the module",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DTS1_SOC",
		"datatypeID": "ttemperature",
		"offset": 168,
		"BriefDescription": "Max temp across the module",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DTS2_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 168,
		"BriefDescription": "NA - not updated by Pcode",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DTS3_SOC",
		"datatypeID": "tgeneric_sample",
		"offset": 168,
		"BriefDescription": "NA - not updated by Pcode",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "24",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE0_SOC",
		"datatypeID": "tscalability",
		"offset": 168,
		"BriefDescription": "Current atom module scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "32",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE1_SOC",
		"datatypeID": "tscalability",
		"offset": 176,
		"BriefDescription": "Current atom module scalability measurement. Calculated as unstalled clocks divided by total active clocks.",
		"sampleType": "Snapshot",
		"size": "16",
		"lsb": "0",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE0_1_SOC",
		"datatypeID": "tratio_100",
		"offset": 176,
		"BriefDescription": "Core0 P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "32",
		"msb": "39",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE1_1_SOC",
		"datatypeID": "tratio_100",
		"offset": 176,
		"BriefDescription": "Core1 P_alpha calculation. This represents the maximum allowed clock frequency on that core.",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "40",
		"msb": "47",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE0_2",
		"datatypeID": "tratio_100",
		"offset": 176,
		"BriefDescription": "Current autonomous frequency target for that IA module",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "48",
		"msb": "55",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE1_2",
		"datatypeID": "tratio_100",
		"offset": 176,
		"BriefDescription": "Current autonomous frequency target for that IA module",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "56",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE0_3",
		"datatypeID": "tratio_100",
		"offset": 184,
		"BriefDescription": "Current efficient frequency target for that IA module",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "0",
		"msb": "7",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE1_3",
		"datatypeID": "tratio_100",
		"offset": 184,
		"BriefDescription": "Current efficient frequency target for that IA module",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "8",
		"msb": "15",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GT_PE",
		"datatypeID": "tratio_16",
		"offset": 184,
		"BriefDescription": "Current GT Efficient P-state (used as the floor for autonomous control)",
		"sampleType": "Snapshot",
		"size": "8",
		"lsb": "16",
		"msb": "23",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_THERM_MODULE_RESIDENCY_0",
		"datatypeID": "txtal_time",
		"offset": 1112,
		"BriefDescription": "slow limit THERM has limited performance for MODULE0.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_THERM_GT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1120,
		"BriefDescription": "slow limit THERM has limited performance for GT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_THERM_IPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1128,
		"BriefDescription": "slow limit THERM has limited performance for IPU.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_THERM_VPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1136,
		"BriefDescription": "slow limit THERM has limited performance for VPU.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_THERM_MEDIA_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1144,
		"BriefDescription": "slow limit THERM has limited performance for Media.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_POWER_MODULE_RESIDENCY_0",
		"datatypeID": "txtal_time",
		"offset": 1152,
		"BriefDescription": "slow limit POWER has limited performance for Atom MODULE",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_POWER_GT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1160,
		"BriefDescription": "slow limit POWER has limited performance for GT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_POWER_MEDIA_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1168,
		"BriefDescription": "slow limit POWER has limited performance for media",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_POWER_VPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1176,
		"BriefDescription": "slow limit POWER has limited performance for VPU",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_EDP_MODULE_RESIDENCY_0",
		"datatypeID": "txtal_time",
		"offset": 1184,
		"BriefDescription": "slow limit EDP has limited performance for Atom MODULE",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_EDP_GT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1192,
		"BriefDescription": "slow limit EDP has limited performance for GT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_EDP_MEDIA_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1200,
		"BriefDescription": "slow limit EDP has limited performance for Media",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_EDP_VPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1208,
		"BriefDescription": "slow limit EDP has limited performance for VPU",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_MODULE_RESIDENCY_0",
		"datatypeID": "txtal_time",
		"offset": 1216,
		"BriefDescription": "slow limit OTHER has limited performance for Atom MODULE",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_GT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1224,
		"BriefDescription": "slow limit OTHER has limited performance for GT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_MEDIA_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1232,
		"BriefDescription": "slow limit OTHER has limited performance for Media",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_VPU_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1240,
		"BriefDescription": "slow limit OTHER has limited performance for VPU",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PROCHOT_RESIDENCY_SOC",
		"datatypeID": "txtal_time",
		"offset": 1248,
		"BriefDescription": "prochot assertions.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VCCGT_VRHOT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1256,
		"BriefDescription": "VCCGT VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VCCSA_VRHOT_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1264,
		"BriefDescription": "VCCAUX VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PL3_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1272,
		"BriefDescription": "SOC was PL3 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PL2_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1280,
		"BriefDescription": "SOC was PL2 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PL1_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1288,
		"BriefDescription": "SOC was PL1 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PSYS_PL3_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1296,
		"BriefDescription": "SOC was Psys PL3 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PSYS_PL2_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1304,
		"BriefDescription": "SOC was Psys PL2 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PSYS_PL1_LIMITED_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1312,
		"BriefDescription": "SOC was Psys PL1 limited",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GT_RC6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1320,
		"BriefDescription": "GT RC6",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MEDIA_C6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1328,
		"BriefDescription": "Media C6 residency",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_C6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1336,
		"BriefDescription": "VPU C6 residency- ** NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IPU_IS_C6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1344,
		"BriefDescription": "IPU IS C6",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IPU_PS_C6_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1352,
		"BriefDescription": "IPU PS C6",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GT_ENGINE_BUSY_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1360,
		"BriefDescription": "Counts the time that any Gfx engine is truly busy (not simply powered up)- ** NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GT_RC0_IDLE_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1368,
		"BriefDescription": "Counts the time from when the all the streamers have indicated idle to GT making a Rc6 entry request- ** NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GCD_GC1_2_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1376,
		"BriefDescription": "Counts the time from when the all the streamers have indicated idle to GT making a Rc6 entry request",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GCD_GC3_RESIDENCY",
		"datatypeID": "txtal_time",
		"offset": 1384,
		"BriefDescription": "Counts the time from when the all the streamers have indicated idle to GT making a Rc6 entry request",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "C6_RESIDENCY_CORE0_SOC",
		"datatypeID": "txtal_time",
		"offset": 1456,
		"BriefDescription": "C6 residency counter for Core0",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "C6_RESIDENCY_CORE1_SOC",
		"datatypeID": "txtal_time",
		"offset": 1464,
		"BriefDescription": "C6 residency counter for Core1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "C0_RESIDENCY_CORE0_SOC",
		"datatypeID": "txtal_time",
		"offset": 1472,
		"BriefDescription": "C0 residency counter for Core0",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "C0_RESIDENCY_CORE1_SOC",
		"datatypeID": "txtal_time",
		"offset": 1472,
		"BriefDescription": "C0 residency counter for Core1",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"BriefDescription": "SoC Core C-State Counts.",
		"MetricExpr": "C0_RESIDENCY_CORE0_SOC + C6_RESIDENCY_CORE0_SOC",
		"MetricName": "C_STATE_RESIDENCY_CORE0_TOTAL",
		"ScaleUnit": "100%"
	},
	{
		"BriefDescription": "SoC Core0 C-State Counts Percent.",
		"MetricExpr": "C0_RESIDENCY_CORE0_SOC / C_STATE_RESIDENCY_CORE0_TOTAL",
		"MetricGroup": "pmt",
		"MetricName": "C0_RESIDENCY_CORE0_PERCENT",
		"ScaleUnit": "100%"
	},
	{
		"BriefDescription": "SoC Core0 C-State Counts Percent.",
		"MetricExpr": "C6_RESIDENCY_CORE0_SOC / C_STATE_RESIDENCY_CORE0_TOTAL",
		"MetricGroup": "pmt",
		"MetricName": "C6_RESIDENCY_CORE0_PERCENT",
		"ScaleUnit": "100%"
	},
	{
		"BriefDescription": "SoC Core C-State Counts.",
		"MetricExpr": "C0_RESIDENCY_CORE1_SOC + C6_RESIDENCY_CORE1_SOC",
		"MetricName": "C_STATE_RESIDENCY_CORE1_TOTAL",
		"ScaleUnit": "100%"
	},
	{
		"BriefDescription": "SoC Core1 C-State Counts Percent.",
		"MetricExpr": "C0_RESIDENCY_CORE1_SOC / C_STATE_RESIDENCY_CORE1_TOTAL",
		"MetricGroup": "pmt",
		"MetricName": "C0_RESIDENCY_CORE1_PERCENT",
		"ScaleUnit": "100%"
	},
	{
		"BriefDescription": "SoC Core1 C-State Counts Percent.",
		"MetricExpr": "C6_RESIDENCY_CORE1_SOC / C_STATE_RESIDENCY_CORE1_TOTAL",
		"MetricGroup": "pmt",
		"MetricName": "C6_RESIDENCY_CORE1_PERCENT",
		"ScaleUnit": "100%"
	},
	{
		"EventName": "PERF_LIMIT_THERM_MODULE_COUNTER_0",
		"datatypeID": "tevent_counter",
		"offset": 1480,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for Atom MODULE",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_THERM_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1480,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for GT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_THERM_VPU_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1488,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for VPU",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_THERM_MEDIA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1488,
		"BriefDescription": "Transition counter for when slow limit THERM has limited performance for Media",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_POWER_MODULE_COUNTER_0",
		"datatypeID": "tevent_counter",
		"offset": 1496,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for Atom MODULE",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_POWER_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1496,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for GT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_POWER_MEDIA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1504,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for Media",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_POWER_VPU_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1504,
		"BriefDescription": "Transition counter for when slow limit POWER has limited performance for VPU",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_EDP_MODULE_COUNTER_0",
		"datatypeID": "tevent_counter",
		"offset": 1512,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for Atom MODULE",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_EDP_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1512,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for GT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_EDP_MEDIA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1520,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for Media",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_EDP_VPU_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1520,
		"BriefDescription": "Transition counter for when slow limit EDP has limited performance for VPU",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_MODULE_COUNTER_0",
		"datatypeID": "tevent_counter",
		"offset": 1528,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for Atom MODULE",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1528,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for GT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_MEDIA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1536,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for Media.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PERF_LIMIT_OTHER_VPU_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1536,
		"BriefDescription": "Transition counter for when slow limit OTHER has limited performance for VPU.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PSYS_ENERGY",
		"datatypeID": "tenergy_J",
		"offset": 1544,
		"BriefDescription": "Energy reported by the Psys VR",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_ENERGY",
		"datatypeID": "tenergy_J",
		"offset": 1552,
		"BriefDescription": "Total package energy including Cdie + GCD+SoC, (should be the same as MSR package_energy_status)",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VCCIA_ENERGY_SOC",
		"datatypeID": "tvr_energy",
		"offset": 1560,
		"BriefDescription": "IA VR energy",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VCCGT_ENERGY",
		"datatypeID": "tvr_energy",
		"offset": 1568,
		"BriefDescription": "GT VR energy",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_ENERGY",
		"datatypeID": "tenergy",
		"offset": 1576,
		"BriefDescription": "Energy estimated by Pcode using utilization factor from the VPU. Format is U18.14",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DISPLAY_IO_READ_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 1584,
		"BriefDescription": "Total I/O read bandwidth for Display",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DISPLAY_IO_WRITE_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 1592,
		"BriefDescription": "Total I/O write bandwidth for display- ** NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "DISPLAY_VC1_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 1600,
		"BriefDescription": "Total display VC1 (non-coherent read) bandwidth.- ** NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_WRITE_BANDWIDTH_IP0",
		"datatypeID": "tbw_B",
		"offset": 1608,
		"BriefDescription": "Total I/O write bandwidth for IP0 -",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_READ_BANDWIDTH_IP0",
		"datatypeID": "tbw_B",
		"offset": 1616,
		"BriefDescription": "Total I/O read bandwidth for IP0",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_WRITE_BANDWIDTH_IP1",
		"datatypeID": "tbw_B",
		"offset": 1624,
		"BriefDescription": "Total I/O write bandwidth for IP1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_READ_BANDWIDTH_IP1",
		"datatypeID": "tbw_B",
		"offset": 1632,
		"BriefDescription": "Total I/O read bandwidth for IP1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_WRITE_BANDWIDTH_IP2",
		"datatypeID": "tbw_B",
		"offset": 1640,
		"BriefDescription": "Total I/O write bandwidth for IP2",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_READ_BANDWIDTH_IP2",
		"datatypeID": "tbw_B",
		"offset": 1648,
		"BriefDescription": "Total I/O read bandwidth for IP2",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_WRITE_BANDWIDTH_IP3",
		"datatypeID": "tbw_B",
		"offset": 1656,
		"BriefDescription": "Total I/O write bandwidth for IP3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_READ_BANDWIDTH_IP3",
		"datatypeID": "tbw_B",
		"offset": 1664,
		"BriefDescription": "Total I/O read bandwidth for IP3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_TOTAL_READ_BANDWIDTH",
		"datatypeID": "tbw_B",
		"offset": 1672,
		"BriefDescription": "Total I/O read bandwidth.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_TOTAL_WRITE_BANDWIDTH",
		"datatypeID": "tbw_B",
		"offset": 1680,
		"BriefDescription": "Total I/O write bandwidth.",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_GCD0",
		"datatypeID": "tbw_64B",
		"offset": 1688,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_GCD1",
		"datatypeID": "tbw_64B",
		"offset": 1696,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_IOC0",
		"datatypeID": "tbw_64B",
		"offset": 1704,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_IOC1",
		"datatypeID": "tbw_64B",
		"offset": 1712,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_VPU0",
		"datatypeID": "tbw_64B",
		"offset": 1720,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_VPU1",
		"datatypeID": "tbw_64B",
		"offset": 1728,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_IPU0",
		"datatypeID": "tbw_64B",
		"offset": 1736,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_IPU1",
		"datatypeID": "tbw_64B",
		"offset": 1744,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_DISP0",
		"datatypeID": "tbw_64B",
		"offset": 1752,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_DISP1",
		"datatypeID": "tbw_64B",
		"offset": 1760,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_MEDIA0",
		"datatypeID": "tbw_64B",
		"offset": 1768,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_MEDIA1",
		"datatypeID": "tbw_64B",
		"offset": 1776,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_HAC0",
		"datatypeID": "tbw_64B",
		"offset": 1784,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_HAC1",
		"datatypeID": "tbw_64B",
		"offset": 1792,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_ADM0",
		"datatypeID": "tbw_64B",
		"offset": 1800,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_ADM1",
		"datatypeID": "tbw_64B",
		"offset": 1808,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_CCE0",
		"datatypeID": "tbw_64B",
		"offset": 1816,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_CCE1",
		"datatypeID": "tbw_64B",
		"offset": 1824,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_IDI2CMI0",
		"datatypeID": "tbw_64B",
		"offset": 1832,
		"BriefDescription": "Total BW from the IP towards NoC on bridge0, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "NOC_BW_IDI2CMI1",
		"datatypeID": "tbw_64B",
		"offset": 1840,
		"BriefDescription": "Total BW from the IP towards NoC on bridge1, PMON counts requests and almost all NoC requests are 64B",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_CSTATE_COUNTS_C2",
		"datatypeID": "tevent_counter",
		"offset": 1848,
		"BriefDescription": "Measures the number of transitions to Package C-state C2.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_CSTATE_COUNTS_C3",
		"datatypeID": "tevent_counter",
		"offset": 1848,
		"BriefDescription": "Measures the number of transitions to Package C-state C3.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_CSTATE_COUNTS_C6",
		"datatypeID": "tevent_counter",
		"offset": 1856,
		"BriefDescription": "Measures the number of transitions to Package C-state C6.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_CSTATE_COUNTS_C7",
		"datatypeID": "tevent_counter",
		"offset": 1856,
		"BriefDescription": "Measures the number of transitions to Package C-state C7",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_CSTATE_COUNTS_C8",
		"datatypeID": "tevent_counter",
		"offset": 1864,
		"BriefDescription": "Measures the number of transitions to Package C-state C8",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_CSTATE_COUNTS_C9",
		"datatypeID": "tevent_counter",
		"offset": 1864,
		"BriefDescription": "Measures the number of transitions to Package C-state C9",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_CSTATE_COUNTS_C10",
		"datatypeID": "tevent_counter",
		"offset": 1872,
		"BriefDescription": "Measures the number of transitions to Package C-state C10",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PACKAGE_CSTATE_COUNTS_LLC_FLUSHED",
		"datatypeID": "tevent_counter",
		"offset": 1872,
		"BriefDescription": "Measures the number of transitions to Package C-state LLC_FLUSHED.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PROCHOT_COUNTER_SOC",
		"datatypeID": "tevent_counter",
		"offset": 1880,
		"BriefDescription": "prochot assertions.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VCCGT_VRHOT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1880,
		"BriefDescription": "counts VCCGT VR asserted VRHOT occasions",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VCCSA_VRHOT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1888,
		"BriefDescription": "counts VCCSA VR asserted VRHOT.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PL3_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1888,
		"BriefDescription": "SOC was PL3 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PL2_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1896,
		"BriefDescription": "SOC was PL2 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PL1_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1896,
		"BriefDescription": "SOC was PL1 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PSYS_PL3_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1904,
		"BriefDescription": "SOC was Psys PL3 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PSYS_PL2_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1904,
		"BriefDescription": "SOC was Psys PL2 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "PSYS_PL1_LIMITED_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1912,
		"BriefDescription": "SOC was Psys PL1 limited",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GT_RC6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1912,
		"BriefDescription": "GT RC6 state transition counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IPU_IS_C6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1920,
		"BriefDescription": "IPU IS C6 state transition counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IPU_PS_C6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1920,
		"BriefDescription": "IPU PS C6 state transition counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MEDIA_C6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1928,
		"BriefDescription": "Media C6 state transition counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "VPU_C6_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 1928,
		"BriefDescription": "VPU C6 state transition counter- **NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE_CSTATE_C6_COUNTER_0_SOC",
		"datatypeID": "tevent_counter",
		"offset": 1936,
		"BriefDescription": "C6 entry transition counter - Core0",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CORE_CSTATE_C6_COUNTER_1_SOC",
		"datatypeID": "tevent_counter",
		"offset": 1936,
		"BriefDescription": "C6 entry transition counter - Core1",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_NON_SR_COUNT_0",
		"datatypeID": "tcycle_count",
		"offset": 1944,
		"BriefDescription": "Counts the cycles that DRAM is not in SR state while MC clocks are toggling for MC0Details to calculate Opportunustic self-refresh (Opp SR) residency",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_NON_SR_COUNT_1",
		"datatypeID": "tcycle_count",
		"offset": 1952,
		"BriefDescription": "Counts the cycles that DRAM is not in SR state while MC clocks are toggling for MC1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_CKE_POWER_DOWN_COUNT_CH0",
		"datatypeID": "tcycle_count",
		"offset": 1960,
		"BriefDescription": "Counts the cycles that all ranks within channel are in CKE power down state for channel 0Details to calculate CKE residency",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_CKE_POWER_DOWN_COUNT_CH1",
		"datatypeID": "tcycle_count",
		"offset": 1968,
		"BriefDescription": "Counts the cycles that all ranks within channel are in CKE power down state for channel 1",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_CKE_POWER_DOWN_COUNT_CH2",
		"datatypeID": "tcycle_count",
		"offset": 1976,
		"BriefDescription": "Counts the cycles that all ranks within channel are in CKE power down state for channel 2",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_CKE_POWER_DOWN_COUNT_CH3",
		"datatypeID": "tcycle_count",
		"offset": 1984,
		"BriefDescription": "Counts the cycles that all ranks within channel are in CKE power down state for channel 3",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_ON_RATIO_LOW",
		"datatypeID": "tmc_cycles",
		"offset": 1992,
		"BriefDescription": "increments the counter every sideband clock by CMI PLL ratio (33.33 MHz) when CMI PLL is locked.mc_active_dclk_cycles = MC_ON_RATIO *SBclk_period (0.025us) * 33.33 (cycles/us)",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_ON_RATIO_HIGH",
		"datatypeID": "tmc_cycles",
		"offset": 1992,
		"BriefDescription": "increments the counter every sideband clock by CMI PLL ratio (33.33 MHz) when CMI PLL is locked.mc_active_dclk_cycles = MC_ON_RATIO *SBclk_period (0.025us) * 33.33 (cycles/us)",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_ON_TIME_LOW",
		"datatypeID": "tmc_on_time",
		"offset": 2000,
		"BriefDescription": "increments the counter every sideband clock by '1' when CMI PLL is locked. Time_MC_ON = counter * SBclk_period",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "MC_ON_TIME_HIGH",
		"datatypeID": "tmc_on_time",
		"offset": 2000,
		"BriefDescription": "increments the counter every sideband clock by '1' when CMI PLL is locked. Time_MC_ON = counter * SBclk_period",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "TOTAL_WRITE_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 2008,
		"BriefDescription": "Virtual bandwidth counter based on PWM_WRDATA bulkcr sample",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "TOTAL_READ_BANDWIDTH",
		"datatypeID": "tbw_32B",
		"offset": 2016,
		"BriefDescription": "Virtual bandwidth counter based on PWM_RDDATA bulkcr sample",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_IA_C0_ANY_SUM",
		"datatypeID": "tevent_counter",
		"offset": 2024,
		"BriefDescription": "The counter value is incremented as a function of the number of cores that reside in C0 and active. If N cores are simultaneously in C0, then the number of \"clock ticks\" that are incremented is N. Counts in XTAL units.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_GCD_C0_ANY",
		"datatypeID": "tevent_counter",
		"offset": 2024,
		"BriefDescription": "This counter increments whenever GCD slices or unslices are ON and in C0 state. Counter rate is the Xtal clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_GCD_C0_ANY_SLICE",
		"datatypeID": "tevent_counter",
		"offset": 2032,
		"BriefDescription": "This counter increments whenever any GCD slice is ON. Counter rate is in Xtal clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_GCD_C0_SLICES_SUM",
		"datatypeID": "tevent_counter",
		"offset": 2032,
		"BriefDescription": "This counter increments by the sum of ON GCD slices. Counter rate is in Xtal clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_GCD_C0_ANY_SLICE_RATIO",
		"datatypeID": "tevent_counter",
		"offset": 2040,
		"BriefDescription": "Follow exactly the PKG_GCD_C0_ANY. The only change is to do +N (GCD ratio) instead of +1 on the relevant clock edge. Counter rate is in Xtal Clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_GCD_C0_ANY_RATIO",
		"datatypeID": "tevent_counter",
		"offset": 2040,
		"BriefDescription": "Follow exactly the PKG_GCD_C0_ANY_SLICE. The only change is that they do +N (GCD ratio) instead of +1 on the relevant clock edge. Counter rate is in Xtal Clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_MEDIA_C0_ANY",
		"datatypeID": "tevent_counter",
		"offset": 2048,
		"BriefDescription": "This counter increments whenever MEDIA slices or unslices are ON and in C0 state. Counter rate is the Xtal clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_MEDIA_C0_ANY_SLICE",
		"datatypeID": "tevent_counter",
		"offset": 2048,
		"BriefDescription": "This counter increments whenever any MEDIA slice is ON. Counter rate is in Xtal clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_MEDIA_C0_SLICES_SUM",
		"datatypeID": "tevent_counter",
		"offset": 2056,
		"BriefDescription": "This counter increments by the sum of ON MEDIA slices. Counter rate is in Xtal clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_MEDIA_C0_ANY_SLICE_RATIO",
		"datatypeID": "tevent_counter",
		"offset": 2056,
		"BriefDescription": "Follow exactly the PKG_MEDIA_C0_ANY. The only change is to do +N (MEDIA ratio) instead of +1 on the relevant clock edge. Counter rate is in Xtal Clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_MEDIA_C0_ANY_RATIO",
		"datatypeID": "tevent_counter",
		"offset": 2064,
		"BriefDescription": "Follow exactly the PKG_GCD_C0_ANY_SLICE. The only change is that they do +N (GCD ratio) instead of +1 on the relevant clock edge. Counter rate is in Xtal Clock.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "IO_PKG_IA_C0_ANY_RATIO",
		"datatypeID": "tevent_counter",
		"offset": 2064,
		"BriefDescription": "Counts clocks that any IA core is active. Reference clock is XTAL.",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "GT_RC0_CLOCKS",
		"datatypeID": "tgt_clk_cnt",
		"offset": 2072,
		"BriefDescription": "Accumulates the number of active (RC0) GT clock cycles. The original counter is in 64 clocks increments.**NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "RC6_ENTRY_OVERHEAD",
		"datatypeID": "txtal_time",
		"offset": 2080,
		"BriefDescription": "Counts the time that GT took to go through the RC6 flow (including context save) after all conditions to enter RC6 were met. **NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "RC6_WAKE_OVERHEAD",
		"datatypeID": "txtal_time",
		"offset": 2088,
		"BriefDescription": "Counts the dead time spent between end of GT RC6 wake sequence and GT engine actually starting to execute**NOT IMPLEMENTED**",
		"sampleType": "Counter",
		"size": "64",
		"lsb": "0",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CEP_SA_RESIDENCY_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 2096,
		"BriefDescription": "CEP EVENT1 counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "CEP_GT_RESIDENCY_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 2096,
		"BriefDescription": "CEP EVENT1 counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FAST_VMODE_SA_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 2104,
		"BriefDescription": "FastVmode counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "0",
		"msb": "31",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	},
	{
		"EventName": "FAST_VMODE_GT_COUNTER",
		"datatypeID": "tevent_counter",
		"offset": 2104,
		"BriefDescription": "FastVmode counter",
		"sampleType": "Counter",
		"size": "32",
		"lsb": "32",
		"msb": "63",
		"Unit": "intel_pmt",
		"guid": "0x130670b2"
	}
]
