#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000025f3ce89460 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v0000025f3cef0d30_0 .net "PC", 31 0, v0000025f3ceeac70_0;  1 drivers
v0000025f3cef1b90_0 .var "clk", 0 0;
v0000025f3cef0fb0_0 .net "clkout", 0 0, L_0000025f3ce7acb0;  1 drivers
v0000025f3cef0b50_0 .net "cycles_consumed", 31 0, v0000025f3ceef190_0;  1 drivers
v0000025f3cef0e70_0 .net "regs0", 31 0, L_0000025f3ce7ae00;  1 drivers
v0000025f3cef0f10_0 .net "regs1", 31 0, L_0000025f3ce7a770;  1 drivers
v0000025f3cef0510_0 .net "regs2", 31 0, L_0000025f3ce7a850;  1 drivers
v0000025f3cef1050_0 .net "regs3", 31 0, L_0000025f3ce7afc0;  1 drivers
v0000025f3cef06f0_0 .net "regs4", 31 0, L_0000025f3ce7a9a0;  1 drivers
v0000025f3cef1190_0 .net "regs5", 31 0, L_0000025f3ce7b030;  1 drivers
v0000025f3cef0a10_0 .var "rst", 0 0;
S_0000025f3ce05c20 .scope module, "cpu" "processor" 2 33, 3 4 0, S_0000025f3ce89460;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000025f3ce8b790 .param/l "RType" 0 4 2, C4<000000>;
P_0000025f3ce8b7c8 .param/l "add" 0 4 5, C4<100000>;
P_0000025f3ce8b800 .param/l "addi" 0 4 8, C4<001000>;
P_0000025f3ce8b838 .param/l "addu" 0 4 5, C4<100001>;
P_0000025f3ce8b870 .param/l "and_" 0 4 5, C4<100100>;
P_0000025f3ce8b8a8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025f3ce8b8e0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025f3ce8b918 .param/l "bne" 0 4 10, C4<000101>;
P_0000025f3ce8b950 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000025f3ce8b988 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025f3ce8b9c0 .param/l "j" 0 4 12, C4<000010>;
P_0000025f3ce8b9f8 .param/l "jal" 0 4 12, C4<000011>;
P_0000025f3ce8ba30 .param/l "jr" 0 4 6, C4<001000>;
P_0000025f3ce8ba68 .param/l "lw" 0 4 8, C4<100011>;
P_0000025f3ce8baa0 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025f3ce8bad8 .param/l "or_" 0 4 5, C4<100101>;
P_0000025f3ce8bb10 .param/l "ori" 0 4 8, C4<001101>;
P_0000025f3ce8bb48 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025f3ce8bb80 .param/l "sll" 0 4 6, C4<000000>;
P_0000025f3ce8bbb8 .param/l "slt" 0 4 5, C4<101010>;
P_0000025f3ce8bbf0 .param/l "slti" 0 4 8, C4<101010>;
P_0000025f3ce8bc28 .param/l "srl" 0 4 6, C4<000010>;
P_0000025f3ce8bc60 .param/l "sub" 0 4 5, C4<100010>;
P_0000025f3ce8bc98 .param/l "subu" 0 4 5, C4<100011>;
P_0000025f3ce8bcd0 .param/l "sw" 0 4 8, C4<101011>;
P_0000025f3ce8bd08 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025f3ce8bd40 .param/l "xori" 0 4 8, C4<001110>;
L_0000025f3ce7ac40 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7b340 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7a7e0 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7b110 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7a460 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7a620 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7aa80 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7ad20 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7acb0 .functor OR 1, v0000025f3cef1b90_0, v0000025f3ce733d0_0, C4<0>, C4<0>;
L_0000025f3ce7a690 .functor OR 1, L_0000025f3cef2090, L_0000025f3cef23b0, C4<0>, C4<0>;
L_0000025f3ce7b180 .functor AND 1, L_0000025f3cf4aa40, L_0000025f3cf4b6c0, C4<1>, C4<1>;
L_0000025f3ce7b1f0 .functor NOT 1, v0000025f3cef0a10_0, C4<0>, C4<0>, C4<0>;
L_0000025f3ce7ae70 .functor OR 1, L_0000025f3cf4b300, L_0000025f3cf4bee0, C4<0>, C4<0>;
L_0000025f3ce7a8c0 .functor OR 1, L_0000025f3ce7ae70, L_0000025f3cf4a860, C4<0>, C4<0>;
L_0000025f3ce7ab60 .functor OR 1, L_0000025f3cf4b9e0, L_0000025f3cf4c0c0, C4<0>, C4<0>;
L_0000025f3ce7a930 .functor AND 1, L_0000025f3cf4c020, L_0000025f3ce7ab60, C4<1>, C4<1>;
L_0000025f3ce7b260 .functor OR 1, L_0000025f3cf4b260, L_0000025f3cf4c2a0, C4<0>, C4<0>;
L_0000025f3ce7b2d0 .functor AND 1, L_0000025f3cf4b120, L_0000025f3ce7b260, C4<1>, C4<1>;
L_0000025f3ce3ce50 .functor NOT 1, L_0000025f3ce7acb0, C4<0>, C4<0>, C4<0>;
v0000025f3ceea9f0_0 .net "ALUOp", 3 0, v0000025f3ce73c90_0;  1 drivers
v0000025f3ceeb3f0_0 .net "ALUResult", 31 0, v0000025f3cee0950_0;  1 drivers
v0000025f3ceea310_0 .net "ALUSrc", 0 0, v0000025f3ce73010_0;  1 drivers
v0000025f3ceeb350_0 .net "ALUin2", 31 0, L_0000025f3cf4c200;  1 drivers
v0000025f3ceea3b0_0 .net "MemReadEn", 0 0, v0000025f3ce74190_0;  1 drivers
v0000025f3ceeb490_0 .net "MemWriteEn", 0 0, v0000025f3ce730b0_0;  1 drivers
v0000025f3ceeb8f0_0 .net "MemtoReg", 0 0, v0000025f3ce73150_0;  1 drivers
v0000025f3ceea450_0 .net "PC", 31 0, v0000025f3ceeac70_0;  alias, 1 drivers
v0000025f3ceeb5d0_0 .net "PCPlus1", 31 0, L_0000025f3cef1ff0;  1 drivers
v0000025f3ceead10_0 .net "PCsrc", 1 0, v0000025f3cee0bd0_0;  1 drivers
v0000025f3cee9ff0_0 .net "RegDst", 0 0, v0000025f3ce73830_0;  1 drivers
v0000025f3cee9f50_0 .net "RegWriteEn", 0 0, v0000025f3ce731f0_0;  1 drivers
v0000025f3ceeaa90_0 .net "WriteRegister", 4 0, L_0000025f3cf4a9a0;  1 drivers
v0000025f3ceea630_0 .net *"_ivl_0", 0 0, L_0000025f3ce7ac40;  1 drivers
L_0000025f3cef2520 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceeadb0_0 .net/2u *"_ivl_10", 4 0, L_0000025f3cef2520;  1 drivers
L_0000025f3cef2910 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceeaef0_0 .net *"_ivl_101", 15 0, L_0000025f3cef2910;  1 drivers
v0000025f3ceea770_0 .net *"_ivl_102", 31 0, L_0000025f3cf4ae00;  1 drivers
L_0000025f3cef2958 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceea810_0 .net *"_ivl_105", 25 0, L_0000025f3cef2958;  1 drivers
L_0000025f3cef29a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceeabd0_0 .net/2u *"_ivl_106", 31 0, L_0000025f3cef29a0;  1 drivers
v0000025f3ceeb670_0 .net *"_ivl_108", 0 0, L_0000025f3cf4aa40;  1 drivers
L_0000025f3cef29e8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceea090_0 .net/2u *"_ivl_110", 5 0, L_0000025f3cef29e8;  1 drivers
v0000025f3ceea130_0 .net *"_ivl_112", 0 0, L_0000025f3cf4b6c0;  1 drivers
v0000025f3ceeb710_0 .net *"_ivl_115", 0 0, L_0000025f3ce7b180;  1 drivers
v0000025f3ceeae50_0 .net *"_ivl_116", 47 0, L_0000025f3cf4af40;  1 drivers
L_0000025f3cef2a30 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceea590_0 .net *"_ivl_119", 15 0, L_0000025f3cef2a30;  1 drivers
L_0000025f3cef2568 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025f3ceeaf90_0 .net/2u *"_ivl_12", 5 0, L_0000025f3cef2568;  1 drivers
v0000025f3ceeb2b0_0 .net *"_ivl_120", 47 0, L_0000025f3cf4aae0;  1 drivers
L_0000025f3cef2a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceea1d0_0 .net *"_ivl_123", 15 0, L_0000025f3cef2a78;  1 drivers
v0000025f3ceeb0d0_0 .net *"_ivl_125", 0 0, L_0000025f3cf4bd00;  1 drivers
v0000025f3ceea950_0 .net *"_ivl_126", 31 0, L_0000025f3cf4a680;  1 drivers
v0000025f3ceea6d0_0 .net *"_ivl_128", 47 0, L_0000025f3cf4bda0;  1 drivers
v0000025f3ceeb530_0 .net *"_ivl_130", 47 0, L_0000025f3cf4b440;  1 drivers
v0000025f3ceeb7b0_0 .net *"_ivl_132", 47 0, L_0000025f3cf4bb20;  1 drivers
v0000025f3ceeb850_0 .net *"_ivl_134", 47 0, L_0000025f3cf4ab80;  1 drivers
L_0000025f3cef2ac0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f3ceeb990_0 .net/2u *"_ivl_138", 1 0, L_0000025f3cef2ac0;  1 drivers
v0000025f3ceeba30_0 .net *"_ivl_14", 0 0, L_0000025f3cef12d0;  1 drivers
v0000025f3cee9cd0_0 .net *"_ivl_140", 0 0, L_0000025f3cf4b3a0;  1 drivers
L_0000025f3cef2b08 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000025f3ceea270_0 .net/2u *"_ivl_142", 1 0, L_0000025f3cef2b08;  1 drivers
v0000025f3ceebad0_0 .net *"_ivl_144", 0 0, L_0000025f3cf4bbc0;  1 drivers
L_0000025f3cef2b50 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000025f3ceebb70_0 .net/2u *"_ivl_146", 1 0, L_0000025f3cef2b50;  1 drivers
v0000025f3cee9d70_0 .net *"_ivl_148", 0 0, L_0000025f3cf4ad60;  1 drivers
L_0000025f3cef2b98 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000025f3cee9e10_0 .net/2u *"_ivl_150", 31 0, L_0000025f3cef2b98;  1 drivers
L_0000025f3cef2be0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed9a0_0 .net/2u *"_ivl_152", 31 0, L_0000025f3cef2be0;  1 drivers
v0000025f3ceed540_0 .net *"_ivl_154", 31 0, L_0000025f3cf4be40;  1 drivers
v0000025f3ceecdc0_0 .net *"_ivl_156", 31 0, L_0000025f3cf4b4e0;  1 drivers
L_0000025f3cef25b0 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec960_0 .net/2u *"_ivl_16", 4 0, L_0000025f3cef25b0;  1 drivers
v0000025f3ceece60_0 .net *"_ivl_160", 0 0, L_0000025f3ce7b1f0;  1 drivers
L_0000025f3cef2c70 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed220_0 .net/2u *"_ivl_162", 31 0, L_0000025f3cef2c70;  1 drivers
L_0000025f3cef2d48 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec5a0_0 .net/2u *"_ivl_166", 5 0, L_0000025f3cef2d48;  1 drivers
v0000025f3ceec500_0 .net *"_ivl_168", 0 0, L_0000025f3cf4b300;  1 drivers
L_0000025f3cef2d90 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec280_0 .net/2u *"_ivl_170", 5 0, L_0000025f3cef2d90;  1 drivers
v0000025f3ceec3c0_0 .net *"_ivl_172", 0 0, L_0000025f3cf4bee0;  1 drivers
v0000025f3ceebce0_0 .net *"_ivl_175", 0 0, L_0000025f3ce7ae70;  1 drivers
L_0000025f3cef2dd8 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec320_0 .net/2u *"_ivl_176", 5 0, L_0000025f3cef2dd8;  1 drivers
v0000025f3ceecbe0_0 .net *"_ivl_178", 0 0, L_0000025f3cf4a860;  1 drivers
v0000025f3ceeca00_0 .net *"_ivl_181", 0 0, L_0000025f3ce7a8c0;  1 drivers
L_0000025f3cef2e20 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceecf00_0 .net/2u *"_ivl_182", 15 0, L_0000025f3cef2e20;  1 drivers
v0000025f3ceec640_0 .net *"_ivl_184", 31 0, L_0000025f3cf4ba80;  1 drivers
v0000025f3ceebec0_0 .net *"_ivl_187", 0 0, L_0000025f3cf4acc0;  1 drivers
v0000025f3ceecaa0_0 .net *"_ivl_188", 15 0, L_0000025f3cf4a900;  1 drivers
v0000025f3ceebf60_0 .net *"_ivl_19", 4 0, L_0000025f3cef0830;  1 drivers
v0000025f3ceebd80_0 .net *"_ivl_190", 31 0, L_0000025f3cf4aea0;  1 drivers
v0000025f3ceeda40_0 .net *"_ivl_194", 31 0, L_0000025f3cf4b080;  1 drivers
L_0000025f3cef2e68 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed180_0 .net *"_ivl_197", 25 0, L_0000025f3cef2e68;  1 drivers
L_0000025f3cef2eb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec820_0 .net/2u *"_ivl_198", 31 0, L_0000025f3cef2eb0;  1 drivers
L_0000025f3cef24d8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed2c0_0 .net/2u *"_ivl_2", 5 0, L_0000025f3cef24d8;  1 drivers
v0000025f3ceed400_0 .net *"_ivl_20", 4 0, L_0000025f3cef08d0;  1 drivers
v0000025f3ceecfa0_0 .net *"_ivl_200", 0 0, L_0000025f3cf4c020;  1 drivers
L_0000025f3cef2ef8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec1e0_0 .net/2u *"_ivl_202", 5 0, L_0000025f3cef2ef8;  1 drivers
v0000025f3ceec460_0 .net *"_ivl_204", 0 0, L_0000025f3cf4b9e0;  1 drivers
L_0000025f3cef2f40 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec0a0_0 .net/2u *"_ivl_206", 5 0, L_0000025f3cef2f40;  1 drivers
v0000025f3ceed720_0 .net *"_ivl_208", 0 0, L_0000025f3cf4c0c0;  1 drivers
v0000025f3ceecb40_0 .net *"_ivl_211", 0 0, L_0000025f3ce7ab60;  1 drivers
v0000025f3ceebe20_0 .net *"_ivl_213", 0 0, L_0000025f3ce7a930;  1 drivers
L_0000025f3cef2f88 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed040_0 .net/2u *"_ivl_214", 5 0, L_0000025f3cef2f88;  1 drivers
v0000025f3ceecc80_0 .net *"_ivl_216", 0 0, L_0000025f3cf4c160;  1 drivers
L_0000025f3cef2fd0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec6e0_0 .net/2u *"_ivl_218", 31 0, L_0000025f3cef2fd0;  1 drivers
v0000025f3ceec780_0 .net *"_ivl_220", 31 0, L_0000025f3cf4b8a0;  1 drivers
v0000025f3ceecd20_0 .net *"_ivl_224", 31 0, L_0000025f3cf4a720;  1 drivers
L_0000025f3cef3018 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed0e0_0 .net *"_ivl_227", 25 0, L_0000025f3cef3018;  1 drivers
L_0000025f3cef3060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed360_0 .net/2u *"_ivl_228", 31 0, L_0000025f3cef3060;  1 drivers
v0000025f3ceec8c0_0 .net *"_ivl_230", 0 0, L_0000025f3cf4b120;  1 drivers
L_0000025f3cef30a8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceec140_0 .net/2u *"_ivl_232", 5 0, L_0000025f3cef30a8;  1 drivers
v0000025f3ceed4a0_0 .net *"_ivl_234", 0 0, L_0000025f3cf4b260;  1 drivers
L_0000025f3cef30f0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed5e0_0 .net/2u *"_ivl_236", 5 0, L_0000025f3cef30f0;  1 drivers
v0000025f3ceec000_0 .net *"_ivl_238", 0 0, L_0000025f3cf4c2a0;  1 drivers
v0000025f3ceed680_0 .net *"_ivl_24", 0 0, L_0000025f3ce7a7e0;  1 drivers
v0000025f3ceed900_0 .net *"_ivl_241", 0 0, L_0000025f3ce7b260;  1 drivers
v0000025f3ceed7c0_0 .net *"_ivl_243", 0 0, L_0000025f3ce7b2d0;  1 drivers
L_0000025f3cef3138 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025f3ceed860_0 .net/2u *"_ivl_244", 5 0, L_0000025f3cef3138;  1 drivers
v0000025f3ceedae0_0 .net *"_ivl_246", 0 0, L_0000025f3cf4c3e0;  1 drivers
v0000025f3ceedb80_0 .net *"_ivl_248", 31 0, L_0000025f3cf4c7e0;  1 drivers
L_0000025f3cef25f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceede30_0 .net/2u *"_ivl_26", 4 0, L_0000025f3cef25f8;  1 drivers
v0000025f3ceeeb50_0 .net *"_ivl_29", 4 0, L_0000025f3cef1370;  1 drivers
v0000025f3ceef2d0_0 .net *"_ivl_32", 0 0, L_0000025f3ce7b110;  1 drivers
L_0000025f3cef2640 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceee8d0_0 .net/2u *"_ivl_34", 4 0, L_0000025f3cef2640;  1 drivers
v0000025f3ceee1f0_0 .net *"_ivl_37", 4 0, L_0000025f3cef1d70;  1 drivers
v0000025f3ceef690_0 .net *"_ivl_40", 0 0, L_0000025f3ce7a460;  1 drivers
L_0000025f3cef2688 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceee970_0 .net/2u *"_ivl_42", 15 0, L_0000025f3cef2688;  1 drivers
v0000025f3ceef410_0 .net *"_ivl_45", 15 0, L_0000025f3cef2270;  1 drivers
v0000025f3ceee330_0 .net *"_ivl_48", 0 0, L_0000025f3ce7a620;  1 drivers
v0000025f3ceef370_0 .net *"_ivl_5", 5 0, L_0000025f3cef0790;  1 drivers
L_0000025f3cef26d0 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceedcf0_0 .net/2u *"_ivl_50", 36 0, L_0000025f3cef26d0;  1 drivers
L_0000025f3cef2718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceeec90_0 .net/2u *"_ivl_52", 31 0, L_0000025f3cef2718;  1 drivers
v0000025f3ceee510_0 .net *"_ivl_55", 4 0, L_0000025f3cef1690;  1 drivers
v0000025f3ceef730_0 .net *"_ivl_56", 36 0, L_0000025f3cef1730;  1 drivers
v0000025f3ceeee70_0 .net *"_ivl_58", 36 0, L_0000025f3cef17d0;  1 drivers
v0000025f3ceeef10_0 .net *"_ivl_62", 0 0, L_0000025f3ce7aa80;  1 drivers
L_0000025f3cef2760 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceedf70_0 .net/2u *"_ivl_64", 5 0, L_0000025f3cef2760;  1 drivers
v0000025f3ceef4b0_0 .net *"_ivl_67", 5 0, L_0000025f3cef1910;  1 drivers
v0000025f3ceee010_0 .net *"_ivl_70", 0 0, L_0000025f3ce7ad20;  1 drivers
L_0000025f3cef27a8 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceee0b0_0 .net/2u *"_ivl_72", 57 0, L_0000025f3cef27a8;  1 drivers
L_0000025f3cef27f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3ceee290_0 .net/2u *"_ivl_74", 31 0, L_0000025f3cef27f0;  1 drivers
v0000025f3ceeea10_0 .net *"_ivl_77", 25 0, L_0000025f3cef21d0;  1 drivers
v0000025f3ceeeab0_0 .net *"_ivl_78", 57 0, L_0000025f3cef2310;  1 drivers
v0000025f3ceeebf0_0 .net *"_ivl_8", 0 0, L_0000025f3ce7b340;  1 drivers
v0000025f3ceef7d0_0 .net *"_ivl_80", 57 0, L_0000025f3cef19b0;  1 drivers
L_0000025f3cef2838 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000025f3ceef050_0 .net/2u *"_ivl_84", 31 0, L_0000025f3cef2838;  1 drivers
L_0000025f3cef2880 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000025f3ceef550_0 .net/2u *"_ivl_88", 5 0, L_0000025f3cef2880;  1 drivers
v0000025f3ceeed30_0 .net *"_ivl_90", 0 0, L_0000025f3cef2090;  1 drivers
L_0000025f3cef28c8 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000025f3ceeefb0_0 .net/2u *"_ivl_92", 5 0, L_0000025f3cef28c8;  1 drivers
v0000025f3ceef0f0_0 .net *"_ivl_94", 0 0, L_0000025f3cef23b0;  1 drivers
v0000025f3ceef870_0 .net *"_ivl_97", 0 0, L_0000025f3ce7a690;  1 drivers
v0000025f3ceef5f0_0 .net *"_ivl_98", 47 0, L_0000025f3cf4bc60;  1 drivers
v0000025f3ceee3d0_0 .net "adderResult", 31 0, L_0000025f3cf4b580;  1 drivers
v0000025f3ceeedd0_0 .net "address", 31 0, L_0000025f3cef1eb0;  1 drivers
v0000025f3ceee830_0 .net "clk", 0 0, L_0000025f3ce7acb0;  alias, 1 drivers
v0000025f3ceef190_0 .var "cycles_consumed", 31 0;
o0000025f3cea1888 .functor BUFZ 1, C4<z>; HiZ drive
v0000025f3ceef230_0 .net "excep_flag", 0 0, o0000025f3cea1888;  0 drivers
v0000025f3ceef910_0 .net "extImm", 31 0, L_0000025f3cf4b800;  1 drivers
v0000025f3ceee470_0 .net "funct", 5 0, L_0000025f3cef2130;  1 drivers
v0000025f3ceef9b0_0 .net "hlt", 0 0, v0000025f3ce733d0_0;  1 drivers
v0000025f3ceefa50_0 .net "imm", 15 0, L_0000025f3cef14b0;  1 drivers
v0000025f3ceefaf0_0 .net "immediate", 31 0, L_0000025f3cf4b940;  1 drivers
v0000025f3ceedd90_0 .net "input_clk", 0 0, v0000025f3cef1b90_0;  1 drivers
v0000025f3ceefb90_0 .net "instruction", 31 0, L_0000025f3cf4afe0;  1 drivers
v0000025f3ceeded0_0 .net "memoryReadData", 31 0, v0000025f3ceea8b0_0;  1 drivers
v0000025f3ceee150_0 .net "nextPC", 31 0, L_0000025f3cf4bf80;  1 drivers
v0000025f3ceee5b0_0 .net "opcode", 5 0, L_0000025f3cef10f0;  1 drivers
v0000025f3ceee650_0 .net "rd", 4 0, L_0000025f3cef1e10;  1 drivers
v0000025f3ceee6f0_0 .net "readData1", 31 0, L_0000025f3ce7aee0;  1 drivers
v0000025f3ceee790_0 .net "readData1_w", 31 0, L_0000025f3cf4ddc0;  1 drivers
v0000025f3cef05b0_0 .net "readData2", 31 0, L_0000025f3ce7a700;  1 drivers
v0000025f3cef1870_0 .net "regs0", 31 0, L_0000025f3ce7ae00;  alias, 1 drivers
v0000025f3cef0dd0_0 .net "regs1", 31 0, L_0000025f3ce7a770;  alias, 1 drivers
v0000025f3cef1af0_0 .net "regs2", 31 0, L_0000025f3ce7a850;  alias, 1 drivers
v0000025f3cef1a50_0 .net "regs3", 31 0, L_0000025f3ce7afc0;  alias, 1 drivers
v0000025f3cef0ab0_0 .net "regs4", 31 0, L_0000025f3ce7a9a0;  alias, 1 drivers
v0000025f3cef0bf0_0 .net "regs5", 31 0, L_0000025f3ce7b030;  alias, 1 drivers
v0000025f3cef1550_0 .net "rs", 4 0, L_0000025f3cef1c30;  1 drivers
v0000025f3cef1cd0_0 .net "rst", 0 0, v0000025f3cef0a10_0;  1 drivers
v0000025f3cef0970_0 .net "rt", 4 0, L_0000025f3cef1410;  1 drivers
v0000025f3cef15f0_0 .net "shamt", 31 0, L_0000025f3cef1f50;  1 drivers
v0000025f3cef0c90_0 .net "wire_instruction", 31 0, L_0000025f3ce7a4d0;  1 drivers
v0000025f3cef0650_0 .net "writeData", 31 0, L_0000025f3cf4d000;  1 drivers
v0000025f3cef1230_0 .net "zero", 0 0, L_0000025f3cf4d6e0;  1 drivers
L_0000025f3cef0790 .part L_0000025f3cf4afe0, 26, 6;
L_0000025f3cef10f0 .functor MUXZ 6, L_0000025f3cef0790, L_0000025f3cef24d8, L_0000025f3ce7ac40, C4<>;
L_0000025f3cef12d0 .cmp/eq 6, L_0000025f3cef10f0, L_0000025f3cef2568;
L_0000025f3cef0830 .part L_0000025f3cf4afe0, 11, 5;
L_0000025f3cef08d0 .functor MUXZ 5, L_0000025f3cef0830, L_0000025f3cef25b0, L_0000025f3cef12d0, C4<>;
L_0000025f3cef1e10 .functor MUXZ 5, L_0000025f3cef08d0, L_0000025f3cef2520, L_0000025f3ce7b340, C4<>;
L_0000025f3cef1370 .part L_0000025f3cf4afe0, 21, 5;
L_0000025f3cef1c30 .functor MUXZ 5, L_0000025f3cef1370, L_0000025f3cef25f8, L_0000025f3ce7a7e0, C4<>;
L_0000025f3cef1d70 .part L_0000025f3cf4afe0, 16, 5;
L_0000025f3cef1410 .functor MUXZ 5, L_0000025f3cef1d70, L_0000025f3cef2640, L_0000025f3ce7b110, C4<>;
L_0000025f3cef2270 .part L_0000025f3cf4afe0, 0, 16;
L_0000025f3cef14b0 .functor MUXZ 16, L_0000025f3cef2270, L_0000025f3cef2688, L_0000025f3ce7a460, C4<>;
L_0000025f3cef1690 .part L_0000025f3cf4afe0, 6, 5;
L_0000025f3cef1730 .concat [ 5 32 0 0], L_0000025f3cef1690, L_0000025f3cef2718;
L_0000025f3cef17d0 .functor MUXZ 37, L_0000025f3cef1730, L_0000025f3cef26d0, L_0000025f3ce7a620, C4<>;
L_0000025f3cef1f50 .part L_0000025f3cef17d0, 0, 32;
L_0000025f3cef1910 .part L_0000025f3cf4afe0, 0, 6;
L_0000025f3cef2130 .functor MUXZ 6, L_0000025f3cef1910, L_0000025f3cef2760, L_0000025f3ce7aa80, C4<>;
L_0000025f3cef21d0 .part L_0000025f3cf4afe0, 0, 26;
L_0000025f3cef2310 .concat [ 26 32 0 0], L_0000025f3cef21d0, L_0000025f3cef27f0;
L_0000025f3cef19b0 .functor MUXZ 58, L_0000025f3cef2310, L_0000025f3cef27a8, L_0000025f3ce7ad20, C4<>;
L_0000025f3cef1eb0 .part L_0000025f3cef19b0, 0, 32;
L_0000025f3cef1ff0 .arith/sum 32, v0000025f3ceeac70_0, L_0000025f3cef2838;
L_0000025f3cef2090 .cmp/eq 6, L_0000025f3cef10f0, L_0000025f3cef2880;
L_0000025f3cef23b0 .cmp/eq 6, L_0000025f3cef10f0, L_0000025f3cef28c8;
L_0000025f3cf4bc60 .concat [ 32 16 0 0], L_0000025f3cef1eb0, L_0000025f3cef2910;
L_0000025f3cf4ae00 .concat [ 6 26 0 0], L_0000025f3cef10f0, L_0000025f3cef2958;
L_0000025f3cf4aa40 .cmp/eq 32, L_0000025f3cf4ae00, L_0000025f3cef29a0;
L_0000025f3cf4b6c0 .cmp/eq 6, L_0000025f3cef2130, L_0000025f3cef29e8;
L_0000025f3cf4af40 .concat [ 32 16 0 0], L_0000025f3ce7aee0, L_0000025f3cef2a30;
L_0000025f3cf4aae0 .concat [ 32 16 0 0], v0000025f3ceeac70_0, L_0000025f3cef2a78;
L_0000025f3cf4bd00 .part L_0000025f3cef14b0, 15, 1;
LS_0000025f3cf4a680_0_0 .concat [ 1 1 1 1], L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00;
LS_0000025f3cf4a680_0_4 .concat [ 1 1 1 1], L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00;
LS_0000025f3cf4a680_0_8 .concat [ 1 1 1 1], L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00;
LS_0000025f3cf4a680_0_12 .concat [ 1 1 1 1], L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00;
LS_0000025f3cf4a680_0_16 .concat [ 1 1 1 1], L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00;
LS_0000025f3cf4a680_0_20 .concat [ 1 1 1 1], L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00;
LS_0000025f3cf4a680_0_24 .concat [ 1 1 1 1], L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00;
LS_0000025f3cf4a680_0_28 .concat [ 1 1 1 1], L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00, L_0000025f3cf4bd00;
LS_0000025f3cf4a680_1_0 .concat [ 4 4 4 4], LS_0000025f3cf4a680_0_0, LS_0000025f3cf4a680_0_4, LS_0000025f3cf4a680_0_8, LS_0000025f3cf4a680_0_12;
LS_0000025f3cf4a680_1_4 .concat [ 4 4 4 4], LS_0000025f3cf4a680_0_16, LS_0000025f3cf4a680_0_20, LS_0000025f3cf4a680_0_24, LS_0000025f3cf4a680_0_28;
L_0000025f3cf4a680 .concat [ 16 16 0 0], LS_0000025f3cf4a680_1_0, LS_0000025f3cf4a680_1_4;
L_0000025f3cf4bda0 .concat [ 16 32 0 0], L_0000025f3cef14b0, L_0000025f3cf4a680;
L_0000025f3cf4b440 .arith/sum 48, L_0000025f3cf4aae0, L_0000025f3cf4bda0;
L_0000025f3cf4bb20 .functor MUXZ 48, L_0000025f3cf4b440, L_0000025f3cf4af40, L_0000025f3ce7b180, C4<>;
L_0000025f3cf4ab80 .functor MUXZ 48, L_0000025f3cf4bb20, L_0000025f3cf4bc60, L_0000025f3ce7a690, C4<>;
L_0000025f3cf4b580 .part L_0000025f3cf4ab80, 0, 32;
L_0000025f3cf4b3a0 .cmp/eq 2, v0000025f3cee0bd0_0, L_0000025f3cef2ac0;
L_0000025f3cf4bbc0 .cmp/eq 2, v0000025f3cee0bd0_0, L_0000025f3cef2b08;
L_0000025f3cf4ad60 .cmp/eq 2, v0000025f3cee0bd0_0, L_0000025f3cef2b50;
L_0000025f3cf4be40 .functor MUXZ 32, L_0000025f3cef2be0, L_0000025f3cef2b98, L_0000025f3cf4ad60, C4<>;
L_0000025f3cf4b4e0 .functor MUXZ 32, L_0000025f3cf4be40, L_0000025f3cf4b580, L_0000025f3cf4bbc0, C4<>;
L_0000025f3cf4bf80 .functor MUXZ 32, L_0000025f3cf4b4e0, L_0000025f3cef1ff0, L_0000025f3cf4b3a0, C4<>;
L_0000025f3cf4afe0 .functor MUXZ 32, L_0000025f3ce7a4d0, L_0000025f3cef2c70, L_0000025f3ce7b1f0, C4<>;
L_0000025f3cf4b300 .cmp/eq 6, L_0000025f3cef10f0, L_0000025f3cef2d48;
L_0000025f3cf4bee0 .cmp/eq 6, L_0000025f3cef10f0, L_0000025f3cef2d90;
L_0000025f3cf4a860 .cmp/eq 6, L_0000025f3cef10f0, L_0000025f3cef2dd8;
L_0000025f3cf4ba80 .concat [ 16 16 0 0], L_0000025f3cef14b0, L_0000025f3cef2e20;
L_0000025f3cf4acc0 .part L_0000025f3cef14b0, 15, 1;
LS_0000025f3cf4a900_0_0 .concat [ 1 1 1 1], L_0000025f3cf4acc0, L_0000025f3cf4acc0, L_0000025f3cf4acc0, L_0000025f3cf4acc0;
LS_0000025f3cf4a900_0_4 .concat [ 1 1 1 1], L_0000025f3cf4acc0, L_0000025f3cf4acc0, L_0000025f3cf4acc0, L_0000025f3cf4acc0;
LS_0000025f3cf4a900_0_8 .concat [ 1 1 1 1], L_0000025f3cf4acc0, L_0000025f3cf4acc0, L_0000025f3cf4acc0, L_0000025f3cf4acc0;
LS_0000025f3cf4a900_0_12 .concat [ 1 1 1 1], L_0000025f3cf4acc0, L_0000025f3cf4acc0, L_0000025f3cf4acc0, L_0000025f3cf4acc0;
L_0000025f3cf4a900 .concat [ 4 4 4 4], LS_0000025f3cf4a900_0_0, LS_0000025f3cf4a900_0_4, LS_0000025f3cf4a900_0_8, LS_0000025f3cf4a900_0_12;
L_0000025f3cf4aea0 .concat [ 16 16 0 0], L_0000025f3cef14b0, L_0000025f3cf4a900;
L_0000025f3cf4b800 .functor MUXZ 32, L_0000025f3cf4aea0, L_0000025f3cf4ba80, L_0000025f3ce7a8c0, C4<>;
L_0000025f3cf4b080 .concat [ 6 26 0 0], L_0000025f3cef10f0, L_0000025f3cef2e68;
L_0000025f3cf4c020 .cmp/eq 32, L_0000025f3cf4b080, L_0000025f3cef2eb0;
L_0000025f3cf4b9e0 .cmp/eq 6, L_0000025f3cef2130, L_0000025f3cef2ef8;
L_0000025f3cf4c0c0 .cmp/eq 6, L_0000025f3cef2130, L_0000025f3cef2f40;
L_0000025f3cf4c160 .cmp/eq 6, L_0000025f3cef10f0, L_0000025f3cef2f88;
L_0000025f3cf4b8a0 .functor MUXZ 32, L_0000025f3cf4b800, L_0000025f3cef2fd0, L_0000025f3cf4c160, C4<>;
L_0000025f3cf4b940 .functor MUXZ 32, L_0000025f3cf4b8a0, L_0000025f3cef1f50, L_0000025f3ce7a930, C4<>;
L_0000025f3cf4a720 .concat [ 6 26 0 0], L_0000025f3cef10f0, L_0000025f3cef3018;
L_0000025f3cf4b120 .cmp/eq 32, L_0000025f3cf4a720, L_0000025f3cef3060;
L_0000025f3cf4b260 .cmp/eq 6, L_0000025f3cef2130, L_0000025f3cef30a8;
L_0000025f3cf4c2a0 .cmp/eq 6, L_0000025f3cef2130, L_0000025f3cef30f0;
L_0000025f3cf4c3e0 .cmp/eq 6, L_0000025f3cef10f0, L_0000025f3cef3138;
L_0000025f3cf4c7e0 .functor MUXZ 32, L_0000025f3ce7aee0, v0000025f3ceeac70_0, L_0000025f3cf4c3e0, C4<>;
L_0000025f3cf4ddc0 .functor MUXZ 32, L_0000025f3cf4c7e0, L_0000025f3ce7a700, L_0000025f3ce7b2d0, C4<>;
S_0000025f3ce05db0 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025f3ce82010 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025f3ce7af50 .functor NOT 1, v0000025f3ce73010_0, C4<0>, C4<0>, C4<0>;
v0000025f3ce724d0_0 .net *"_ivl_0", 0 0, L_0000025f3ce7af50;  1 drivers
v0000025f3ce735b0_0 .net "in1", 31 0, L_0000025f3ce7a700;  alias, 1 drivers
v0000025f3ce72f70_0 .net "in2", 31 0, L_0000025f3cf4b940;  alias, 1 drivers
v0000025f3ce74050_0 .net "out", 31 0, L_0000025f3cf4c200;  alias, 1 drivers
v0000025f3ce740f0_0 .net "s", 0 0, v0000025f3ce73010_0;  alias, 1 drivers
L_0000025f3cf4c200 .functor MUXZ 32, L_0000025f3cf4b940, L_0000025f3ce7a700, L_0000025f3ce7af50, C4<>;
S_0000025f3ce1dbd0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000025f3cee00c0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025f3cee00f8 .param/l "add" 0 4 5, C4<100000>;
P_0000025f3cee0130 .param/l "addi" 0 4 8, C4<001000>;
P_0000025f3cee0168 .param/l "addu" 0 4 5, C4<100001>;
P_0000025f3cee01a0 .param/l "and_" 0 4 5, C4<100100>;
P_0000025f3cee01d8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025f3cee0210 .param/l "beq" 0 4 10, C4<000100>;
P_0000025f3cee0248 .param/l "bne" 0 4 10, C4<000101>;
P_0000025f3cee0280 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025f3cee02b8 .param/l "j" 0 4 12, C4<000010>;
P_0000025f3cee02f0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025f3cee0328 .param/l "jr" 0 4 6, C4<001000>;
P_0000025f3cee0360 .param/l "lw" 0 4 8, C4<100011>;
P_0000025f3cee0398 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025f3cee03d0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025f3cee0408 .param/l "ori" 0 4 8, C4<001101>;
P_0000025f3cee0440 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025f3cee0478 .param/l "sll" 0 4 6, C4<000000>;
P_0000025f3cee04b0 .param/l "slt" 0 4 5, C4<101010>;
P_0000025f3cee04e8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025f3cee0520 .param/l "srl" 0 4 6, C4<000010>;
P_0000025f3cee0558 .param/l "sub" 0 4 5, C4<100010>;
P_0000025f3cee0590 .param/l "subu" 0 4 5, C4<100011>;
P_0000025f3cee05c8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025f3cee0600 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025f3cee0638 .param/l "xori" 0 4 8, C4<001110>;
v0000025f3ce73c90_0 .var "ALUOp", 3 0;
v0000025f3ce73010_0 .var "ALUSrc", 0 0;
v0000025f3ce74190_0 .var "MemReadEn", 0 0;
v0000025f3ce730b0_0 .var "MemWriteEn", 0 0;
v0000025f3ce73150_0 .var "MemtoReg", 0 0;
v0000025f3ce73830_0 .var "RegDst", 0 0;
v0000025f3ce731f0_0 .var "RegWriteEn", 0 0;
v0000025f3ce73290_0 .net "funct", 5 0, L_0000025f3cef2130;  alias, 1 drivers
v0000025f3ce733d0_0 .var "hlt", 0 0;
v0000025f3ce73330_0 .net "opcode", 5 0, L_0000025f3cef10f0;  alias, 1 drivers
v0000025f3ce73470_0 .net "rst", 0 0, v0000025f3cef0a10_0;  alias, 1 drivers
E_0000025f3ce82050 .event anyedge, v0000025f3ce73470_0, v0000025f3ce73330_0, v0000025f3ce73290_0;
S_0000025f3ce1dd60 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000025f3ce82150 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000025f3ce7a4d0 .functor BUFZ 32, L_0000025f3cf4a540, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3ce73510_0 .net "Data_Out", 31 0, L_0000025f3ce7a4d0;  alias, 1 drivers
v0000025f3ce73650 .array "InstMem", 0 1023, 31 0;
v0000025f3ce736f0_0 .net *"_ivl_0", 31 0, L_0000025f3cf4a540;  1 drivers
v0000025f3ce73790_0 .net *"_ivl_3", 9 0, L_0000025f3cf4a7c0;  1 drivers
v0000025f3ce738d0_0 .net *"_ivl_4", 11 0, L_0000025f3cf4a5e0;  1 drivers
L_0000025f3cef2c28 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f3ce73970_0 .net *"_ivl_7", 1 0, L_0000025f3cef2c28;  1 drivers
v0000025f3ce73b50_0 .net "addr", 31 0, v0000025f3ceeac70_0;  alias, 1 drivers
v0000025f3ce4e800_0 .var/i "i", 31 0;
L_0000025f3cf4a540 .array/port v0000025f3ce73650, L_0000025f3cf4a5e0;
L_0000025f3cf4a7c0 .part v0000025f3ceeac70_0, 0, 10;
L_0000025f3cf4a5e0 .concat [ 10 2 0 0], L_0000025f3cf4a7c0, L_0000025f3cef2c28;
S_0000025f3ce052e0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000025f3ce7aee0 .functor BUFZ 32, L_0000025f3cf4b620, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000025f3ce7a700 .functor BUFZ 32, L_0000025f3cf4b1c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3cee1a30_1 .array/port v0000025f3cee1a30, 1;
L_0000025f3ce7ae00 .functor BUFZ 32, v0000025f3cee1a30_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3cee1a30_2 .array/port v0000025f3cee1a30, 2;
L_0000025f3ce7a770 .functor BUFZ 32, v0000025f3cee1a30_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3cee1a30_3 .array/port v0000025f3cee1a30, 3;
L_0000025f3ce7a850 .functor BUFZ 32, v0000025f3cee1a30_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3cee1a30_4 .array/port v0000025f3cee1a30, 4;
L_0000025f3ce7afc0 .functor BUFZ 32, v0000025f3cee1a30_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3cee1a30_5 .array/port v0000025f3cee1a30, 5;
L_0000025f3ce7a9a0 .functor BUFZ 32, v0000025f3cee1a30_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3cee1a30_6 .array/port v0000025f3cee1a30, 6;
L_0000025f3ce7b030 .functor BUFZ 32, v0000025f3cee1a30_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000025f3cee12b0_0 .net *"_ivl_0", 31 0, L_0000025f3cf4b620;  1 drivers
v0000025f3cee1490_0 .net *"_ivl_10", 6 0, L_0000025f3cf4ac20;  1 drivers
L_0000025f3cef2d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f3cee18f0_0 .net *"_ivl_13", 1 0, L_0000025f3cef2d00;  1 drivers
v0000025f3cee15d0_0 .net *"_ivl_2", 6 0, L_0000025f3cf4b760;  1 drivers
L_0000025f3cef2cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000025f3cee1990_0 .net *"_ivl_5", 1 0, L_0000025f3cef2cb8;  1 drivers
v0000025f3cee06d0_0 .net *"_ivl_8", 31 0, L_0000025f3cf4b1c0;  1 drivers
v0000025f3cee2110_0 .net "clk", 0 0, L_0000025f3ce7acb0;  alias, 1 drivers
v0000025f3cee1350_0 .var/i "i", 31 0;
v0000025f3cee1170_0 .net "readData1", 31 0, L_0000025f3ce7aee0;  alias, 1 drivers
v0000025f3cee1850_0 .net "readData2", 31 0, L_0000025f3ce7a700;  alias, 1 drivers
v0000025f3cee0a90_0 .net "readRegister1", 4 0, L_0000025f3cef1c30;  alias, 1 drivers
v0000025f3cee0810_0 .net "readRegister2", 4 0, L_0000025f3cef1410;  alias, 1 drivers
v0000025f3cee1a30 .array "registers", 31 0, 31 0;
v0000025f3cee0770_0 .net "regs0", 31 0, L_0000025f3ce7ae00;  alias, 1 drivers
v0000025f3cee0b30_0 .net "regs1", 31 0, L_0000025f3ce7a770;  alias, 1 drivers
v0000025f3cee08b0_0 .net "regs2", 31 0, L_0000025f3ce7a850;  alias, 1 drivers
v0000025f3cee1670_0 .net "regs3", 31 0, L_0000025f3ce7afc0;  alias, 1 drivers
v0000025f3cee1210_0 .net "regs4", 31 0, L_0000025f3ce7a9a0;  alias, 1 drivers
v0000025f3cee1ad0_0 .net "regs5", 31 0, L_0000025f3ce7b030;  alias, 1 drivers
v0000025f3cee13f0_0 .net "rst", 0 0, v0000025f3cef0a10_0;  alias, 1 drivers
v0000025f3cee1710_0 .net "we", 0 0, v0000025f3ce731f0_0;  alias, 1 drivers
v0000025f3cee1d50_0 .net "writeData", 31 0, L_0000025f3cf4d000;  alias, 1 drivers
v0000025f3cee1f30_0 .net "writeRegister", 4 0, L_0000025f3cf4a9a0;  alias, 1 drivers
E_0000025f3ce822d0/0 .event negedge, v0000025f3ce73470_0;
E_0000025f3ce822d0/1 .event posedge, v0000025f3cee2110_0;
E_0000025f3ce822d0 .event/or E_0000025f3ce822d0/0, E_0000025f3ce822d0/1;
L_0000025f3cf4b620 .array/port v0000025f3cee1a30, L_0000025f3cf4b760;
L_0000025f3cf4b760 .concat [ 5 2 0 0], L_0000025f3cef1c30, L_0000025f3cef2cb8;
L_0000025f3cf4b1c0 .array/port v0000025f3cee1a30, L_0000025f3cf4ac20;
L_0000025f3cf4ac20 .concat [ 5 2 0 0], L_0000025f3cef1410, L_0000025f3cef2d00;
S_0000025f3ce05470 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000025f3ce052e0;
 .timescale 0 0;
v0000025f3ce4eb20_0 .var/i "i", 31 0;
S_0000025f3cded530 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000025f3ce82310 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000025f3ce7aaf0 .functor NOT 1, v0000025f3ce73830_0, C4<0>, C4<0>, C4<0>;
v0000025f3cee1030_0 .net *"_ivl_0", 0 0, L_0000025f3ce7aaf0;  1 drivers
v0000025f3cee1fd0_0 .net "in1", 4 0, L_0000025f3cef1410;  alias, 1 drivers
v0000025f3cee1530_0 .net "in2", 4 0, L_0000025f3cef1e10;  alias, 1 drivers
v0000025f3cee2570_0 .net "out", 4 0, L_0000025f3cf4a9a0;  alias, 1 drivers
v0000025f3cee0e50_0 .net "s", 0 0, v0000025f3ce73830_0;  alias, 1 drivers
L_0000025f3cf4a9a0 .functor MUXZ 5, L_0000025f3cef1e10, L_0000025f3cef1410, L_0000025f3ce7aaf0, C4<>;
S_0000025f3cded6c0 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000025f3ce82350 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000025f3cf50800 .functor NOT 1, v0000025f3ce73150_0, C4<0>, C4<0>, C4<0>;
v0000025f3cee0f90_0 .net *"_ivl_0", 0 0, L_0000025f3cf50800;  1 drivers
v0000025f3cee21b0_0 .net "in1", 31 0, v0000025f3cee0950_0;  alias, 1 drivers
v0000025f3cee10d0_0 .net "in2", 31 0, v0000025f3ceea8b0_0;  alias, 1 drivers
v0000025f3cee17b0_0 .net "out", 31 0, L_0000025f3cf4d000;  alias, 1 drivers
v0000025f3cee2250_0 .net "s", 0 0, v0000025f3ce73150_0;  alias, 1 drivers
L_0000025f3cf4d000 .functor MUXZ 32, v0000025f3ceea8b0_0, v0000025f3cee0950_0, L_0000025f3cf50800, C4<>;
S_0000025f3ce3b630 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000025f3ce3b7c0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000025f3ce3b7f8 .param/l "AND" 0 9 12, C4<0010>;
P_0000025f3ce3b830 .param/l "NOR" 0 9 12, C4<0101>;
P_0000025f3ce3b868 .param/l "OR" 0 9 12, C4<0011>;
P_0000025f3ce3b8a0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000025f3ce3b8d8 .param/l "SLL" 0 9 12, C4<1000>;
P_0000025f3ce3b910 .param/l "SLT" 0 9 12, C4<0110>;
P_0000025f3ce3b948 .param/l "SRL" 0 9 12, C4<1001>;
P_0000025f3ce3b980 .param/l "SUB" 0 9 12, C4<0001>;
P_0000025f3ce3b9b8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000025f3ce3b9f0 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000025f3ce3ba28 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000025f3cef3180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000025f3cee1b70_0 .net/2u *"_ivl_0", 31 0, L_0000025f3cef3180;  1 drivers
v0000025f3cee1c10_0 .net "opSel", 3 0, v0000025f3ce73c90_0;  alias, 1 drivers
v0000025f3cee2070_0 .net "operand1", 31 0, L_0000025f3cf4ddc0;  alias, 1 drivers
v0000025f3cee09f0_0 .net "operand2", 31 0, L_0000025f3cf4c200;  alias, 1 drivers
v0000025f3cee0950_0 .var "result", 31 0;
v0000025f3cee1cb0_0 .net "zero", 0 0, L_0000025f3cf4d6e0;  alias, 1 drivers
E_0000025f3ce82390 .event anyedge, v0000025f3ce73c90_0, v0000025f3cee2070_0, v0000025f3ce74050_0;
L_0000025f3cf4d6e0 .cmp/eq 32, v0000025f3cee0950_0, L_0000025f3cef3180;
S_0000025f3cde6a50 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000025f3cee46a0 .param/l "RType" 0 4 2, C4<000000>;
P_0000025f3cee46d8 .param/l "add" 0 4 5, C4<100000>;
P_0000025f3cee4710 .param/l "addi" 0 4 8, C4<001000>;
P_0000025f3cee4748 .param/l "addu" 0 4 5, C4<100001>;
P_0000025f3cee4780 .param/l "and_" 0 4 5, C4<100100>;
P_0000025f3cee47b8 .param/l "andi" 0 4 8, C4<001100>;
P_0000025f3cee47f0 .param/l "beq" 0 4 10, C4<000100>;
P_0000025f3cee4828 .param/l "bne" 0 4 10, C4<000101>;
P_0000025f3cee4860 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000025f3cee4898 .param/l "j" 0 4 12, C4<000010>;
P_0000025f3cee48d0 .param/l "jal" 0 4 12, C4<000011>;
P_0000025f3cee4908 .param/l "jr" 0 4 6, C4<001000>;
P_0000025f3cee4940 .param/l "lw" 0 4 8, C4<100011>;
P_0000025f3cee4978 .param/l "nor_" 0 4 5, C4<100111>;
P_0000025f3cee49b0 .param/l "or_" 0 4 5, C4<100101>;
P_0000025f3cee49e8 .param/l "ori" 0 4 8, C4<001101>;
P_0000025f3cee4a20 .param/l "sgt" 0 4 6, C4<101011>;
P_0000025f3cee4a58 .param/l "sll" 0 4 6, C4<000000>;
P_0000025f3cee4a90 .param/l "slt" 0 4 5, C4<101010>;
P_0000025f3cee4ac8 .param/l "slti" 0 4 8, C4<101010>;
P_0000025f3cee4b00 .param/l "srl" 0 4 6, C4<000010>;
P_0000025f3cee4b38 .param/l "sub" 0 4 5, C4<100010>;
P_0000025f3cee4b70 .param/l "subu" 0 4 5, C4<100011>;
P_0000025f3cee4ba8 .param/l "sw" 0 4 8, C4<101011>;
P_0000025f3cee4be0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000025f3cee4c18 .param/l "xori" 0 4 8, C4<001110>;
v0000025f3cee0bd0_0 .var "PCsrc", 1 0;
v0000025f3cee1df0_0 .net "excep_flag", 0 0, o0000025f3cea1888;  alias, 0 drivers
v0000025f3cee0d10_0 .net "funct", 5 0, L_0000025f3cef2130;  alias, 1 drivers
v0000025f3cee1e90_0 .net "opcode", 5 0, L_0000025f3cef10f0;  alias, 1 drivers
v0000025f3cee0c70_0 .net "operand1", 31 0, L_0000025f3ce7aee0;  alias, 1 drivers
v0000025f3cee22f0_0 .net "operand2", 31 0, L_0000025f3cf4c200;  alias, 1 drivers
v0000025f3cee2390_0 .net "rst", 0 0, v0000025f3cef0a10_0;  alias, 1 drivers
E_0000025f3ce82490/0 .event anyedge, v0000025f3ce73470_0, v0000025f3cee1df0_0, v0000025f3ce73330_0, v0000025f3cee1170_0;
E_0000025f3ce82490/1 .event anyedge, v0000025f3ce74050_0, v0000025f3ce73290_0;
E_0000025f3ce82490 .event/or E_0000025f3ce82490/0, E_0000025f3ce82490/1;
S_0000025f3cde6be0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000025f3cee2430 .array "DataMem", 0 1023, 31 0;
v0000025f3cee0ef0_0 .net "address", 31 0, v0000025f3cee0950_0;  alias, 1 drivers
v0000025f3cee0db0_0 .net "clock", 0 0, L_0000025f3ce3ce50;  1 drivers
v0000025f3cee24d0_0 .net "data", 31 0, L_0000025f3ce7a700;  alias, 1 drivers
v0000025f3cee9eb0_0 .var/i "i", 31 0;
v0000025f3ceea8b0_0 .var "q", 31 0;
v0000025f3ceeb170_0 .net "rden", 0 0, v0000025f3ce74190_0;  alias, 1 drivers
v0000025f3ceeb030_0 .net "wren", 0 0, v0000025f3ce730b0_0;  alias, 1 drivers
E_0000025f3ce81790 .event posedge, v0000025f3cee0db0_0;
S_0000025f3ce1a630 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000025f3ce05c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000025f3ce81850 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000025f3ceea4f0_0 .net "PCin", 31 0, L_0000025f3cf4bf80;  alias, 1 drivers
v0000025f3ceeac70_0 .var "PCout", 31 0;
v0000025f3ceeb210_0 .net "clk", 0 0, L_0000025f3ce7acb0;  alias, 1 drivers
v0000025f3ceeab30_0 .net "rst", 0 0, v0000025f3cef0a10_0;  alias, 1 drivers
    .scope S_0000025f3cde6a50;
T_0 ;
    %wait E_0000025f3ce82490;
    %load/vec4 v0000025f3cee2390_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025f3cee0bd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000025f3cee1df0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000025f3cee0bd0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000025f3cee1e90_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000025f3cee0c70_0;
    %load/vec4 v0000025f3cee22f0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000025f3cee1e90_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000025f3cee0c70_0;
    %load/vec4 v0000025f3cee22f0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000025f3cee1e90_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000025f3cee1e90_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000025f3cee1e90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000025f3cee0d10_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000025f3cee0bd0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000025f3cee0bd0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000025f3ce1a630;
T_1 ;
    %wait E_0000025f3ce822d0;
    %load/vec4 v0000025f3ceeab30_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025f3ceeac70_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000025f3ceea4f0_0;
    %assign/vec4 v0000025f3ceeac70_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000025f3ce1dd60;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f3ce4e800_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000025f3ce4e800_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025f3ce4e800_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %load/vec4 v0000025f3ce4e800_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f3ce4e800_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 538181642, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 536936450, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 538378239, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 3471394, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 65075242, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 333447185, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 2351431680, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 539164671, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 5642283, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 274726921, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 2353332224, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 11018283, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 6567972, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 283115525, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 541458433, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 2898591744, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 541261823, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 134217736, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 541196289, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 2890399744, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 539033601, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3ce73650, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000025f3ce1dbd0;
T_3 ;
    %wait E_0000025f3ce82050;
    %load/vec4 v0000025f3ce73470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000025f3ce733d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025f3ce730b0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025f3ce73150_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000025f3ce74190_0, 0;
    %assign/vec4 v0000025f3ce73830_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000025f3ce733d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000025f3ce73c90_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000025f3ce73010_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025f3ce731f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025f3ce730b0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025f3ce73150_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000025f3ce74190_0, 0, 1;
    %store/vec4 v0000025f3ce73830_0, 0, 1;
    %load/vec4 v0000025f3ce73330_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce733d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %load/vec4 v0000025f3ce73290_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000025f3ce73830_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce74190_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce731f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73150_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce730b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000025f3ce73010_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000025f3ce73c90_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000025f3ce052e0;
T_4 ;
    %wait E_0000025f3ce822d0;
    %fork t_1, S_0000025f3ce05470;
    %jmp t_0;
    .scope S_0000025f3ce05470;
t_1 ;
    %load/vec4 v0000025f3cee13f0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f3ce4eb20_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000025f3ce4eb20_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000025f3ce4eb20_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee1a30, 0, 4;
    %load/vec4 v0000025f3ce4eb20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f3ce4eb20_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000025f3cee1710_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000025f3cee1d50_0;
    %load/vec4 v0000025f3cee1f30_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee1a30, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee1a30, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000025f3ce052e0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000025f3ce052e0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f3cee1350_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000025f3cee1350_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000025f3cee1350_0;
    %ix/getv/s 4, v0000025f3cee1350_0;
    %load/vec4a v0000025f3cee1a30, 4;
    %ix/getv/s 4, v0000025f3cee1350_0;
    %load/vec4a v0000025f3cee1a30, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000025f3cee1350_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f3cee1350_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000025f3ce3b630;
T_6 ;
    %wait E_0000025f3ce82390;
    %load/vec4 v0000025f3cee1c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000025f3cee2070_0;
    %load/vec4 v0000025f3cee09f0_0;
    %add;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000025f3cee2070_0;
    %load/vec4 v0000025f3cee09f0_0;
    %sub;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000025f3cee2070_0;
    %load/vec4 v0000025f3cee09f0_0;
    %and;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000025f3cee2070_0;
    %load/vec4 v0000025f3cee09f0_0;
    %or;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000025f3cee2070_0;
    %load/vec4 v0000025f3cee09f0_0;
    %xor;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000025f3cee2070_0;
    %load/vec4 v0000025f3cee09f0_0;
    %or;
    %inv;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000025f3cee2070_0;
    %load/vec4 v0000025f3cee09f0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000025f3cee09f0_0;
    %load/vec4 v0000025f3cee2070_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000025f3cee2070_0;
    %ix/getv 4, v0000025f3cee09f0_0;
    %shiftl 4;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000025f3cee2070_0;
    %ix/getv 4, v0000025f3cee09f0_0;
    %shiftr 4;
    %assign/vec4 v0000025f3cee0950_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000025f3cde6be0;
T_7 ;
    %wait E_0000025f3ce81790;
    %load/vec4 v0000025f3ceeb170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000025f3cee0ef0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000025f3cee2430, 4;
    %assign/vec4 v0000025f3ceea8b0_0, 0;
T_7.0 ;
    %load/vec4 v0000025f3ceeb030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000025f3cee24d0_0;
    %ix/getv 3, v0000025f3cee0ef0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000025f3cde6be0;
T_8 ;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 10, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 16, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 48, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 255, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %pushi/vec4 85, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000025f3cee2430, 0, 4;
    %end;
    .thread T_8;
    .scope S_0000025f3cde6be0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000025f3cee9eb0_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000025f3cee9eb0_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000025f3cee9eb0_0;
    %load/vec4a v0000025f3cee2430, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v0000025f3cee9eb0_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000025f3cee9eb0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000025f3cee9eb0_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000025f3ce05c20;
T_10 ;
    %wait E_0000025f3ce822d0;
    %load/vec4 v0000025f3cef1cd0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000025f3ceef190_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000025f3ceef190_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000025f3ceef190_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000025f3ce89460;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3cef1b90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3cef0a10_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000025f3ce89460;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000025f3cef1b90_0;
    %inv;
    %assign/vec4 v0000025f3cef1b90_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000025f3ce89460;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./InsertionSort(SiliCore_version)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000025f3cef0a10_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000025f3cef0a10_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000025f3cef0b50_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
