Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/unv/projs/ousia/build/ousia_0/cyc10-quartus/sdram.qsys --synthesis=VERILOG --output-directory=/home/unv/projs/ousia/build/ousia_0/cyc10-quartus/sdram/synthesis --family="Cyclone 10 LP" --part=10CL016YU256C8G
Progress: Loading cyc10-quartus/sdram.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 20.1]
Progress: Parameterizing module clk_0
Progress: Adding sdram_controller [altera_avalon_new_sdram_controller 20.1]
Progress: Parameterizing module sdram_controller
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: sdram.sdram_controller: SDRAM Controller will only be supported in Quartus Prime Standard Edition in the future release.
Error: sdram.sdram_controller: sdram_controller.clk must be connected to a clock output
Error: sdram.sdram_controller: sdram_controller.reset must be connected to a reset source
Warning: sdram.: You have exported the interface sdram_controller.s1 but not its associated clock interface.  Export the driver of sdram_controller.clk
Warning: sdram.: You have exported the interface sdram_controller.s1 but not its associated reset interface.  Export the driver(s) of sdram_controller.reset
Info: sdram: Generating sdram "sdram" for QUARTUS_SYNTH
Info: sdram_controller: Starting RTL generation for module 'sdram_sdram_controller'
Info: sdram_controller:   Generation command is [exec /opt/intelFPGA/20.1/quartus/linux64/perl/bin/perl -I /opt/intelFPGA/20.1/quartus/linux64/perl/lib -I /opt/intelFPGA/20.1/quartus/sopc_builder/bin/europa -I /opt/intelFPGA/20.1/quartus/sopc_builder/bin -I /opt/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/intelFPGA/20.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=sdram_sdram_controller --dir=/tmp/alt8758_7121632728167547721.dir/0083_sdram_controller_gen/ --quartus_dir=/opt/intelFPGA/20.1/quartus --verilog --config=/tmp/alt8758_7121632728167547721.dir/0083_sdram_controller_gen//sdram_sdram_controller_component_configuration.pl  --do_build_sim=0  ]
Info: sdram_controller: Done RTL generation for module 'sdram_sdram_controller'
Info: sdram_controller: "sdram" instantiated altera_avalon_new_sdram_controller "sdram_controller"
Info: sdram: Done "sdram" with 2 modules, 2 files
Error: qsys-generate failed with exit code 1: 2 Errors, 2 Warnings
Info: Finished: Create HDL design files for synthesis
