// Seed: 2013084701
module module_0 ();
  assign id_1 = 1;
  wire id_2;
  initial id_1 = 1;
endmodule
module module_1 ();
  wire id_1;
  supply0 id_2, id_3;
  wire id_4;
  wire id_5;
  for (id_6 = id_2; id_1; id_2 = 1) wire id_7;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  id_5(
      .id_0(id_1), .id_1(id_3), .id_2(id_2), .id_3("" != id_1)
  );
  wire id_6;
  module_0();
endmodule
