
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.140346                       # Number of seconds simulated
sim_ticks                                1140346046500                       # Number of ticks simulated
final_tick                               1640679018000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 215018                       # Simulator instruction rate (inst/s)
host_op_rate                                   215018                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               81731704                       # Simulator tick rate (ticks/s)
host_mem_usage                                2202148                       # Number of bytes of host memory used
host_seconds                                 13952.31                       # Real time elapsed on the host
sim_insts                                  3000000002                       # Number of instructions simulated
sim_ops                                    3000000002                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         1024                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       108800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             109824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1024                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        95040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           16                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1716                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1485                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          898                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        95410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 96308                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              898                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           83343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                83343                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           83343                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          898                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        95410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               179651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1716                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1485                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      1716                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1485                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                     109824                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   95040                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd               109824                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                95040                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 113                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 136                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  63                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                 128                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  87                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 215                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 122                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 134                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 143                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                 105                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 54                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 77                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 97                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                100                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 79                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 63                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 101                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 116                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  54                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                 116                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  80                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 170                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  98                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 122                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 139                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  95                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 42                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 59                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 78                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 88                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 67                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 60                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1136721663500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  1716                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1485                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    1644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1681                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.108864                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.268631                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   188.769722                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64            1421     84.53%     84.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             72      4.28%     88.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             31      1.84%     90.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             16      0.95%     91.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             15      0.89%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             20      1.19%     93.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             14      0.83%     94.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             17      1.01%     95.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576              7      0.42%     95.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640             12      0.71%     96.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              8      0.48%     97.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              9      0.54%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              8      0.48%     98.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              9      0.54%     98.69% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              2      0.12%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             2      0.12%     98.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             6      0.36%     99.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             2      0.12%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             3      0.18%     99.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1280             2      0.12%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.06%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             2      0.12%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1600             1      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2048             1      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1681                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     33274000                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                74056500                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    8580000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  32202500                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     19390.44                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18766.03                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                43156.47                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.10                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.08                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.10                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.08                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                       9.86                       # Average write queue length over time
system.mem_ctrls.readRowHits                     1360                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  355114546.55                       # Average gap between requests
system.membus.throughput                       179651                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 334                       # Transaction distribution
system.membus.trans_dist::ReadResp                334                       # Transaction distribution
system.membus.trans_dist::Writeback              1485                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1382                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1382                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4917                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4917                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       204864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              204864                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 204864                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             7540500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8131000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       921995861                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    904529929                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     90970758                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    561858343                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       561477005                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.932129                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        15539626                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          327                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            997710062                       # DTB read hits
system.switch_cpus.dtb.read_misses            8710573                       # DTB read misses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_accesses       1006420635                       # DTB read accesses
system.switch_cpus.dtb.write_hits           130558038                       # DTB write hits
system.switch_cpus.dtb.write_misses            845589                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       131403627                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1128268100                       # DTB hits
system.switch_cpus.dtb.data_misses            9556162                       # DTB misses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1137824262                       # DTB accesses
system.switch_cpus.itb.fetch_hits           870406345                       # ITB hits
system.switch_cpus.itb.fetch_misses              1669                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       870408014                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2280692093                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    919113530                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5429532158                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           921995861                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    577016631                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1002994639                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       439961580                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles       11580264                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles          104                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles        11797                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         870406345                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      37719623                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2280681898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.380662                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.124941                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1277687259     56.02%     56.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        101844016      4.47%     60.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         84074378      3.69%     64.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13918650      0.61%     64.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         99317211      4.35%     69.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        249493294     10.94%     80.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         77611847      3.40%     83.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6504904      0.29%     83.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        370230339     16.23%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2280681898                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.404261                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.380651                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        969580947                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       9524319                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         951577324                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3018099                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      346981208                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1692786                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           369                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5171545326                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           387                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      346981208                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1018745595                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles         1324183                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        86099                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         905072511                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       8472301                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4911607114                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           259                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          27804                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       8094204                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3901791526                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    7077382580                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   7077300136                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        82444                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643228                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       2318148276                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3419                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         3082                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          29084093                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1187320678                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    160160684                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     28383753                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       344084                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4395919894                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4465                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3648330917                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     15693411                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2337183452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1340078014                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2457                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2280681898                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.599667                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.715904                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    963307850     42.24%     42.24% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    250450856     10.98%     53.22% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    369097574     16.18%     69.40% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    349064344     15.31%     84.71% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    190539793      8.35%     93.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    111268845      4.88%     97.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     35963418      1.58%     99.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9705768      0.43%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1283450      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2280681898                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1037994     16.92%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              1      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     16.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5081468     82.81%     99.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16758      0.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2438707255     66.84%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         7970      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18814      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13466      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7198      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.85% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1072490856     29.40%     96.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    137085358      3.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3648330917                       # Type of FU issued
system.switch_cpus.iq.rate                   1.599660                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             6136221                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001682                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9599077562                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   6733034044                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3337391878                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        95802                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        82273                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        44907                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3654419237                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           47901                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads      2207986                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    638881514                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses        26193                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9295                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     85417877                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1003670                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      346981208                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           16088                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          9646                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4397008904                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2249530                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1187320678                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    160160684                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2820                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           8773                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents            58                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9295                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     76959377                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     44612901                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    121572278                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3507614033                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts    1006420689                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    140716884                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               1084545                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1137824326                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        474945718                       # Number of branches executed
system.switch_cpus.iew.exec_stores          131403637                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.537960                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3400773822                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3337436785                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2520073311                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2947420619                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.463344                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.855010                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2346056156                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     90970402                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1933700690                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.034605                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.915373                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1190602229     61.57%     61.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    345295542     17.86%     79.43% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    145531141      7.53%     86.95% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     29973117      1.55%     88.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     89684364      4.64%     93.14% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30807113      1.59%     94.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     19668698      1.02%     95.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     13554397      0.70%     96.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     68584089      3.55%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1933700690                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615875                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615875                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181966                       # Number of memory references committed
system.switch_cpus.commit.loads             548439159                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856065                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      68584089                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           6193271484                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          9045056954                       # The number of ROB writes
system.switch_cpus.timesIdled                      61                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                   10195                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000001                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000001                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.140346                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.140346                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.876927                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.876927                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       5069183430                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2785979747                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42146                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41294                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 3281358022                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         8433991.240331                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          8433991.240331                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            1677.560000                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1716                       # number of replacements
system.l2.tags.tagsinuse                 32746.455828                       # Cycle average of tags in use
system.l2.tags.total_refs                    61664134                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34464                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1789.233229                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7204.111775                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    13.796220                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   151.363264                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         54.756701                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      25322.427867                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.219852                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000421                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.004619                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.772779                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999343                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     30292135                       # number of ReadReq hits
system.l2.ReadReq_hits::total                30292135                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         19652265                       # number of Writeback hits
system.l2.Writeback_hits::total              19652265                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       286113                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                286113                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      30578248                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30578248                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     30578248                       # number of overall hits
system.l2.overall_hits::total                30578248                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          318                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   334                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1382                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1382                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1700                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1716                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1700                       # number of overall misses
system.l2.overall_misses::total                  1716                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1153500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     31136500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        32290000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    104364000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     104364000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1153500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    135500500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        136654000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1153500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    135500500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       136654000                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     30292453                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            30292469                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     19652265                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          19652265                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       287495                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287495                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     30579948                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30579964                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     30579948                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30579964                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000010                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000011                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.004807                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004807                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000056                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000056                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 72093.750000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 97913.522013                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 96676.646707                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 75516.642547                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75516.642547                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 72093.750000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 79706.176471                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 79635.198135                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 72093.750000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 79706.176471                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 79635.198135                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1485                       # number of writebacks
system.l2.writebacks::total                      1485                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          318                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              334                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1382                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1382                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1716                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst       969500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     27483500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     28453000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     88507000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     88507000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst       969500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    115990500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    116960000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst       969500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    115990500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    116960000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000010                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000011                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.004807                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004807                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000056                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 60593.750000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 86426.100629                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 85188.622754                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 64042.691751                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64042.691751                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 60593.750000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 68229.705882                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68158.508159                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 60593.750000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 68229.705882                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68158.508159                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2819199195                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           30292469                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          30292469                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         19652265                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287495                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287495                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           32                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     80812161                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80812193                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3214861632                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3214862656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3214862656                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        44768379500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             28000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45870319750                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3281358036                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 21934239.540433                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  21934239.540433                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           833.738137                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1870882053                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               841                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2224592.215220                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    15.326184                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   818.411953                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.014967                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.799230                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814197                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    870406320                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       870406320                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    870406320                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        870406320                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    870406320                       # number of overall hits
system.cpu.icache.overall_hits::total       870406320                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           25                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            25                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           25                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             25                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           25                       # number of overall misses
system.cpu.icache.overall_misses::total            25                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      1706250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1706250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      1706250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1706250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      1706250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1706250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    870406345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    870406345                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    870406345                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    870406345                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    870406345                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    870406345                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst        68250                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        68250                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst        68250                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        68250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst        68250                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        68250                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst            9                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst            9                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1170000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1170000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1170000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1170000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1170000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        73125                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        73125                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst        73125                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        73125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst        73125                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        73125                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         3281358029                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 26945069.470978                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  26945069.470978                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg      52.818200                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          30579948                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1029227810                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30580972                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.655824                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.681278                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.318722                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999689                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000311                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    940444879                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       940444879                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74421729                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74421729                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          847                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          847                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1014866608                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1014866608                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1014866608                       # number of overall hits
system.cpu.dcache.overall_hits::total      1014866608                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     54060004                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      54060004                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       320071                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       320071                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          283                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          283                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     54380075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       54380075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     54380075                       # number of overall misses
system.cpu.dcache.overall_misses::total      54380075                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 411472662750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 411472662750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   3048669383                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3048669383                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      2264000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      2264000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 414521332133                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 414521332133                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 414521332133                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 414521332133                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    994504883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    994504883                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741800                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1130                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1069246683                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1069246683                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1069246683                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1069246683                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.054359                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.054359                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004282                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004282                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.250442                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.250442                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.050858                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050858                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.050858                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050858                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  7611.406443                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  7611.406443                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  9524.978467                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9524.978467                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         8000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         8000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  7622.669372                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  7622.669372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  7622.669372                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  7622.669372                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      2907023                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        19078                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            810586                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              22                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     3.586323                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   867.181818                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     19652265                       # number of writebacks
system.cpu.dcache.writebacks::total          19652265                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     23767828                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     23767828                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        32582                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32582                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     23800410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     23800410                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     23800410                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     23800410                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     30292176                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     30292176                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       287489                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287489                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          283                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          283                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     30579665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     30579665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     30579665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     30579665                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 184892815500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 184892815500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1838627171                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1838627171                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1698000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 186731442671                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 186731442671                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 186731442671                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 186731442671                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030460                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.250442                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.250442                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.028599                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028599                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.028599                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028599                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  6103.649190                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  6103.649190                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  6395.469639                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  6395.469639                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         6000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  6106.392685                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  6106.392685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  6106.392685                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  6106.392685                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
