ftableid dram_id
//target remote localhost:20000

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//set dram clock
//////		800M		//////
//bit[9:0]
//800M:	0x21f
//1000M:	0x113
//1066M:	0x114
//333M:	0x119

//memw16 0x1ff81f68    0x021f
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//Dram CRC base addr (no use at dram initial)
memw32 0x1ff80c00    0x00000000

//start auto adjustment for 1/4t clock delay
memw32 0x1ff80c04    0x80000000

//set auto adj or manual delay
//memw32 0x1ff80c08    0x00008080
memw32 0x1ff80c08    0x00008080

//1/4t delay/TNI (bit 23 set to 1 if use ddr3 and lpddr3)
//memw32 0x1ff80c0C    0x0009e480
//memw32 0x1ff80c0C    0x0089e480
//memw32 0x1ff80c0C    0x2088d480
//16bit BJ V2
//memw32 0x1ff80c0C    0x208ad480 
//16bit BJ V2_2
//memw32 0x1ff80c0C    0x208cd480
//16bit BJ V2_3
memw32 0x1ff80c0C    0x0089e880

//memory type/burst length/data width
//memw32 0x1ff80c10    0x1803625a
memw32 0x1ff80c10    0x6803625a

//1T command/MA type/rank1 disable/BA address select
//memw32 0x1ff80c14    0x02220013
//memw32 0x1ff80c14    0x0911022b

//RR2WTARD??
//memw32 0x1ff80c18    0x123f2280
memw32 0x1ff80c18    0x123f2180

//DRAM timing 
//memw32 0x1ff80c1c    0x4000901a
memw32 0x1ff80c1c    0x24649020

//DRAM timing
//memw32 0x1ff80c20    0x3000a113
//CKE always high when not in self-refresh
memw32 0x1ff80c20    0x2000a133
//CKE low when dram idle
//memw32 0x1ff80c20    0x3000a133

//bank interleave(8 bank)
//memw32 0x1ff80c24    0x0000c3f7
memw32 0x1ff80c24    0x0000c2f7

//DRAM misc control
//memw32 0x1ff80c28    0x04006531
memw32 0x1ff80c28    0x04006531

//ODT delay
//memw32 0x1ff80c2c    0x00009008
memw32 0x1ff80c2c    0x00019018

//IO PAD driving
//memw32 0x1ff80c30    0x00550000
memw32 0x1ff80c30    0x00550000

//IO PAD driving
//memw32 0x1ff80c34    0x0000081c
memw32 0x1ff80c34    0x00000860

//DRAM driving
//memw32 0x1ff80c38    0x8a886600
memw32 0x1ff80c38    0x8a886600

//DRAM driving
//memw32 0x1ff80c3c    0x66664646
memw32 0x1ff80c3c    0x66664646

//QDM/CLK output duty control
//memw32 0x1ff80c40    0x00000000
memw32 0x1ff80c40    0x00000000

//DQ/DQS output duty control
//memw32 0x1ff80c44    0x00000000
memw32 0x1ff80c44    0x00000000

//ODT terminal toggle (bit27 0:read/write 1:stop toggle when read)
//memw32 0x1ff80c50    0x00000000
memw32 0x1ff80c50    0x08000000

//DQ&DQS per byte delay (write)
//memw32 0x1ff80c58    0x081f181d
//memw32 0x1ff80c58    0x081f181d
memw32 0x1ff80c58    0x0000040e

//DQ&DQS per byte delay (read)
//memw32 0x1ff80c5c    0x00000000
memw32 0x1ff80c5c    0x00000000

//ZQCS configuration
//memw32 0x1ff80c48    0x00000000
memw32 0x1ff80c48    0x00000000

//unused
//memw32 0x1ff80c4c    0x000f0000
memw32 0x1ff80c4c    0x000f0000

//LPDDR2 configuration
memw32 0x1ff80c60    0x00000200
//memw32 0x1ff80c60    0x0000040e

//LPDDR2 configuration
//memw32 0x1ff80c64    0x00008000
//memw32 0x1ff80c64    0x00008000

//bank swap configuration
//memw32 0x1ff80c68    0x00010000
memw32 0x1ff80c68    0x00110000

//suspend mode and dynamic clock
//memw32 0x1ff80c70    0x80000000
memw32 0x1ff80c70    0x00000000

//DIMM clock delay control
//memw32 0x1ff80c78    0x0000000e
memw32 0x1ff80c78    0x00000001

//DQS delay 
//memw32 0x1ff80c7c    0x081f0918
memw32 0x1ff80c7c    0x0b080a18

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//Set clock gating Register
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//disable multiple page mode
//memw32 0x1ff80c24    0x0000c2f7
memw32 0x1ff80c24    0x0000c2f7

//DRAM misc control (Refresh Counter  0)
//memw32 0x1ff80c28    0x04006500
memw32 0x1ff80c28    0x04006500

//memory reset
//memw32 0x1ff80c10    0x1003625a
memw32 0x1ff80c10    0x6003625a

//minimum delay 200us

//memory type/burst length/data width/operation with normal mode
//memw32 0x1ff80c10    0x1803625a
memw32 0x1ff80c10    0x6803625a

//after reset delay 500us

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
// Initial Rank 0
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//set MA MAP for MRS mode
//1T command/MA type/rank1 disable/BA address select
//memw32 0x1ff80c14    0x0b33001f
memw32 0x1ff80c14    0x0b33023f

//start MRS command
//Operation mode change to MRS
//memw32 0x1ff80c10    0x1b03625a
memw32 0x1ff80c10    0x6b03625a

//minimum delay 360ns

//MR2
//set BA and MA
memw32 0x1ff80c04    0x800a0000

//clear request trigger bit
memw32 0x1ff80c04    0x80020000

//minimum delay 6ns

//MR3
//set BA and MA
memw32 0x1ff80c04    0x800b0000

//clear request trigger bit
memw32 0x1ff80c04    0x80030000

//minimum delay 6ns

//MR1
//set BA and MA
memw32 0x1ff80c04    0x80090040

//clear request trigger bit
memw32 0x1ff80c04    0x80010040

//minimum delay 6ns

//MR0
//set BA and MA
memw32 0x1ff80c04    0x80081510

//clear request trigger bit
memw32 0x1ff80c04    0x80001510

//minimum delay 18ns

//Operation mode change to ZQCL 
//memw32 0x1ff80c10    0x1e03625a
memw32 0x1ff80c10    0x6e03625a

//start ZQCL command
memw32 0x1ff80c04    0x80081b40

//clear request trigger bit
memw32 0x1ff80c04    0x80001b40

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//Initial Rank 1
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//set MA MAP for MRS mode
//1T command/MA type/rank0 disable/BA address select
//memw32 0x1ff80c14    0x0b33006f
memw32 0x1ff80c14    0x0b33026f

//start MRS command
//Operation mode change to MRS
//memw32 0x1ff80c10    0x1b03625a
memw32 0x1ff80c10    0x6b03625a

//minimum delay 360ns

//MR2
//set BA and MA
memw32 0x1ff80c04    0x800a0000

//clear request trigger bit
memw32 0x1ff80c04    0x80020000

//minimum delay 6ns

//MR3
//set BA and MA
memw32 0x1ff80c04    0x800b0000	

//clear request trigger bit
memw32 0x1ff80c04    0x80030000	

//minimum delay 6ns

//MR1
//set BA and MA
memw32 0x1ff80c04    0x80090040

//clear request trigger bit
memw32 0x1ff80c04    0x80010040

//minimum delay 6ns

//MR0
//set BA and MA
memw32 0x1ff80c04    0x80081510

//clear request trigger bit
memw32 0x1ff80c04    0x80001510

//minimum delay 18ns

//Operation mode change to ZQCL 
//memw32 0x1ff80c10    0x1e03625a
memw32 0x1ff80c10    0x6e03625a

//start ZQCL command
memw32 0x1ff80c04    0x80081b40

//clear request trigger bit
memw32 0x1ff80c04    0x80001b40

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//minimum delay 768ns

////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//normal mode
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//Operation mode change to normal mode
//16 bits mode/DDR3
memw32 0x1ff80c10    0x6883625a
//32 bits mode/DDR3
//memw32 0x1ff80c10    0x6883626a

//set MR into normal function
memw32 0x1ff80c04    0x80000000

//DRAM timing (CKE always high when not in self-refresh)
//memw32 0x1ff80c20    0x2000a113
//memw32 0x1ff80c20    0x2000a133

//bank interleave(8 bank)/multiple page mode
//memw32 0x1ff80c24    0x0000c3f7
memw32 0x1ff80c24    0x0000c3f7

//DRAM misc control
//memw32 0x1ff80c28    0x04006531
memw32 0x1ff80c28    0x04006531

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//occupy timer configuration
//memw32 0x1ff80c8c    0x0c101001

//idle timer configuration
memw32 0x1ff80c94 0x000f0f01

memw32 0x1ff80c98    0x102
//dram L1 mode clock gating cinfiguration
memw32 0x1ff80c9c    0x00000001
//dram_CRC module L2 mode clock gating cinfiguration
memw32 0x1ff80ca0    0x00000000
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
//DRAM MA MAP
//1T command, enable 1 rank, 8gb
memw32 0x1ff80c14    0x0923021b
//1T command, enable 2 rank, 4gb
//memw32 0x1ff80c14    0x0923017b
//2T command, enable 1 rank, 8gb
//memw32 0x1ff80c14    0x0923021a
//2T command, enable 2 rank, 4gb
//memw32 0x1ff80c14    0x0923015a

//1T command
//memw32 0x1ff80c2c    0x00009008
memw32 0x1ff80c2c    0x00009018
//2T command
//memw32 0x1ff80c2c    0x0000900c
//memw32 0x1ff80c2c    0x0000901c
//////////////////////////////////////////////////////////////////////////////////////////////////////////////////////

//disable debug
memw32 0x1ff80054    0x00000000

//                                                          
memw32 0x40000000  0x55aa55aa
memw32 0x40000004  0xaa55aa55
memw32 0x40000008  0x55aa55aa
memw32 0x4000000C  0xaa55aa55
memw32 0x5ffffff0  0xff00ff00
memw32 0x5ffffff4  0x00ff00ff
memw32 0x5ffffff8  0xff00ff00
memw32 0x5ffffffC  0x00ff00ff
//x/4xw 0x40000000
//x/4xw 0x5ffffff0
memw32 0x40000000  0
memw32 0x40000004  0
memw32 0x40000008  0
memw32 0x4000000C  0
memw32 0x5ffffff0  0
memw32 0x5ffffff4  0
memw32 0x5ffffff8  0
memw32 0x5ffffffC  0
//x/4xw 0x40000000
//x/4xw 0x5ffffff0
