<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>MdePkg[all]: MSR_CORE2_EBL_CR_POWERON_REGISTER Union Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">MdePkg[all]
   &#160;<span id="projectnumber">1.08</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="functions.html"><span>Data&#160;Fields</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(9)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">MSR_CORE2_EBL_CR_POWERON_REGISTER Union Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a708268b77e135ee453870f7e984bab60"><td class="memItemLeft" >struct {</td></tr>
<tr class="memitem:a530bbaaeef0aa1783b020ef2789cbcf0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a9ea5b5da02818218c40660fb92575b42">Reserved1</a>:1</td></tr>
<tr class="separator:a530bbaaeef0aa1783b020ef2789cbcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc908add91a4f83bd844e12a87a91174"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a157ace699c6b932e166e7c8581b0b953">DataErrorCheckingEnable</a>:1</td></tr>
<tr class="separator:acc908add91a4f83bd844e12a87a91174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a787cf4a038d9f406179c060c58edff04"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#afa0a7fa5e3fa70ab2bafd81ea9970323">ResponseErrorCheckingEnable</a>:1</td></tr>
<tr class="separator:a787cf4a038d9f406179c060c58edff04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc01406c6ac10bff16a127eb9b0dc2bf"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a72dce6931a28b13011fa29b2e6387c80">MCERR_DriveEnable</a>:1</td></tr>
<tr class="separator:acc01406c6ac10bff16a127eb9b0dc2bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea5f8aa99f3e4b745b040b8239d36a37"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a8e2df7ef822001ae35a71bbced7b732e">AddressParityEnable</a>:1</td></tr>
<tr class="separator:aea5f8aa99f3e4b745b040b8239d36a37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb2d94caa12796bd3441ebfe69311d2b"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a75bc817547c02f3e81ef8e28eeb6a130">Reserved2</a>:1</td></tr>
<tr class="separator:afb2d94caa12796bd3441ebfe69311d2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aebb4982543c25d5fc2a7657b5c31ed16"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aea966da52dcbd9c425f42a162eb48c61">Reserved3</a>:1</td></tr>
<tr class="separator:aebb4982543c25d5fc2a7657b5c31ed16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae378c8aa61c227898ae47c4ddde4bb5c"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a986c36f7a3fd20adc22ce24d84d392be">BINIT_DriverEnable</a>:1</td></tr>
<tr class="separator:ae378c8aa61c227898ae47c4ddde4bb5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20da7c0854202379914941fc209d972e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a5f976422b67b4b3e3f60ec0f825f5cfc">OutputTriStateEnable</a>:1</td></tr>
<tr class="separator:a20da7c0854202379914941fc209d972e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142b78605c994056536e16ee324b1511"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a90ebfe96297f8164329ff534e7fafa95">ExecuteBIST</a>:1</td></tr>
<tr class="separator:a142b78605c994056536e16ee324b1511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1aa0bd1b65dadc4845360ec2f0e6f298"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#ab7fbfe01fe415cc5a19c3a4cc20316b4">MCERR_ObservationEnabled</a>:1</td></tr>
<tr class="separator:a1aa0bd1b65dadc4845360ec2f0e6f298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac67ed39cb68195470a2e5b330795e7f2"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a733804fc250a5c93136a3cd559bd2364">IntelTXTCapableChipset</a>:1</td></tr>
<tr class="separator:ac67ed39cb68195470a2e5b330795e7f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a98ebdbe1039f00a0be27eeb874929ad0"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a66ae841266dffcf1adf9735f7cfa45d1">BINIT_ObservationEnabled</a>:1</td></tr>
<tr class="separator:a98ebdbe1039f00a0be27eeb874929ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad63da8ea0c3957fca44a5f2f2883e5fa"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a1bfd3237f3d4ac8bcfa128257067ed43">Reserved4</a>:1</td></tr>
<tr class="separator:ad63da8ea0c3957fca44a5f2f2883e5fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a5ad9e7ad7709fd9f63ee4be894a561"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a17f2ee90a2619dee1c882f1f7eb5642d">ResetVector</a>:1</td></tr>
<tr class="separator:a8a5ad9e7ad7709fd9f63ee4be894a561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a540d4cbc6928e5c069125d30dbdb7e6f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#adb8f79ad71768b51bd49d799373fd661">Reserved5</a>:1</td></tr>
<tr class="separator:a540d4cbc6928e5c069125d30dbdb7e6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77c2c7a0ab1580b37fd3590b422241e1"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a6fb4917d722d0fd37ea6eda27ccdadd5">APICClusterID</a>:2</td></tr>
<tr class="separator:a77c2c7a0ab1580b37fd3590b422241e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f829ca3c60b8d09b334a9af0c554e52"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a3a7cd3d1f8cd7ddffa80b820bba8ebe9">NonIntegerBusRatio</a>:1</td></tr>
<tr class="separator:a3f829ca3c60b8d09b334a9af0c554e52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172cbd8b23c3fa3dd9fceabe8525bb13"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a5366d61c1a6ec91f5db1707f9efc71fd">Reserved6</a>:1</td></tr>
<tr class="separator:a172cbd8b23c3fa3dd9fceabe8525bb13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c111900473fae5860d8430737587f0e"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a5f2a513687feeccb29830d77c63d58fb">SymmetricArbitrationID</a>:2</td></tr>
<tr class="separator:a5c111900473fae5860d8430737587f0e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a6c7fba2e3dad4827d98f1bb94697f"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aab52d9f8c50189d0e7180fb96d444d71">IntegerBusFrequencyRatio</a>:5</td></tr>
<tr class="separator:ad6a6c7fba2e3dad4827d98f1bb94697f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1794bee12fd33184caba2e7f2c67c49"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#aaa522bd55ad338df0158c4da588eddc2">Reserved7</a>:5</td></tr>
<tr class="separator:ac1794bee12fd33184caba2e7f2c67c49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f5470ea31ef6d375957dc724396d47d"><td class="memItemLeft" >&#160;&#160;&#160;<a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;&#160;&#160;<a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a32dd5151182777baa99b3cda7392676f">Reserved8</a>:32</td></tr>
<tr class="separator:a9f5470ea31ef6d375957dc724396d47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a708268b77e135ee453870f7e984bab60"><td class="memItemLeft" valign="top">}&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a708268b77e135ee453870f7e984bab60">Bits</a></td></tr>
<tr class="separator:a708268b77e135ee453870f7e984bab60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d5bbcafc0da4ce4df766c65b0b5e0ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#a8d5bbcafc0da4ce4df766c65b0b5e0ab">Uint32</a></td></tr>
<tr class="separator:a8d5bbcafc0da4ce4df766c65b0b5e0ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8ff3072b37bad6fa27cf2da4f6208c7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html#ac8ff3072b37bad6fa27cf2da4f6208c7">Uint64</a></td></tr>
<tr class="separator:ac8ff3072b37bad6fa27cf2da4f6208c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>MSR information returned for MSR index <a class="el" href="_core2_msr_8h.html#a8305aa993e014adb97ac0d44d9b05df0">MSR_CORE2_EBL_CR_POWERON</a> </p>
</div><h2 class="groupheader">Field Documentation</h2>
<a class="anchor" id="a8e2df7ef822001ae35a71bbced7b732e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::AddressParityEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 4] Address Parity Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="a6fb4917d722d0fd37ea6eda27ccdadd5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::APICClusterID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 17:16] APIC Cluster ID (R/O). </p>

</div>
</div>
<a class="anchor" id="a986c36f7a3fd20adc22ce24d84d392be"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::BINIT_DriverEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 7] BINIT# Driver Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="a66ae841266dffcf1adf9735f7cfa45d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::BINIT_ObservationEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 12] BINIT# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled. </p>

</div>
</div>
<a class="anchor" id="a708268b77e135ee453870f7e984bab60"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct { ... }   MSR_CORE2_EBL_CR_POWERON_REGISTER::Bits</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Individual bit fields </p>

</div>
</div>
<a class="anchor" id="a157ace699c6b932e166e7c8581b0b953"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::DataErrorCheckingEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 1] Data Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="a90ebfe96297f8164329ff534e7fafa95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::ExecuteBIST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 9] Execute BIST (R/O) 1 = Enabled; 0 = Disabled. </p>

</div>
</div>
<a class="anchor" id="aab52d9f8c50189d0e7180fb96d444d71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::IntegerBusFrequencyRatio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 26:22] Integer Bus Frequency Ratio (R/O). </p>

</div>
</div>
<a class="anchor" id="a733804fc250a5c93136a3cd559bd2364"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::IntelTXTCapableChipset</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 11] Intel TXT Capable Chipset. (R/O) 1 = Present; 0 = Not Present. </p>

</div>
</div>
<a class="anchor" id="a72dce6931a28b13011fa29b2e6387c80"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::MCERR_DriveEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 3] MCERR# Drive Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="ab7fbfe01fe415cc5a19c3a4cc20316b4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::MCERR_ObservationEnabled</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 10] MCERR# Observation Enabled (R/O) 1 = Enabled; 0 = Disabled. </p>

</div>
</div>
<a class="anchor" id="a3a7cd3d1f8cd7ddffa80b820bba8ebe9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::NonIntegerBusRatio</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 18] N/2 Non-Integer Bus Ratio (R/O) 0 = Integer ratio; 1 = Non-integer ratio. </p>

</div>
</div>
<a class="anchor" id="a5f976422b67b4b3e3f60ec0f825f5cfc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::OutputTriStateEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 8] Output Tri-state Enabled (R/O) 1 = Enabled; 0 = Disabled. </p>

</div>
</div>
<a class="anchor" id="a9ea5b5da02818218c40660fb92575b42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Reserved1</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a75bc817547c02f3e81ef8e28eeb6a130"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Reserved2</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aea966da52dcbd9c425f42a162eb48c61"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Reserved3</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a1bfd3237f3d4ac8bcfa128257067ed43"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Reserved4</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="adb8f79ad71768b51bd49d799373fd661"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Reserved5</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a5366d61c1a6ec91f5db1707f9efc71fd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Reserved6</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="aaa522bd55ad338df0158c4da588eddc2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Reserved7</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a32dd5151182777baa99b3cda7392676f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Reserved8</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a class="anchor" id="a17f2ee90a2619dee1c882f1f7eb5642d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::ResetVector</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 14] 1 MByte Power on Reset Vector (R/O) 1 = 1 MByte; 0 = 4 GBytes. </p>

</div>
</div>
<a class="anchor" id="afa0a7fa5e3fa70ab2bafd81ea9970323"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::ResponseErrorCheckingEnable</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bit 2] Response Error Checking Enable (R/W) 1 = Enabled; 0 = Disabled Note: Not all processor implements R/W. </p>

</div>
</div>
<a class="anchor" id="a5f2a513687feeccb29830d77c63d58fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::SymmetricArbitrationID</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>[Bits 21:20] Symmetric Arbitration ID (R/O). </p>

</div>
</div>
<a class="anchor" id="a8d5bbcafc0da4ce4df766c65b0b5e0ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aa3f529997f999e2b7a3db6a453c0999b">UINT32</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Uint32</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 32-bit value </p>

</div>
</div>
<a class="anchor" id="ac8ff3072b37bad6fa27cf2da4f6208c7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="_ia32_2_processor_bind_8h.html#aae17ebb9ef7279d026817fb22f8aebe9">UINT64</a> MSR_CORE2_EBL_CR_POWERON_REGISTER::Uint64</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>All bit fields as a 64-bit value </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="union_m_s_r___c_o_r_e2___e_b_l___c_r___p_o_w_e_r_o_n___r_e_g_i_s_t_e_r.html">MSR_CORE2_EBL_CR_POWERON_REGISTER</a></li>
    <li class="footer">Generated on Sun Dec 5 2021 03:41:17 for MdePkg[all] by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.6 </li>
  </ul>
</div>
</body>
</html>
