Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Thu Dec  5 02:55:21 2024
| Host         : LAPTOP-4G708Q4E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Top_Level_control_sets_placed.rpt
| Design       : Top_Level
| Device       : xc7a100ti
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    26 |
|    Minimum number of control sets                        |    26 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    86 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    26 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     2 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |              16 |            8 |
| No           | Yes                   | No                     |              54 |           22 |
| Yes          | No                    | No                     |              32 |           21 |
| Yes          | No                    | Yes                    |              10 |            4 |
| Yes          | Yes                   | No                     |             102 |           52 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|    Clock Signal    |                  Enable Signal                  |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG     |                                                 |                                     |                4 |              4 |         1.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[0] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[3] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[5] | Control_path/v1/b1/SR[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[1] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[4] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[2] | Control_path/v1/b1/SR[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[7] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[6] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/FSM_onehot_state_reg[8]_0[8] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[8] | Control_path/v1/b1/SR[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[0] | Control_path/v1/b1/SR[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[2] | Control_path/v1/b1/SR[0]            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[1] | Control_path/v1/b1/SR[0]            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[3] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[6] | Control_path/v1/b1/SR[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[7] | Control_path/v1/b1/SR[0]            |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[4] | Control_path/v1/b1/SR[0]            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/FSM_onehot_state_reg[8]_0[5] | Control_path/v1/b1/SR[0]            |                3 |              4 |         1.33 |
|  c25/inst/clk_out1 | Control_path/U1/U1/E[0]                         | Control_path/v1/b1/SR[0]            |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG     | Control_path/v1/c2/done_reg_0                   | Control_path/v1/c1/addr[15]_i_1_n_0 |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG     | Control_path/v1/c1/done_reg_0                   | Control_path/v1/c2/addr[15]_i_1_n_0 |                5 |             15 |         3.00 |
|  clk_IBUF_BUFG     | Control_path/v1/b1/ram_addr[15]_i_1_n_0         |                                     |               10 |             16 |         1.60 |
|  clk_IBUF_BUFG     | Control_path/v1/b2/ram_addr[15]_i_1__0_n_0      |                                     |               11 |             16 |         1.45 |
|  c25/inst/clk_out1 |                                                 | Control_path/v1/b1/SR[0]            |               11 |             30 |         2.73 |
|  clk_IBUF_BUFG     |                                                 | Control_path/v1/b1/SR[0]            |               19 |             40 |         2.11 |
+--------------------+-------------------------------------------------+-------------------------------------+------------------+----------------+--------------+


