Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue Apr 11 18:12:00 2023
| Host         : Nussandr running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Main_timing_summary_routed.rpt -pb Main_timing_summary_routed.pb -rpx Main_timing_summary_routed.rpx -warn_on_violation
| Design       : Main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    19          
TIMING-18  Warning           Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (19)
5. checking no_input_delay (17)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: divider/counter/out_reg[9]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: divider/outClock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (19)
-------------------------------------------------
 There are 19 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (17)
-------------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.229        0.000                      0                  817        0.154        0.000                      0                  817        4.500        0.000                       0                   331  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.229        0.000                      0                  817        0.154        0.000                      0                  817        4.500        0.000                       0                   331  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.229ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.229ns  (required time - arrival time)
  Source:                 divider/counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter/out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.724ns  (logic 4.310ns (55.801%)  route 3.414ns (44.199%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.708     5.311    divider/counter/clock_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  divider/counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  divider/counter/out_reg[0]/Q
                         net (fo=6, routed)           0.588     6.355    divider/counter/out[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.935 r  divider/counter/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    divider/counter/out1_carry_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.283 r  divider/counter/out1_carry__0/O[1]
                         net (fo=4, routed)           0.797     8.080    divider/counter/out1[6]
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.303     8.383 r  divider/counter/out0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.383    divider/counter/out0_carry__1_i_4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.915 r  divider/counter/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    divider/counter/out0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.228 r  divider/counter/out0_carry__2/O[3]
                         net (fo=2, routed)           0.494     9.722    divider/counter/out0_carry__2_n_4
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.306    10.028 r  divider/counter/out0__30_carry_i_3/O
                         net (fo=1, routed)           0.000    10.028    divider/counter/out0__30_carry_i_3_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.671 r  divider/counter/out0__30_carry/O[3]
                         net (fo=2, routed)           0.617    11.288    divider/counter/out0__30_carry_n_4
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.993 r  divider/counter/out0__43_carry/CO[3]
                         net (fo=3, routed)           0.918    12.911    divider/counter/out0__43_carry_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.124    13.035 r  divider/counter/out[12]_i_1/O
                         net (fo=1, routed)           0.000    13.035    divider/counter/p_0_in[12]
    SLICE_X0Y75          FDRE                                         r  divider/counter/out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.588    15.011    divider/counter/clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  divider/counter/out_reg[12]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.029    15.263    divider/counter/out_reg[12]
  -------------------------------------------------------------------
                         required time                         15.263    
                         arrival time                         -13.035    
  -------------------------------------------------------------------
                         slack                                  2.229    

Slack (MET) :             2.249ns  (required time - arrival time)
  Source:                 divider/counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter/out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.750ns  (logic 4.336ns (55.949%)  route 3.414ns (44.051%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.708     5.311    divider/counter/clock_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  divider/counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  divider/counter/out_reg[0]/Q
                         net (fo=6, routed)           0.588     6.355    divider/counter/out[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.935 r  divider/counter/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    divider/counter/out1_carry_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.283 r  divider/counter/out1_carry__0/O[1]
                         net (fo=4, routed)           0.797     8.080    divider/counter/out1[6]
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.303     8.383 r  divider/counter/out0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.383    divider/counter/out0_carry__1_i_4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.915 r  divider/counter/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    divider/counter/out0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.228 r  divider/counter/out0_carry__2/O[3]
                         net (fo=2, routed)           0.494     9.722    divider/counter/out0_carry__2_n_4
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.306    10.028 r  divider/counter/out0__30_carry_i_3/O
                         net (fo=1, routed)           0.000    10.028    divider/counter/out0__30_carry_i_3_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.671 r  divider/counter/out0__30_carry/O[3]
                         net (fo=2, routed)           0.617    11.288    divider/counter/out0__30_carry_n_4
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.993 r  divider/counter/out0__43_carry/CO[3]
                         net (fo=3, routed)           0.918    12.911    divider/counter/out0__43_carry_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.150    13.061 r  divider/counter/out[13]_i_1/O
                         net (fo=1, routed)           0.000    13.061    divider/counter/p_0_in[13]
    SLICE_X0Y75          FDRE                                         r  divider/counter/out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.588    15.011    divider/counter/clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  divider/counter/out_reg[13]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.075    15.309    divider/counter/out_reg[13]
  -------------------------------------------------------------------
                         required time                         15.309    
                         arrival time                         -13.061    
  -------------------------------------------------------------------
                         slack                                  2.249    

Slack (MET) :             2.420ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[35]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.397ns  (logic 1.840ns (24.876%)  route 5.557ns (75.124%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.706     5.309    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X6Y73          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDSE (Prop_fdse_C_Q)         0.478     5.787 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.458     7.244    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.295     7.539 r  countSort/thirdCounter/outReg[63]_i_8/O
                         net (fo=1, routed)           0.706     8.246    countSort/thirdCounter/outReg[63]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  countSort/thirdCounter/outReg[63]_i_4/O
                         net (fo=32, routed)          0.805     9.175    countSort/thirdCounter/outReg[63]_i_4_n_0
    SLICE_X11Y77         MUXF8 (Prop_muxf8_S_O)       0.273     9.448 r  countSort/thirdCounter/outReg_reg[63]_i_3/O
                         net (fo=18, routed)          1.318    10.766    countSort/thirdCounter/outReg_reg[63]_i_3_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.342    11.108 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=20, routed)          0.564    11.672    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.328    12.000 r  countSort/thirdCounter/outReg[35]_i_2/O
                         net (fo=2, routed)           0.706    12.706    countSort/outReg0[35]
    SLICE_X8Y75          FDRE                                         r  countSort/outReg_reg[35]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.507    14.930    countSort/clock_IBUF_BUFG
    SLICE_X8Y75          FDRE                                         r  countSort/outReg_reg[35]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.153    
    SLICE_X8Y75          FDRE (Setup_fdre_C_D)       -0.028    15.125    countSort/outReg_reg[35]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -12.706    
  -------------------------------------------------------------------
                         slack                                  2.420    

Slack (MET) :             2.480ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.162ns  (logic 1.833ns (25.595%)  route 5.329ns (74.405%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.706     5.309    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X6Y73          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDSE (Prop_fdse_C_Q)         0.478     5.787 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.458     7.244    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.295     7.539 r  countSort/thirdCounter/outReg[63]_i_8/O
                         net (fo=1, routed)           0.706     8.246    countSort/thirdCounter/outReg[63]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  countSort/thirdCounter/outReg[63]_i_4/O
                         net (fo=32, routed)          0.805     9.175    countSort/thirdCounter/outReg[63]_i_4_n_0
    SLICE_X11Y77         MUXF8 (Prop_muxf8_S_O)       0.273     9.448 r  countSort/thirdCounter/outReg_reg[63]_i_3/O
                         net (fo=18, routed)          1.318    10.766    countSort/thirdCounter/outReg_reg[63]_i_3_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.342    11.108 f  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=20, routed)          0.686    11.794    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I3_O)        0.321    12.115 r  countSort/thirdCounter/outReg[59]_i_2/O
                         net (fo=2, routed)           0.356    12.470    countSort/outReg0[59]
    SLICE_X5Y75          FDRE                                         r  countSort/outReg_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.586    15.009    countSort/clock_IBUF_BUFG
    SLICE_X5Y75          FDRE                                         r  countSort/outReg_reg[59]/C
                         clock pessimism              0.259    15.268    
                         clock uncertainty           -0.035    15.232    
    SLICE_X5Y75          FDRE (Setup_fdre_C_D)       -0.282    14.950    countSort/outReg_reg[59]
  -------------------------------------------------------------------
                         required time                         14.950    
                         arrival time                         -12.470    
  -------------------------------------------------------------------
                         slack                                  2.480    

Slack (MET) :             2.483ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 1.833ns (25.547%)  route 5.342ns (74.453%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.706     5.309    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X6Y73          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDSE (Prop_fdse_C_Q)         0.478     5.787 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.458     7.244    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.295     7.539 r  countSort/thirdCounter/outReg[63]_i_8/O
                         net (fo=1, routed)           0.706     8.246    countSort/thirdCounter/outReg[63]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  countSort/thirdCounter/outReg[63]_i_4/O
                         net (fo=32, routed)          0.805     9.175    countSort/thirdCounter/outReg[63]_i_4_n_0
    SLICE_X11Y77         MUXF8 (Prop_muxf8_S_O)       0.273     9.448 r  countSort/thirdCounter/outReg_reg[63]_i_3/O
                         net (fo=18, routed)          1.318    10.766    countSort/thirdCounter/outReg_reg[63]_i_3_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.342    11.108 f  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=20, routed)          0.564    11.672    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X6Y75          LUT5 (Prop_lut5_I4_O)        0.321    11.993 r  countSort/thirdCounter/outReg[43]_i_2/O
                         net (fo=2, routed)           0.491    12.484    countSort/outReg0[43]
    SLICE_X6Y77          FDRE                                         r  countSort/outReg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.589    15.012    countSort/clock_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  countSort/outReg_reg[11]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X6Y77          FDRE (Setup_fdre_C_D)       -0.269    14.966    countSort/outReg_reg[11]
  -------------------------------------------------------------------
                         required time                         14.966    
                         arrival time                         -12.484    
  -------------------------------------------------------------------
                         slack                                  2.483    

Slack (MET) :             2.516ns  (required time - arrival time)
  Source:                 divider/counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            divider/counter/out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.438ns  (logic 4.310ns (57.944%)  route 3.128ns (42.056%))
  Logic Levels:           9  (CARRY4=6 LUT2=2 LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.708     5.311    divider/counter/clock_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  divider/counter/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.767 r  divider/counter/out_reg[0]/Q
                         net (fo=6, routed)           0.588     6.355    divider/counter/out[0]
    SLICE_X1Y72          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.935 r  divider/counter/out1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.935    divider/counter/out1_carry_n_0
    SLICE_X1Y73          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.283 r  divider/counter/out1_carry__0/O[1]
                         net (fo=4, routed)           0.797     8.080    divider/counter/out1[6]
    SLICE_X3Y73          LUT2 (Prop_lut2_I0_O)        0.303     8.383 r  divider/counter/out0_carry__1_i_4/O
                         net (fo=1, routed)           0.000     8.383    divider/counter/out0_carry__1_i_4_n_0
    SLICE_X3Y73          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.915 r  divider/counter/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.915    divider/counter/out0_carry__1_n_0
    SLICE_X3Y74          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.228 r  divider/counter/out0_carry__2/O[3]
                         net (fo=2, routed)           0.494     9.722    divider/counter/out0_carry__2_n_4
    SLICE_X2Y74          LUT2 (Prop_lut2_I1_O)        0.306    10.028 r  divider/counter/out0__30_carry_i_3/O
                         net (fo=1, routed)           0.000    10.028    divider/counter/out0__30_carry_i_3_n_0
    SLICE_X2Y74          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    10.671 r  divider/counter/out0__30_carry/O[3]
                         net (fo=2, routed)           0.617    11.288    divider/counter/out0__30_carry_n_4
    SLICE_X4Y75          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.705    11.993 r  divider/counter/out0__43_carry/CO[3]
                         net (fo=3, routed)           0.632    12.625    divider/counter/out0__43_carry_n_0
    SLICE_X0Y75          LUT3 (Prop_lut3_I1_O)        0.124    12.749 r  divider/counter/out[11]_i_1/O
                         net (fo=1, routed)           0.000    12.749    divider/counter/p_0_in[11]
    SLICE_X0Y75          FDRE                                         r  divider/counter/out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.588    15.011    divider/counter/clock_IBUF_BUFG
    SLICE_X0Y75          FDRE                                         r  divider/counter/out_reg[11]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X0Y75          FDRE (Setup_fdre_C_D)        0.031    15.265    divider/counter/out_reg[11]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                         -12.749    
  -------------------------------------------------------------------
                         slack                                  2.516    

Slack (MET) :             2.555ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.247ns  (logic 1.840ns (25.390%)  route 5.407ns (74.610%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.706     5.309    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X6Y73          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDSE (Prop_fdse_C_Q)         0.478     5.787 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.458     7.244    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.295     7.539 r  countSort/thirdCounter/outReg[63]_i_8/O
                         net (fo=1, routed)           0.706     8.246    countSort/thirdCounter/outReg[63]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  countSort/thirdCounter/outReg[63]_i_4/O
                         net (fo=32, routed)          0.805     9.175    countSort/thirdCounter/outReg[63]_i_4_n_0
    SLICE_X11Y77         MUXF8 (Prop_muxf8_S_O)       0.273     9.448 r  countSort/thirdCounter/outReg_reg[63]_i_3/O
                         net (fo=18, routed)          1.318    10.766    countSort/thirdCounter/outReg_reg[63]_i_3_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.342    11.108 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=20, routed)          0.686    11.794    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I3_O)        0.328    12.122 r  countSort/thirdCounter/outReg[51]_i_2/O
                         net (fo=2, routed)           0.434    12.556    countSort/outReg0[51]
    SLICE_X8Y76          FDRE                                         r  countSort/outReg_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.509    14.932    countSort/clock_IBUF_BUFG
    SLICE_X8Y76          FDRE                                         r  countSort/outReg_reg[19]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X8Y76          FDRE (Setup_fdre_C_D)       -0.045    15.110    countSort/outReg_reg[19]
  -------------------------------------------------------------------
                         required time                         15.110    
                         arrival time                         -12.556    
  -------------------------------------------------------------------
                         slack                                  2.555    

Slack (MET) :             2.580ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/outReg_reg[51]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.288ns  (logic 1.840ns (25.248%)  route 5.448ns (74.752%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=2 MUXF8=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns = ( 15.011 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.706     5.309    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X6Y73          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDSE (Prop_fdse_C_Q)         0.478     5.787 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.458     7.244    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.295     7.539 r  countSort/thirdCounter/outReg[63]_i_8/O
                         net (fo=1, routed)           0.706     8.246    countSort/thirdCounter/outReg[63]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  countSort/thirdCounter/outReg[63]_i_4/O
                         net (fo=32, routed)          0.805     9.175    countSort/thirdCounter/outReg[63]_i_4_n_0
    SLICE_X11Y77         MUXF8 (Prop_muxf8_S_O)       0.273     9.448 r  countSort/thirdCounter/outReg_reg[63]_i_3/O
                         net (fo=18, routed)          1.318    10.766    countSort/thirdCounter/outReg_reg[63]_i_3_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.342    11.108 r  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=20, routed)          0.686    11.794    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X6Y76          LUT5 (Prop_lut5_I3_O)        0.328    12.122 r  countSort/thirdCounter/outReg[51]_i_2/O
                         net (fo=2, routed)           0.475    12.596    countSort/outReg0[51]
    SLICE_X5Y76          FDRE                                         r  countSort/outReg_reg[51]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.588    15.011    countSort/clock_IBUF_BUFG
    SLICE_X5Y76          FDRE                                         r  countSort/outReg_reg[51]/C
                         clock pessimism              0.259    15.270    
                         clock uncertainty           -0.035    15.234    
    SLICE_X5Y76          FDRE (Setup_fdre_C_D)       -0.058    15.176    countSort/outReg_reg[51]
  -------------------------------------------------------------------
                         required time                         15.176    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  2.580    

Slack (MET) :             2.599ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.327ns  (logic 1.840ns (25.114%)  route 5.487ns (74.886%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.706     5.309    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X6Y73          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDSE (Prop_fdse_C_Q)         0.478     5.787 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.458     7.244    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.295     7.539 r  countSort/thirdCounter/outReg[63]_i_8/O
                         net (fo=1, routed)           0.706     8.246    countSort/thirdCounter/outReg[63]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  countSort/thirdCounter/outReg[63]_i_4/O
                         net (fo=32, routed)          0.805     9.175    countSort/thirdCounter/outReg[63]_i_4_n_0
    SLICE_X11Y77         MUXF8 (Prop_muxf8_S_O)       0.273     9.448 r  countSort/thirdCounter/outReg_reg[63]_i_3/O
                         net (fo=18, routed)          1.318    10.766    countSort/thirdCounter/outReg_reg[63]_i_3_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.342    11.108 f  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=20, routed)          1.200    12.307    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X14Y76         LUT6 (Prop_lut6_I2_O)        0.328    12.635 r  countSort/thirdCounter/count[13]_i_1/O
                         net (fo=1, routed)           0.000    12.635    countSort/p_1_in[13]
    SLICE_X14Y76         FDRE                                         r  countSort/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.509    14.932    countSort/clock_IBUF_BUFG
    SLICE_X14Y76         FDRE                                         r  countSort/count_reg[13]/C
                         clock pessimism              0.259    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X14Y76         FDRE (Setup_fdre_C_D)        0.079    15.234    countSort/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                         -12.635    
  -------------------------------------------------------------------
                         slack                                  2.599    

Slack (MET) :             2.623ns  (required time - arrival time)
  Source:                 countSort/thirdCounter/out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.307ns  (logic 1.840ns (25.182%)  route 5.467ns (74.818%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF8=1)
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.936ns = ( 14.936 - 10.000 ) 
    Source Clock Delay      (SCD):    5.309ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.706     5.309    countSort/thirdCounter/clock_IBUF_BUFG
    SLICE_X6Y73          FDSE                                         r  countSort/thirdCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y73          FDSE (Prop_fdse_C_Q)         0.478     5.787 r  countSort/thirdCounter/out_reg[1]/Q
                         net (fo=21, routed)          1.458     7.244    countSort/thirdCounter/thirdIterator[1]
    SLICE_X5Y81          LUT6 (Prop_lut6_I2_O)        0.295     7.539 r  countSort/thirdCounter/outReg[63]_i_8/O
                         net (fo=1, routed)           0.706     8.246    countSort/thirdCounter/outReg[63]_i_8_n_0
    SLICE_X7Y80          LUT6 (Prop_lut6_I0_O)        0.124     8.370 r  countSort/thirdCounter/outReg[63]_i_4/O
                         net (fo=32, routed)          0.805     9.175    countSort/thirdCounter/outReg[63]_i_4_n_0
    SLICE_X11Y77         MUXF8 (Prop_muxf8_S_O)       0.273     9.448 r  countSort/thirdCounter/outReg_reg[63]_i_3/O
                         net (fo=18, routed)          1.318    10.766    countSort/thirdCounter/outReg_reg[63]_i_3_n_0
    SLICE_X6Y75          LUT4 (Prop_lut4_I0_O)        0.342    11.108 f  countSort/thirdCounter/count[61]_i_2/O
                         net (fo=20, routed)          1.180    12.287    countSort/thirdCounter/count[61]_i_2_n_0
    SLICE_X14Y79         LUT6 (Prop_lut6_I2_O)        0.328    12.615 r  countSort/thirdCounter/count[1]_i_1/O
                         net (fo=1, routed)           0.000    12.615    countSort/p_1_in[1]
    SLICE_X14Y79         FDRE                                         r  countSort/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.513    14.936    countSort/clock_IBUF_BUFG
    SLICE_X14Y79         FDRE                                         r  countSort/count_reg[1]/C
                         clock pessimism              0.259    15.195    
                         clock uncertainty           -0.035    15.159    
    SLICE_X14Y79         FDRE (Setup_fdre_C_D)        0.079    15.238    countSort/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.238    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  2.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 filter1/synchronizationSignal/outSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter1/topSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.597     1.516    filter1/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X7Y67          FDRE                                         r  filter1/synchronizationSignal/outSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y67          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  filter1/synchronizationSignal/outSignal_reg/Q
                         net (fo=2, routed)           0.102     1.760    filter1/thisCounter/syncedSignal
    SLICE_X6Y67          LUT6 (Prop_lut6_I0_O)        0.045     1.805 r  filter1/thisCounter/topSignal_i_1/O
                         net (fo=1, routed)           0.000     1.805    filter1/thisCounter_n_1
    SLICE_X6Y67          FDRE                                         r  filter1/topSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.866     2.031    filter1/clock_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  filter1/topSignal_reg/C
                         clock pessimism             -0.501     1.529    
    SLICE_X6Y67          FDRE (Hold_fdre_C_D)         0.121     1.650    filter1/topSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 countSort/outReg_reg[36]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            shiftRegister/value_reg[36]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.801%)  route 0.110ns (37.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.562     1.481    countSort/clock_IBUF_BUFG
    SLICE_X11Y74         FDRE                                         r  countSort/outReg_reg[36]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y74         FDRE (Prop_fdre_C_Q)         0.141     1.622 r  countSort/outReg_reg[36]/Q
                         net (fo=1, routed)           0.110     1.733    shiftRegister/Q[32]
    SLICE_X10Y73         LUT6 (Prop_lut6_I1_O)        0.045     1.778 r  shiftRegister/value[36]_i_1/O
                         net (fo=1, routed)           0.000     1.778    shiftRegister/value0_in[36]
    SLICE_X10Y73         FDRE                                         r  shiftRegister/value_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.831     1.996    shiftRegister/clock_IBUF_BUFG
    SLICE_X10Y73         FDRE                                         r  shiftRegister/value_reg[36]/C
                         clock pessimism             -0.500     1.495    
    SLICE_X10Y73         FDRE (Hold_fdre_C_D)         0.121     1.616    shiftRegister/value_reg[36]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[59]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.695%)  route 0.122ns (46.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.596     1.515    shiftRegister/clock_IBUF_BUFG
    SLICE_X1Y80          FDRE                                         r  shiftRegister/value_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y80          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  shiftRegister/value_reg[59]/Q
                         net (fo=6, routed)           0.122     1.778    countSort/currentValue_reg[63]_0[59]
    SLICE_X3Y81          FDRE                                         r  countSort/currentValue_reg[59]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.868     2.033    countSort/clock_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  countSort/currentValue_reg[59]/C
                         clock pessimism             -0.502     1.530    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.066     1.596    countSort/currentValue_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.141ns (51.022%)  route 0.135ns (48.978%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.998ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.563     1.482    shiftRegister/clock_IBUF_BUFG
    SLICE_X9Y73          FDRE                                         r  shiftRegister/value_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y73          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  shiftRegister/value_reg[16]/Q
                         net (fo=6, routed)           0.135     1.759    countSort/currentValue_reg[63]_0[16]
    SLICE_X10Y72         FDRE                                         r  countSort/currentValue_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.833     1.998    countSort/clock_IBUF_BUFG
    SLICE_X10Y72         FDRE                                         r  countSort/currentValue_reg[16]/C
                         clock pessimism             -0.479     1.518    
    SLICE_X10Y72         FDRE (Hold_fdre_C_D)         0.052     1.570    countSort/currentValue_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 filter3/synchronizationSignal/outSignal_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter3/topSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.599     1.518    filter3/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  filter3/synchronizationSignal/outSignal_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y63          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  filter3/synchronizationSignal/outSignal_reg/Q
                         net (fo=2, routed)           0.109     1.768    filter3/thisCounter/syncedSignal
    SLICE_X4Y63          LUT6 (Prop_lut6_I0_O)        0.045     1.813 r  filter3/thisCounter/topSignal_i_1__1/O
                         net (fo=1, routed)           0.000     1.813    filter3/thisCounter_n_1
    SLICE_X4Y63          FDRE                                         r  filter3/topSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.869     2.034    filter3/clock_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  filter3/topSignal_reg/C
                         clock pessimism             -0.502     1.531    
    SLICE_X4Y63          FDRE (Hold_fdre_C_D)         0.092     1.623    filter3/topSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.422%)  route 0.139ns (49.578%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.596     1.515    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y81          FDRE                                         r  shiftRegister/value_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  shiftRegister/value_reg[27]/Q
                         net (fo=6, routed)           0.139     1.795    countSort/currentValue_reg[63]_0[27]
    SLICE_X6Y81          FDRE                                         r  countSort/currentValue_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.865     2.030    countSort/clock_IBUF_BUFG
    SLICE_X6Y81          FDRE                                         r  countSort/currentValue_reg[27]/C
                         clock pessimism             -0.500     1.529    
    SLICE_X6Y81          FDRE (Hold_fdre_C_D)         0.075     1.604    countSort/currentValue_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 filter5/thisCounter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter5/bottomSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.596     1.515    filter5/thisCounter/clock_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  filter5/thisCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  filter5/thisCounter/out_reg[1]/Q
                         net (fo=5, routed)           0.109     1.765    filter5/thisCounter/out_reg[1]
    SLICE_X5Y68          LUT4 (Prop_lut4_I2_O)        0.045     1.810 r  filter5/thisCounter/bottomSignal_i_1__3/O
                         net (fo=1, routed)           0.000     1.810    filter5/thisCounter_n_0
    SLICE_X5Y68          FDRE                                         r  filter5/bottomSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.865     2.030    filter5/clock_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  filter5/bottomSignal_reg/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.091     1.619    filter5/bottomSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 filter5/thisCounter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter5/topSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.855%)  route 0.110ns (37.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.596     1.515    filter5/thisCounter/clock_IBUF_BUFG
    SLICE_X4Y68          FDRE                                         r  filter5/thisCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y68          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  filter5/thisCounter/out_reg[1]/Q
                         net (fo=5, routed)           0.110     1.766    filter5/thisCounter/out_reg[1]
    SLICE_X5Y68          LUT6 (Prop_lut6_I3_O)        0.045     1.811 r  filter5/thisCounter/topSignal_i_1__3/O
                         net (fo=1, routed)           0.000     1.811    filter5/thisCounter_n_1
    SLICE_X5Y68          FDRE                                         r  filter5/topSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.865     2.030    filter5/clock_IBUF_BUFG
    SLICE_X5Y68          FDRE                                         r  filter5/topSignal_reg/C
                         clock pessimism             -0.501     1.528    
    SLICE_X5Y68          FDRE (Hold_fdre_C_D)         0.092     1.620    filter5/topSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 filter2/thisCounter/out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter2/bottomSignal_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.037%)  route 0.109ns (36.963%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.598     1.517    filter2/thisCounter/clock_IBUF_BUFG
    SLICE_X5Y83          FDRE                                         r  filter2/thisCounter/out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y83          FDRE (Prop_fdre_C_Q)         0.141     1.658 r  filter2/thisCounter/out_reg[1]/Q
                         net (fo=5, routed)           0.109     1.767    filter2/thisCounter/out_reg[1]
    SLICE_X4Y83          LUT4 (Prop_lut4_I2_O)        0.045     1.812 r  filter2/thisCounter/bottomSignal_i_1__0/O
                         net (fo=1, routed)           0.000     1.812    filter2/thisCounter_n_0
    SLICE_X4Y83          FDRE                                         r  filter2/bottomSignal_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.867     2.032    filter2/clock_IBUF_BUFG
    SLICE_X4Y83          FDRE                                         r  filter2/bottomSignal_reg/C
                         clock pessimism             -0.501     1.530    
    SLICE_X4Y83          FDRE (Hold_fdre_C_D)         0.091     1.621    filter2/bottomSignal_reg
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 shiftRegister/value_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            countSort/currentValue_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.904%)  route 0.160ns (53.096%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.596     1.515    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y81          FDRE                                         r  shiftRegister/value_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y81          FDRE (Prop_fdre_C_Q)         0.141     1.656 r  shiftRegister/value_reg[39]/Q
                         net (fo=6, routed)           0.160     1.816    countSort/currentValue_reg[63]_0[39]
    SLICE_X3Y81          FDRE                                         r  countSort/currentValue_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.868     2.033    countSort/clock_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  countSort/currentValue_reg[39]/C
                         clock pessimism             -0.479     1.553    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.070     1.623    countSort/currentValue_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.623    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.193    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y79    countSort/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y77    countSort/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y77    countSort/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y76    countSort/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y76    countSort/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y76    countSort/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y74    countSort/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y76    countSort/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X12Y76    countSort/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y79    countSort/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y79    countSort/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    countSort/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    countSort/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    countSort/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    countSort/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    countSort/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    countSort/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    countSort/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    countSort/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y79    countSort/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y79    countSort/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    countSort/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    countSort/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    countSort/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y77    countSort/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    countSort/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    countSort/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    countSort/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y76    countSort/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.997ns  (logic 3.974ns (44.163%)  route 5.024ns (55.837%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[6]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[6]/Q
                         net (fo=1, routed)           5.024     5.480    outMask_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.997 r  outMask_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.997    outMask[6]
    K2                                                                r  outMask[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.888ns  (logic 4.008ns (58.192%)  route 2.880ns (41.808%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[3]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[3]/Q
                         net (fo=1, routed)           2.880     3.336    outMask_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.552     6.888 r  outMask_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.888    outMask[3]
    J14                                                               r  outMask[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.881ns  (logic 4.200ns (61.038%)  route 2.681ns (38.962%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[3]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segmentRegister/tempSegmentReg_reg[3]/Q
                         net (fo=1, routed)           2.681     3.159    segmentValues_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.722     6.881 r  segmentValues_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.881    segmentValues[3]
    K13                                                               r  segmentValues[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.786ns  (logic 4.210ns (62.048%)  route 2.575ns (37.952%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[1]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segmentRegister/tempSegmentReg_reg[1]/Q
                         net (fo=1, routed)           2.575     3.053    segmentValues_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.732     6.786 r  segmentValues_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.786    segmentValues[1]
    R10                                                               r  segmentValues[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.632ns  (logic 4.144ns (62.490%)  route 2.488ns (37.510%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[7]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  anodesRegister/tempAnodes_reg[7]/Q
                         net (fo=1, routed)           2.488     2.907    outMask_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.725     6.632 r  outMask_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.632    outMask[7]
    U13                                                               r  outMask[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.621ns  (logic 4.011ns (60.579%)  route 2.610ns (39.421%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[2]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segmentRegister/tempSegmentReg_reg[2]/Q
                         net (fo=1, routed)           2.610     3.128    segmentValues_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.621 r  segmentValues_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.621    segmentValues[2]
    K16                                                               r  segmentValues[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.597ns  (logic 4.095ns (62.072%)  route 2.502ns (37.928%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[0]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segmentRegister/tempSegmentReg_reg[0]/Q
                         net (fo=1, routed)           2.502     3.020    segmentValues_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577     6.597 r  segmentValues_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.597    segmentValues[0]
    T10                                                               r  segmentValues[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anodesRegister/tempAnodes_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            outMask[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.437ns  (logic 3.992ns (62.006%)  route 2.446ns (37.994%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y79          FDRE                         0.000     0.000 r  anodesRegister/tempAnodes_reg[1]/C
    SLICE_X0Y79          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  anodesRegister/tempAnodes_reg[1]/Q
                         net (fo=1, routed)           2.446     2.902    outMask_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536     6.437 r  outMask_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.437    outMask[1]
    J18                                                               r  outMask[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.355ns  (logic 4.079ns (64.178%)  route 2.277ns (35.822%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[5]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  segmentRegister/tempSegmentReg_reg[5]/Q
                         net (fo=1, routed)           2.277     2.795    segmentValues_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     6.355 r  segmentValues_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.355    segmentValues[5]
    T11                                                               r  segmentValues[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 segmentRegister/tempSegmentReg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            segmentValues[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.301ns  (logic 4.189ns (66.481%)  route 2.112ns (33.519%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  segmentRegister/tempSegmentReg_reg[6]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  segmentRegister/tempSegmentReg_reg[6]/Q
                         net (fo=1, routed)           2.112     2.590    segmentValues_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.711     6.301 r  segmentValues_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.301    segmentValues[6]
    L18                                                               r  segmentValues[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.226ns (60.241%)  route 0.149ns (39.759%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  counter/out_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[2]/Q
                         net (fo=13, routed)          0.149     0.277    counter/out_reg[2]_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.098     0.375 r  counter/tempAnodes[3]_i_1/O
                         net (fo=1, routed)           0.000     0.375    anodesRegister/D[3]
    SLICE_X0Y74          FDRE                                         r  anodesRegister/tempAnodes_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.230ns (60.661%)  route 0.149ns (39.339%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  counter/out_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter/out_reg[2]/Q
                         net (fo=13, routed)          0.149     0.277    counter/out_reg[2]_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I3_O)        0.102     0.379 r  counter/tempAnodes[7]_i_1/O
                         net (fo=1, routed)           0.000     0.379    anodesRegister/D[7]
    SLICE_X0Y74          FDRE                                         r  anodesRegister/tempAnodes_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.229%)  route 0.208ns (52.771%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  counter/out_reg[0]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  counter/out_reg[0]/Q
                         net (fo=23, routed)          0.208     0.349    counter/out_reg[0]_0
    SLICE_X0Y74          LUT1 (Prop_lut1_I0_O)        0.045     0.394 r  counter/out[0]_i_1__7/O
                         net (fo=1, routed)           0.000     0.394    counter/out[0]_i_1__7_n_0
    SLICE_X0Y74          FDRE                                         r  counter/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 divider/outClock_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            divider/outClock_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.271ns (59.106%)  route 0.188ns (40.894%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y72          FDRE                         0.000     0.000 r  divider/outClock_reg/C
    SLICE_X2Y72          FDRE (Prop_fdre_C_Q)         0.226     0.226 f  divider/outClock_reg/Q
                         net (fo=19, routed)          0.188     0.414    divider/outClock
    SLICE_X2Y72          LUT1 (Prop_lut1_I0_O)        0.045     0.459 r  divider/outClock_i_1/O
                         net (fo=1, routed)           0.000     0.459    divider/p_1_in
    SLICE_X2Y72          FDRE                                         r  divider/outClock_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.502ns  (logic 0.225ns (44.813%)  route 0.277ns (55.187%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  counter/out_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[2]/Q
                         net (fo=13, routed)          0.277     0.405    counter/out_reg[2]_0
    SLICE_X0Y74          LUT3 (Prop_lut3_I0_O)        0.097     0.502 r  counter/out[2]_i_1__4/O
                         net (fo=1, routed)           0.000     0.502    counter/out[2]_i_1__4_n_0
    SLICE_X0Y74          FDRE                                         r  counter/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.226ns (44.923%)  route 0.277ns (55.077%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE                         0.000     0.000 r  counter/out_reg[2]/C
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.128     0.128 f  counter/out_reg[2]/Q
                         net (fo=13, routed)          0.277     0.405    counter/out_reg[2]_0
    SLICE_X0Y74          LUT4 (Prop_lut4_I2_O)        0.098     0.503 r  counter/tempAnodes[6]_i_1/O
                         net (fo=1, routed)           0.000     0.503    anodesRegister/D[6]
    SLICE_X0Y74          FDRE                                         r  anodesRegister/tempAnodes_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.531ns  (logic 0.227ns (42.749%)  route 0.304ns (57.251%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[1]/Q
                         net (fo=16, routed)          0.304     0.432    counter/out_reg[1]_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I1_O)        0.099     0.531 r  counter/tempAnodes[1]_i_1/O
                         net (fo=1, routed)           0.000     0.531    anodesRegister/D[1]
    SLICE_X0Y79          FDRE                                         r  anodesRegister/tempAnodes_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.228ns (42.857%)  route 0.304ns (57.143%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[1]/Q
                         net (fo=16, routed)          0.304     0.432    counter/out_reg[1]_0
    SLICE_X0Y79          LUT4 (Prop_lut4_I0_O)        0.100     0.532 r  counter/tempAnodes[4]_i_1/O
                         net (fo=1, routed)           0.000     0.532    anodesRegister/D[4]
    SLICE_X0Y79          FDRE                                         r  anodesRegister/tempAnodes_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            counter/out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.540ns  (logic 0.226ns (41.836%)  route 0.314ns (58.164%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[1]/Q
                         net (fo=16, routed)          0.314     0.442    counter/out_reg[1]_0
    SLICE_X0Y76          LUT2 (Prop_lut2_I1_O)        0.098     0.540 r  counter/out[1]_i_1__6/O
                         net (fo=1, routed)           0.000     0.540    counter/out[1]_i_1__6_n_0
    SLICE_X0Y76          FDRE                                         r  counter/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 counter/out_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            anodesRegister/tempAnodes_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.541ns  (logic 0.227ns (41.944%)  route 0.314ns (58.056%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE                         0.000     0.000 r  counter/out_reg[1]/C
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  counter/out_reg[1]/Q
                         net (fo=16, routed)          0.314     0.442    counter/out_reg[1]_0
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.099     0.541 r  counter/tempAnodes[0]_i_1/O
                         net (fo=1, routed)           0.000     0.541    anodesRegister/D[0]
    SLICE_X0Y76          FDRE                                         r  anodesRegister/tempAnodes_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.703ns  (logic 1.376ns (17.864%)  route 6.327ns (82.136%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.714     5.317    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.614     7.387    shiftRegister/pos_reg[1]
    SLICE_X6Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  shiftRegister/tempSegmentReg[6]_i_52/O
                         net (fo=28, routed)          2.427     9.938    shiftRegister/tempSegmentReg[6]_i_52_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I1_O)        0.124    10.062 r  shiftRegister/tempSegmentReg[6]_i_29/O
                         net (fo=1, routed)           0.000    10.062    shiftRegister/tempSegmentReg[6]_i_29_n_0
    SLICE_X11Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    10.279 r  shiftRegister/tempSegmentReg_reg[6]_i_9/O
                         net (fo=1, routed)           1.197    11.476    shiftRegister/tempSegmentReg_reg[6]_i_9_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.299    11.775 r  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           1.088    12.864    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.156    13.020 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000    13.020    segmentRegister/D[6]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.681ns  (logic 1.373ns (17.876%)  route 6.308ns (82.124%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.714     5.317    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.614     7.387    shiftRegister/pos_reg[1]
    SLICE_X6Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  shiftRegister/tempSegmentReg[6]_i_52/O
                         net (fo=28, routed)          2.427     9.938    shiftRegister/tempSegmentReg[6]_i_52_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I1_O)        0.124    10.062 r  shiftRegister/tempSegmentReg[6]_i_29/O
                         net (fo=1, routed)           0.000    10.062    shiftRegister/tempSegmentReg[6]_i_29_n_0
    SLICE_X11Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    10.279 r  shiftRegister/tempSegmentReg_reg[6]_i_9/O
                         net (fo=1, routed)           1.197    11.476    shiftRegister/tempSegmentReg_reg[6]_i_9_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.299    11.775 r  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           1.069    12.845    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I3_O)        0.153    12.998 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000    12.998    segmentRegister/D[3]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 1.344ns (17.521%)  route 6.327ns (82.479%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.714     5.317    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.614     7.387    shiftRegister/pos_reg[1]
    SLICE_X6Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  shiftRegister/tempSegmentReg[6]_i_52/O
                         net (fo=28, routed)          2.427     9.938    shiftRegister/tempSegmentReg[6]_i_52_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I1_O)        0.124    10.062 r  shiftRegister/tempSegmentReg[6]_i_29/O
                         net (fo=1, routed)           0.000    10.062    shiftRegister/tempSegmentReg[6]_i_29_n_0
    SLICE_X11Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    10.279 r  shiftRegister/tempSegmentReg_reg[6]_i_9/O
                         net (fo=1, routed)           1.197    11.476    shiftRegister/tempSegmentReg_reg[6]_i_9_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.299    11.775 r  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           1.088    12.864    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.124    12.988 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000    12.988    segmentRegister/D[4]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.652ns  (logic 1.344ns (17.564%)  route 6.308ns (82.436%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.714     5.317    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          1.614     7.387    shiftRegister/pos_reg[1]
    SLICE_X6Y73          LUT4 (Prop_lut4_I3_O)        0.124     7.511 r  shiftRegister/tempSegmentReg[6]_i_52/O
                         net (fo=28, routed)          2.427     9.938    shiftRegister/tempSegmentReg[6]_i_52_n_0
    SLICE_X11Y70         LUT5 (Prop_lut5_I1_O)        0.124    10.062 f  shiftRegister/tempSegmentReg[6]_i_29/O
                         net (fo=1, routed)           0.000    10.062    shiftRegister/tempSegmentReg[6]_i_29_n_0
    SLICE_X11Y70         MUXF7 (Prop_muxf7_I1_O)      0.217    10.279 f  shiftRegister/tempSegmentReg_reg[6]_i_9/O
                         net (fo=1, routed)           1.197    11.476    shiftRegister/tempSegmentReg_reg[6]_i_9_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I1_O)        0.299    11.775 f  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           1.069    12.845    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.124    12.969 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000    12.969    segmentRegister/D[2]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.483ns  (logic 1.339ns (17.893%)  route 6.144ns (82.107%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.714     5.317    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          2.890     8.663    shiftRegister/pos_reg[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124     8.787 r  shiftRegister/tempSegmentReg[6]_i_103/O
                         net (fo=2, routed)           1.028     9.814    shiftRegister/tempSegmentReg[6]_i_103_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  shiftRegister/tempSegmentReg[6]_i_46/O
                         net (fo=1, routed)           0.000     9.938    shiftRegister/tempSegmentReg[6]_i_46_n_0
    SLICE_X7Y71          MUXF7 (Prop_muxf7_I0_O)      0.212    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_16/O
                         net (fo=1, routed)           0.944    11.094    shiftRegister/tempSegmentReg_reg[6]_i_16_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I3_O)        0.299    11.393 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           1.283    12.676    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I0_O)        0.124    12.800 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000    12.800    segmentRegister/D[5]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.468ns  (logic 1.365ns (18.278%)  route 6.103ns (81.722%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.714     5.317    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          2.890     8.663    shiftRegister/pos_reg[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124     8.787 r  shiftRegister/tempSegmentReg[6]_i_103/O
                         net (fo=2, routed)           1.028     9.814    shiftRegister/tempSegmentReg[6]_i_103_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  shiftRegister/tempSegmentReg[6]_i_46/O
                         net (fo=1, routed)           0.000     9.938    shiftRegister/tempSegmentReg[6]_i_46_n_0
    SLICE_X7Y71          MUXF7 (Prop_muxf7_I0_O)      0.212    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_16/O
                         net (fo=1, routed)           0.944    11.094    shiftRegister/tempSegmentReg_reg[6]_i_16_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I3_O)        0.299    11.393 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           1.241    12.635    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I3_O)        0.150    12.785 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000    12.785    segmentRegister/D[1]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/pos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.442ns  (logic 1.339ns (17.993%)  route 6.103ns (82.007%))
  Logic Levels:           5  (LUT4=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.714     5.317    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y68          FDRE                                         r  shiftRegister/pos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y68          FDRE (Prop_fdre_C_Q)         0.456     5.773 r  shiftRegister/pos_reg[1]/Q
                         net (fo=72, routed)          2.890     8.663    shiftRegister/pos_reg[1]
    SLICE_X9Y71          LUT6 (Prop_lut6_I3_O)        0.124     8.787 r  shiftRegister/tempSegmentReg[6]_i_103/O
                         net (fo=2, routed)           1.028     9.814    shiftRegister/tempSegmentReg[6]_i_103_n_0
    SLICE_X7Y71          LUT6 (Prop_lut6_I3_O)        0.124     9.938 r  shiftRegister/tempSegmentReg[6]_i_46/O
                         net (fo=1, routed)           0.000     9.938    shiftRegister/tempSegmentReg[6]_i_46_n_0
    SLICE_X7Y71          MUXF7 (Prop_muxf7_I0_O)      0.212    10.150 r  shiftRegister/tempSegmentReg_reg[6]_i_16/O
                         net (fo=1, routed)           0.944    11.094    shiftRegister/tempSegmentReg_reg[6]_i_16_n_0
    SLICE_X7Y70          LUT6 (Prop_lut6_I3_O)        0.299    11.393 r  shiftRegister/tempSegmentReg[6]_i_5/O
                         net (fo=7, routed)           1.241    12.635    shiftRegister/tempSegmentReg[6]_i_5_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.124    12.759 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000    12.759    segmentRegister/D[0]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 shiftRegister/value_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.955ns  (logic 0.404ns (42.288%)  route 0.551ns (57.712%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.593     1.512    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  shiftRegister/value_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  shiftRegister/value_reg[62]/Q
                         net (fo=6, routed)           0.208     1.861    shiftRegister/value_reg[63]_0[62]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.906 f  shiftRegister/tempSegmentReg[6]_i_40/O
                         net (fo=1, routed)           0.143     2.049    shiftRegister/tempSegmentReg[6]_i_40_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.045     2.094 r  shiftRegister/tempSegmentReg[6]_i_13/O
                         net (fo=1, routed)           0.000     2.094    shiftRegister/tempSegmentReg[6]_i_13_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     2.159 r  shiftRegister/tempSegmentReg_reg[6]_i_4/O
                         net (fo=7, routed)           0.201     2.360    shiftRegister/tempSegmentReg_reg[6]_i_4_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.108     2.468 r  shiftRegister/tempSegmentReg[5]_i_1/O
                         net (fo=1, routed)           0.000     2.468    segmentRegister/D[5]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.972ns  (logic 0.427ns (43.917%)  route 0.545ns (56.083%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.594     1.513    shiftRegister/clock_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  shiftRegister/value_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  shiftRegister/value_reg[60]/Q
                         net (fo=6, routed)           0.121     1.799    shiftRegister/value_reg[63]_0[60]
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  shiftRegister/tempSegmentReg[6]_i_27/O
                         net (fo=1, routed)           0.000     1.844    shiftRegister/tempSegmentReg[6]_i_27_n_0
    SLICE_X7Y72          MUXF7 (Prop_muxf7_I1_O)      0.065     1.909 r  shiftRegister/tempSegmentReg_reg[6]_i_8/O
                         net (fo=1, routed)           0.140     2.049    shiftRegister/tempSegmentReg_reg[6]_i_8_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.108     2.157 r  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           0.283     2.441    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.045     2.486 r  shiftRegister/tempSegmentReg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.486    segmentRegister/D[0]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.430ns (44.090%)  route 0.545ns (55.910%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.594     1.513    shiftRegister/clock_IBUF_BUFG
    SLICE_X6Y70          FDRE                                         r  shiftRegister/value_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          FDRE (Prop_fdre_C_Q)         0.164     1.677 r  shiftRegister/value_reg[60]/Q
                         net (fo=6, routed)           0.121     1.799    shiftRegister/value_reg[63]_0[60]
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.045     1.844 r  shiftRegister/tempSegmentReg[6]_i_27/O
                         net (fo=1, routed)           0.000     1.844    shiftRegister/tempSegmentReg[6]_i_27_n_0
    SLICE_X7Y72          MUXF7 (Prop_muxf7_I1_O)      0.065     1.909 r  shiftRegister/tempSegmentReg_reg[6]_i_8/O
                         net (fo=1, routed)           0.140     2.049    shiftRegister/tempSegmentReg_reg[6]_i_8_n_0
    SLICE_X7Y72          LUT6 (Prop_lut6_I0_O)        0.108     2.157 r  shiftRegister/tempSegmentReg[6]_i_3/O
                         net (fo=7, routed)           0.283     2.441    shiftRegister/tempSegmentReg[6]_i_3_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.048     2.489 r  shiftRegister/tempSegmentReg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.489    segmentRegister/D[1]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.021ns  (logic 0.404ns (39.555%)  route 0.617ns (60.445%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.593     1.512    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  shiftRegister/value_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  shiftRegister/value_reg[62]/Q
                         net (fo=6, routed)           0.208     1.861    shiftRegister/value_reg[63]_0[62]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.906 f  shiftRegister/tempSegmentReg[6]_i_40/O
                         net (fo=1, routed)           0.143     2.049    shiftRegister/tempSegmentReg[6]_i_40_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.045     2.094 r  shiftRegister/tempSegmentReg[6]_i_13/O
                         net (fo=1, routed)           0.000     2.094    shiftRegister/tempSegmentReg[6]_i_13_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     2.159 r  shiftRegister/tempSegmentReg_reg[6]_i_4/O
                         net (fo=7, routed)           0.267     2.426    shiftRegister/tempSegmentReg_reg[6]_i_4_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I1_O)        0.108     2.534 r  shiftRegister/tempSegmentReg[4]_i_1/O
                         net (fo=1, routed)           0.000     2.534    segmentRegister/D[4]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.024ns  (logic 0.407ns (39.732%)  route 0.617ns (60.268%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.593     1.512    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  shiftRegister/value_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  shiftRegister/value_reg[62]/Q
                         net (fo=6, routed)           0.208     1.861    shiftRegister/value_reg[63]_0[62]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.906 f  shiftRegister/tempSegmentReg[6]_i_40/O
                         net (fo=1, routed)           0.143     2.049    shiftRegister/tempSegmentReg[6]_i_40_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.045     2.094 r  shiftRegister/tempSegmentReg[6]_i_13/O
                         net (fo=1, routed)           0.000     2.094    shiftRegister/tempSegmentReg[6]_i_13_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     2.159 r  shiftRegister/tempSegmentReg_reg[6]_i_4/O
                         net (fo=7, routed)           0.267     2.426    shiftRegister/tempSegmentReg_reg[6]_i_4_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.111     2.537 r  shiftRegister/tempSegmentReg[6]_i_1/O
                         net (fo=1, routed)           0.000     2.537    segmentRegister/D[6]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.037ns  (logic 0.404ns (38.945%)  route 0.633ns (61.055%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.593     1.512    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  shiftRegister/value_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  shiftRegister/value_reg[62]/Q
                         net (fo=6, routed)           0.208     1.861    shiftRegister/value_reg[63]_0[62]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.906 f  shiftRegister/tempSegmentReg[6]_i_40/O
                         net (fo=1, routed)           0.143     2.049    shiftRegister/tempSegmentReg[6]_i_40_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.045     2.094 r  shiftRegister/tempSegmentReg[6]_i_13/O
                         net (fo=1, routed)           0.000     2.094    shiftRegister/tempSegmentReg[6]_i_13_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     2.159 r  shiftRegister/tempSegmentReg_reg[6]_i_4/O
                         net (fo=7, routed)           0.283     2.442    shiftRegister/tempSegmentReg_reg[6]_i_4_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I3_O)        0.108     2.550 r  shiftRegister/tempSegmentReg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.550    segmentRegister/D[2]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 shiftRegister/value_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            segmentRegister/tempSegmentReg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.041ns  (logic 0.408ns (39.179%)  route 0.633ns (60.821%))
  Logic Levels:           4  (LUT4=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.593     1.512    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y77          FDRE                                         r  shiftRegister/value_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.141     1.653 f  shiftRegister/value_reg[62]/Q
                         net (fo=6, routed)           0.208     1.861    shiftRegister/value_reg[63]_0[62]
    SLICE_X3Y78          LUT6 (Prop_lut6_I0_O)        0.045     1.906 f  shiftRegister/tempSegmentReg[6]_i_40/O
                         net (fo=1, routed)           0.143     2.049    shiftRegister/tempSegmentReg[6]_i_40_n_0
    SLICE_X3Y79          LUT6 (Prop_lut6_I3_O)        0.045     2.094 r  shiftRegister/tempSegmentReg[6]_i_13/O
                         net (fo=1, routed)           0.000     2.094    shiftRegister/tempSegmentReg[6]_i_13_n_0
    SLICE_X3Y79          MUXF7 (Prop_muxf7_I1_O)      0.065     2.159 r  shiftRegister/tempSegmentReg_reg[6]_i_4/O
                         net (fo=7, routed)           0.283     2.442    shiftRegister/tempSegmentReg_reg[6]_i_4_n_0
    SLICE_X2Y76          LUT4 (Prop_lut4_I2_O)        0.112     2.554 r  shiftRegister/tempSegmentReg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.554    segmentRegister/D[3]
    SLICE_X2Y76          FDRE                                         r  segmentRegister/tempSegmentReg_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            shiftRegister/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.988ns  (logic 1.602ns (40.158%)  route 2.387ns (59.842%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    J15                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           2.387     3.864    countSort/inp_IBUF[0]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     3.988 r  countSort/value[0]_i_1/O
                         net (fo=1, routed)           0.000     3.988    shiftRegister/D[0]
    SLICE_X5Y73          FDRE                                         r  shiftRegister/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.588     5.011    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  shiftRegister/value_reg[0]/C

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            shiftRegister/value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.447ns  (logic 1.604ns (46.522%)  route 1.843ns (53.478%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    L16                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  inp_IBUF[1]_inst/O
                         net (fo=1, routed)           1.843     3.323    countSort/inp_IBUF[1]
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.124     3.447 r  countSort/value[1]_i_1/O
                         net (fo=1, routed)           0.000     3.447    shiftRegister/D[1]
    SLICE_X4Y73          FDRE                                         r  shiftRegister/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.588     5.011    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  shiftRegister/value_reg[1]/C

Slack:                    inf
  Source:                 resetButton
                            (input port)
  Destination:            filter3/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.237ns  (logic 1.480ns (45.716%)  route 1.757ns (54.284%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  resetButton (IN)
                         net (fo=0)                   0.000     0.000    resetButton
    P18                  IBUF (Prop_ibuf_I_O)         1.480     1.480 r  resetButton_IBUF_inst/O
                         net (fo=1, routed)           1.757     3.237    filter3/synchronizationSignal/resetButton_IBUF
    SLICE_X4Y63          FDRE                                         r  filter3/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.598     5.021    filter3/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  filter3/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            shiftRegister/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.216ns  (logic 1.609ns (50.040%)  route 1.607ns (49.960%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    M13                  IBUF (Prop_ibuf_I_O)         1.485     1.485 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           1.607     3.092    countSort/inp_IBUF[2]
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.124     3.216 r  countSort/value[2]_i_1/O
                         net (fo=1, routed)           0.000     3.216    shiftRegister/D[2]
    SLICE_X3Y77          FDRE                                         r  shiftRegister/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.591     5.014    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  shiftRegister/value_reg[2]/C

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            shiftRegister/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.119ns  (logic 1.601ns (51.329%)  route 1.518ns (48.671%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        5.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.011ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           1.518     2.995    countSort/inp_IBUF[3]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.124     3.119 r  countSort/value[3]_i_1/O
                         net (fo=1, routed)           0.000     3.119    shiftRegister/D[3]
    SLICE_X5Y73          FDRE                                         r  shiftRegister/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.588     5.011    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  shiftRegister/value_reg[3]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            filter1/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.980ns  (logic 1.477ns (49.557%)  route 1.503ns (50.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  button_IBUF_inst/O
                         net (fo=1, routed)           1.503     2.980    filter1/synchronizationSignal/button_IBUF
    SLICE_X6Y67          FDRE                                         r  filter1/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.595     5.018    filter1/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  filter1/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 leftButton
                            (input port)
  Destination:            filter4/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.806ns  (logic 1.488ns (53.024%)  route 1.318ns (46.976%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  leftButton (IN)
                         net (fo=0)                   0.000     0.000    leftButton
    P17                  IBUF (Prop_ibuf_I_O)         1.488     1.488 r  leftButton_IBUF_inst/O
                         net (fo=1, routed)           1.318     2.806    filter4/synchronizationSignal/leftButton_IBUF
    SLICE_X2Y68          FDRE                                         r  filter4/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.595     5.018    filter4/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  filter4/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 rightButton
                            (input port)
  Destination:            filter5/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.635ns  (logic 1.467ns (55.692%)  route 1.167ns (44.308%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rightButton (IN)
                         net (fo=0)                   0.000     0.000    rightButton
    M17                  IBUF (Prop_ibuf_I_O)         1.467     1.467 r  rightButton_IBUF_inst/O
                         net (fo=1, routed)           1.167     2.635    filter5/synchronizationSignal/rightButton_IBUF
    SLICE_X2Y68          FDRE                                         r  filter5/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.595     5.018    filter5/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  filter5/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 sortButton
                            (input port)
  Destination:            filter2/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.614ns  (logic 1.486ns (56.836%)  route 1.128ns (43.164%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  sortButton (IN)
                         net (fo=0)                   0.000     0.000    sortButton
    M18                  IBUF (Prop_ibuf_I_O)         1.486     1.486 r  sortButton_IBUF_inst/O
                         net (fo=1, routed)           1.128     2.614    filter2/synchronizationSignal/sortButton_IBUF
    SLICE_X6Y83          FDRE                                         r  filter2/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         1.596     5.019    filter2/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  filter2/synchronizationSignal/tempReg_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sortButton
                            (input port)
  Destination:            filter2/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.695ns  (logic 0.254ns (36.487%)  route 0.441ns (63.513%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  sortButton (IN)
                         net (fo=0)                   0.000     0.000    sortButton
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  sortButton_IBUF_inst/O
                         net (fo=1, routed)           0.441     0.695    filter2/synchronizationSignal/sortButton_IBUF
    SLICE_X6Y83          FDRE                                         r  filter2/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.867     2.032    filter2/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X6Y83          FDRE                                         r  filter2/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 rightButton
                            (input port)
  Destination:            filter5/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.711ns  (logic 0.235ns (33.114%)  route 0.475ns (66.886%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  rightButton (IN)
                         net (fo=0)                   0.000     0.000    rightButton
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  rightButton_IBUF_inst/O
                         net (fo=1, routed)           0.475     0.711    filter5/synchronizationSignal/rightButton_IBUF
    SLICE_X2Y68          FDRE                                         r  filter5/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.868     2.033    filter5/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  filter5/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 leftButton
                            (input port)
  Destination:            filter4/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.800ns  (logic 0.256ns (31.964%)  route 0.544ns (68.036%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  leftButton (IN)
                         net (fo=0)                   0.000     0.000    leftButton
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  leftButton_IBUF_inst/O
                         net (fo=1, routed)           0.544     0.800    filter4/synchronizationSignal/leftButton_IBUF
    SLICE_X2Y68          FDRE                                         r  filter4/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.868     2.033    filter4/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X2Y68          FDRE                                         r  filter4/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 inp[3]
                            (input port)
  Destination:            shiftRegister/value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.849ns  (logic 0.290ns (34.151%)  route 0.559ns (65.849%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  inp[3] (IN)
                         net (fo=0)                   0.000     0.000    inp[3]
    R15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  inp_IBUF[3]_inst/O
                         net (fo=1, routed)           0.559     0.804    countSort/inp_IBUF[3]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.045     0.849 r  countSort/value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.849    shiftRegister/D[3]
    SLICE_X5Y73          FDRE                                         r  shiftRegister/value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.859     2.024    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  shiftRegister/value_reg[3]/C

Slack:                    inf
  Source:                 button
                            (input port)
  Destination:            filter1/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.244ns (28.610%)  route 0.610ns (71.390%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  button (IN)
                         net (fo=0)                   0.000     0.000    button
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  button_IBUF_inst/O
                         net (fo=1, routed)           0.610     0.854    filter1/synchronizationSignal/button_IBUF
    SLICE_X6Y67          FDRE                                         r  filter1/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.866     2.031    filter1/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X6Y67          FDRE                                         r  filter1/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 inp[2]
                            (input port)
  Destination:            shiftRegister/value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.910ns  (logic 0.298ns (32.757%)  route 0.612ns (67.243%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.029ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  inp[2] (IN)
                         net (fo=0)                   0.000     0.000    inp[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  inp_IBUF[2]_inst/O
                         net (fo=1, routed)           0.612     0.865    countSort/inp_IBUF[2]
    SLICE_X3Y77          LUT5 (Prop_lut5_I4_O)        0.045     0.910 r  countSort/value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.910    shiftRegister/D[2]
    SLICE_X3Y77          FDRE                                         r  shiftRegister/value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.864     2.029    shiftRegister/clock_IBUF_BUFG
    SLICE_X3Y77          FDRE                                         r  shiftRegister/value_reg[2]/C

Slack:                    inf
  Source:                 inp[1]
                            (input port)
  Destination:            shiftRegister/value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.048ns  (logic 0.292ns (27.909%)  route 0.755ns (72.091%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  inp[1] (IN)
                         net (fo=0)                   0.000     0.000    inp[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  inp_IBUF[1]_inst/O
                         net (fo=1, routed)           0.755     1.003    countSort/inp_IBUF[1]
    SLICE_X4Y73          LUT5 (Prop_lut5_I4_O)        0.045     1.048 r  countSort/value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.048    shiftRegister/D[1]
    SLICE_X4Y73          FDRE                                         r  shiftRegister/value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.859     2.024    shiftRegister/clock_IBUF_BUFG
    SLICE_X4Y73          FDRE                                         r  shiftRegister/value_reg[1]/C

Slack:                    inf
  Source:                 resetButton
                            (input port)
  Destination:            filter3/synchronizationSignal/tempReg_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.248ns (22.900%)  route 0.834ns (77.100%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  resetButton (IN)
                         net (fo=0)                   0.000     0.000    resetButton
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  resetButton_IBUF_inst/O
                         net (fo=1, routed)           0.834     1.082    filter3/synchronizationSignal/resetButton_IBUF
    SLICE_X4Y63          FDRE                                         r  filter3/synchronizationSignal/tempReg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.869     2.034    filter3/synchronizationSignal/clock_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  filter3/synchronizationSignal/tempReg_reg/C

Slack:                    inf
  Source:                 inp[0]
                            (input port)
  Destination:            shiftRegister/value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.246ns  (logic 0.290ns (23.310%)  route 0.956ns (76.690%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  inp[0] (IN)
                         net (fo=0)                   0.000     0.000    inp[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  inp_IBUF[0]_inst/O
                         net (fo=1, routed)           0.956     1.201    countSort/inp_IBUF[0]
    SLICE_X5Y73          LUT5 (Prop_lut5_I4_O)        0.045     1.246 r  countSort/value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.246    shiftRegister/D[0]
    SLICE_X5Y73          FDRE                                         r  shiftRegister/value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clock_IBUF_BUFG_inst/O
                         net (fo=330, routed)         0.859     2.024    shiftRegister/clock_IBUF_BUFG
    SLICE_X5Y73          FDRE                                         r  shiftRegister/value_reg[0]/C





