/home/eda/soc/lib/gpdk/32n/lib/sram/verilog/saed32sram.v
/home/eda/soc/lib/gpdk/32n/lib/stdcell_hvt/verilog/saed32nm_hvt.v
/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/sim/gate/memctrl/TB_MEMCTRL.v
/mnt/home/soc17/soc/soc_proj/memctrl_bisr_blockreg_neg/syn/memctrl/outputs/MEMCTRL_gate.v
