INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab 5/project_1/project_1.srcs/sources_1/new/addersubtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addersubtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab 5/project_1/project_1.srcs/sources_1/new/fulladder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fulladder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab 5/project_1/project_1.srcs/sources_1/new/halfadder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module halfadder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Forrest/Desktop/School/Digital logic/LAb/Lab 5/project_1/project_1.srcs/sim_3/new/addsub_SIM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module addsub_SIM
