{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 30 18:22:33 2013 " "Info: Processing started: Tue Jul 30 18:22:33 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off bcd_1 -c bcd_1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off bcd_1 -c bcd_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CP " "Info: Assuming node \"CP\" is an undefined clock" {  } { { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 3 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "CP" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "divide1:U2\|OUT " "Info: Detected ripple clock \"divide1:U2\|OUT\" as buffer" {  } { { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 40 -1 0 } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "divide1:U2\|OUT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CP register divide1:U2\|cnt\[12\] register divide1:U2\|cnt\[27\] 105.83 MHz 9.449 ns Internal " "Info: Clock \"CP\" has Internal fmax of 105.83 MHz between source register \"divide1:U2\|cnt\[12\]\" and destination register \"divide1:U2\|cnt\[27\]\" (period= 9.449 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.740 ns + Longest register register " "Info: + Longest register to register delay is 8.740 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns divide1:U2\|cnt\[12\] 1 REG LC_X12_Y6_N6 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y6_N6; Fanout = 4; REG Node = 'divide1:U2\|cnt\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { divide1:U2|cnt[12] } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.627 ns) + CELL(0.747 ns) 3.374 ns divide1:U2\|Add0~39 2 COMB LC_X10_Y4_N6 2 " "Info: 2: + IC(2.627 ns) + CELL(0.747 ns) = 3.374 ns; Loc. = LC_X10_Y4_N6; Fanout = 2; COMB Node = 'divide1:U2\|Add0~39'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.374 ns" { divide1:U2|cnt[12] divide1:U2|Add0~39 } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.497 ns divide1:U2\|Add0~37 3 COMB LC_X10_Y4_N7 2 " "Info: 3: + IC(0.000 ns) + CELL(0.123 ns) = 3.497 ns; Loc. = LC_X10_Y4_N7; Fanout = 2; COMB Node = 'divide1:U2\|Add0~37'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divide1:U2|Add0~39 divide1:U2|Add0~37 } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.123 ns) 3.620 ns divide1:U2\|Add0~35 4 COMB LC_X10_Y4_N8 2 " "Info: 4: + IC(0.000 ns) + CELL(0.123 ns) = 3.620 ns; Loc. = LC_X10_Y4_N8; Fanout = 2; COMB Node = 'divide1:U2\|Add0~35'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.123 ns" { divide1:U2|Add0~37 divide1:U2|Add0~35 } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.399 ns) 4.019 ns divide1:U2\|Add0~33 5 COMB LC_X10_Y4_N9 6 " "Info: 5: + IC(0.000 ns) + CELL(0.399 ns) = 4.019 ns; Loc. = LC_X10_Y4_N9; Fanout = 6; COMB Node = 'divide1:U2\|Add0~33'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.399 ns" { divide1:U2|Add0~35 divide1:U2|Add0~33 } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.246 ns) 4.265 ns divide1:U2\|Add0~23 6 COMB LC_X11_Y4_N4 6 " "Info: 6: + IC(0.000 ns) + CELL(0.246 ns) = 4.265 ns; Loc. = LC_X11_Y4_N4; Fanout = 6; COMB Node = 'divide1:U2\|Add0~23'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.246 ns" { divide1:U2|Add0~33 divide1:U2|Add0~23 } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.349 ns) 4.614 ns divide1:U2\|Add0~13 7 COMB LC_X11_Y4_N9 6 " "Info: 7: + IC(0.000 ns) + CELL(0.349 ns) = 4.614 ns; Loc. = LC_X11_Y4_N9; Fanout = 6; COMB Node = 'divide1:U2\|Add0~13'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.349 ns" { divide1:U2|Add0~23 divide1:U2|Add0~13 } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.234 ns) 5.848 ns divide1:U2\|Add0~8 8 COMB LC_X12_Y4_N1 1 " "Info: 8: + IC(0.000 ns) + CELL(1.234 ns) = 5.848 ns; Loc. = LC_X12_Y4_N1; Fanout = 1; COMB Node = 'divide1:U2\|Add0~8'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.234 ns" { divide1:U2|Add0~13 divide1:U2|Add0~8 } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.612 ns) + CELL(0.280 ns) 8.740 ns divide1:U2\|cnt\[27\] 9 REG LC_X10_Y5_N4 4 " "Info: 9: + IC(2.612 ns) + CELL(0.280 ns) = 8.740 ns; Loc. = LC_X10_Y5_N4; Fanout = 4; REG Node = 'divide1:U2\|cnt\[27\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.892 ns" { divide1:U2|Add0~8 divide1:U2|cnt[27] } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.501 ns ( 40.06 % ) " "Info: Total cell delay = 3.501 ns ( 40.06 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.239 ns ( 59.94 % ) " "Info: Total interconnect delay = 5.239 ns ( 59.94 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.740 ns" { divide1:U2|cnt[12] divide1:U2|Add0~39 divide1:U2|Add0~37 divide1:U2|Add0~35 divide1:U2|Add0~33 divide1:U2|Add0~23 divide1:U2|Add0~13 divide1:U2|Add0~8 divide1:U2|cnt[27] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.740 ns" { divide1:U2|cnt[12] {} divide1:U2|Add0~39 {} divide1:U2|Add0~37 {} divide1:U2|Add0~35 {} divide1:U2|Add0~33 {} divide1:U2|Add0~23 {} divide1:U2|Add0~13 {} divide1:U2|Add0~8 {} divide1:U2|cnt[27] {} } { 0.000ns 2.627ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.612ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.280ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP destination 3.681 ns + Shortest register " "Info: + Shortest clock path from clock \"CP\" to destination register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_20 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 33; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns divide1:U2\|cnt\[27\] 2 REG LC_X10_Y5_N4 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X10_Y5_N4; Fanout = 4; REG Node = 'divide1:U2\|cnt\[27\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CP divide1:U2|cnt[27] } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP divide1:U2|cnt[27] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} divide1:U2|cnt[27] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 3.681 ns - Longest register " "Info: - Longest clock path from clock \"CP\" to source register is 3.681 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_20 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 33; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(0.918 ns) 3.681 ns divide1:U2\|cnt\[12\] 2 REG LC_X12_Y6_N6 4 " "Info: 2: + IC(1.600 ns) + CELL(0.918 ns) = 3.681 ns; Loc. = LC_X12_Y6_N6; Fanout = 4; REG Node = 'divide1:U2\|cnt\[12\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.518 ns" { CP divide1:U2|cnt[12] } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 48 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.081 ns ( 56.53 % ) " "Info: Total cell delay = 2.081 ns ( 56.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.600 ns ( 43.47 % ) " "Info: Total interconnect delay = 1.600 ns ( 43.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP divide1:U2|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} divide1:U2|cnt[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP divide1:U2|cnt[27] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} divide1:U2|cnt[27] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP divide1:U2|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} divide1:U2|cnt[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 48 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 48 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.740 ns" { divide1:U2|cnt[12] divide1:U2|Add0~39 divide1:U2|Add0~37 divide1:U2|Add0~35 divide1:U2|Add0~33 divide1:U2|Add0~23 divide1:U2|Add0~13 divide1:U2|Add0~8 divide1:U2|cnt[27] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.740 ns" { divide1:U2|cnt[12] {} divide1:U2|Add0~39 {} divide1:U2|Add0~37 {} divide1:U2|Add0~35 {} divide1:U2|Add0~33 {} divide1:U2|Add0~23 {} divide1:U2|Add0~13 {} divide1:U2|Add0~8 {} divide1:U2|cnt[27] {} } { 0.000ns 2.627ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 2.612ns } { 0.000ns 0.747ns 0.123ns 0.123ns 0.399ns 0.246ns 0.349ns 1.234ns 0.280ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP divide1:U2|cnt[27] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} divide1:U2|cnt[27] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.681 ns" { CP divide1:U2|cnt[12] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "3.681 ns" { CP {} CP~combout {} divide1:U2|cnt[12] {} } { 0.000ns 0.000ns 1.600ns } { 0.000ns 1.163ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CP BCD2\[2\] cnt1\[1\] 15.576 ns register " "Info: tco from clock \"CP\" to destination pin \"BCD2\[2\]\" through register \"cnt1\[1\]\" is 15.576 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CP source 8.695 ns + Longest register " "Info: + Longest clock path from clock \"CP\" to source register is 8.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns CP 1 CLK PIN_20 33 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_20; Fanout = 33; CLK Node = 'CP'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { CP } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.294 ns) 4.057 ns divide1:U2\|OUT 2 REG LC_X10_Y5_N3 4 " "Info: 2: + IC(1.600 ns) + CELL(1.294 ns) = 4.057 ns; Loc. = LC_X10_Y5_N3; Fanout = 4; REG Node = 'divide1:U2\|OUT'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.894 ns" { CP divide1:U2|OUT } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.720 ns) + CELL(0.918 ns) 8.695 ns cnt1\[1\] 3 REG LC_X12_Y7_N2 10 " "Info: 3: + IC(3.720 ns) + CELL(0.918 ns) = 8.695 ns; Loc. = LC_X12_Y7_N2; Fanout = 10; REG Node = 'cnt1\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.638 ns" { divide1:U2|OUT cnt1[1] } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 38.82 % ) " "Info: Total cell delay = 3.375 ns ( 38.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.320 ns ( 61.18 % ) " "Info: Total interconnect delay = 5.320 ns ( 61.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { CP divide1:U2|OUT cnt1[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { CP {} CP~combout {} divide1:U2|OUT {} cnt1[1] {} } { 0.000ns 0.000ns 1.600ns 3.720ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.505 ns + Longest register pin " "Info: + Longest register to pin delay is 6.505 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns cnt1\[1\] 1 REG LC_X12_Y7_N2 10 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X12_Y7_N2; Fanout = 10; REG Node = 'cnt1\[1\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { cnt1[1] } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.115 ns) + CELL(0.740 ns) 1.855 ns bcd:U1\|WideOr2~0 2 COMB LC_X12_Y7_N9 1 " "Info: 2: + IC(1.115 ns) + CELL(0.740 ns) = 1.855 ns; Loc. = LC_X12_Y7_N9; Fanout = 1; COMB Node = 'bcd:U1\|WideOr2~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "1.855 ns" { cnt1[1] bcd:U1|WideOr2~0 } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 68 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.328 ns) + CELL(2.322 ns) 6.505 ns BCD2\[2\] 3 PIN PIN_114 0 " "Info: 3: + IC(2.328 ns) + CELL(2.322 ns) = 6.505 ns; Loc. = PIN_114; Fanout = 0; PIN Node = 'BCD2\[2\]'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.650 ns" { bcd:U1|WideOr2~0 BCD2[2] } "NODE_NAME" } } { "bcd_1.v" "" { Text "D:/WORKPLACE/VerilogPRJ/BCDdisp/bcd_1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.062 ns ( 47.07 % ) " "Info: Total cell delay = 3.062 ns ( 47.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.443 ns ( 52.93 % ) " "Info: Total interconnect delay = 3.443 ns ( 52.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { cnt1[1] bcd:U1|WideOr2~0 BCD2[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { cnt1[1] {} bcd:U1|WideOr2~0 {} BCD2[2] {} } { 0.000ns 1.115ns 2.328ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "8.695 ns" { CP divide1:U2|OUT cnt1[1] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "8.695 ns" { CP {} CP~combout {} divide1:U2|OUT {} cnt1[1] {} } { 0.000ns 0.000ns 1.600ns 3.720ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.505 ns" { cnt1[1] bcd:U1|WideOr2~0 BCD2[2] } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.505 ns" { cnt1[1] {} bcd:U1|WideOr2~0 {} BCD2[2] {} } { 0.000ns 1.115ns 2.328ns } { 0.000ns 0.740ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "164 " "Info: Peak virtual memory: 164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 30 18:22:38 2013 " "Info: Processing ended: Tue Jul 30 18:22:38 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
