
LAB3_Exercise.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002b10  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08002c1c  08002c1c  00012c1c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002c40  08002c40  0002001c  2**0
                  CONTENTS
  4 .ARM          00000000  08002c40  08002c40  0002001c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002c40  08002c40  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002c40  08002c40  00012c40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002c44  08002c44  00012c44  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08002c48  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000d4  2000001c  08002c64  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200000f0  08002c64  000200f0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009909  00000000  00000000  00020045  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ba6  00000000  00000000  0002994e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a88  00000000  00000000  0002b4f8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000990  00000000  00000000  0002bf80  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016a96  00000000  00000000  0002c910  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000b46a  00000000  00000000  000433a6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082585  00000000  00000000  0004e810  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0d95  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000029dc  00000000  00000000  000d0de8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000001c 	.word	0x2000001c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002c04 	.word	0x08002c04

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000020 	.word	0x20000020
 8000148:	08002c04 	.word	0x08002c04

0800014c <LedTimeDurationInit>:
#include"global.h"
int mode = 1;
int red_value, yellow_value, green_value;
int red_draft, yellow_draft, green_draft;

void LedTimeDurationInit() {
 800014c:	b480      	push	{r7}
 800014e:	af00      	add	r7, sp, #0
	red_value = RED_INIT;
 8000150:	4b0c      	ldr	r3, [pc, #48]	; (8000184 <LedTimeDurationInit+0x38>)
 8000152:	2205      	movs	r2, #5
 8000154:	601a      	str	r2, [r3, #0]
	yellow_value = YELLOW_INIT;
 8000156:	4b0c      	ldr	r3, [pc, #48]	; (8000188 <LedTimeDurationInit+0x3c>)
 8000158:	2202      	movs	r2, #2
 800015a:	601a      	str	r2, [r3, #0]
	green_value = GREEN_INIT;
 800015c:	4b0b      	ldr	r3, [pc, #44]	; (800018c <LedTimeDurationInit+0x40>)
 800015e:	2203      	movs	r2, #3
 8000160:	601a      	str	r2, [r3, #0]
	red_draft = red_value;
 8000162:	4b08      	ldr	r3, [pc, #32]	; (8000184 <LedTimeDurationInit+0x38>)
 8000164:	681b      	ldr	r3, [r3, #0]
 8000166:	4a0a      	ldr	r2, [pc, #40]	; (8000190 <LedTimeDurationInit+0x44>)
 8000168:	6013      	str	r3, [r2, #0]
	yellow_draft = yellow_value;
 800016a:	4b07      	ldr	r3, [pc, #28]	; (8000188 <LedTimeDurationInit+0x3c>)
 800016c:	681b      	ldr	r3, [r3, #0]
 800016e:	4a09      	ldr	r2, [pc, #36]	; (8000194 <LedTimeDurationInit+0x48>)
 8000170:	6013      	str	r3, [r2, #0]
	green_draft = green_value;
 8000172:	4b06      	ldr	r3, [pc, #24]	; (800018c <LedTimeDurationInit+0x40>)
 8000174:	681b      	ldr	r3, [r3, #0]
 8000176:	4a08      	ldr	r2, [pc, #32]	; (8000198 <LedTimeDurationInit+0x4c>)
 8000178:	6013      	str	r3, [r2, #0]
}
 800017a:	bf00      	nop
 800017c:	46bd      	mov	sp, r7
 800017e:	bc80      	pop	{r7}
 8000180:	4770      	bx	lr
 8000182:	bf00      	nop
 8000184:	2000008c 	.word	0x2000008c
 8000188:	2000009c 	.word	0x2000009c
 800018c:	20000094 	.word	0x20000094
 8000190:	200000a0 	.word	0x200000a0
 8000194:	20000090 	.word	0x20000090
 8000198:	20000098 	.word	0x20000098

0800019c <UpdateMode>:
#include "input_processing.h"

enum ButtonState{BUTTON_RELEASED, BUTTON_PRESSED, BUTTON_PRESSED_MORE_THAN_1_SECOND};
enum ButtonState buttonState[3] = {BUTTON_RELEASED};

void UpdateMode() {
 800019c:	b580      	push	{r7, lr}
 800019e:	af00      	add	r7, sp, #0
	switch (buttonState[0]) {
 80001a0:	4b16      	ldr	r3, [pc, #88]	; (80001fc <UpdateMode+0x60>)
 80001a2:	781b      	ldrb	r3, [r3, #0]
 80001a4:	2b00      	cmp	r3, #0
 80001a6:	d002      	beq.n	80001ae <UpdateMode+0x12>
 80001a8:	2b01      	cmp	r3, #1
 80001aa:	d018      	beq.n	80001de <UpdateMode+0x42>
			if (!is_button_pressed(0)) {
				buttonState[0] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 80001ac:	e024      	b.n	80001f8 <UpdateMode+0x5c>
			if (is_button_pressed(0)) {
 80001ae:	2000      	movs	r0, #0
 80001b0:	f000 fa46 	bl	8000640 <is_button_pressed>
 80001b4:	4603      	mov	r3, r0
 80001b6:	2b00      	cmp	r3, #0
 80001b8:	d01b      	beq.n	80001f2 <UpdateMode+0x56>
				buttonState[0] = BUTTON_PRESSED;
 80001ba:	4b10      	ldr	r3, [pc, #64]	; (80001fc <UpdateMode+0x60>)
 80001bc:	2201      	movs	r2, #1
 80001be:	701a      	strb	r2, [r3, #0]
				mode++;
 80001c0:	4b0f      	ldr	r3, [pc, #60]	; (8000200 <UpdateMode+0x64>)
 80001c2:	681b      	ldr	r3, [r3, #0]
 80001c4:	3301      	adds	r3, #1
 80001c6:	4a0e      	ldr	r2, [pc, #56]	; (8000200 <UpdateMode+0x64>)
 80001c8:	6013      	str	r3, [r2, #0]
				if (mode > 4) {
 80001ca:	4b0d      	ldr	r3, [pc, #52]	; (8000200 <UpdateMode+0x64>)
 80001cc:	681b      	ldr	r3, [r3, #0]
 80001ce:	2b04      	cmp	r3, #4
 80001d0:	dd0f      	ble.n	80001f2 <UpdateMode+0x56>
					mode = 1;
 80001d2:	4b0b      	ldr	r3, [pc, #44]	; (8000200 <UpdateMode+0x64>)
 80001d4:	2201      	movs	r2, #1
 80001d6:	601a      	str	r2, [r3, #0]
					resetCountValue();
 80001d8:	f000 fe88 	bl	8000eec <resetCountValue>
			break;
 80001dc:	e009      	b.n	80001f2 <UpdateMode+0x56>
			if (!is_button_pressed(0)) {
 80001de:	2000      	movs	r0, #0
 80001e0:	f000 fa2e 	bl	8000640 <is_button_pressed>
 80001e4:	4603      	mov	r3, r0
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	d105      	bne.n	80001f6 <UpdateMode+0x5a>
				buttonState[0] = BUTTON_RELEASED;
 80001ea:	4b04      	ldr	r3, [pc, #16]	; (80001fc <UpdateMode+0x60>)
 80001ec:	2200      	movs	r2, #0
 80001ee:	701a      	strb	r2, [r3, #0]
			break;
 80001f0:	e001      	b.n	80001f6 <UpdateMode+0x5a>
			break;
 80001f2:	bf00      	nop
 80001f4:	e000      	b.n	80001f8 <UpdateMode+0x5c>
			break;
 80001f6:	bf00      	nop
	}
}
 80001f8:	bf00      	nop
 80001fa:	bd80      	pop	{r7, pc}
 80001fc:	20000038 	.word	0x20000038
 8000200:	20000000 	.word	0x20000000

08000204 <increaseDraftValue>:

static void increaseDraftValue() {
 8000204:	b480      	push	{r7}
 8000206:	af00      	add	r7, sp, #0
	switch (mode) {
 8000208:	4b1e      	ldr	r3, [pc, #120]	; (8000284 <increaseDraftValue+0x80>)
 800020a:	681b      	ldr	r3, [r3, #0]
 800020c:	2b04      	cmp	r3, #4
 800020e:	d020      	beq.n	8000252 <increaseDraftValue+0x4e>
 8000210:	2b04      	cmp	r3, #4
 8000212:	dc2b      	bgt.n	800026c <increaseDraftValue+0x68>
 8000214:	2b02      	cmp	r3, #2
 8000216:	d002      	beq.n	800021e <increaseDraftValue+0x1a>
 8000218:	2b03      	cmp	r3, #3
 800021a:	d00d      	beq.n	8000238 <increaseDraftValue+0x34>
		case 4:
			green_draft++;
			if (green_draft > 99) green_draft = 0;
			break;
		default:
			break;
 800021c:	e026      	b.n	800026c <increaseDraftValue+0x68>
			red_draft++;
 800021e:	4b1a      	ldr	r3, [pc, #104]	; (8000288 <increaseDraftValue+0x84>)
 8000220:	681b      	ldr	r3, [r3, #0]
 8000222:	3301      	adds	r3, #1
 8000224:	4a18      	ldr	r2, [pc, #96]	; (8000288 <increaseDraftValue+0x84>)
 8000226:	6013      	str	r3, [r2, #0]
			if (red_draft > 99) red_draft = 0;
 8000228:	4b17      	ldr	r3, [pc, #92]	; (8000288 <increaseDraftValue+0x84>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	2b63      	cmp	r3, #99	; 0x63
 800022e:	dd1f      	ble.n	8000270 <increaseDraftValue+0x6c>
 8000230:	4b15      	ldr	r3, [pc, #84]	; (8000288 <increaseDraftValue+0x84>)
 8000232:	2200      	movs	r2, #0
 8000234:	601a      	str	r2, [r3, #0]
			break;
 8000236:	e01b      	b.n	8000270 <increaseDraftValue+0x6c>
			yellow_draft++;
 8000238:	4b14      	ldr	r3, [pc, #80]	; (800028c <increaseDraftValue+0x88>)
 800023a:	681b      	ldr	r3, [r3, #0]
 800023c:	3301      	adds	r3, #1
 800023e:	4a13      	ldr	r2, [pc, #76]	; (800028c <increaseDraftValue+0x88>)
 8000240:	6013      	str	r3, [r2, #0]
			if (yellow_draft > 99) yellow_draft = 0;
 8000242:	4b12      	ldr	r3, [pc, #72]	; (800028c <increaseDraftValue+0x88>)
 8000244:	681b      	ldr	r3, [r3, #0]
 8000246:	2b63      	cmp	r3, #99	; 0x63
 8000248:	dd14      	ble.n	8000274 <increaseDraftValue+0x70>
 800024a:	4b10      	ldr	r3, [pc, #64]	; (800028c <increaseDraftValue+0x88>)
 800024c:	2200      	movs	r2, #0
 800024e:	601a      	str	r2, [r3, #0]
			break;
 8000250:	e010      	b.n	8000274 <increaseDraftValue+0x70>
			green_draft++;
 8000252:	4b0f      	ldr	r3, [pc, #60]	; (8000290 <increaseDraftValue+0x8c>)
 8000254:	681b      	ldr	r3, [r3, #0]
 8000256:	3301      	adds	r3, #1
 8000258:	4a0d      	ldr	r2, [pc, #52]	; (8000290 <increaseDraftValue+0x8c>)
 800025a:	6013      	str	r3, [r2, #0]
			if (green_draft > 99) green_draft = 0;
 800025c:	4b0c      	ldr	r3, [pc, #48]	; (8000290 <increaseDraftValue+0x8c>)
 800025e:	681b      	ldr	r3, [r3, #0]
 8000260:	2b63      	cmp	r3, #99	; 0x63
 8000262:	dd09      	ble.n	8000278 <increaseDraftValue+0x74>
 8000264:	4b0a      	ldr	r3, [pc, #40]	; (8000290 <increaseDraftValue+0x8c>)
 8000266:	2200      	movs	r2, #0
 8000268:	601a      	str	r2, [r3, #0]
			break;
 800026a:	e005      	b.n	8000278 <increaseDraftValue+0x74>
			break;
 800026c:	bf00      	nop
 800026e:	e004      	b.n	800027a <increaseDraftValue+0x76>
			break;
 8000270:	bf00      	nop
 8000272:	e002      	b.n	800027a <increaseDraftValue+0x76>
			break;
 8000274:	bf00      	nop
 8000276:	e000      	b.n	800027a <increaseDraftValue+0x76>
			break;
 8000278:	bf00      	nop
	}
}
 800027a:	bf00      	nop
 800027c:	46bd      	mov	sp, r7
 800027e:	bc80      	pop	{r7}
 8000280:	4770      	bx	lr
 8000282:	bf00      	nop
 8000284:	20000000 	.word	0x20000000
 8000288:	200000a0 	.word	0x200000a0
 800028c:	20000090 	.word	0x20000090
 8000290:	20000098 	.word	0x20000098

08000294 <setDurationValue>:

static void setDurationValue() {
 8000294:	b480      	push	{r7}
 8000296:	b083      	sub	sp, #12
 8000298:	af00      	add	r7, sp, #0
	int diff = 0;
 800029a:	2300      	movs	r3, #0
 800029c:	607b      	str	r3, [r7, #4]
	switch (mode) {
 800029e:	4b2b      	ldr	r3, [pc, #172]	; (800034c <setDurationValue+0xb8>)
 80002a0:	681b      	ldr	r3, [r3, #0]
 80002a2:	2b04      	cmp	r3, #4
 80002a4:	d034      	beq.n	8000310 <setDurationValue+0x7c>
 80002a6:	2b04      	cmp	r3, #4
 80002a8:	dc49      	bgt.n	800033e <setDurationValue+0xaa>
 80002aa:	2b02      	cmp	r3, #2
 80002ac:	d002      	beq.n	80002b4 <setDurationValue+0x20>
 80002ae:	2b03      	cmp	r3, #3
 80002b0:	d017      	beq.n	80002e2 <setDurationValue+0x4e>
			green_value = green_draft;
			green_value += diff;
			green_draft += diff;
			break;
		default:
			break;
 80002b2:	e044      	b.n	800033e <setDurationValue+0xaa>
			diff = red_draft - red_value;
 80002b4:	4b26      	ldr	r3, [pc, #152]	; (8000350 <setDurationValue+0xbc>)
 80002b6:	681a      	ldr	r2, [r3, #0]
 80002b8:	4b26      	ldr	r3, [pc, #152]	; (8000354 <setDurationValue+0xc0>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	1ad3      	subs	r3, r2, r3
 80002be:	607b      	str	r3, [r7, #4]
			red_value = red_draft;
 80002c0:	4b23      	ldr	r3, [pc, #140]	; (8000350 <setDurationValue+0xbc>)
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	4a23      	ldr	r2, [pc, #140]	; (8000354 <setDurationValue+0xc0>)
 80002c6:	6013      	str	r3, [r2, #0]
			green_value += diff;
 80002c8:	4b23      	ldr	r3, [pc, #140]	; (8000358 <setDurationValue+0xc4>)
 80002ca:	681a      	ldr	r2, [r3, #0]
 80002cc:	687b      	ldr	r3, [r7, #4]
 80002ce:	4413      	add	r3, r2
 80002d0:	4a21      	ldr	r2, [pc, #132]	; (8000358 <setDurationValue+0xc4>)
 80002d2:	6013      	str	r3, [r2, #0]
			green_draft += diff;
 80002d4:	4b21      	ldr	r3, [pc, #132]	; (800035c <setDurationValue+0xc8>)
 80002d6:	681a      	ldr	r2, [r3, #0]
 80002d8:	687b      	ldr	r3, [r7, #4]
 80002da:	4413      	add	r3, r2
 80002dc:	4a1f      	ldr	r2, [pc, #124]	; (800035c <setDurationValue+0xc8>)
 80002de:	6013      	str	r3, [r2, #0]
			break;
 80002e0:	e02e      	b.n	8000340 <setDurationValue+0xac>
			diff = yellow_draft - yellow_value;
 80002e2:	4b1f      	ldr	r3, [pc, #124]	; (8000360 <setDurationValue+0xcc>)
 80002e4:	681a      	ldr	r2, [r3, #0]
 80002e6:	4b1f      	ldr	r3, [pc, #124]	; (8000364 <setDurationValue+0xd0>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	1ad3      	subs	r3, r2, r3
 80002ec:	607b      	str	r3, [r7, #4]
			yellow_value = yellow_draft;
 80002ee:	4b1c      	ldr	r3, [pc, #112]	; (8000360 <setDurationValue+0xcc>)
 80002f0:	681b      	ldr	r3, [r3, #0]
 80002f2:	4a1c      	ldr	r2, [pc, #112]	; (8000364 <setDurationValue+0xd0>)
 80002f4:	6013      	str	r3, [r2, #0]
			red_value += diff;
 80002f6:	4b17      	ldr	r3, [pc, #92]	; (8000354 <setDurationValue+0xc0>)
 80002f8:	681a      	ldr	r2, [r3, #0]
 80002fa:	687b      	ldr	r3, [r7, #4]
 80002fc:	4413      	add	r3, r2
 80002fe:	4a15      	ldr	r2, [pc, #84]	; (8000354 <setDurationValue+0xc0>)
 8000300:	6013      	str	r3, [r2, #0]
			red_draft += diff;
 8000302:	4b13      	ldr	r3, [pc, #76]	; (8000350 <setDurationValue+0xbc>)
 8000304:	681a      	ldr	r2, [r3, #0]
 8000306:	687b      	ldr	r3, [r7, #4]
 8000308:	4413      	add	r3, r2
 800030a:	4a11      	ldr	r2, [pc, #68]	; (8000350 <setDurationValue+0xbc>)
 800030c:	6013      	str	r3, [r2, #0]
			break;
 800030e:	e017      	b.n	8000340 <setDurationValue+0xac>
			diff = green_draft - green_value;
 8000310:	4b12      	ldr	r3, [pc, #72]	; (800035c <setDurationValue+0xc8>)
 8000312:	681a      	ldr	r2, [r3, #0]
 8000314:	4b10      	ldr	r3, [pc, #64]	; (8000358 <setDurationValue+0xc4>)
 8000316:	681b      	ldr	r3, [r3, #0]
 8000318:	1ad3      	subs	r3, r2, r3
 800031a:	607b      	str	r3, [r7, #4]
			green_value = green_draft;
 800031c:	4b0f      	ldr	r3, [pc, #60]	; (800035c <setDurationValue+0xc8>)
 800031e:	681b      	ldr	r3, [r3, #0]
 8000320:	4a0d      	ldr	r2, [pc, #52]	; (8000358 <setDurationValue+0xc4>)
 8000322:	6013      	str	r3, [r2, #0]
			green_value += diff;
 8000324:	4b0c      	ldr	r3, [pc, #48]	; (8000358 <setDurationValue+0xc4>)
 8000326:	681a      	ldr	r2, [r3, #0]
 8000328:	687b      	ldr	r3, [r7, #4]
 800032a:	4413      	add	r3, r2
 800032c:	4a0a      	ldr	r2, [pc, #40]	; (8000358 <setDurationValue+0xc4>)
 800032e:	6013      	str	r3, [r2, #0]
			green_draft += diff;
 8000330:	4b0a      	ldr	r3, [pc, #40]	; (800035c <setDurationValue+0xc8>)
 8000332:	681a      	ldr	r2, [r3, #0]
 8000334:	687b      	ldr	r3, [r7, #4]
 8000336:	4413      	add	r3, r2
 8000338:	4a08      	ldr	r2, [pc, #32]	; (800035c <setDurationValue+0xc8>)
 800033a:	6013      	str	r3, [r2, #0]
			break;
 800033c:	e000      	b.n	8000340 <setDurationValue+0xac>
			break;
 800033e:	bf00      	nop
	}
}
 8000340:	bf00      	nop
 8000342:	370c      	adds	r7, #12
 8000344:	46bd      	mov	sp, r7
 8000346:	bc80      	pop	{r7}
 8000348:	4770      	bx	lr
 800034a:	bf00      	nop
 800034c:	20000000 	.word	0x20000000
 8000350:	200000a0 	.word	0x200000a0
 8000354:	2000008c 	.word	0x2000008c
 8000358:	20000094 	.word	0x20000094
 800035c:	20000098 	.word	0x20000098
 8000360:	20000090 	.word	0x20000090
 8000364:	2000009c 	.word	0x2000009c

08000368 <UpdateDurationValue>:

void UpdateDurationValue() {
 8000368:	b580      	push	{r7, lr}
 800036a:	af00      	add	r7, sp, #0
	switch (buttonState[1]) {
 800036c:	4b34      	ldr	r3, [pc, #208]	; (8000440 <UpdateDurationValue+0xd8>)
 800036e:	785b      	ldrb	r3, [r3, #1]
 8000370:	2b02      	cmp	r3, #2
 8000372:	d027      	beq.n	80003c4 <UpdateDurationValue+0x5c>
 8000374:	2b02      	cmp	r3, #2
 8000376:	dc3a      	bgt.n	80003ee <UpdateDurationValue+0x86>
 8000378:	2b00      	cmp	r3, #0
 800037a:	d002      	beq.n	8000382 <UpdateDurationValue+0x1a>
 800037c:	2b01      	cmp	r3, #1
 800037e:	d00c      	beq.n	800039a <UpdateDurationValue+0x32>
				reset_flagForButtonHold(1);
				increaseDraftValue();
			}
			break;
		default:
			break;
 8000380:	e035      	b.n	80003ee <UpdateDurationValue+0x86>
			if (is_button_pressed(1)) {
 8000382:	2001      	movs	r0, #1
 8000384:	f000 f95c 	bl	8000640 <is_button_pressed>
 8000388:	4603      	mov	r3, r0
 800038a:	2b00      	cmp	r3, #0
 800038c:	d031      	beq.n	80003f2 <UpdateDurationValue+0x8a>
				buttonState[1] = BUTTON_PRESSED;
 800038e:	4b2c      	ldr	r3, [pc, #176]	; (8000440 <UpdateDurationValue+0xd8>)
 8000390:	2201      	movs	r2, #1
 8000392:	705a      	strb	r2, [r3, #1]
				increaseDraftValue();
 8000394:	f7ff ff36 	bl	8000204 <increaseDraftValue>
			break;
 8000398:	e02b      	b.n	80003f2 <UpdateDurationValue+0x8a>
			if (!is_button_pressed(1)) {
 800039a:	2001      	movs	r0, #1
 800039c:	f000 f950 	bl	8000640 <is_button_pressed>
 80003a0:	4603      	mov	r3, r0
 80003a2:	2b00      	cmp	r3, #0
 80003a4:	d102      	bne.n	80003ac <UpdateDurationValue+0x44>
				buttonState[1] = BUTTON_RELEASED;
 80003a6:	4b26      	ldr	r3, [pc, #152]	; (8000440 <UpdateDurationValue+0xd8>)
 80003a8:	2200      	movs	r2, #0
 80003aa:	705a      	strb	r2, [r3, #1]
			if (is_button_pressed_1s(1)) {
 80003ac:	2001      	movs	r0, #1
 80003ae:	f000 f961 	bl	8000674 <is_button_pressed_1s>
 80003b2:	4603      	mov	r3, r0
 80003b4:	2b00      	cmp	r3, #0
 80003b6:	d01e      	beq.n	80003f6 <UpdateDurationValue+0x8e>
				buttonState[1] = BUTTON_PRESSED_MORE_THAN_1_SECOND;
 80003b8:	4b21      	ldr	r3, [pc, #132]	; (8000440 <UpdateDurationValue+0xd8>)
 80003ba:	2202      	movs	r2, #2
 80003bc:	705a      	strb	r2, [r3, #1]
				increaseDraftValue();
 80003be:	f7ff ff21 	bl	8000204 <increaseDraftValue>
			break;
 80003c2:	e018      	b.n	80003f6 <UpdateDurationValue+0x8e>
			if (!is_button_pressed(1)) {
 80003c4:	2001      	movs	r0, #1
 80003c6:	f000 f93b 	bl	8000640 <is_button_pressed>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b00      	cmp	r3, #0
 80003ce:	d102      	bne.n	80003d6 <UpdateDurationValue+0x6e>
				buttonState[1] = BUTTON_RELEASED;
 80003d0:	4b1b      	ldr	r3, [pc, #108]	; (8000440 <UpdateDurationValue+0xd8>)
 80003d2:	2200      	movs	r2, #0
 80003d4:	705a      	strb	r2, [r3, #1]
			if (is_button_held(1)) {
 80003d6:	2001      	movs	r0, #1
 80003d8:	f000 f966 	bl	80006a8 <is_button_held>
 80003dc:	4603      	mov	r3, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d00b      	beq.n	80003fa <UpdateDurationValue+0x92>
				reset_flagForButtonHold(1);
 80003e2:	2001      	movs	r0, #1
 80003e4:	f000 f97a 	bl	80006dc <reset_flagForButtonHold>
				increaseDraftValue();
 80003e8:	f7ff ff0c 	bl	8000204 <increaseDraftValue>
			break;
 80003ec:	e005      	b.n	80003fa <UpdateDurationValue+0x92>
			break;
 80003ee:	bf00      	nop
 80003f0:	e004      	b.n	80003fc <UpdateDurationValue+0x94>
			break;
 80003f2:	bf00      	nop
 80003f4:	e002      	b.n	80003fc <UpdateDurationValue+0x94>
			break;
 80003f6:	bf00      	nop
 80003f8:	e000      	b.n	80003fc <UpdateDurationValue+0x94>
			break;
 80003fa:	bf00      	nop
	}

	switch (buttonState[2]) {
 80003fc:	4b10      	ldr	r3, [pc, #64]	; (8000440 <UpdateDurationValue+0xd8>)
 80003fe:	789b      	ldrb	r3, [r3, #2]
 8000400:	2b00      	cmp	r3, #0
 8000402:	d002      	beq.n	800040a <UpdateDurationValue+0xa2>
 8000404:	2b01      	cmp	r3, #1
 8000406:	d00c      	beq.n	8000422 <UpdateDurationValue+0xba>
			if (!is_button_pressed(2)) {
				buttonState[2] = BUTTON_RELEASED;
			}
			break;
		default:
			break;
 8000408:	e018      	b.n	800043c <UpdateDurationValue+0xd4>
			if (is_button_pressed(2)) {
 800040a:	2002      	movs	r0, #2
 800040c:	f000 f918 	bl	8000640 <is_button_pressed>
 8000410:	4603      	mov	r3, r0
 8000412:	2b00      	cmp	r3, #0
 8000414:	d00f      	beq.n	8000436 <UpdateDurationValue+0xce>
				buttonState[2] = BUTTON_PRESSED;
 8000416:	4b0a      	ldr	r3, [pc, #40]	; (8000440 <UpdateDurationValue+0xd8>)
 8000418:	2201      	movs	r2, #1
 800041a:	709a      	strb	r2, [r3, #2]
				setDurationValue();
 800041c:	f7ff ff3a 	bl	8000294 <setDurationValue>
			break;
 8000420:	e009      	b.n	8000436 <UpdateDurationValue+0xce>
			if (!is_button_pressed(2)) {
 8000422:	2002      	movs	r0, #2
 8000424:	f000 f90c 	bl	8000640 <is_button_pressed>
 8000428:	4603      	mov	r3, r0
 800042a:	2b00      	cmp	r3, #0
 800042c:	d105      	bne.n	800043a <UpdateDurationValue+0xd2>
				buttonState[2] = BUTTON_RELEASED;
 800042e:	4b04      	ldr	r3, [pc, #16]	; (8000440 <UpdateDurationValue+0xd8>)
 8000430:	2200      	movs	r2, #0
 8000432:	709a      	strb	r2, [r3, #2]
			break;
 8000434:	e001      	b.n	800043a <UpdateDurationValue+0xd2>
			break;
 8000436:	bf00      	nop
 8000438:	e000      	b.n	800043c <UpdateDurationValue+0xd4>
			break;
 800043a:	bf00      	nop
	}
}
 800043c:	bf00      	nop
 800043e:	bd80      	pop	{r7, pc}
 8000440:	20000038 	.word	0x20000038

08000444 <init_buffer>:
static uint8_t flagForButtonPress1s[NO_OF_BUTTONS];
static uint8_t flagForButtonHold[NO_OF_BUTTONS];
static uint16_t counterForButtonPress1s[NO_OF_BUTTONS];
static uint16_t counterForButtonHold[NO_OF_BUTTONS];

void init_buffer() {
 8000444:	b480      	push	{r7}
 8000446:	b083      	sub	sp, #12
 8000448:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 800044a:	2300      	movs	r3, #0
 800044c:	607b      	str	r3, [r7, #4]
 800044e:	e02a      	b.n	80004a6 <init_buffer+0x62>
		buttonBuffer[i] = BUTTON_IS_RELEASED;
 8000450:	4a19      	ldr	r2, [pc, #100]	; (80004b8 <init_buffer+0x74>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4413      	add	r3, r2
 8000456:	2201      	movs	r2, #1
 8000458:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer1[i] = BUTTON_IS_RELEASED;
 800045a:	4a18      	ldr	r2, [pc, #96]	; (80004bc <init_buffer+0x78>)
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	4413      	add	r3, r2
 8000460:	2201      	movs	r2, #1
 8000462:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer2[i] = BUTTON_IS_RELEASED;
 8000464:	4a16      	ldr	r2, [pc, #88]	; (80004c0 <init_buffer+0x7c>)
 8000466:	687b      	ldr	r3, [r7, #4]
 8000468:	4413      	add	r3, r2
 800046a:	2201      	movs	r2, #1
 800046c:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer3[i] = BUTTON_IS_RELEASED;
 800046e:	4a15      	ldr	r2, [pc, #84]	; (80004c4 <init_buffer+0x80>)
 8000470:	687b      	ldr	r3, [r7, #4]
 8000472:	4413      	add	r3, r2
 8000474:	2201      	movs	r2, #1
 8000476:	701a      	strb	r2, [r3, #0]
		flagForButtonPress1s[i] = 0;
 8000478:	4a13      	ldr	r2, [pc, #76]	; (80004c8 <init_buffer+0x84>)
 800047a:	687b      	ldr	r3, [r7, #4]
 800047c:	4413      	add	r3, r2
 800047e:	2200      	movs	r2, #0
 8000480:	701a      	strb	r2, [r3, #0]
		flagForButtonHold[i] = 0;
 8000482:	4a12      	ldr	r2, [pc, #72]	; (80004cc <init_buffer+0x88>)
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	4413      	add	r3, r2
 8000488:	2200      	movs	r2, #0
 800048a:	701a      	strb	r2, [r3, #0]
		counterForButtonPress1s[i] = 0;
 800048c:	4a10      	ldr	r2, [pc, #64]	; (80004d0 <init_buffer+0x8c>)
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	2100      	movs	r1, #0
 8000492:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		counterForButtonHold[i] = 0;
 8000496:	4a0f      	ldr	r2, [pc, #60]	; (80004d4 <init_buffer+0x90>)
 8000498:	687b      	ldr	r3, [r7, #4]
 800049a:	2100      	movs	r1, #0
 800049c:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	3301      	adds	r3, #1
 80004a4:	607b      	str	r3, [r7, #4]
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	2b02      	cmp	r3, #2
 80004aa:	ddd1      	ble.n	8000450 <init_buffer+0xc>
	}
}
 80004ac:	bf00      	nop
 80004ae:	bf00      	nop
 80004b0:	370c      	adds	r7, #12
 80004b2:	46bd      	mov	sp, r7
 80004b4:	bc80      	pop	{r7}
 80004b6:	4770      	bx	lr
 80004b8:	2000003c 	.word	0x2000003c
 80004bc:	20000040 	.word	0x20000040
 80004c0:	20000044 	.word	0x20000044
 80004c4:	20000048 	.word	0x20000048
 80004c8:	2000004c 	.word	0x2000004c
 80004cc:	20000050 	.word	0x20000050
 80004d0:	20000054 	.word	0x20000054
 80004d4:	2000005c 	.word	0x2000005c

080004d8 <button_reading>:

void button_reading(void) {
 80004d8:	b580      	push	{r7, lr}
 80004da:	b082      	sub	sp, #8
 80004dc:	af00      	add	r7, sp, #0
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 80004de:	2300      	movs	r3, #0
 80004e0:	607b      	str	r3, [r7, #4]
 80004e2:	e092      	b.n	800060a <button_reading+0x132>
		debounceButtonBufer3[i] = debounceButtonBufer2[i];
 80004e4:	4a4d      	ldr	r2, [pc, #308]	; (800061c <button_reading+0x144>)
 80004e6:	687b      	ldr	r3, [r7, #4]
 80004e8:	4413      	add	r3, r2
 80004ea:	7819      	ldrb	r1, [r3, #0]
 80004ec:	4a4c      	ldr	r2, [pc, #304]	; (8000620 <button_reading+0x148>)
 80004ee:	687b      	ldr	r3, [r7, #4]
 80004f0:	4413      	add	r3, r2
 80004f2:	460a      	mov	r2, r1
 80004f4:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer2[i] = debounceButtonBufer1[i];
 80004f6:	4a4b      	ldr	r2, [pc, #300]	; (8000624 <button_reading+0x14c>)
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	4413      	add	r3, r2
 80004fc:	7819      	ldrb	r1, [r3, #0]
 80004fe:	4a47      	ldr	r2, [pc, #284]	; (800061c <button_reading+0x144>)
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	4413      	add	r3, r2
 8000504:	460a      	mov	r2, r1
 8000506:	701a      	strb	r2, [r3, #0]
		debounceButtonBufer1[i] = HAL_GPIO_ReadPin(BUTTON_1_GPIO_Port, (1U << i));
 8000508:	2201      	movs	r2, #1
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	fa02 f303 	lsl.w	r3, r2, r3
 8000510:	b29b      	uxth	r3, r3
 8000512:	4619      	mov	r1, r3
 8000514:	4844      	ldr	r0, [pc, #272]	; (8000628 <button_reading+0x150>)
 8000516:	f001 fb97 	bl	8001c48 <HAL_GPIO_ReadPin>
 800051a:	4603      	mov	r3, r0
 800051c:	4619      	mov	r1, r3
 800051e:	4a41      	ldr	r2, [pc, #260]	; (8000624 <button_reading+0x14c>)
 8000520:	687b      	ldr	r3, [r7, #4]
 8000522:	4413      	add	r3, r2
 8000524:	460a      	mov	r2, r1
 8000526:	701a      	strb	r2, [r3, #0]

		if (debounceButtonBufer1[i] == debounceButtonBufer2[i] && debounceButtonBufer3[i] == debounceButtonBufer2[i])
 8000528:	4a3e      	ldr	r2, [pc, #248]	; (8000624 <button_reading+0x14c>)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	4413      	add	r3, r2
 800052e:	781a      	ldrb	r2, [r3, #0]
 8000530:	493a      	ldr	r1, [pc, #232]	; (800061c <button_reading+0x144>)
 8000532:	687b      	ldr	r3, [r7, #4]
 8000534:	440b      	add	r3, r1
 8000536:	781b      	ldrb	r3, [r3, #0]
 8000538:	429a      	cmp	r2, r3
 800053a:	d112      	bne.n	8000562 <button_reading+0x8a>
 800053c:	4a38      	ldr	r2, [pc, #224]	; (8000620 <button_reading+0x148>)
 800053e:	687b      	ldr	r3, [r7, #4]
 8000540:	4413      	add	r3, r2
 8000542:	781a      	ldrb	r2, [r3, #0]
 8000544:	4935      	ldr	r1, [pc, #212]	; (800061c <button_reading+0x144>)
 8000546:	687b      	ldr	r3, [r7, #4]
 8000548:	440b      	add	r3, r1
 800054a:	781b      	ldrb	r3, [r3, #0]
 800054c:	429a      	cmp	r2, r3
 800054e:	d108      	bne.n	8000562 <button_reading+0x8a>
			buttonBuffer[i] = debounceButtonBufer1[i];
 8000550:	4a34      	ldr	r2, [pc, #208]	; (8000624 <button_reading+0x14c>)
 8000552:	687b      	ldr	r3, [r7, #4]
 8000554:	4413      	add	r3, r2
 8000556:	7819      	ldrb	r1, [r3, #0]
 8000558:	4a34      	ldr	r2, [pc, #208]	; (800062c <button_reading+0x154>)
 800055a:	687b      	ldr	r3, [r7, #4]
 800055c:	4413      	add	r3, r2
 800055e:	460a      	mov	r2, r1
 8000560:	701a      	strb	r2, [r3, #0]

		if (buttonBuffer[i] == BUTTON_IS_PRESSED) {
 8000562:	4a32      	ldr	r2, [pc, #200]	; (800062c <button_reading+0x154>)
 8000564:	687b      	ldr	r3, [r7, #4]
 8000566:	4413      	add	r3, r2
 8000568:	781b      	ldrb	r3, [r3, #0]
 800056a:	2b00      	cmp	r3, #0
 800056c:	d136      	bne.n	80005dc <button_reading+0x104>
			if (counterForButtonPress1s[i] < DURATION_FOR_AUTO_INCREASING) {
 800056e:	4a30      	ldr	r2, [pc, #192]	; (8000630 <button_reading+0x158>)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000576:	2bc7      	cmp	r3, #199	; 0xc7
 8000578:	d80a      	bhi.n	8000590 <button_reading+0xb8>
				counterForButtonPress1s[i]++;
 800057a:	4a2d      	ldr	r2, [pc, #180]	; (8000630 <button_reading+0x158>)
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000582:	3301      	adds	r3, #1
 8000584:	b299      	uxth	r1, r3
 8000586:	4a2a      	ldr	r2, [pc, #168]	; (8000630 <button_reading+0x158>)
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800058e:	e039      	b.n	8000604 <button_reading+0x12c>
			}
			else {
				flagForButtonPress1s[i] = 1;
 8000590:	4a28      	ldr	r2, [pc, #160]	; (8000634 <button_reading+0x15c>)
 8000592:	687b      	ldr	r3, [r7, #4]
 8000594:	4413      	add	r3, r2
 8000596:	2201      	movs	r2, #1
 8000598:	701a      	strb	r2, [r3, #0]
				//TO DO
				if (counterForButtonHold[i] < DURATION_FOR_HOLD) {
 800059a:	4a27      	ldr	r2, [pc, #156]	; (8000638 <button_reading+0x160>)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005a2:	2b31      	cmp	r3, #49	; 0x31
 80005a4:	d82e      	bhi.n	8000604 <button_reading+0x12c>
					counterForButtonHold[i]++;
 80005a6:	4a24      	ldr	r2, [pc, #144]	; (8000638 <button_reading+0x160>)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005ae:	3301      	adds	r3, #1
 80005b0:	b299      	uxth	r1, r3
 80005b2:	4a21      	ldr	r2, [pc, #132]	; (8000638 <button_reading+0x160>)
 80005b4:	687b      	ldr	r3, [r7, #4]
 80005b6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
					if (counterForButtonHold[i] >= DURATION_FOR_HOLD) {
 80005ba:	4a1f      	ldr	r2, [pc, #124]	; (8000638 <button_reading+0x160>)
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80005c2:	2b31      	cmp	r3, #49	; 0x31
 80005c4:	d91e      	bls.n	8000604 <button_reading+0x12c>
						counterForButtonHold[i] = 0;
 80005c6:	4a1c      	ldr	r2, [pc, #112]	; (8000638 <button_reading+0x160>)
 80005c8:	687b      	ldr	r3, [r7, #4]
 80005ca:	2100      	movs	r1, #0
 80005cc:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
						flagForButtonHold[i] = 1;
 80005d0:	4a1a      	ldr	r2, [pc, #104]	; (800063c <button_reading+0x164>)
 80005d2:	687b      	ldr	r3, [r7, #4]
 80005d4:	4413      	add	r3, r2
 80005d6:	2201      	movs	r2, #1
 80005d8:	701a      	strb	r2, [r3, #0]
 80005da:	e013      	b.n	8000604 <button_reading+0x12c>
					}
				}
			}
		}
		else {
			counterForButtonPress1s[i] = 0;
 80005dc:	4a14      	ldr	r2, [pc, #80]	; (8000630 <button_reading+0x158>)
 80005de:	687b      	ldr	r3, [r7, #4]
 80005e0:	2100      	movs	r1, #0
 80005e2:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonPress1s[i] = 0;
 80005e6:	4a13      	ldr	r2, [pc, #76]	; (8000634 <button_reading+0x15c>)
 80005e8:	687b      	ldr	r3, [r7, #4]
 80005ea:	4413      	add	r3, r2
 80005ec:	2200      	movs	r2, #0
 80005ee:	701a      	strb	r2, [r3, #0]
			counterForButtonHold[i] = 0;
 80005f0:	4a11      	ldr	r2, [pc, #68]	; (8000638 <button_reading+0x160>)
 80005f2:	687b      	ldr	r3, [r7, #4]
 80005f4:	2100      	movs	r1, #0
 80005f6:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
			flagForButtonHold[i] = 0;
 80005fa:	4a10      	ldr	r2, [pc, #64]	; (800063c <button_reading+0x164>)
 80005fc:	687b      	ldr	r3, [r7, #4]
 80005fe:	4413      	add	r3, r2
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NO_OF_BUTTONS; i++) {
 8000604:	687b      	ldr	r3, [r7, #4]
 8000606:	3301      	adds	r3, #1
 8000608:	607b      	str	r3, [r7, #4]
 800060a:	687b      	ldr	r3, [r7, #4]
 800060c:	2b02      	cmp	r3, #2
 800060e:	f77f af69 	ble.w	80004e4 <button_reading+0xc>
		}
	}
}
 8000612:	bf00      	nop
 8000614:	bf00      	nop
 8000616:	3708      	adds	r7, #8
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	20000044 	.word	0x20000044
 8000620:	20000048 	.word	0x20000048
 8000624:	20000040 	.word	0x20000040
 8000628:	40010c00 	.word	0x40010c00
 800062c:	2000003c 	.word	0x2000003c
 8000630:	20000054 	.word	0x20000054
 8000634:	2000004c 	.word	0x2000004c
 8000638:	2000005c 	.word	0x2000005c
 800063c:	20000050 	.word	0x20000050

08000640 <is_button_pressed>:

unsigned char is_button_pressed(unsigned char index) {
 8000640:	b480      	push	{r7}
 8000642:	b083      	sub	sp, #12
 8000644:	af00      	add	r7, sp, #0
 8000646:	4603      	mov	r3, r0
 8000648:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 800064a:	79fb      	ldrb	r3, [r7, #7]
 800064c:	2b02      	cmp	r3, #2
 800064e:	d901      	bls.n	8000654 <is_button_pressed+0x14>
 8000650:	2300      	movs	r3, #0
 8000652:	e007      	b.n	8000664 <is_button_pressed+0x24>
	return (buttonBuffer[index] == BUTTON_IS_PRESSED);
 8000654:	79fb      	ldrb	r3, [r7, #7]
 8000656:	4a06      	ldr	r2, [pc, #24]	; (8000670 <is_button_pressed+0x30>)
 8000658:	5cd3      	ldrb	r3, [r2, r3]
 800065a:	2b00      	cmp	r3, #0
 800065c:	bf0c      	ite	eq
 800065e:	2301      	moveq	r3, #1
 8000660:	2300      	movne	r3, #0
 8000662:	b2db      	uxtb	r3, r3
}
 8000664:	4618      	mov	r0, r3
 8000666:	370c      	adds	r7, #12
 8000668:	46bd      	mov	sp, r7
 800066a:	bc80      	pop	{r7}
 800066c:	4770      	bx	lr
 800066e:	bf00      	nop
 8000670:	2000003c 	.word	0x2000003c

08000674 <is_button_pressed_1s>:

unsigned char is_button_pressed_1s(unsigned char index) {
 8000674:	b480      	push	{r7}
 8000676:	b083      	sub	sp, #12
 8000678:	af00      	add	r7, sp, #0
 800067a:	4603      	mov	r3, r0
 800067c:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 800067e:	79fb      	ldrb	r3, [r7, #7]
 8000680:	2b02      	cmp	r3, #2
 8000682:	d901      	bls.n	8000688 <is_button_pressed_1s+0x14>
 8000684:	2300      	movs	r3, #0
 8000686:	e007      	b.n	8000698 <is_button_pressed_1s+0x24>
	return (flagForButtonPress1s[index] == 1);
 8000688:	79fb      	ldrb	r3, [r7, #7]
 800068a:	4a06      	ldr	r2, [pc, #24]	; (80006a4 <is_button_pressed_1s+0x30>)
 800068c:	5cd3      	ldrb	r3, [r2, r3]
 800068e:	2b01      	cmp	r3, #1
 8000690:	bf0c      	ite	eq
 8000692:	2301      	moveq	r3, #1
 8000694:	2300      	movne	r3, #0
 8000696:	b2db      	uxtb	r3, r3
}
 8000698:	4618      	mov	r0, r3
 800069a:	370c      	adds	r7, #12
 800069c:	46bd      	mov	sp, r7
 800069e:	bc80      	pop	{r7}
 80006a0:	4770      	bx	lr
 80006a2:	bf00      	nop
 80006a4:	2000004c 	.word	0x2000004c

080006a8 <is_button_held>:

unsigned char is_button_held(unsigned char index) {
 80006a8:	b480      	push	{r7}
 80006aa:	b083      	sub	sp, #12
 80006ac:	af00      	add	r7, sp, #0
 80006ae:	4603      	mov	r3, r0
 80006b0:	71fb      	strb	r3, [r7, #7]
	if (index >= NO_OF_BUTTONS) return 0;
 80006b2:	79fb      	ldrb	r3, [r7, #7]
 80006b4:	2b02      	cmp	r3, #2
 80006b6:	d901      	bls.n	80006bc <is_button_held+0x14>
 80006b8:	2300      	movs	r3, #0
 80006ba:	e007      	b.n	80006cc <is_button_held+0x24>
	return (flagForButtonHold[index] == 1);
 80006bc:	79fb      	ldrb	r3, [r7, #7]
 80006be:	4a06      	ldr	r2, [pc, #24]	; (80006d8 <is_button_held+0x30>)
 80006c0:	5cd3      	ldrb	r3, [r2, r3]
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	bf0c      	ite	eq
 80006c6:	2301      	moveq	r3, #1
 80006c8:	2300      	movne	r3, #0
 80006ca:	b2db      	uxtb	r3, r3
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	370c      	adds	r7, #12
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bc80      	pop	{r7}
 80006d4:	4770      	bx	lr
 80006d6:	bf00      	nop
 80006d8:	20000050 	.word	0x20000050

080006dc <reset_flagForButtonHold>:

void reset_flagForButtonHold(unsigned char index) {
 80006dc:	b480      	push	{r7}
 80006de:	b083      	sub	sp, #12
 80006e0:	af00      	add	r7, sp, #0
 80006e2:	4603      	mov	r3, r0
 80006e4:	71fb      	strb	r3, [r7, #7]
	flagForButtonHold[index] = 0;
 80006e6:	79fb      	ldrb	r3, [r7, #7]
 80006e8:	4a03      	ldr	r2, [pc, #12]	; (80006f8 <reset_flagForButtonHold+0x1c>)
 80006ea:	2100      	movs	r1, #0
 80006ec:	54d1      	strb	r1, [r2, r3]
}
 80006ee:	bf00      	nop
 80006f0:	370c      	adds	r7, #12
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bc80      	pop	{r7}
 80006f6:	4770      	bx	lr
 80006f8:	20000050 	.word	0x20000050

080006fc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006fc:	b580      	push	{r7, lr}
 80006fe:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000700:	f000 ffb8 	bl	8001674 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000704:	f000 f825 	bl	8000752 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000708:	f000 f8aa 	bl	8000860 <MX_GPIO_Init>
  MX_TIM2_Init();
 800070c:	f000 f85c 	bl	80007c8 <MX_TIM2_Init>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
    init_buffer();
 8000710:	f7ff fe98 	bl	8000444 <init_buffer>
    LedTimeDurationInit();
 8000714:	f7ff fd1a 	bl	800014c <LedTimeDurationInit>
    setTimer0(1);
 8000718:	2001      	movs	r0, #1
 800071a:	f000 f8fd 	bl	8000918 <setTimer0>
    setTimer1(1);
 800071e:	2001      	movs	r0, #1
 8000720:	f000 f90e 	bl	8000940 <setTimer1>
    setTimer2(1);
 8000724:	2001      	movs	r0, #1
 8000726:	f000 f91f 	bl	8000968 <setTimer2>
    setTimer3(1);
 800072a:	2001      	movs	r0, #1
 800072c:	f000 f930 	bl	8000990 <setTimer3>
  while (1)
  {
    /* USER CODE END WHILE */
	  UpdateMode();
 8000730:	f7ff fd34 	bl	800019c <UpdateMode>
	 	  if (get_timer2_flag()) {
 8000734:	f000 f9a0 	bl	8000a78 <get_timer2_flag>
 8000738:	4603      	mov	r3, r0
 800073a:	2b00      	cmp	r3, #0
 800073c:	d004      	beq.n	8000748 <main+0x4c>
	 		  LEDScanning();
 800073e:	f000 fe6b 	bl	8001418 <LEDScanning>
	 		  setTimer2(1);
 8000742:	2001      	movs	r0, #1
 8000744:	f000 f910 	bl	8000968 <setTimer2>
	 	  }

	 	  LedDispMode();
 8000748:	f000 fdb6 	bl	80012b8 <LedDispMode>
	 	  UpdateDurationValue();
 800074c:	f7ff fe0c 	bl	8000368 <UpdateDurationValue>
  {
 8000750:	e7ee      	b.n	8000730 <main+0x34>

08000752 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000752:	b580      	push	{r7, lr}
 8000754:	b090      	sub	sp, #64	; 0x40
 8000756:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000758:	f107 0318 	add.w	r3, r7, #24
 800075c:	2228      	movs	r2, #40	; 0x28
 800075e:	2100      	movs	r1, #0
 8000760:	4618      	mov	r0, r3
 8000762:	f002 fa47 	bl	8002bf4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000766:	1d3b      	adds	r3, r7, #4
 8000768:	2200      	movs	r2, #0
 800076a:	601a      	str	r2, [r3, #0]
 800076c:	605a      	str	r2, [r3, #4]
 800076e:	609a      	str	r2, [r3, #8]
 8000770:	60da      	str	r2, [r3, #12]
 8000772:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000774:	2302      	movs	r3, #2
 8000776:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000778:	2301      	movs	r3, #1
 800077a:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800077c:	2310      	movs	r3, #16
 800077e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000780:	2300      	movs	r3, #0
 8000782:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000784:	f107 0318 	add.w	r3, r7, #24
 8000788:	4618      	mov	r0, r3
 800078a:	f001 faa5 	bl	8001cd8 <HAL_RCC_OscConfig>
 800078e:	4603      	mov	r3, r0
 8000790:	2b00      	cmp	r3, #0
 8000792:	d001      	beq.n	8000798 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8000794:	f000 f8ba 	bl	800090c <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000798:	230f      	movs	r3, #15
 800079a:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800079c:	2300      	movs	r3, #0
 800079e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007a0:	2300      	movs	r3, #0
 80007a2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80007a4:	2300      	movs	r3, #0
 80007a6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80007a8:	2300      	movs	r3, #0
 80007aa:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80007ac:	1d3b      	adds	r3, r7, #4
 80007ae:	2100      	movs	r1, #0
 80007b0:	4618      	mov	r0, r3
 80007b2:	f001 fd11 	bl	80021d8 <HAL_RCC_ClockConfig>
 80007b6:	4603      	mov	r3, r0
 80007b8:	2b00      	cmp	r3, #0
 80007ba:	d001      	beq.n	80007c0 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 80007bc:	f000 f8a6 	bl	800090c <Error_Handler>
  }
}
 80007c0:	bf00      	nop
 80007c2:	3740      	adds	r7, #64	; 0x40
 80007c4:	46bd      	mov	sp, r7
 80007c6:	bd80      	pop	{r7, pc}

080007c8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80007ce:	f107 0308 	add.w	r3, r7, #8
 80007d2:	2200      	movs	r2, #0
 80007d4:	601a      	str	r2, [r3, #0]
 80007d6:	605a      	str	r2, [r3, #4]
 80007d8:	609a      	str	r2, [r3, #8]
 80007da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80007dc:	463b      	mov	r3, r7
 80007de:	2200      	movs	r2, #0
 80007e0:	601a      	str	r2, [r3, #0]
 80007e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80007e4:	4b1d      	ldr	r3, [pc, #116]	; (800085c <MX_TIM2_Init+0x94>)
 80007e6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80007ea:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 799;
 80007ec:	4b1b      	ldr	r3, [pc, #108]	; (800085c <MX_TIM2_Init+0x94>)
 80007ee:	f240 321f 	movw	r2, #799	; 0x31f
 80007f2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007f4:	4b19      	ldr	r3, [pc, #100]	; (800085c <MX_TIM2_Init+0x94>)
 80007f6:	2200      	movs	r2, #0
 80007f8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80007fa:	4b18      	ldr	r3, [pc, #96]	; (800085c <MX_TIM2_Init+0x94>)
 80007fc:	2209      	movs	r2, #9
 80007fe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000800:	4b16      	ldr	r3, [pc, #88]	; (800085c <MX_TIM2_Init+0x94>)
 8000802:	2200      	movs	r2, #0
 8000804:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000806:	4b15      	ldr	r3, [pc, #84]	; (800085c <MX_TIM2_Init+0x94>)
 8000808:	2200      	movs	r2, #0
 800080a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800080c:	4813      	ldr	r0, [pc, #76]	; (800085c <MX_TIM2_Init+0x94>)
 800080e:	f001 fe3f 	bl	8002490 <HAL_TIM_Base_Init>
 8000812:	4603      	mov	r3, r0
 8000814:	2b00      	cmp	r3, #0
 8000816:	d001      	beq.n	800081c <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000818:	f000 f878 	bl	800090c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800081c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000820:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000822:	f107 0308 	add.w	r3, r7, #8
 8000826:	4619      	mov	r1, r3
 8000828:	480c      	ldr	r0, [pc, #48]	; (800085c <MX_TIM2_Init+0x94>)
 800082a:	f001 ff70 	bl	800270e <HAL_TIM_ConfigClockSource>
 800082e:	4603      	mov	r3, r0
 8000830:	2b00      	cmp	r3, #0
 8000832:	d001      	beq.n	8000838 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000834:	f000 f86a 	bl	800090c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000838:	2300      	movs	r3, #0
 800083a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800083c:	2300      	movs	r3, #0
 800083e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000840:	463b      	mov	r3, r7
 8000842:	4619      	mov	r1, r3
 8000844:	4805      	ldr	r0, [pc, #20]	; (800085c <MX_TIM2_Init+0x94>)
 8000846:	f002 f947 	bl	8002ad8 <HAL_TIMEx_MasterConfigSynchronization>
 800084a:	4603      	mov	r3, r0
 800084c:	2b00      	cmp	r3, #0
 800084e:	d001      	beq.n	8000854 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000850:	f000 f85c 	bl	800090c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000854:	bf00      	nop
 8000856:	3718      	adds	r7, #24
 8000858:	46bd      	mov	sp, r7
 800085a:	bd80      	pop	{r7, pc}
 800085c:	200000a4 	.word	0x200000a4

08000860 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	b086      	sub	sp, #24
 8000864:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000866:	f107 0308 	add.w	r3, r7, #8
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
 800086e:	605a      	str	r2, [r3, #4]
 8000870:	609a      	str	r2, [r3, #8]
 8000872:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000874:	4b22      	ldr	r3, [pc, #136]	; (8000900 <MX_GPIO_Init+0xa0>)
 8000876:	699b      	ldr	r3, [r3, #24]
 8000878:	4a21      	ldr	r2, [pc, #132]	; (8000900 <MX_GPIO_Init+0xa0>)
 800087a:	f043 0304 	orr.w	r3, r3, #4
 800087e:	6193      	str	r3, [r2, #24]
 8000880:	4b1f      	ldr	r3, [pc, #124]	; (8000900 <MX_GPIO_Init+0xa0>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	f003 0304 	and.w	r3, r3, #4
 8000888:	607b      	str	r3, [r7, #4]
 800088a:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800088c:	4b1c      	ldr	r3, [pc, #112]	; (8000900 <MX_GPIO_Init+0xa0>)
 800088e:	699b      	ldr	r3, [r3, #24]
 8000890:	4a1b      	ldr	r2, [pc, #108]	; (8000900 <MX_GPIO_Init+0xa0>)
 8000892:	f043 0308 	orr.w	r3, r3, #8
 8000896:	6193      	str	r3, [r2, #24]
 8000898:	4b19      	ldr	r3, [pc, #100]	; (8000900 <MX_GPIO_Init+0xa0>)
 800089a:	699b      	ldr	r3, [r3, #24]
 800089c:	f003 0308 	and.w	r3, r3, #8
 80008a0:	603b      	str	r3, [r7, #0]
 80008a2:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80008a4:	2200      	movs	r2, #0
 80008a6:	f641 717f 	movw	r1, #8063	; 0x1f7f
 80008aa:	4816      	ldr	r0, [pc, #88]	; (8000904 <MX_GPIO_Init+0xa4>)
 80008ac:	f001 f9e3 	bl	8001c76 <HAL_GPIO_WritePin>
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin|MODE_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin|G1_Pin
 80008b0:	2200      	movs	r2, #0
 80008b2:	f643 7107 	movw	r1, #16135	; 0x3f07
 80008b6:	4814      	ldr	r0, [pc, #80]	; (8000908 <MX_GPIO_Init+0xa8>)
 80008b8:	f001 f9dd 	bl	8001c76 <HAL_GPIO_WritePin>
                          |Y1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : SEG0_Pin SEG1_Pin SEG2_Pin SEG3_Pin
                           SEG4_Pin SEG5_Pin SEG6_Pin EN0_Pin
                           EN1_Pin EN2_Pin EN3_Pin MODE_Pin */
  GPIO_InitStruct.Pin = SEG0_Pin|SEG1_Pin|SEG2_Pin|SEG3_Pin
 80008bc:	f641 737f 	movw	r3, #8063	; 0x1f7f
 80008c0:	60bb      	str	r3, [r7, #8]
                          |SEG4_Pin|SEG5_Pin|SEG6_Pin|EN0_Pin
                          |EN1_Pin|EN2_Pin|EN3_Pin|MODE_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008c2:	2301      	movs	r3, #1
 80008c4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c6:	2300      	movs	r3, #0
 80008c8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ca:	2302      	movs	r3, #2
 80008cc:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80008ce:	f107 0308 	add.w	r3, r7, #8
 80008d2:	4619      	mov	r1, r3
 80008d4:	480b      	ldr	r0, [pc, #44]	; (8000904 <MX_GPIO_Init+0xa4>)
 80008d6:	f001 f83d 	bl	8001954 <HAL_GPIO_Init>

  /*Configure GPIO pins : BUTTON_1_Pin BUTTON_2_Pin BUTTON_3_Pin G1_Pin
                           R2_Pin Y2_Pin G2_Pin R1_Pin
                           Y1_Pin */
  GPIO_InitStruct.Pin = BUTTON_1_Pin|BUTTON_2_Pin|BUTTON_3_Pin|G1_Pin
 80008da:	f643 7307 	movw	r3, #16135	; 0x3f07
 80008de:	60bb      	str	r3, [r7, #8]
                          |R2_Pin|Y2_Pin|G2_Pin|R1_Pin
                          |Y1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e0:	2301      	movs	r3, #1
 80008e2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008e4:	2300      	movs	r3, #0
 80008e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008e8:	2302      	movs	r3, #2
 80008ea:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80008ec:	f107 0308 	add.w	r3, r7, #8
 80008f0:	4619      	mov	r1, r3
 80008f2:	4805      	ldr	r0, [pc, #20]	; (8000908 <MX_GPIO_Init+0xa8>)
 80008f4:	f001 f82e 	bl	8001954 <HAL_GPIO_Init>

}
 80008f8:	bf00      	nop
 80008fa:	3718      	adds	r7, #24
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bd80      	pop	{r7, pc}
 8000900:	40021000 	.word	0x40021000
 8000904:	40010800 	.word	0x40010800
 8000908:	40010c00 	.word	0x40010c00

0800090c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800090c:	b480      	push	{r7}
 800090e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000910:	b672      	cpsid	i
}
 8000912:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000914:	e7fe      	b.n	8000914 <Error_Handler+0x8>
	...

08000918 <setTimer0>:
int timer2_counter = 0;
int timer2_flag = 0;
int timer3_counter = 0;
int timer3_flag = 0;

void setTimer0(int duration) {
 8000918:	b480      	push	{r7}
 800091a:	b083      	sub	sp, #12
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]
	timer0_counter = duration / TIMER_CYCLE;
 8000920:	4a05      	ldr	r2, [pc, #20]	; (8000938 <setTimer0+0x20>)
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	6013      	str	r3, [r2, #0]
	timer0_flag = 0;
 8000926:	4b05      	ldr	r3, [pc, #20]	; (800093c <setTimer0+0x24>)
 8000928:	2200      	movs	r2, #0
 800092a:	601a      	str	r2, [r3, #0]
}
 800092c:	bf00      	nop
 800092e:	370c      	adds	r7, #12
 8000930:	46bd      	mov	sp, r7
 8000932:	bc80      	pop	{r7}
 8000934:	4770      	bx	lr
 8000936:	bf00      	nop
 8000938:	20000064 	.word	0x20000064
 800093c:	20000068 	.word	0x20000068

08000940 <setTimer1>:
void setTimer1(int duration) {
 8000940:	b480      	push	{r7}
 8000942:	b083      	sub	sp, #12
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
	timer1_counter = duration / TIMER_CYCLE;
 8000948:	4a05      	ldr	r2, [pc, #20]	; (8000960 <setTimer1+0x20>)
 800094a:	687b      	ldr	r3, [r7, #4]
 800094c:	6013      	str	r3, [r2, #0]
	timer1_flag = 0;
 800094e:	4b05      	ldr	r3, [pc, #20]	; (8000964 <setTimer1+0x24>)
 8000950:	2200      	movs	r2, #0
 8000952:	601a      	str	r2, [r3, #0]
}
 8000954:	bf00      	nop
 8000956:	370c      	adds	r7, #12
 8000958:	46bd      	mov	sp, r7
 800095a:	bc80      	pop	{r7}
 800095c:	4770      	bx	lr
 800095e:	bf00      	nop
 8000960:	2000006c 	.word	0x2000006c
 8000964:	20000070 	.word	0x20000070

08000968 <setTimer2>:
void setTimer2(int duration) {
 8000968:	b480      	push	{r7}
 800096a:	b083      	sub	sp, #12
 800096c:	af00      	add	r7, sp, #0
 800096e:	6078      	str	r0, [r7, #4]
	timer2_counter = duration / TIMER_CYCLE;
 8000970:	4a05      	ldr	r2, [pc, #20]	; (8000988 <setTimer2+0x20>)
 8000972:	687b      	ldr	r3, [r7, #4]
 8000974:	6013      	str	r3, [r2, #0]
	timer2_flag = 0;
 8000976:	4b05      	ldr	r3, [pc, #20]	; (800098c <setTimer2+0x24>)
 8000978:	2200      	movs	r2, #0
 800097a:	601a      	str	r2, [r3, #0]
}
 800097c:	bf00      	nop
 800097e:	370c      	adds	r7, #12
 8000980:	46bd      	mov	sp, r7
 8000982:	bc80      	pop	{r7}
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop
 8000988:	20000074 	.word	0x20000074
 800098c:	20000078 	.word	0x20000078

08000990 <setTimer3>:
void setTimer3(int duration) {
 8000990:	b480      	push	{r7}
 8000992:	b083      	sub	sp, #12
 8000994:	af00      	add	r7, sp, #0
 8000996:	6078      	str	r0, [r7, #4]
	timer3_counter = duration / TIMER_CYCLE;
 8000998:	4a05      	ldr	r2, [pc, #20]	; (80009b0 <setTimer3+0x20>)
 800099a:	687b      	ldr	r3, [r7, #4]
 800099c:	6013      	str	r3, [r2, #0]
	timer3_flag = 0;
 800099e:	4b05      	ldr	r3, [pc, #20]	; (80009b4 <setTimer3+0x24>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	601a      	str	r2, [r3, #0]
}
 80009a4:	bf00      	nop
 80009a6:	370c      	adds	r7, #12
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bc80      	pop	{r7}
 80009ac:	4770      	bx	lr
 80009ae:	bf00      	nop
 80009b0:	2000007c 	.word	0x2000007c
 80009b4:	20000080 	.word	0x20000080

080009b8 <timer_run>:
void timer_run() {
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0
	if (timer0_counter > 0) {
 80009bc:	4b21      	ldr	r3, [pc, #132]	; (8000a44 <timer_run+0x8c>)
 80009be:	681b      	ldr	r3, [r3, #0]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	dd0b      	ble.n	80009dc <timer_run+0x24>
		timer0_counter--;
 80009c4:	4b1f      	ldr	r3, [pc, #124]	; (8000a44 <timer_run+0x8c>)
 80009c6:	681b      	ldr	r3, [r3, #0]
 80009c8:	3b01      	subs	r3, #1
 80009ca:	4a1e      	ldr	r2, [pc, #120]	; (8000a44 <timer_run+0x8c>)
 80009cc:	6013      	str	r3, [r2, #0]
		if (timer0_counter == 0) timer0_flag = 1;
 80009ce:	4b1d      	ldr	r3, [pc, #116]	; (8000a44 <timer_run+0x8c>)
 80009d0:	681b      	ldr	r3, [r3, #0]
 80009d2:	2b00      	cmp	r3, #0
 80009d4:	d102      	bne.n	80009dc <timer_run+0x24>
 80009d6:	4b1c      	ldr	r3, [pc, #112]	; (8000a48 <timer_run+0x90>)
 80009d8:	2201      	movs	r2, #1
 80009da:	601a      	str	r2, [r3, #0]
	}

	if (timer1_counter > 0) {
 80009dc:	4b1b      	ldr	r3, [pc, #108]	; (8000a4c <timer_run+0x94>)
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	2b00      	cmp	r3, #0
 80009e2:	dd0b      	ble.n	80009fc <timer_run+0x44>
		timer1_counter--;
 80009e4:	4b19      	ldr	r3, [pc, #100]	; (8000a4c <timer_run+0x94>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	3b01      	subs	r3, #1
 80009ea:	4a18      	ldr	r2, [pc, #96]	; (8000a4c <timer_run+0x94>)
 80009ec:	6013      	str	r3, [r2, #0]
		if (timer1_counter == 0) timer1_flag = 1;
 80009ee:	4b17      	ldr	r3, [pc, #92]	; (8000a4c <timer_run+0x94>)
 80009f0:	681b      	ldr	r3, [r3, #0]
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d102      	bne.n	80009fc <timer_run+0x44>
 80009f6:	4b16      	ldr	r3, [pc, #88]	; (8000a50 <timer_run+0x98>)
 80009f8:	2201      	movs	r2, #1
 80009fa:	601a      	str	r2, [r3, #0]
	}
	if (timer2_counter > 0) {
 80009fc:	4b15      	ldr	r3, [pc, #84]	; (8000a54 <timer_run+0x9c>)
 80009fe:	681b      	ldr	r3, [r3, #0]
 8000a00:	2b00      	cmp	r3, #0
 8000a02:	dd0b      	ble.n	8000a1c <timer_run+0x64>
		timer2_counter--;
 8000a04:	4b13      	ldr	r3, [pc, #76]	; (8000a54 <timer_run+0x9c>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	3b01      	subs	r3, #1
 8000a0a:	4a12      	ldr	r2, [pc, #72]	; (8000a54 <timer_run+0x9c>)
 8000a0c:	6013      	str	r3, [r2, #0]
		if (timer2_counter == 0) timer2_flag = 1;
 8000a0e:	4b11      	ldr	r3, [pc, #68]	; (8000a54 <timer_run+0x9c>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d102      	bne.n	8000a1c <timer_run+0x64>
 8000a16:	4b10      	ldr	r3, [pc, #64]	; (8000a58 <timer_run+0xa0>)
 8000a18:	2201      	movs	r2, #1
 8000a1a:	601a      	str	r2, [r3, #0]
	}
	if (timer3_counter > 0) {
 8000a1c:	4b0f      	ldr	r3, [pc, #60]	; (8000a5c <timer_run+0xa4>)
 8000a1e:	681b      	ldr	r3, [r3, #0]
 8000a20:	2b00      	cmp	r3, #0
 8000a22:	dd0b      	ble.n	8000a3c <timer_run+0x84>
		timer3_counter--;
 8000a24:	4b0d      	ldr	r3, [pc, #52]	; (8000a5c <timer_run+0xa4>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	3b01      	subs	r3, #1
 8000a2a:	4a0c      	ldr	r2, [pc, #48]	; (8000a5c <timer_run+0xa4>)
 8000a2c:	6013      	str	r3, [r2, #0]
		if (timer3_counter == 0) timer3_flag = 1;
 8000a2e:	4b0b      	ldr	r3, [pc, #44]	; (8000a5c <timer_run+0xa4>)
 8000a30:	681b      	ldr	r3, [r3, #0]
 8000a32:	2b00      	cmp	r3, #0
 8000a34:	d102      	bne.n	8000a3c <timer_run+0x84>
 8000a36:	4b0a      	ldr	r3, [pc, #40]	; (8000a60 <timer_run+0xa8>)
 8000a38:	2201      	movs	r2, #1
 8000a3a:	601a      	str	r2, [r3, #0]
	}
}
 8000a3c:	bf00      	nop
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bc80      	pop	{r7}
 8000a42:	4770      	bx	lr
 8000a44:	20000064 	.word	0x20000064
 8000a48:	20000068 	.word	0x20000068
 8000a4c:	2000006c 	.word	0x2000006c
 8000a50:	20000070 	.word	0x20000070
 8000a54:	20000074 	.word	0x20000074
 8000a58:	20000078 	.word	0x20000078
 8000a5c:	2000007c 	.word	0x2000007c
 8000a60:	20000080 	.word	0x20000080

08000a64 <get_timer0_flag>:

int get_timer0_flag() {
 8000a64:	b480      	push	{r7}
 8000a66:	af00      	add	r7, sp, #0
	return timer0_flag;
 8000a68:	4b02      	ldr	r3, [pc, #8]	; (8000a74 <get_timer0_flag+0x10>)
 8000a6a:	681b      	ldr	r3, [r3, #0]
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	bc80      	pop	{r7}
 8000a72:	4770      	bx	lr
 8000a74:	20000068 	.word	0x20000068

08000a78 <get_timer2_flag>:
int get_timer1_flag() {
	return timer1_flag;
}
int get_timer2_flag() {
 8000a78:	b480      	push	{r7}
 8000a7a:	af00      	add	r7, sp, #0
	return timer2_flag;
 8000a7c:	4b02      	ldr	r3, [pc, #8]	; (8000a88 <get_timer2_flag+0x10>)
 8000a7e:	681b      	ldr	r3, [r3, #0]
}
 8000a80:	4618      	mov	r0, r3
 8000a82:	46bd      	mov	sp, r7
 8000a84:	bc80      	pop	{r7}
 8000a86:	4770      	bx	lr
 8000a88:	20000078 	.word	0x20000078

08000a8c <HAL_TIM_PeriodElapsedCallback>:
int get_timer3_flag() {
	return timer3_flag;
}
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
 8000a92:	6078      	str	r0, [r7, #4]
	timer_run();
 8000a94:	f7ff ff90 	bl	80009b8 <timer_run>
	if (htim->Instance == TIM2) {
 8000a98:	687b      	ldr	r3, [r7, #4]
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000aa0:	d101      	bne.n	8000aa6 <HAL_TIM_PeriodElapsedCallback+0x1a>
		button_reading();
 8000aa2:	f7ff fd19 	bl	80004d8 <button_reading>
	}
}
 8000aa6:	bf00      	nop
 8000aa8:	3708      	adds	r7, #8
 8000aaa:	46bd      	mov	sp, r7
 8000aac:	bd80      	pop	{r7, pc}
	...

08000ab0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000ab0:	b480      	push	{r7}
 8000ab2:	b085      	sub	sp, #20
 8000ab4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000ab6:	4b15      	ldr	r3, [pc, #84]	; (8000b0c <HAL_MspInit+0x5c>)
 8000ab8:	699b      	ldr	r3, [r3, #24]
 8000aba:	4a14      	ldr	r2, [pc, #80]	; (8000b0c <HAL_MspInit+0x5c>)
 8000abc:	f043 0301 	orr.w	r3, r3, #1
 8000ac0:	6193      	str	r3, [r2, #24]
 8000ac2:	4b12      	ldr	r3, [pc, #72]	; (8000b0c <HAL_MspInit+0x5c>)
 8000ac4:	699b      	ldr	r3, [r3, #24]
 8000ac6:	f003 0301 	and.w	r3, r3, #1
 8000aca:	60bb      	str	r3, [r7, #8]
 8000acc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ace:	4b0f      	ldr	r3, [pc, #60]	; (8000b0c <HAL_MspInit+0x5c>)
 8000ad0:	69db      	ldr	r3, [r3, #28]
 8000ad2:	4a0e      	ldr	r2, [pc, #56]	; (8000b0c <HAL_MspInit+0x5c>)
 8000ad4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad8:	61d3      	str	r3, [r2, #28]
 8000ada:	4b0c      	ldr	r3, [pc, #48]	; (8000b0c <HAL_MspInit+0x5c>)
 8000adc:	69db      	ldr	r3, [r3, #28]
 8000ade:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ae2:	607b      	str	r3, [r7, #4]
 8000ae4:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000ae6:	4b0a      	ldr	r3, [pc, #40]	; (8000b10 <HAL_MspInit+0x60>)
 8000ae8:	685b      	ldr	r3, [r3, #4]
 8000aea:	60fb      	str	r3, [r7, #12]
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8000af2:	60fb      	str	r3, [r7, #12]
 8000af4:	68fb      	ldr	r3, [r7, #12]
 8000af6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8000afa:	60fb      	str	r3, [r7, #12]
 8000afc:	4a04      	ldr	r2, [pc, #16]	; (8000b10 <HAL_MspInit+0x60>)
 8000afe:	68fb      	ldr	r3, [r7, #12]
 8000b00:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b02:	bf00      	nop
 8000b04:	3714      	adds	r7, #20
 8000b06:	46bd      	mov	sp, r7
 8000b08:	bc80      	pop	{r7}
 8000b0a:	4770      	bx	lr
 8000b0c:	40021000 	.word	0x40021000
 8000b10:	40010000 	.word	0x40010000

08000b14 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	681b      	ldr	r3, [r3, #0]
 8000b20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8000b24:	d113      	bne.n	8000b4e <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000b26:	4b0c      	ldr	r3, [pc, #48]	; (8000b58 <HAL_TIM_Base_MspInit+0x44>)
 8000b28:	69db      	ldr	r3, [r3, #28]
 8000b2a:	4a0b      	ldr	r2, [pc, #44]	; (8000b58 <HAL_TIM_Base_MspInit+0x44>)
 8000b2c:	f043 0301 	orr.w	r3, r3, #1
 8000b30:	61d3      	str	r3, [r2, #28]
 8000b32:	4b09      	ldr	r3, [pc, #36]	; (8000b58 <HAL_TIM_Base_MspInit+0x44>)
 8000b34:	69db      	ldr	r3, [r3, #28]
 8000b36:	f003 0301 	and.w	r3, r3, #1
 8000b3a:	60fb      	str	r3, [r7, #12]
 8000b3c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8000b3e:	2200      	movs	r2, #0
 8000b40:	2100      	movs	r1, #0
 8000b42:	201c      	movs	r0, #28
 8000b44:	f000 fecf 	bl	80018e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000b48:	201c      	movs	r0, #28
 8000b4a:	f000 fee8 	bl	800191e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8000b4e:	bf00      	nop
 8000b50:	3710      	adds	r7, #16
 8000b52:	46bd      	mov	sp, r7
 8000b54:	bd80      	pop	{r7, pc}
 8000b56:	bf00      	nop
 8000b58:	40021000 	.word	0x40021000

08000b5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b5c:	b480      	push	{r7}
 8000b5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000b60:	e7fe      	b.n	8000b60 <NMI_Handler+0x4>

08000b62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b62:	b480      	push	{r7}
 8000b64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b66:	e7fe      	b.n	8000b66 <HardFault_Handler+0x4>

08000b68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b68:	b480      	push	{r7}
 8000b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b6c:	e7fe      	b.n	8000b6c <MemManage_Handler+0x4>

08000b6e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b6e:	b480      	push	{r7}
 8000b70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b72:	e7fe      	b.n	8000b72 <BusFault_Handler+0x4>

08000b74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b78:	e7fe      	b.n	8000b78 <UsageFault_Handler+0x4>

08000b7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b7e:	bf00      	nop
 8000b80:	46bd      	mov	sp, r7
 8000b82:	bc80      	pop	{r7}
 8000b84:	4770      	bx	lr

08000b86 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000b8a:	bf00      	nop
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bc80      	pop	{r7}
 8000b90:	4770      	bx	lr

08000b92 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	bc80      	pop	{r7}
 8000b9c:	4770      	bx	lr

08000b9e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000b9e:	b580      	push	{r7, lr}
 8000ba0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000ba2:	f000 fdad 	bl	8001700 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000ba6:	bf00      	nop
 8000ba8:	bd80      	pop	{r7, pc}
	...

08000bac <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000bb0:	4802      	ldr	r0, [pc, #8]	; (8000bbc <TIM2_IRQHandler+0x10>)
 8000bb2:	f001 fcbc 	bl	800252e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000bb6:	bf00      	nop
 8000bb8:	bd80      	pop	{r7, pc}
 8000bba:	bf00      	nop
 8000bbc:	200000a4 	.word	0x200000a4

08000bc0 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000bc0:	b480      	push	{r7}
 8000bc2:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000bc4:	bf00      	nop
 8000bc6:	46bd      	mov	sp, r7
 8000bc8:	bc80      	pop	{r7}
 8000bca:	4770      	bx	lr

08000bcc <display7SEG>:

#include <traffic_light.h>

enum LEDState {RED, YELLOW, GREEN};

static void display7SEG(int num) {
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b082      	sub	sp, #8
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
 8000bd4:	687b      	ldr	r3, [r7, #4]
 8000bd6:	2b09      	cmp	r3, #9
 8000bd8:	f200 8180 	bhi.w	8000edc <display7SEG+0x310>
 8000bdc:	a201      	add	r2, pc, #4	; (adr r2, 8000be4 <display7SEG+0x18>)
 8000bde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000be2:	bf00      	nop
 8000be4:	08000c0d 	.word	0x08000c0d
 8000be8:	08000c55 	.word	0x08000c55
 8000bec:	08000c9d 	.word	0x08000c9d
 8000bf0:	08000ce5 	.word	0x08000ce5
 8000bf4:	08000d2d 	.word	0x08000d2d
 8000bf8:	08000d75 	.word	0x08000d75
 8000bfc:	08000dbd 	.word	0x08000dbd
 8000c00:	08000e05 	.word	0x08000e05
 8000c04:	08000e4d 	.word	0x08000e4d
 8000c08:	08000e95 	.word	0x08000e95
	switch (num) {
		case 0:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	2101      	movs	r1, #1
 8000c10:	48b5      	ldr	r0, [pc, #724]	; (8000ee8 <display7SEG+0x31c>)
 8000c12:	f001 f830 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000c16:	2201      	movs	r2, #1
 8000c18:	2102      	movs	r1, #2
 8000c1a:	48b3      	ldr	r0, [pc, #716]	; (8000ee8 <display7SEG+0x31c>)
 8000c1c:	f001 f82b 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000c20:	2201      	movs	r2, #1
 8000c22:	2104      	movs	r1, #4
 8000c24:	48b0      	ldr	r0, [pc, #704]	; (8000ee8 <display7SEG+0x31c>)
 8000c26:	f001 f826 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000c2a:	2201      	movs	r2, #1
 8000c2c:	2108      	movs	r1, #8
 8000c2e:	48ae      	ldr	r0, [pc, #696]	; (8000ee8 <display7SEG+0x31c>)
 8000c30:	f001 f821 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000c34:	2201      	movs	r2, #1
 8000c36:	2110      	movs	r1, #16
 8000c38:	48ab      	ldr	r0, [pc, #684]	; (8000ee8 <display7SEG+0x31c>)
 8000c3a:	f001 f81c 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000c3e:	2201      	movs	r2, #1
 8000c40:	2120      	movs	r1, #32
 8000c42:	48a9      	ldr	r0, [pc, #676]	; (8000ee8 <display7SEG+0x31c>)
 8000c44:	f001 f817 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c48:	2200      	movs	r2, #0
 8000c4a:	2140      	movs	r1, #64	; 0x40
 8000c4c:	48a6      	ldr	r0, [pc, #664]	; (8000ee8 <display7SEG+0x31c>)
 8000c4e:	f001 f812 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000c52:	e144      	b.n	8000ede <display7SEG+0x312>
		case 1:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000c54:	2200      	movs	r2, #0
 8000c56:	2101      	movs	r1, #1
 8000c58:	48a3      	ldr	r0, [pc, #652]	; (8000ee8 <display7SEG+0x31c>)
 8000c5a:	f001 f80c 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000c5e:	2201      	movs	r2, #1
 8000c60:	2102      	movs	r1, #2
 8000c62:	48a1      	ldr	r0, [pc, #644]	; (8000ee8 <display7SEG+0x31c>)
 8000c64:	f001 f807 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000c68:	2201      	movs	r2, #1
 8000c6a:	2104      	movs	r1, #4
 8000c6c:	489e      	ldr	r0, [pc, #632]	; (8000ee8 <display7SEG+0x31c>)
 8000c6e:	f001 f802 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000c72:	2200      	movs	r2, #0
 8000c74:	2108      	movs	r1, #8
 8000c76:	489c      	ldr	r0, [pc, #624]	; (8000ee8 <display7SEG+0x31c>)
 8000c78:	f000 fffd 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4899      	ldr	r0, [pc, #612]	; (8000ee8 <display7SEG+0x31c>)
 8000c82:	f000 fff8 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000c86:	2200      	movs	r2, #0
 8000c88:	2120      	movs	r1, #32
 8000c8a:	4897      	ldr	r0, [pc, #604]	; (8000ee8 <display7SEG+0x31c>)
 8000c8c:	f000 fff3 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000c90:	2200      	movs	r2, #0
 8000c92:	2140      	movs	r1, #64	; 0x40
 8000c94:	4894      	ldr	r0, [pc, #592]	; (8000ee8 <display7SEG+0x31c>)
 8000c96:	f000 ffee 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000c9a:	e120      	b.n	8000ede <display7SEG+0x312>
		case 2:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	2101      	movs	r1, #1
 8000ca0:	4891      	ldr	r0, [pc, #580]	; (8000ee8 <display7SEG+0x31c>)
 8000ca2:	f000 ffe8 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000ca6:	2201      	movs	r2, #1
 8000ca8:	2102      	movs	r1, #2
 8000caa:	488f      	ldr	r0, [pc, #572]	; (8000ee8 <display7SEG+0x31c>)
 8000cac:	f000 ffe3 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_RESET);
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	2104      	movs	r1, #4
 8000cb4:	488c      	ldr	r0, [pc, #560]	; (8000ee8 <display7SEG+0x31c>)
 8000cb6:	f000 ffde 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000cba:	2201      	movs	r2, #1
 8000cbc:	2108      	movs	r1, #8
 8000cbe:	488a      	ldr	r0, [pc, #552]	; (8000ee8 <display7SEG+0x31c>)
 8000cc0:	f000 ffd9 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	2110      	movs	r1, #16
 8000cc8:	4887      	ldr	r0, [pc, #540]	; (8000ee8 <display7SEG+0x31c>)
 8000cca:	f000 ffd4 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000cce:	2200      	movs	r2, #0
 8000cd0:	2120      	movs	r1, #32
 8000cd2:	4885      	ldr	r0, [pc, #532]	; (8000ee8 <display7SEG+0x31c>)
 8000cd4:	f000 ffcf 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000cd8:	2201      	movs	r2, #1
 8000cda:	2140      	movs	r1, #64	; 0x40
 8000cdc:	4882      	ldr	r0, [pc, #520]	; (8000ee8 <display7SEG+0x31c>)
 8000cde:	f000 ffca 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000ce2:	e0fc      	b.n	8000ede <display7SEG+0x312>
		  case 3:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000ce4:	2201      	movs	r2, #1
 8000ce6:	2101      	movs	r1, #1
 8000ce8:	487f      	ldr	r0, [pc, #508]	; (8000ee8 <display7SEG+0x31c>)
 8000cea:	f000 ffc4 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000cee:	2201      	movs	r2, #1
 8000cf0:	2102      	movs	r1, #2
 8000cf2:	487d      	ldr	r0, [pc, #500]	; (8000ee8 <display7SEG+0x31c>)
 8000cf4:	f000 ffbf 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000cf8:	2201      	movs	r2, #1
 8000cfa:	2104      	movs	r1, #4
 8000cfc:	487a      	ldr	r0, [pc, #488]	; (8000ee8 <display7SEG+0x31c>)
 8000cfe:	f000 ffba 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000d02:	2201      	movs	r2, #1
 8000d04:	2108      	movs	r1, #8
 8000d06:	4878      	ldr	r0, [pc, #480]	; (8000ee8 <display7SEG+0x31c>)
 8000d08:	f000 ffb5 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	2110      	movs	r1, #16
 8000d10:	4875      	ldr	r0, [pc, #468]	; (8000ee8 <display7SEG+0x31c>)
 8000d12:	f000 ffb0 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000d16:	2200      	movs	r2, #0
 8000d18:	2120      	movs	r1, #32
 8000d1a:	4873      	ldr	r0, [pc, #460]	; (8000ee8 <display7SEG+0x31c>)
 8000d1c:	f000 ffab 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000d20:	2201      	movs	r2, #1
 8000d22:	2140      	movs	r1, #64	; 0x40
 8000d24:	4870      	ldr	r0, [pc, #448]	; (8000ee8 <display7SEG+0x31c>)
 8000d26:	f000 ffa6 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000d2a:	e0d8      	b.n	8000ede <display7SEG+0x312>
		  case 4:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	2101      	movs	r1, #1
 8000d30:	486d      	ldr	r0, [pc, #436]	; (8000ee8 <display7SEG+0x31c>)
 8000d32:	f000 ffa0 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000d36:	2201      	movs	r2, #1
 8000d38:	2102      	movs	r1, #2
 8000d3a:	486b      	ldr	r0, [pc, #428]	; (8000ee8 <display7SEG+0x31c>)
 8000d3c:	f000 ff9b 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000d40:	2201      	movs	r2, #1
 8000d42:	2104      	movs	r1, #4
 8000d44:	4868      	ldr	r0, [pc, #416]	; (8000ee8 <display7SEG+0x31c>)
 8000d46:	f000 ff96 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	2108      	movs	r1, #8
 8000d4e:	4866      	ldr	r0, [pc, #408]	; (8000ee8 <display7SEG+0x31c>)
 8000d50:	f000 ff91 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d54:	2200      	movs	r2, #0
 8000d56:	2110      	movs	r1, #16
 8000d58:	4863      	ldr	r0, [pc, #396]	; (8000ee8 <display7SEG+0x31c>)
 8000d5a:	f000 ff8c 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000d5e:	2201      	movs	r2, #1
 8000d60:	2120      	movs	r1, #32
 8000d62:	4861      	ldr	r0, [pc, #388]	; (8000ee8 <display7SEG+0x31c>)
 8000d64:	f000 ff87 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000d68:	2201      	movs	r2, #1
 8000d6a:	2140      	movs	r1, #64	; 0x40
 8000d6c:	485e      	ldr	r0, [pc, #376]	; (8000ee8 <display7SEG+0x31c>)
 8000d6e:	f000 ff82 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000d72:	e0b4      	b.n	8000ede <display7SEG+0x312>
		  case 5:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000d74:	2201      	movs	r2, #1
 8000d76:	2101      	movs	r1, #1
 8000d78:	485b      	ldr	r0, [pc, #364]	; (8000ee8 <display7SEG+0x31c>)
 8000d7a:	f000 ff7c 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2102      	movs	r1, #2
 8000d82:	4859      	ldr	r0, [pc, #356]	; (8000ee8 <display7SEG+0x31c>)
 8000d84:	f000 ff77 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	2104      	movs	r1, #4
 8000d8c:	4856      	ldr	r0, [pc, #344]	; (8000ee8 <display7SEG+0x31c>)
 8000d8e:	f000 ff72 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000d92:	2201      	movs	r2, #1
 8000d94:	2108      	movs	r1, #8
 8000d96:	4854      	ldr	r0, [pc, #336]	; (8000ee8 <display7SEG+0x31c>)
 8000d98:	f000 ff6d 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000d9c:	2200      	movs	r2, #0
 8000d9e:	2110      	movs	r1, #16
 8000da0:	4851      	ldr	r0, [pc, #324]	; (8000ee8 <display7SEG+0x31c>)
 8000da2:	f000 ff68 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000da6:	2201      	movs	r2, #1
 8000da8:	2120      	movs	r1, #32
 8000daa:	484f      	ldr	r0, [pc, #316]	; (8000ee8 <display7SEG+0x31c>)
 8000dac:	f000 ff63 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000db0:	2201      	movs	r2, #1
 8000db2:	2140      	movs	r1, #64	; 0x40
 8000db4:	484c      	ldr	r0, [pc, #304]	; (8000ee8 <display7SEG+0x31c>)
 8000db6:	f000 ff5e 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000dba:	e090      	b.n	8000ede <display7SEG+0x312>
		  case 6:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2101      	movs	r1, #1
 8000dc0:	4849      	ldr	r0, [pc, #292]	; (8000ee8 <display7SEG+0x31c>)
 8000dc2:	f000 ff58 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_RESET);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2102      	movs	r1, #2
 8000dca:	4847      	ldr	r0, [pc, #284]	; (8000ee8 <display7SEG+0x31c>)
 8000dcc:	f000 ff53 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000dd0:	2201      	movs	r2, #1
 8000dd2:	2104      	movs	r1, #4
 8000dd4:	4844      	ldr	r0, [pc, #272]	; (8000ee8 <display7SEG+0x31c>)
 8000dd6:	f000 ff4e 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000dda:	2201      	movs	r2, #1
 8000ddc:	2108      	movs	r1, #8
 8000dde:	4842      	ldr	r0, [pc, #264]	; (8000ee8 <display7SEG+0x31c>)
 8000de0:	f000 ff49 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000de4:	2201      	movs	r2, #1
 8000de6:	2110      	movs	r1, #16
 8000de8:	483f      	ldr	r0, [pc, #252]	; (8000ee8 <display7SEG+0x31c>)
 8000dea:	f000 ff44 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000dee:	2201      	movs	r2, #1
 8000df0:	2120      	movs	r1, #32
 8000df2:	483d      	ldr	r0, [pc, #244]	; (8000ee8 <display7SEG+0x31c>)
 8000df4:	f000 ff3f 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000df8:	2201      	movs	r2, #1
 8000dfa:	2140      	movs	r1, #64	; 0x40
 8000dfc:	483a      	ldr	r0, [pc, #232]	; (8000ee8 <display7SEG+0x31c>)
 8000dfe:	f000 ff3a 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000e02:	e06c      	b.n	8000ede <display7SEG+0x312>
		  case 7:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000e04:	2201      	movs	r2, #1
 8000e06:	2101      	movs	r1, #1
 8000e08:	4837      	ldr	r0, [pc, #220]	; (8000ee8 <display7SEG+0x31c>)
 8000e0a:	f000 ff34 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000e0e:	2201      	movs	r2, #1
 8000e10:	2102      	movs	r1, #2
 8000e12:	4835      	ldr	r0, [pc, #212]	; (8000ee8 <display7SEG+0x31c>)
 8000e14:	f000 ff2f 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000e18:	2201      	movs	r2, #1
 8000e1a:	2104      	movs	r1, #4
 8000e1c:	4832      	ldr	r0, [pc, #200]	; (8000ee8 <display7SEG+0x31c>)
 8000e1e:	f000 ff2a 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_RESET);
 8000e22:	2200      	movs	r2, #0
 8000e24:	2108      	movs	r1, #8
 8000e26:	4830      	ldr	r0, [pc, #192]	; (8000ee8 <display7SEG+0x31c>)
 8000e28:	f000 ff25 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000e2c:	2200      	movs	r2, #0
 8000e2e:	2110      	movs	r1, #16
 8000e30:	482d      	ldr	r0, [pc, #180]	; (8000ee8 <display7SEG+0x31c>)
 8000e32:	f000 ff20 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000e36:	2200      	movs	r2, #0
 8000e38:	2120      	movs	r1, #32
 8000e3a:	482b      	ldr	r0, [pc, #172]	; (8000ee8 <display7SEG+0x31c>)
 8000e3c:	f000 ff1b 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8000e40:	2200      	movs	r2, #0
 8000e42:	2140      	movs	r1, #64	; 0x40
 8000e44:	4828      	ldr	r0, [pc, #160]	; (8000ee8 <display7SEG+0x31c>)
 8000e46:	f000 ff16 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000e4a:	e048      	b.n	8000ede <display7SEG+0x312>
		  case 8:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000e4c:	2201      	movs	r2, #1
 8000e4e:	2101      	movs	r1, #1
 8000e50:	4825      	ldr	r0, [pc, #148]	; (8000ee8 <display7SEG+0x31c>)
 8000e52:	f000 ff10 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000e56:	2201      	movs	r2, #1
 8000e58:	2102      	movs	r1, #2
 8000e5a:	4823      	ldr	r0, [pc, #140]	; (8000ee8 <display7SEG+0x31c>)
 8000e5c:	f000 ff0b 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000e60:	2201      	movs	r2, #1
 8000e62:	2104      	movs	r1, #4
 8000e64:	4820      	ldr	r0, [pc, #128]	; (8000ee8 <display7SEG+0x31c>)
 8000e66:	f000 ff06 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000e6a:	2201      	movs	r2, #1
 8000e6c:	2108      	movs	r1, #8
 8000e6e:	481e      	ldr	r0, [pc, #120]	; (8000ee8 <display7SEG+0x31c>)
 8000e70:	f000 ff01 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 8000e74:	2201      	movs	r2, #1
 8000e76:	2110      	movs	r1, #16
 8000e78:	481b      	ldr	r0, [pc, #108]	; (8000ee8 <display7SEG+0x31c>)
 8000e7a:	f000 fefc 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000e7e:	2201      	movs	r2, #1
 8000e80:	2120      	movs	r1, #32
 8000e82:	4819      	ldr	r0, [pc, #100]	; (8000ee8 <display7SEG+0x31c>)
 8000e84:	f000 fef7 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000e88:	2201      	movs	r2, #1
 8000e8a:	2140      	movs	r1, #64	; 0x40
 8000e8c:	4816      	ldr	r0, [pc, #88]	; (8000ee8 <display7SEG+0x31c>)
 8000e8e:	f000 fef2 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000e92:	e024      	b.n	8000ede <display7SEG+0x312>
		  case 9:
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_SET);
 8000e94:	2201      	movs	r2, #1
 8000e96:	2101      	movs	r1, #1
 8000e98:	4813      	ldr	r0, [pc, #76]	; (8000ee8 <display7SEG+0x31c>)
 8000e9a:	f000 feec 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_1, GPIO_PIN_SET);
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	2102      	movs	r1, #2
 8000ea2:	4811      	ldr	r0, [pc, #68]	; (8000ee8 <display7SEG+0x31c>)
 8000ea4:	f000 fee7 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	2104      	movs	r1, #4
 8000eac:	480e      	ldr	r0, [pc, #56]	; (8000ee8 <display7SEG+0x31c>)
 8000eae:	f000 fee2 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_3, GPIO_PIN_SET);
 8000eb2:	2201      	movs	r2, #1
 8000eb4:	2108      	movs	r1, #8
 8000eb6:	480c      	ldr	r0, [pc, #48]	; (8000ee8 <display7SEG+0x31c>)
 8000eb8:	f000 fedd 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 8000ebc:	2200      	movs	r2, #0
 8000ebe:	2110      	movs	r1, #16
 8000ec0:	4809      	ldr	r0, [pc, #36]	; (8000ee8 <display7SEG+0x31c>)
 8000ec2:	f000 fed8 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	2120      	movs	r1, #32
 8000eca:	4807      	ldr	r0, [pc, #28]	; (8000ee8 <display7SEG+0x31c>)
 8000ecc:	f000 fed3 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	2140      	movs	r1, #64	; 0x40
 8000ed4:	4804      	ldr	r0, [pc, #16]	; (8000ee8 <display7SEG+0x31c>)
 8000ed6:	f000 fece 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000eda:	e000      	b.n	8000ede <display7SEG+0x312>
		  default:
			  break;
 8000edc:	bf00      	nop
	}
}
 8000ede:	bf00      	nop
 8000ee0:	3708      	adds	r7, #8
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	bd80      	pop	{r7, pc}
 8000ee6:	bf00      	nop
 8000ee8:	40010800 	.word	0x40010800

08000eec <resetCountValue>:
int count1 = RED_INIT;
int count2 = GREEN_INIT;
enum LEDState state1 = RED;
enum LEDState state2 = GREEN;

void resetCountValue() {
 8000eec:	b480      	push	{r7}
 8000eee:	af00      	add	r7, sp, #0
	count1 = red_value;
 8000ef0:	4b08      	ldr	r3, [pc, #32]	; (8000f14 <resetCountValue+0x28>)
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	4a08      	ldr	r2, [pc, #32]	; (8000f18 <resetCountValue+0x2c>)
 8000ef6:	6013      	str	r3, [r2, #0]
	count2 = green_value;
 8000ef8:	4b08      	ldr	r3, [pc, #32]	; (8000f1c <resetCountValue+0x30>)
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	4a08      	ldr	r2, [pc, #32]	; (8000f20 <resetCountValue+0x34>)
 8000efe:	6013      	str	r3, [r2, #0]
	state1 = RED;
 8000f00:	4b08      	ldr	r3, [pc, #32]	; (8000f24 <resetCountValue+0x38>)
 8000f02:	2200      	movs	r2, #0
 8000f04:	701a      	strb	r2, [r3, #0]
	state2 = GREEN;
 8000f06:	4b08      	ldr	r3, [pc, #32]	; (8000f28 <resetCountValue+0x3c>)
 8000f08:	2202      	movs	r2, #2
 8000f0a:	701a      	strb	r2, [r3, #0]
}
 8000f0c:	bf00      	nop
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bc80      	pop	{r7}
 8000f12:	4770      	bx	lr
 8000f14:	2000008c 	.word	0x2000008c
 8000f18:	20000008 	.word	0x20000008
 8000f1c:	20000094 	.word	0x20000094
 8000f20:	2000000c 	.word	0x2000000c
 8000f24:	20000084 	.word	0x20000084
 8000f28:	20000010 	.word	0x20000010

08000f2c <NormalMode>:

void NormalMode() {
 8000f2c:	b580      	push	{r7, lr}
 8000f2e:	af00      	add	r7, sp, #0
	count1--;
 8000f30:	4bab      	ldr	r3, [pc, #684]	; (80011e0 <NormalMode+0x2b4>)
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	3b01      	subs	r3, #1
 8000f36:	4aaa      	ldr	r2, [pc, #680]	; (80011e0 <NormalMode+0x2b4>)
 8000f38:	6013      	str	r3, [r2, #0]
	count2--;
 8000f3a:	4baa      	ldr	r3, [pc, #680]	; (80011e4 <NormalMode+0x2b8>)
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	3b01      	subs	r3, #1
 8000f40:	4aa8      	ldr	r2, [pc, #672]	; (80011e4 <NormalMode+0x2b8>)
 8000f42:	6013      	str	r3, [r2, #0]
	switch (state1) {
 8000f44:	4ba8      	ldr	r3, [pc, #672]	; (80011e8 <NormalMode+0x2bc>)
 8000f46:	781b      	ldrb	r3, [r3, #0]
 8000f48:	2b02      	cmp	r3, #2
 8000f4a:	d069      	beq.n	8001020 <NormalMode+0xf4>
 8000f4c:	2b02      	cmp	r3, #2
 8000f4e:	f300 8098 	bgt.w	8001082 <NormalMode+0x156>
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d002      	beq.n	8000f5c <NormalMode+0x30>
 8000f56:	2b01      	cmp	r3, #1
 8000f58:	d031      	beq.n	8000fbe <NormalMode+0x92>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
			}
			break;
		default:
			break;
 8000f5a:	e092      	b.n	8001082 <NormalMode+0x156>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000f5c:	2201      	movs	r2, #1
 8000f5e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f62:	48a2      	ldr	r0, [pc, #648]	; (80011ec <NormalMode+0x2c0>)
 8000f64:	f000 fe87 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
 8000f68:	2200      	movs	r2, #0
 8000f6a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000f6e:	489f      	ldr	r0, [pc, #636]	; (80011ec <NormalMode+0x2c0>)
 8000f70:	f000 fe81 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8000f74:	2200      	movs	r2, #0
 8000f76:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000f7a:	489c      	ldr	r0, [pc, #624]	; (80011ec <NormalMode+0x2c0>)
 8000f7c:	f000 fe7b 	bl	8001c76 <HAL_GPIO_WritePin>
			if (count1 < 0) {
 8000f80:	4b97      	ldr	r3, [pc, #604]	; (80011e0 <NormalMode+0x2b4>)
 8000f82:	681b      	ldr	r3, [r3, #0]
 8000f84:	2b00      	cmp	r3, #0
 8000f86:	da7e      	bge.n	8001086 <NormalMode+0x15a>
				count1 = green_value - 1;
 8000f88:	4b99      	ldr	r3, [pc, #612]	; (80011f0 <NormalMode+0x2c4>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	3b01      	subs	r3, #1
 8000f8e:	4a94      	ldr	r2, [pc, #592]	; (80011e0 <NormalMode+0x2b4>)
 8000f90:	6013      	str	r3, [r2, #0]
				state1 = GREEN;
 8000f92:	4b95      	ldr	r3, [pc, #596]	; (80011e8 <NormalMode+0x2bc>)
 8000f94:	2202      	movs	r2, #2
 8000f96:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8000f98:	2200      	movs	r2, #0
 8000f9a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000f9e:	4893      	ldr	r0, [pc, #588]	; (80011ec <NormalMode+0x2c0>)
 8000fa0:	f000 fe69 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000faa:	4890      	ldr	r0, [pc, #576]	; (80011ec <NormalMode+0x2c0>)
 8000fac:	f000 fe63 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8000fb0:	2201      	movs	r2, #1
 8000fb2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fb6:	488d      	ldr	r0, [pc, #564]	; (80011ec <NormalMode+0x2c0>)
 8000fb8:	f000 fe5d 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8000fbc:	e063      	b.n	8001086 <NormalMode+0x15a>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000fc4:	4889      	ldr	r0, [pc, #548]	; (80011ec <NormalMode+0x2c0>)
 8000fc6:	f000 fe56 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
 8000fca:	2201      	movs	r2, #1
 8000fcc:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000fd0:	4886      	ldr	r0, [pc, #536]	; (80011ec <NormalMode+0x2c0>)
 8000fd2:	f000 fe50 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000fdc:	4883      	ldr	r0, [pc, #524]	; (80011ec <NormalMode+0x2c0>)
 8000fde:	f000 fe4a 	bl	8001c76 <HAL_GPIO_WritePin>
			if (count1 < 0) {
 8000fe2:	4b7f      	ldr	r3, [pc, #508]	; (80011e0 <NormalMode+0x2b4>)
 8000fe4:	681b      	ldr	r3, [r3, #0]
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	da4f      	bge.n	800108a <NormalMode+0x15e>
				count1 = red_value - 1;
 8000fea:	4b82      	ldr	r3, [pc, #520]	; (80011f4 <NormalMode+0x2c8>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	3b01      	subs	r3, #1
 8000ff0:	4a7b      	ldr	r2, [pc, #492]	; (80011e0 <NormalMode+0x2b4>)
 8000ff2:	6013      	str	r3, [r2, #0]
				state1 = RED;
 8000ff4:	4b7c      	ldr	r3, [pc, #496]	; (80011e8 <NormalMode+0x2bc>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_SET);
 8000ffa:	2201      	movs	r2, #1
 8000ffc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001000:	487a      	ldr	r0, [pc, #488]	; (80011ec <NormalMode+0x2c0>)
 8001002:	f000 fe38 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	f44f 7100 	mov.w	r1, #512	; 0x200
 800100c:	4877      	ldr	r0, [pc, #476]	; (80011ec <NormalMode+0x2c0>)
 800100e:	f000 fe32 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8001012:	2200      	movs	r2, #0
 8001014:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001018:	4874      	ldr	r0, [pc, #464]	; (80011ec <NormalMode+0x2c0>)
 800101a:	f000 fe2c 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 800101e:	e034      	b.n	800108a <NormalMode+0x15e>
			HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8001020:	2200      	movs	r2, #0
 8001022:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001026:	4871      	ldr	r0, [pc, #452]	; (80011ec <NormalMode+0x2c0>)
 8001028:	f000 fe25 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
 800102c:	2200      	movs	r2, #0
 800102e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001032:	486e      	ldr	r0, [pc, #440]	; (80011ec <NormalMode+0x2c0>)
 8001034:	f000 fe1f 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_SET);
 8001038:	2201      	movs	r2, #1
 800103a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800103e:	486b      	ldr	r0, [pc, #428]	; (80011ec <NormalMode+0x2c0>)
 8001040:	f000 fe19 	bl	8001c76 <HAL_GPIO_WritePin>
			if (count1 < 0) {
 8001044:	4b66      	ldr	r3, [pc, #408]	; (80011e0 <NormalMode+0x2b4>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	2b00      	cmp	r3, #0
 800104a:	da20      	bge.n	800108e <NormalMode+0x162>
				count1 = yellow_value - 1;
 800104c:	4b6a      	ldr	r3, [pc, #424]	; (80011f8 <NormalMode+0x2cc>)
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	3b01      	subs	r3, #1
 8001052:	4a63      	ldr	r2, [pc, #396]	; (80011e0 <NormalMode+0x2b4>)
 8001054:	6013      	str	r3, [r2, #0]
				state1 = YELLOW;
 8001056:	4b64      	ldr	r3, [pc, #400]	; (80011e8 <NormalMode+0x2bc>)
 8001058:	2201      	movs	r2, #1
 800105a:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 800105c:	2200      	movs	r2, #0
 800105e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001062:	4862      	ldr	r0, [pc, #392]	; (80011ec <NormalMode+0x2c0>)
 8001064:	f000 fe07 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_SET);
 8001068:	2201      	movs	r2, #1
 800106a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800106e:	485f      	ldr	r0, [pc, #380]	; (80011ec <NormalMode+0x2c0>)
 8001070:	f000 fe01 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8001074:	2200      	movs	r2, #0
 8001076:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800107a:	485c      	ldr	r0, [pc, #368]	; (80011ec <NormalMode+0x2c0>)
 800107c:	f000 fdfb 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8001080:	e005      	b.n	800108e <NormalMode+0x162>
			break;
 8001082:	bf00      	nop
 8001084:	e004      	b.n	8001090 <NormalMode+0x164>
			break;
 8001086:	bf00      	nop
 8001088:	e002      	b.n	8001090 <NormalMode+0x164>
			break;
 800108a:	bf00      	nop
 800108c:	e000      	b.n	8001090 <NormalMode+0x164>
			break;
 800108e:	bf00      	nop
	}
	switch (state2) {
 8001090:	4b5a      	ldr	r3, [pc, #360]	; (80011fc <NormalMode+0x2d0>)
 8001092:	781b      	ldrb	r3, [r3, #0]
 8001094:	2b02      	cmp	r3, #2
 8001096:	d069      	beq.n	800116c <NormalMode+0x240>
 8001098:	2b02      	cmp	r3, #2
 800109a:	f300 8098 	bgt.w	80011ce <NormalMode+0x2a2>
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d002      	beq.n	80010a8 <NormalMode+0x17c>
 80010a2:	2b01      	cmp	r3, #1
 80010a4:	d031      	beq.n	800110a <NormalMode+0x1de>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
			}
			break;
		default:
			break;
 80010a6:	e092      	b.n	80011ce <NormalMode+0x2a2>
			HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 80010a8:	2201      	movs	r2, #1
 80010aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010ae:	484f      	ldr	r0, [pc, #316]	; (80011ec <NormalMode+0x2c0>)
 80010b0:	f000 fde1 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
 80010b4:	2200      	movs	r2, #0
 80010b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010ba:	484c      	ldr	r0, [pc, #304]	; (80011ec <NormalMode+0x2c0>)
 80010bc:	f000 fddb 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 80010c0:	2200      	movs	r2, #0
 80010c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80010c6:	4849      	ldr	r0, [pc, #292]	; (80011ec <NormalMode+0x2c0>)
 80010c8:	f000 fdd5 	bl	8001c76 <HAL_GPIO_WritePin>
			if (count2 < 0) {
 80010cc:	4b45      	ldr	r3, [pc, #276]	; (80011e4 <NormalMode+0x2b8>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	da7e      	bge.n	80011d2 <NormalMode+0x2a6>
				count2 = green_value - 1;
 80010d4:	4b46      	ldr	r3, [pc, #280]	; (80011f0 <NormalMode+0x2c4>)
 80010d6:	681b      	ldr	r3, [r3, #0]
 80010d8:	3b01      	subs	r3, #1
 80010da:	4a42      	ldr	r2, [pc, #264]	; (80011e4 <NormalMode+0x2b8>)
 80010dc:	6013      	str	r3, [r2, #0]
				state2 = GREEN;
 80010de:	4b47      	ldr	r3, [pc, #284]	; (80011fc <NormalMode+0x2d0>)
 80010e0:	2202      	movs	r2, #2
 80010e2:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 80010e4:	2200      	movs	r2, #0
 80010e6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80010ea:	4840      	ldr	r0, [pc, #256]	; (80011ec <NormalMode+0x2c0>)
 80010ec:	f000 fdc3 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
 80010f0:	2200      	movs	r2, #0
 80010f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80010f6:	483d      	ldr	r0, [pc, #244]	; (80011ec <NormalMode+0x2c0>)
 80010f8:	f000 fdbd 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 80010fc:	2201      	movs	r2, #1
 80010fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001102:	483a      	ldr	r0, [pc, #232]	; (80011ec <NormalMode+0x2c0>)
 8001104:	f000 fdb7 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 8001108:	e063      	b.n	80011d2 <NormalMode+0x2a6>
			HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 800110a:	2200      	movs	r2, #0
 800110c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001110:	4836      	ldr	r0, [pc, #216]	; (80011ec <NormalMode+0x2c0>)
 8001112:	f000 fdb0 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
 8001116:	2201      	movs	r2, #1
 8001118:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800111c:	4833      	ldr	r0, [pc, #204]	; (80011ec <NormalMode+0x2c0>)
 800111e:	f000 fdaa 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 8001122:	2200      	movs	r2, #0
 8001124:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001128:	4830      	ldr	r0, [pc, #192]	; (80011ec <NormalMode+0x2c0>)
 800112a:	f000 fda4 	bl	8001c76 <HAL_GPIO_WritePin>
			if (count2 < 0) {
 800112e:	4b2d      	ldr	r3, [pc, #180]	; (80011e4 <NormalMode+0x2b8>)
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	2b00      	cmp	r3, #0
 8001134:	da4f      	bge.n	80011d6 <NormalMode+0x2aa>
				count2 = red_value - 1;
 8001136:	4b2f      	ldr	r3, [pc, #188]	; (80011f4 <NormalMode+0x2c8>)
 8001138:	681b      	ldr	r3, [r3, #0]
 800113a:	3b01      	subs	r3, #1
 800113c:	4a29      	ldr	r2, [pc, #164]	; (80011e4 <NormalMode+0x2b8>)
 800113e:	6013      	str	r3, [r2, #0]
				state2 = RED;
 8001140:	4b2e      	ldr	r3, [pc, #184]	; (80011fc <NormalMode+0x2d0>)
 8001142:	2200      	movs	r2, #0
 8001144:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_SET);
 8001146:	2201      	movs	r2, #1
 8001148:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800114c:	4827      	ldr	r0, [pc, #156]	; (80011ec <NormalMode+0x2c0>)
 800114e:	f000 fd92 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
 8001152:	2200      	movs	r2, #0
 8001154:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001158:	4824      	ldr	r0, [pc, #144]	; (80011ec <NormalMode+0x2c0>)
 800115a:	f000 fd8c 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 800115e:	2200      	movs	r2, #0
 8001160:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001164:	4821      	ldr	r0, [pc, #132]	; (80011ec <NormalMode+0x2c0>)
 8001166:	f000 fd86 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 800116a:	e034      	b.n	80011d6 <NormalMode+0x2aa>
			HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 800116c:	2200      	movs	r2, #0
 800116e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001172:	481e      	ldr	r0, [pc, #120]	; (80011ec <NormalMode+0x2c0>)
 8001174:	f000 fd7f 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
 8001178:	2200      	movs	r2, #0
 800117a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800117e:	481b      	ldr	r0, [pc, #108]	; (80011ec <NormalMode+0x2c0>)
 8001180:	f000 fd79 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_SET);
 8001184:	2201      	movs	r2, #1
 8001186:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800118a:	4818      	ldr	r0, [pc, #96]	; (80011ec <NormalMode+0x2c0>)
 800118c:	f000 fd73 	bl	8001c76 <HAL_GPIO_WritePin>
			if (count2 < 0) {
 8001190:	4b14      	ldr	r3, [pc, #80]	; (80011e4 <NormalMode+0x2b8>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	2b00      	cmp	r3, #0
 8001196:	da20      	bge.n	80011da <NormalMode+0x2ae>
				count2 = yellow_value - 1;
 8001198:	4b17      	ldr	r3, [pc, #92]	; (80011f8 <NormalMode+0x2cc>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	3b01      	subs	r3, #1
 800119e:	4a11      	ldr	r2, [pc, #68]	; (80011e4 <NormalMode+0x2b8>)
 80011a0:	6013      	str	r3, [r2, #0]
				state2 = YELLOW;
 80011a2:	4b16      	ldr	r3, [pc, #88]	; (80011fc <NormalMode+0x2d0>)
 80011a4:	2201      	movs	r2, #1
 80011a6:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 80011a8:	2200      	movs	r2, #0
 80011aa:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80011ae:	480f      	ldr	r0, [pc, #60]	; (80011ec <NormalMode+0x2c0>)
 80011b0:	f000 fd61 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_SET);
 80011b4:	2201      	movs	r2, #1
 80011b6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80011ba:	480c      	ldr	r0, [pc, #48]	; (80011ec <NormalMode+0x2c0>)
 80011bc:	f000 fd5b 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80011c6:	4809      	ldr	r0, [pc, #36]	; (80011ec <NormalMode+0x2c0>)
 80011c8:	f000 fd55 	bl	8001c76 <HAL_GPIO_WritePin>
			break;
 80011cc:	e005      	b.n	80011da <NormalMode+0x2ae>
			break;
 80011ce:	bf00      	nop
 80011d0:	e004      	b.n	80011dc <NormalMode+0x2b0>
			break;
 80011d2:	bf00      	nop
 80011d4:	e002      	b.n	80011dc <NormalMode+0x2b0>
			break;
 80011d6:	bf00      	nop
 80011d8:	e000      	b.n	80011dc <NormalMode+0x2b0>
			break;
 80011da:	bf00      	nop
	}

}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	20000008 	.word	0x20000008
 80011e4:	2000000c 	.word	0x2000000c
 80011e8:	20000084 	.word	0x20000084
 80011ec:	40010c00 	.word	0x40010c00
 80011f0:	20000094 	.word	0x20000094
 80011f4:	2000008c 	.word	0x2000008c
 80011f8:	2000009c 	.word	0x2000009c
 80011fc:	20000010 	.word	0x20000010

08001200 <get7SEG1Value>:

static int get7SEG1Value() {
 8001200:	b480      	push	{r7}
 8001202:	af00      	add	r7, sp, #0
	switch (mode) {
 8001204:	4b10      	ldr	r3, [pc, #64]	; (8001248 <get7SEG1Value+0x48>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	3b01      	subs	r3, #1
 800120a:	2b03      	cmp	r3, #3
 800120c:	d816      	bhi.n	800123c <get7SEG1Value+0x3c>
 800120e:	a201      	add	r2, pc, #4	; (adr r2, 8001214 <get7SEG1Value+0x14>)
 8001210:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001214:	08001225 	.word	0x08001225
 8001218:	0800122b 	.word	0x0800122b
 800121c:	08001231 	.word	0x08001231
 8001220:	08001237 	.word	0x08001237
		case 1:
			return count1;
 8001224:	4b09      	ldr	r3, [pc, #36]	; (800124c <get7SEG1Value+0x4c>)
 8001226:	681b      	ldr	r3, [r3, #0]
 8001228:	e00a      	b.n	8001240 <get7SEG1Value+0x40>
		case 2:
			return red_draft;
 800122a:	4b09      	ldr	r3, [pc, #36]	; (8001250 <get7SEG1Value+0x50>)
 800122c:	681b      	ldr	r3, [r3, #0]
 800122e:	e007      	b.n	8001240 <get7SEG1Value+0x40>
		case 3:
			return yellow_draft;
 8001230:	4b08      	ldr	r3, [pc, #32]	; (8001254 <get7SEG1Value+0x54>)
 8001232:	681b      	ldr	r3, [r3, #0]
 8001234:	e004      	b.n	8001240 <get7SEG1Value+0x40>
		case 4:
			return green_draft;
 8001236:	4b08      	ldr	r3, [pc, #32]	; (8001258 <get7SEG1Value+0x58>)
 8001238:	681b      	ldr	r3, [r3, #0]
 800123a:	e001      	b.n	8001240 <get7SEG1Value+0x40>
		default:
			break;
 800123c:	bf00      	nop
	}
	return 0;
 800123e:	2300      	movs	r3, #0
}
 8001240:	4618      	mov	r0, r3
 8001242:	46bd      	mov	sp, r7
 8001244:	bc80      	pop	{r7}
 8001246:	4770      	bx	lr
 8001248:	20000000 	.word	0x20000000
 800124c:	20000008 	.word	0x20000008
 8001250:	200000a0 	.word	0x200000a0
 8001254:	20000090 	.word	0x20000090
 8001258:	20000098 	.word	0x20000098

0800125c <get7SEG2Value>:
static int get7SEG2Value() {
 800125c:	b480      	push	{r7}
 800125e:	af00      	add	r7, sp, #0
	switch (mode) {
 8001260:	4b10      	ldr	r3, [pc, #64]	; (80012a4 <get7SEG2Value+0x48>)
 8001262:	681b      	ldr	r3, [r3, #0]
 8001264:	3b01      	subs	r3, #1
 8001266:	2b03      	cmp	r3, #3
 8001268:	d816      	bhi.n	8001298 <get7SEG2Value+0x3c>
 800126a:	a201      	add	r2, pc, #4	; (adr r2, 8001270 <get7SEG2Value+0x14>)
 800126c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001270:	08001281 	.word	0x08001281
 8001274:	08001287 	.word	0x08001287
 8001278:	0800128d 	.word	0x0800128d
 800127c:	08001293 	.word	0x08001293
		case 1:
			return count2;
 8001280:	4b09      	ldr	r3, [pc, #36]	; (80012a8 <get7SEG2Value+0x4c>)
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	e00a      	b.n	800129c <get7SEG2Value+0x40>
		case 2:
			return red_draft;
 8001286:	4b09      	ldr	r3, [pc, #36]	; (80012ac <get7SEG2Value+0x50>)
 8001288:	681b      	ldr	r3, [r3, #0]
 800128a:	e007      	b.n	800129c <get7SEG2Value+0x40>
		case 3:
			return yellow_draft;
 800128c:	4b08      	ldr	r3, [pc, #32]	; (80012b0 <get7SEG2Value+0x54>)
 800128e:	681b      	ldr	r3, [r3, #0]
 8001290:	e004      	b.n	800129c <get7SEG2Value+0x40>
		case 4:
			return green_draft;
 8001292:	4b08      	ldr	r3, [pc, #32]	; (80012b4 <get7SEG2Value+0x58>)
 8001294:	681b      	ldr	r3, [r3, #0]
 8001296:	e001      	b.n	800129c <get7SEG2Value+0x40>
		default:
			break;
 8001298:	bf00      	nop
	}
	return 0;
 800129a:	2300      	movs	r3, #0
}
 800129c:	4618      	mov	r0, r3
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr
 80012a4:	20000000 	.word	0x20000000
 80012a8:	2000000c 	.word	0x2000000c
 80012ac:	200000a0 	.word	0x200000a0
 80012b0:	20000090 	.word	0x20000090
 80012b4:	20000098 	.word	0x20000098

080012b8 <LedDispMode>:


void LedDispMode() {
 80012b8:	b580      	push	{r7, lr}
 80012ba:	af00      	add	r7, sp, #0
	switch (mode) {
 80012bc:	4b54      	ldr	r3, [pc, #336]	; (8001410 <LedDispMode+0x158>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	3b01      	subs	r3, #1
 80012c2:	2b03      	cmp	r3, #3
 80012c4:	f200 8099 	bhi.w	80013fa <LedDispMode+0x142>
 80012c8:	a201      	add	r2, pc, #4	; (adr r2, 80012d0 <LedDispMode+0x18>)
 80012ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80012ce:	bf00      	nop
 80012d0:	080012e1 	.word	0x080012e1
 80012d4:	080012f9 	.word	0x080012f9
 80012d8:	0800134f 	.word	0x0800134f
 80012dc:	080013a5 	.word	0x080013a5
		case 1:
			if (get_timer0_flag()) {
 80012e0:	f7ff fbc0 	bl	8000a64 <get_timer0_flag>
 80012e4:	4603      	mov	r3, r0
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	f000 8089 	beq.w	80013fe <LedDispMode+0x146>
				setTimer0(250);
 80012ec:	20fa      	movs	r0, #250	; 0xfa
 80012ee:	f7ff fb13 	bl	8000918 <setTimer0>
				NormalMode();
 80012f2:	f7ff fe1b 	bl	8000f2c <NormalMode>
			}
			break;
 80012f6:	e082      	b.n	80013fe <LedDispMode+0x146>
		case 2:
			if (get_timer0_flag()) {
 80012f8:	f7ff fbb4 	bl	8000a64 <get_timer0_flag>
 80012fc:	4603      	mov	r3, r0
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d07f      	beq.n	8001402 <LedDispMode+0x14a>
				setTimer0(200);
 8001302:	20c8      	movs	r0, #200	; 0xc8
 8001304:	f7ff fb08 	bl	8000918 <setTimer0>
				HAL_GPIO_TogglePin(R1_GPIO_Port, R1_Pin);
 8001308:	f44f 7180 	mov.w	r1, #256	; 0x100
 800130c:	4841      	ldr	r0, [pc, #260]	; (8001414 <LedDispMode+0x15c>)
 800130e:	f000 fcca 	bl	8001ca6 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(R2_GPIO_Port, R2_Pin);
 8001312:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001316:	483f      	ldr	r0, [pc, #252]	; (8001414 <LedDispMode+0x15c>)
 8001318:	f000 fcc5 	bl	8001ca6 <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
 800131c:	2200      	movs	r2, #0
 800131e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001322:	483c      	ldr	r0, [pc, #240]	; (8001414 <LedDispMode+0x15c>)
 8001324:	f000 fca7 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 8001328:	2200      	movs	r2, #0
 800132a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800132e:	4839      	ldr	r0, [pc, #228]	; (8001414 <LedDispMode+0x15c>)
 8001330:	f000 fca1 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
 8001334:	2200      	movs	r2, #0
 8001336:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800133a:	4836      	ldr	r0, [pc, #216]	; (8001414 <LedDispMode+0x15c>)
 800133c:	f000 fc9b 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 8001340:	2200      	movs	r2, #0
 8001342:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001346:	4833      	ldr	r0, [pc, #204]	; (8001414 <LedDispMode+0x15c>)
 8001348:	f000 fc95 	bl	8001c76 <HAL_GPIO_WritePin>
			}
			break;
 800134c:	e059      	b.n	8001402 <LedDispMode+0x14a>
		case 3:
			if (get_timer0_flag()) {
 800134e:	f7ff fb89 	bl	8000a64 <get_timer0_flag>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d056      	beq.n	8001406 <LedDispMode+0x14e>
				setTimer0(200);
 8001358:	20c8      	movs	r0, #200	; 0xc8
 800135a:	f7ff fadd 	bl	8000918 <setTimer0>
				HAL_GPIO_TogglePin(Y1_GPIO_Port, Y1_Pin);
 800135e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001362:	482c      	ldr	r0, [pc, #176]	; (8001414 <LedDispMode+0x15c>)
 8001364:	f000 fc9f 	bl	8001ca6 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(Y2_GPIO_Port, Y2_Pin);
 8001368:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800136c:	4829      	ldr	r0, [pc, #164]	; (8001414 <LedDispMode+0x15c>)
 800136e:	f000 fc9a 	bl	8001ca6 <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 8001372:	2200      	movs	r2, #0
 8001374:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001378:	4826      	ldr	r0, [pc, #152]	; (8001414 <LedDispMode+0x15c>)
 800137a:	f000 fc7c 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G1_GPIO_Port, G1_Pin, GPIO_PIN_RESET);
 800137e:	2200      	movs	r2, #0
 8001380:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001384:	4823      	ldr	r0, [pc, #140]	; (8001414 <LedDispMode+0x15c>)
 8001386:	f000 fc76 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001390:	4820      	ldr	r0, [pc, #128]	; (8001414 <LedDispMode+0x15c>)
 8001392:	f000 fc70 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(G2_GPIO_Port, G2_Pin, GPIO_PIN_RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800139c:	481d      	ldr	r0, [pc, #116]	; (8001414 <LedDispMode+0x15c>)
 800139e:	f000 fc6a 	bl	8001c76 <HAL_GPIO_WritePin>
			}
			break;
 80013a2:	e030      	b.n	8001406 <LedDispMode+0x14e>
		case 4:
			if (get_timer0_flag()) {
 80013a4:	f7ff fb5e 	bl	8000a64 <get_timer0_flag>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d02d      	beq.n	800140a <LedDispMode+0x152>
				setTimer0(200);
 80013ae:	20c8      	movs	r0, #200	; 0xc8
 80013b0:	f7ff fab2 	bl	8000918 <setTimer0>
				HAL_GPIO_TogglePin(G1_GPIO_Port, G1_Pin);
 80013b4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013b8:	4816      	ldr	r0, [pc, #88]	; (8001414 <LedDispMode+0x15c>)
 80013ba:	f000 fc74 	bl	8001ca6 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(G2_GPIO_Port, G2_Pin);
 80013be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80013c2:	4814      	ldr	r0, [pc, #80]	; (8001414 <LedDispMode+0x15c>)
 80013c4:	f000 fc6f 	bl	8001ca6 <HAL_GPIO_TogglePin>
				HAL_GPIO_WritePin(Y1_GPIO_Port, Y1_Pin, GPIO_PIN_RESET);
 80013c8:	2200      	movs	r2, #0
 80013ca:	f44f 7100 	mov.w	r1, #512	; 0x200
 80013ce:	4811      	ldr	r0, [pc, #68]	; (8001414 <LedDispMode+0x15c>)
 80013d0:	f000 fc51 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R1_GPIO_Port, R1_Pin, GPIO_PIN_RESET);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013da:	480e      	ldr	r0, [pc, #56]	; (8001414 <LedDispMode+0x15c>)
 80013dc:	f000 fc4b 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(Y2_GPIO_Port, Y2_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80013e6:	480b      	ldr	r0, [pc, #44]	; (8001414 <LedDispMode+0x15c>)
 80013e8:	f000 fc45 	bl	8001c76 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(R2_GPIO_Port, R2_Pin, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013f2:	4808      	ldr	r0, [pc, #32]	; (8001414 <LedDispMode+0x15c>)
 80013f4:	f000 fc3f 	bl	8001c76 <HAL_GPIO_WritePin>
			}
			break;
 80013f8:	e007      	b.n	800140a <LedDispMode+0x152>
		default:
			break;
 80013fa:	bf00      	nop
 80013fc:	e006      	b.n	800140c <LedDispMode+0x154>
			break;
 80013fe:	bf00      	nop
 8001400:	e004      	b.n	800140c <LedDispMode+0x154>
			break;
 8001402:	bf00      	nop
 8001404:	e002      	b.n	800140c <LedDispMode+0x154>
			break;
 8001406:	bf00      	nop
 8001408:	e000      	b.n	800140c <LedDispMode+0x154>
			break;
 800140a:	bf00      	nop
	}
}
 800140c:	bf00      	nop
 800140e:	bd80      	pop	{r7, pc}
 8001410:	20000000 	.word	0x20000000
 8001414:	40010c00 	.word	0x40010c00

08001418 <LEDScanning>:


void LEDScanning() {
 8001418:	b580      	push	{r7, lr}
 800141a:	af00      	add	r7, sp, #0
	static int scan_index = 0;
	switch (scan_index) {
 800141c:	4b7e      	ldr	r3, [pc, #504]	; (8001618 <LEDScanning+0x200>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b04      	cmp	r3, #4
 8001422:	f200 80f6 	bhi.w	8001612 <LEDScanning+0x1fa>
 8001426:	a201      	add	r2, pc, #4	; (adr r2, 800142c <LEDScanning+0x14>)
 8001428:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800142c:	08001441 	.word	0x08001441
 8001430:	0800149d 	.word	0x0800149d
 8001434:	08001503 	.word	0x08001503
 8001438:	0800155f 	.word	0x0800155f
 800143c:	080015c5 	.word	0x080015c5
		case 0:
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 8001440:	2201      	movs	r2, #1
 8001442:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001446:	4875      	ldr	r0, [pc, #468]	; (800161c <LEDScanning+0x204>)
 8001448:	f000 fc15 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 800144c:	2201      	movs	r2, #1
 800144e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001452:	4872      	ldr	r0, [pc, #456]	; (800161c <LEDScanning+0x204>)
 8001454:	f000 fc0f 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 8001458:	2201      	movs	r2, #1
 800145a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800145e:	486f      	ldr	r0, [pc, #444]	; (800161c <LEDScanning+0x204>)
 8001460:	f000 fc09 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001464:	2201      	movs	r2, #1
 8001466:	f44f 7100 	mov.w	r1, #512	; 0x200
 800146a:	486c      	ldr	r0, [pc, #432]	; (800161c <LEDScanning+0x204>)
 800146c:	f000 fc03 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_RESET);
 8001470:	2200      	movs	r2, #0
 8001472:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001476:	4869      	ldr	r0, [pc, #420]	; (800161c <LEDScanning+0x204>)
 8001478:	f000 fbfd 	bl	8001c76 <HAL_GPIO_WritePin>
			display7SEG(get7SEG1Value() / 10);
 800147c:	f7ff fec0 	bl	8001200 <get7SEG1Value>
 8001480:	4603      	mov	r3, r0
 8001482:	4a67      	ldr	r2, [pc, #412]	; (8001620 <LEDScanning+0x208>)
 8001484:	fb82 1203 	smull	r1, r2, r2, r3
 8001488:	1092      	asrs	r2, r2, #2
 800148a:	17db      	asrs	r3, r3, #31
 800148c:	1ad3      	subs	r3, r2, r3
 800148e:	4618      	mov	r0, r3
 8001490:	f7ff fb9c 	bl	8000bcc <display7SEG>
			scan_index = 1;
 8001494:	4b60      	ldr	r3, [pc, #384]	; (8001618 <LEDScanning+0x200>)
 8001496:	2201      	movs	r2, #1
 8001498:	601a      	str	r2, [r3, #0]
			break;
 800149a:	e0bb      	b.n	8001614 <LEDScanning+0x1fc>
		case 1:
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 800149c:	2201      	movs	r2, #1
 800149e:	f44f 7180 	mov.w	r1, #256	; 0x100
 80014a2:	485e      	ldr	r0, [pc, #376]	; (800161c <LEDScanning+0x204>)
 80014a4:	f000 fbe7 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 80014a8:	2201      	movs	r2, #1
 80014aa:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80014ae:	485b      	ldr	r0, [pc, #364]	; (800161c <LEDScanning+0x204>)
 80014b0:	f000 fbe1 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80014b4:	2201      	movs	r2, #1
 80014b6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80014ba:	4858      	ldr	r0, [pc, #352]	; (800161c <LEDScanning+0x204>)
 80014bc:	f000 fbdb 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80014c0:	2201      	movs	r2, #1
 80014c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80014c6:	4855      	ldr	r0, [pc, #340]	; (800161c <LEDScanning+0x204>)
 80014c8:	f000 fbd5 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_RESET);
 80014cc:	2200      	movs	r2, #0
 80014ce:	f44f 7100 	mov.w	r1, #512	; 0x200
 80014d2:	4852      	ldr	r0, [pc, #328]	; (800161c <LEDScanning+0x204>)
 80014d4:	f000 fbcf 	bl	8001c76 <HAL_GPIO_WritePin>
			display7SEG(get7SEG1Value() % 10);
 80014d8:	f7ff fe92 	bl	8001200 <get7SEG1Value>
 80014dc:	4601      	mov	r1, r0
 80014de:	4b50      	ldr	r3, [pc, #320]	; (8001620 <LEDScanning+0x208>)
 80014e0:	fb83 2301 	smull	r2, r3, r3, r1
 80014e4:	109a      	asrs	r2, r3, #2
 80014e6:	17cb      	asrs	r3, r1, #31
 80014e8:	1ad2      	subs	r2, r2, r3
 80014ea:	4613      	mov	r3, r2
 80014ec:	009b      	lsls	r3, r3, #2
 80014ee:	4413      	add	r3, r2
 80014f0:	005b      	lsls	r3, r3, #1
 80014f2:	1aca      	subs	r2, r1, r3
 80014f4:	4610      	mov	r0, r2
 80014f6:	f7ff fb69 	bl	8000bcc <display7SEG>
			scan_index = 2;
 80014fa:	4b47      	ldr	r3, [pc, #284]	; (8001618 <LEDScanning+0x200>)
 80014fc:	2202      	movs	r2, #2
 80014fe:	601a      	str	r2, [r3, #0]
			break;
 8001500:	e088      	b.n	8001614 <LEDScanning+0x1fc>
		case 2:
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 8001502:	2201      	movs	r2, #1
 8001504:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001508:	4844      	ldr	r0, [pc, #272]	; (800161c <LEDScanning+0x204>)
 800150a:	f000 fbb4 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 800150e:	2201      	movs	r2, #1
 8001510:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001514:	4841      	ldr	r0, [pc, #260]	; (800161c <LEDScanning+0x204>)
 8001516:	f000 fbae 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 800151a:	2201      	movs	r2, #1
 800151c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001520:	483e      	ldr	r0, [pc, #248]	; (800161c <LEDScanning+0x204>)
 8001522:	f000 fba8 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 8001526:	2201      	movs	r2, #1
 8001528:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800152c:	483b      	ldr	r0, [pc, #236]	; (800161c <LEDScanning+0x204>)
 800152e:	f000 fba2 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001538:	4838      	ldr	r0, [pc, #224]	; (800161c <LEDScanning+0x204>)
 800153a:	f000 fb9c 	bl	8001c76 <HAL_GPIO_WritePin>
			display7SEG(get7SEG2Value() / 10);
 800153e:	f7ff fe8d 	bl	800125c <get7SEG2Value>
 8001542:	4603      	mov	r3, r0
 8001544:	4a36      	ldr	r2, [pc, #216]	; (8001620 <LEDScanning+0x208>)
 8001546:	fb82 1203 	smull	r1, r2, r2, r3
 800154a:	1092      	asrs	r2, r2, #2
 800154c:	17db      	asrs	r3, r3, #31
 800154e:	1ad3      	subs	r3, r2, r3
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff fb3b 	bl	8000bcc <display7SEG>
			scan_index = 3;
 8001556:	4b30      	ldr	r3, [pc, #192]	; (8001618 <LEDScanning+0x200>)
 8001558:	2203      	movs	r2, #3
 800155a:	601a      	str	r2, [r3, #0]
			break;
 800155c:	e05a      	b.n	8001614 <LEDScanning+0x1fc>
		case 3:
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 800155e:	2201      	movs	r2, #1
 8001560:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001564:	482d      	ldr	r0, [pc, #180]	; (800161c <LEDScanning+0x204>)
 8001566:	f000 fb86 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 800156a:	2201      	movs	r2, #1
 800156c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001570:	482a      	ldr	r0, [pc, #168]	; (800161c <LEDScanning+0x204>)
 8001572:	f000 fb80 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 8001576:	2201      	movs	r2, #1
 8001578:	f44f 7180 	mov.w	r1, #256	; 0x100
 800157c:	4827      	ldr	r0, [pc, #156]	; (800161c <LEDScanning+0x204>)
 800157e:	f000 fb7a 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_SET);
 8001582:	2201      	movs	r2, #1
 8001584:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001588:	4824      	ldr	r0, [pc, #144]	; (800161c <LEDScanning+0x204>)
 800158a:	f000 fb74 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_RESET);
 800158e:	2200      	movs	r2, #0
 8001590:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001594:	4821      	ldr	r0, [pc, #132]	; (800161c <LEDScanning+0x204>)
 8001596:	f000 fb6e 	bl	8001c76 <HAL_GPIO_WritePin>
			display7SEG(get7SEG2Value() % 10);
 800159a:	f7ff fe5f 	bl	800125c <get7SEG2Value>
 800159e:	4601      	mov	r1, r0
 80015a0:	4b1f      	ldr	r3, [pc, #124]	; (8001620 <LEDScanning+0x208>)
 80015a2:	fb83 2301 	smull	r2, r3, r3, r1
 80015a6:	109a      	asrs	r2, r3, #2
 80015a8:	17cb      	asrs	r3, r1, #31
 80015aa:	1ad2      	subs	r2, r2, r3
 80015ac:	4613      	mov	r3, r2
 80015ae:	009b      	lsls	r3, r3, #2
 80015b0:	4413      	add	r3, r2
 80015b2:	005b      	lsls	r3, r3, #1
 80015b4:	1aca      	subs	r2, r1, r3
 80015b6:	4610      	mov	r0, r2
 80015b8:	f7ff fb08 	bl	8000bcc <display7SEG>
			scan_index = 4;
 80015bc:	4b16      	ldr	r3, [pc, #88]	; (8001618 <LEDScanning+0x200>)
 80015be:	2204      	movs	r2, #4
 80015c0:	601a      	str	r2, [r3, #0]
			break;
 80015c2:	e027      	b.n	8001614 <LEDScanning+0x1fc>
		case 4:
			HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, GPIO_PIN_SET);
 80015c4:	2201      	movs	r2, #1
 80015c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80015ca:	4814      	ldr	r0, [pc, #80]	; (800161c <LEDScanning+0x204>)
 80015cc:	f000 fb53 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, GPIO_PIN_SET);
 80015d0:	2201      	movs	r2, #1
 80015d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80015d6:	4811      	ldr	r0, [pc, #68]	; (800161c <LEDScanning+0x204>)
 80015d8:	f000 fb4d 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, GPIO_PIN_SET);
 80015dc:	2201      	movs	r2, #1
 80015de:	f44f 7100 	mov.w	r1, #512	; 0x200
 80015e2:	480e      	ldr	r0, [pc, #56]	; (800161c <LEDScanning+0x204>)
 80015e4:	f000 fb47 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, GPIO_PIN_SET);
 80015e8:	2201      	movs	r2, #1
 80015ea:	f44f 7180 	mov.w	r1, #256	; 0x100
 80015ee:	480b      	ldr	r0, [pc, #44]	; (800161c <LEDScanning+0x204>)
 80015f0:	f000 fb41 	bl	8001c76 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(MODE_GPIO_Port, MODE_Pin, GPIO_PIN_RESET);
 80015f4:	2200      	movs	r2, #0
 80015f6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80015fa:	4808      	ldr	r0, [pc, #32]	; (800161c <LEDScanning+0x204>)
 80015fc:	f000 fb3b 	bl	8001c76 <HAL_GPIO_WritePin>
			display7SEG(mode);
 8001600:	4b08      	ldr	r3, [pc, #32]	; (8001624 <LEDScanning+0x20c>)
 8001602:	681b      	ldr	r3, [r3, #0]
 8001604:	4618      	mov	r0, r3
 8001606:	f7ff fae1 	bl	8000bcc <display7SEG>
			scan_index = 0;
 800160a:	4b03      	ldr	r3, [pc, #12]	; (8001618 <LEDScanning+0x200>)
 800160c:	2200      	movs	r2, #0
 800160e:	601a      	str	r2, [r3, #0]
			break;
 8001610:	e000      	b.n	8001614 <LEDScanning+0x1fc>
		default:
			break;
 8001612:	bf00      	nop
	}
}
 8001614:	bf00      	nop
 8001616:	bd80      	pop	{r7, pc}
 8001618:	20000088 	.word	0x20000088
 800161c:	40010800 	.word	0x40010800
 8001620:	66666667 	.word	0x66666667
 8001624:	20000000 	.word	0x20000000

08001628 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001628:	f7ff faca 	bl	8000bc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800162c:	480b      	ldr	r0, [pc, #44]	; (800165c <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800162e:	490c      	ldr	r1, [pc, #48]	; (8001660 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001630:	4a0c      	ldr	r2, [pc, #48]	; (8001664 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001632:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001634:	e002      	b.n	800163c <LoopCopyDataInit>

08001636 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001636:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001638:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800163a:	3304      	adds	r3, #4

0800163c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800163c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800163e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001640:	d3f9      	bcc.n	8001636 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001642:	4a09      	ldr	r2, [pc, #36]	; (8001668 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001644:	4c09      	ldr	r4, [pc, #36]	; (800166c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001646:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001648:	e001      	b.n	800164e <LoopFillZerobss>

0800164a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800164a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800164c:	3204      	adds	r2, #4

0800164e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800164e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001650:	d3fb      	bcc.n	800164a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001652:	f001 faab 	bl	8002bac <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001656:	f7ff f851 	bl	80006fc <main>
  bx lr
 800165a:	4770      	bx	lr
  ldr r0, =_sdata
 800165c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001660:	2000001c 	.word	0x2000001c
  ldr r2, =_sidata
 8001664:	08002c48 	.word	0x08002c48
  ldr r2, =_sbss
 8001668:	2000001c 	.word	0x2000001c
  ldr r4, =_ebss
 800166c:	200000f0 	.word	0x200000f0

08001670 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001670:	e7fe      	b.n	8001670 <ADC1_2_IRQHandler>
	...

08001674 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001674:	b580      	push	{r7, lr}
 8001676:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001678:	4b08      	ldr	r3, [pc, #32]	; (800169c <HAL_Init+0x28>)
 800167a:	681b      	ldr	r3, [r3, #0]
 800167c:	4a07      	ldr	r2, [pc, #28]	; (800169c <HAL_Init+0x28>)
 800167e:	f043 0310 	orr.w	r3, r3, #16
 8001682:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001684:	2003      	movs	r0, #3
 8001686:	f000 f923 	bl	80018d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800168a:	200f      	movs	r0, #15
 800168c:	f000 f808 	bl	80016a0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001690:	f7ff fa0e 	bl	8000ab0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001694:	2300      	movs	r3, #0
}
 8001696:	4618      	mov	r0, r3
 8001698:	bd80      	pop	{r7, pc}
 800169a:	bf00      	nop
 800169c:	40022000 	.word	0x40022000

080016a0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80016a0:	b580      	push	{r7, lr}
 80016a2:	b082      	sub	sp, #8
 80016a4:	af00      	add	r7, sp, #0
 80016a6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80016a8:	4b12      	ldr	r3, [pc, #72]	; (80016f4 <HAL_InitTick+0x54>)
 80016aa:	681a      	ldr	r2, [r3, #0]
 80016ac:	4b12      	ldr	r3, [pc, #72]	; (80016f8 <HAL_InitTick+0x58>)
 80016ae:	781b      	ldrb	r3, [r3, #0]
 80016b0:	4619      	mov	r1, r3
 80016b2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016b6:	fbb3 f3f1 	udiv	r3, r3, r1
 80016ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80016be:	4618      	mov	r0, r3
 80016c0:	f000 f93b 	bl	800193a <HAL_SYSTICK_Config>
 80016c4:	4603      	mov	r3, r0
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d001      	beq.n	80016ce <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80016ca:	2301      	movs	r3, #1
 80016cc:	e00e      	b.n	80016ec <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	2b0f      	cmp	r3, #15
 80016d2:	d80a      	bhi.n	80016ea <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80016d4:	2200      	movs	r2, #0
 80016d6:	6879      	ldr	r1, [r7, #4]
 80016d8:	f04f 30ff 	mov.w	r0, #4294967295
 80016dc:	f000 f903 	bl	80018e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80016e0:	4a06      	ldr	r2, [pc, #24]	; (80016fc <HAL_InitTick+0x5c>)
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80016e6:	2300      	movs	r3, #0
 80016e8:	e000      	b.n	80016ec <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80016ea:	2301      	movs	r3, #1
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}
 80016f4:	20000004 	.word	0x20000004
 80016f8:	20000018 	.word	0x20000018
 80016fc:	20000014 	.word	0x20000014

08001700 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001704:	4b05      	ldr	r3, [pc, #20]	; (800171c <HAL_IncTick+0x1c>)
 8001706:	781b      	ldrb	r3, [r3, #0]
 8001708:	461a      	mov	r2, r3
 800170a:	4b05      	ldr	r3, [pc, #20]	; (8001720 <HAL_IncTick+0x20>)
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4413      	add	r3, r2
 8001710:	4a03      	ldr	r2, [pc, #12]	; (8001720 <HAL_IncTick+0x20>)
 8001712:	6013      	str	r3, [r2, #0]
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr
 800171c:	20000018 	.word	0x20000018
 8001720:	200000ec 	.word	0x200000ec

08001724 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001724:	b480      	push	{r7}
 8001726:	af00      	add	r7, sp, #0
  return uwTick;
 8001728:	4b02      	ldr	r3, [pc, #8]	; (8001734 <HAL_GetTick+0x10>)
 800172a:	681b      	ldr	r3, [r3, #0]
}
 800172c:	4618      	mov	r0, r3
 800172e:	46bd      	mov	sp, r7
 8001730:	bc80      	pop	{r7}
 8001732:	4770      	bx	lr
 8001734:	200000ec 	.word	0x200000ec

08001738 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001738:	b480      	push	{r7}
 800173a:	b085      	sub	sp, #20
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001740:	687b      	ldr	r3, [r7, #4]
 8001742:	f003 0307 	and.w	r3, r3, #7
 8001746:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001748:	4b0c      	ldr	r3, [pc, #48]	; (800177c <__NVIC_SetPriorityGrouping+0x44>)
 800174a:	68db      	ldr	r3, [r3, #12]
 800174c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001754:	4013      	ands	r3, r2
 8001756:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001758:	68fb      	ldr	r3, [r7, #12]
 800175a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800175c:	68bb      	ldr	r3, [r7, #8]
 800175e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001760:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001764:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001768:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800176a:	4a04      	ldr	r2, [pc, #16]	; (800177c <__NVIC_SetPriorityGrouping+0x44>)
 800176c:	68bb      	ldr	r3, [r7, #8]
 800176e:	60d3      	str	r3, [r2, #12]
}
 8001770:	bf00      	nop
 8001772:	3714      	adds	r7, #20
 8001774:	46bd      	mov	sp, r7
 8001776:	bc80      	pop	{r7}
 8001778:	4770      	bx	lr
 800177a:	bf00      	nop
 800177c:	e000ed00 	.word	0xe000ed00

08001780 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001780:	b480      	push	{r7}
 8001782:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001784:	4b04      	ldr	r3, [pc, #16]	; (8001798 <__NVIC_GetPriorityGrouping+0x18>)
 8001786:	68db      	ldr	r3, [r3, #12]
 8001788:	0a1b      	lsrs	r3, r3, #8
 800178a:	f003 0307 	and.w	r3, r3, #7
}
 800178e:	4618      	mov	r0, r3
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr
 8001796:	bf00      	nop
 8001798:	e000ed00 	.word	0xe000ed00

0800179c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800179c:	b480      	push	{r7}
 800179e:	b083      	sub	sp, #12
 80017a0:	af00      	add	r7, sp, #0
 80017a2:	4603      	mov	r3, r0
 80017a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	db0b      	blt.n	80017c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80017ae:	79fb      	ldrb	r3, [r7, #7]
 80017b0:	f003 021f 	and.w	r2, r3, #31
 80017b4:	4906      	ldr	r1, [pc, #24]	; (80017d0 <__NVIC_EnableIRQ+0x34>)
 80017b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017ba:	095b      	lsrs	r3, r3, #5
 80017bc:	2001      	movs	r0, #1
 80017be:	fa00 f202 	lsl.w	r2, r0, r2
 80017c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80017c6:	bf00      	nop
 80017c8:	370c      	adds	r7, #12
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bc80      	pop	{r7}
 80017ce:	4770      	bx	lr
 80017d0:	e000e100 	.word	0xe000e100

080017d4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80017d4:	b480      	push	{r7}
 80017d6:	b083      	sub	sp, #12
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	6039      	str	r1, [r7, #0]
 80017de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80017e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	db0a      	blt.n	80017fe <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	b2da      	uxtb	r2, r3
 80017ec:	490c      	ldr	r1, [pc, #48]	; (8001820 <__NVIC_SetPriority+0x4c>)
 80017ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017f2:	0112      	lsls	r2, r2, #4
 80017f4:	b2d2      	uxtb	r2, r2
 80017f6:	440b      	add	r3, r1
 80017f8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80017fc:	e00a      	b.n	8001814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	b2da      	uxtb	r2, r3
 8001802:	4908      	ldr	r1, [pc, #32]	; (8001824 <__NVIC_SetPriority+0x50>)
 8001804:	79fb      	ldrb	r3, [r7, #7]
 8001806:	f003 030f 	and.w	r3, r3, #15
 800180a:	3b04      	subs	r3, #4
 800180c:	0112      	lsls	r2, r2, #4
 800180e:	b2d2      	uxtb	r2, r2
 8001810:	440b      	add	r3, r1
 8001812:	761a      	strb	r2, [r3, #24]
}
 8001814:	bf00      	nop
 8001816:	370c      	adds	r7, #12
 8001818:	46bd      	mov	sp, r7
 800181a:	bc80      	pop	{r7}
 800181c:	4770      	bx	lr
 800181e:	bf00      	nop
 8001820:	e000e100 	.word	0xe000e100
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001828:	b480      	push	{r7}
 800182a:	b089      	sub	sp, #36	; 0x24
 800182c:	af00      	add	r7, sp, #0
 800182e:	60f8      	str	r0, [r7, #12]
 8001830:	60b9      	str	r1, [r7, #8]
 8001832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001834:	68fb      	ldr	r3, [r7, #12]
 8001836:	f003 0307 	and.w	r3, r3, #7
 800183a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800183c:	69fb      	ldr	r3, [r7, #28]
 800183e:	f1c3 0307 	rsb	r3, r3, #7
 8001842:	2b04      	cmp	r3, #4
 8001844:	bf28      	it	cs
 8001846:	2304      	movcs	r3, #4
 8001848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3304      	adds	r3, #4
 800184e:	2b06      	cmp	r3, #6
 8001850:	d902      	bls.n	8001858 <NVIC_EncodePriority+0x30>
 8001852:	69fb      	ldr	r3, [r7, #28]
 8001854:	3b03      	subs	r3, #3
 8001856:	e000      	b.n	800185a <NVIC_EncodePriority+0x32>
 8001858:	2300      	movs	r3, #0
 800185a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800185c:	f04f 32ff 	mov.w	r2, #4294967295
 8001860:	69bb      	ldr	r3, [r7, #24]
 8001862:	fa02 f303 	lsl.w	r3, r2, r3
 8001866:	43da      	mvns	r2, r3
 8001868:	68bb      	ldr	r3, [r7, #8]
 800186a:	401a      	ands	r2, r3
 800186c:	697b      	ldr	r3, [r7, #20]
 800186e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001870:	f04f 31ff 	mov.w	r1, #4294967295
 8001874:	697b      	ldr	r3, [r7, #20]
 8001876:	fa01 f303 	lsl.w	r3, r1, r3
 800187a:	43d9      	mvns	r1, r3
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001880:	4313      	orrs	r3, r2
         );
}
 8001882:	4618      	mov	r0, r3
 8001884:	3724      	adds	r7, #36	; 0x24
 8001886:	46bd      	mov	sp, r7
 8001888:	bc80      	pop	{r7}
 800188a:	4770      	bx	lr

0800188c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
 8001892:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	3b01      	subs	r3, #1
 8001898:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800189c:	d301      	bcc.n	80018a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800189e:	2301      	movs	r3, #1
 80018a0:	e00f      	b.n	80018c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80018a2:	4a0a      	ldr	r2, [pc, #40]	; (80018cc <SysTick_Config+0x40>)
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	3b01      	subs	r3, #1
 80018a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80018aa:	210f      	movs	r1, #15
 80018ac:	f04f 30ff 	mov.w	r0, #4294967295
 80018b0:	f7ff ff90 	bl	80017d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80018b4:	4b05      	ldr	r3, [pc, #20]	; (80018cc <SysTick_Config+0x40>)
 80018b6:	2200      	movs	r2, #0
 80018b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80018ba:	4b04      	ldr	r3, [pc, #16]	; (80018cc <SysTick_Config+0x40>)
 80018bc:	2207      	movs	r2, #7
 80018be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80018c0:	2300      	movs	r3, #0
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	3708      	adds	r7, #8
 80018c6:	46bd      	mov	sp, r7
 80018c8:	bd80      	pop	{r7, pc}
 80018ca:	bf00      	nop
 80018cc:	e000e010 	.word	0xe000e010

080018d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b082      	sub	sp, #8
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80018d8:	6878      	ldr	r0, [r7, #4]
 80018da:	f7ff ff2d 	bl	8001738 <__NVIC_SetPriorityGrouping>
}
 80018de:	bf00      	nop
 80018e0:	3708      	adds	r7, #8
 80018e2:	46bd      	mov	sp, r7
 80018e4:	bd80      	pop	{r7, pc}

080018e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80018e6:	b580      	push	{r7, lr}
 80018e8:	b086      	sub	sp, #24
 80018ea:	af00      	add	r7, sp, #0
 80018ec:	4603      	mov	r3, r0
 80018ee:	60b9      	str	r1, [r7, #8]
 80018f0:	607a      	str	r2, [r7, #4]
 80018f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80018f4:	2300      	movs	r3, #0
 80018f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80018f8:	f7ff ff42 	bl	8001780 <__NVIC_GetPriorityGrouping>
 80018fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80018fe:	687a      	ldr	r2, [r7, #4]
 8001900:	68b9      	ldr	r1, [r7, #8]
 8001902:	6978      	ldr	r0, [r7, #20]
 8001904:	f7ff ff90 	bl	8001828 <NVIC_EncodePriority>
 8001908:	4602      	mov	r2, r0
 800190a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800190e:	4611      	mov	r1, r2
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff5f 	bl	80017d4 <__NVIC_SetPriority>
}
 8001916:	bf00      	nop
 8001918:	3718      	adds	r7, #24
 800191a:	46bd      	mov	sp, r7
 800191c:	bd80      	pop	{r7, pc}

0800191e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800191e:	b580      	push	{r7, lr}
 8001920:	b082      	sub	sp, #8
 8001922:	af00      	add	r7, sp, #0
 8001924:	4603      	mov	r3, r0
 8001926:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001928:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800192c:	4618      	mov	r0, r3
 800192e:	f7ff ff35 	bl	800179c <__NVIC_EnableIRQ>
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}

0800193a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800193a:	b580      	push	{r7, lr}
 800193c:	b082      	sub	sp, #8
 800193e:	af00      	add	r7, sp, #0
 8001940:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f7ff ffa2 	bl	800188c <SysTick_Config>
 8001948:	4603      	mov	r3, r0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}
	...

08001954 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001954:	b480      	push	{r7}
 8001956:	b08b      	sub	sp, #44	; 0x2c
 8001958:	af00      	add	r7, sp, #0
 800195a:	6078      	str	r0, [r7, #4]
 800195c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800195e:	2300      	movs	r3, #0
 8001960:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001962:	2300      	movs	r3, #0
 8001964:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001966:	e148      	b.n	8001bfa <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001968:	2201      	movs	r2, #1
 800196a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196c:	fa02 f303 	lsl.w	r3, r2, r3
 8001970:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001972:	683b      	ldr	r3, [r7, #0]
 8001974:	681b      	ldr	r3, [r3, #0]
 8001976:	69fa      	ldr	r2, [r7, #28]
 8001978:	4013      	ands	r3, r2
 800197a:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	69fb      	ldr	r3, [r7, #28]
 8001980:	429a      	cmp	r2, r3
 8001982:	f040 8137 	bne.w	8001bf4 <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	4aa3      	ldr	r2, [pc, #652]	; (8001c18 <HAL_GPIO_Init+0x2c4>)
 800198c:	4293      	cmp	r3, r2
 800198e:	d05e      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 8001990:	4aa1      	ldr	r2, [pc, #644]	; (8001c18 <HAL_GPIO_Init+0x2c4>)
 8001992:	4293      	cmp	r3, r2
 8001994:	d875      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 8001996:	4aa1      	ldr	r2, [pc, #644]	; (8001c1c <HAL_GPIO_Init+0x2c8>)
 8001998:	4293      	cmp	r3, r2
 800199a:	d058      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 800199c:	4a9f      	ldr	r2, [pc, #636]	; (8001c1c <HAL_GPIO_Init+0x2c8>)
 800199e:	4293      	cmp	r3, r2
 80019a0:	d86f      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019a2:	4a9f      	ldr	r2, [pc, #636]	; (8001c20 <HAL_GPIO_Init+0x2cc>)
 80019a4:	4293      	cmp	r3, r2
 80019a6:	d052      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 80019a8:	4a9d      	ldr	r2, [pc, #628]	; (8001c20 <HAL_GPIO_Init+0x2cc>)
 80019aa:	4293      	cmp	r3, r2
 80019ac:	d869      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019ae:	4a9d      	ldr	r2, [pc, #628]	; (8001c24 <HAL_GPIO_Init+0x2d0>)
 80019b0:	4293      	cmp	r3, r2
 80019b2:	d04c      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 80019b4:	4a9b      	ldr	r2, [pc, #620]	; (8001c24 <HAL_GPIO_Init+0x2d0>)
 80019b6:	4293      	cmp	r3, r2
 80019b8:	d863      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019ba:	4a9b      	ldr	r2, [pc, #620]	; (8001c28 <HAL_GPIO_Init+0x2d4>)
 80019bc:	4293      	cmp	r3, r2
 80019be:	d046      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
 80019c0:	4a99      	ldr	r2, [pc, #612]	; (8001c28 <HAL_GPIO_Init+0x2d4>)
 80019c2:	4293      	cmp	r3, r2
 80019c4:	d85d      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019c6:	2b12      	cmp	r3, #18
 80019c8:	d82a      	bhi.n	8001a20 <HAL_GPIO_Init+0xcc>
 80019ca:	2b12      	cmp	r3, #18
 80019cc:	d859      	bhi.n	8001a82 <HAL_GPIO_Init+0x12e>
 80019ce:	a201      	add	r2, pc, #4	; (adr r2, 80019d4 <HAL_GPIO_Init+0x80>)
 80019d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80019d4:	08001a4f 	.word	0x08001a4f
 80019d8:	08001a29 	.word	0x08001a29
 80019dc:	08001a3b 	.word	0x08001a3b
 80019e0:	08001a7d 	.word	0x08001a7d
 80019e4:	08001a83 	.word	0x08001a83
 80019e8:	08001a83 	.word	0x08001a83
 80019ec:	08001a83 	.word	0x08001a83
 80019f0:	08001a83 	.word	0x08001a83
 80019f4:	08001a83 	.word	0x08001a83
 80019f8:	08001a83 	.word	0x08001a83
 80019fc:	08001a83 	.word	0x08001a83
 8001a00:	08001a83 	.word	0x08001a83
 8001a04:	08001a83 	.word	0x08001a83
 8001a08:	08001a83 	.word	0x08001a83
 8001a0c:	08001a83 	.word	0x08001a83
 8001a10:	08001a83 	.word	0x08001a83
 8001a14:	08001a83 	.word	0x08001a83
 8001a18:	08001a31 	.word	0x08001a31
 8001a1c:	08001a45 	.word	0x08001a45
 8001a20:	4a82      	ldr	r2, [pc, #520]	; (8001c2c <HAL_GPIO_Init+0x2d8>)
 8001a22:	4293      	cmp	r3, r2
 8001a24:	d013      	beq.n	8001a4e <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001a26:	e02c      	b.n	8001a82 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001a28:	683b      	ldr	r3, [r7, #0]
 8001a2a:	68db      	ldr	r3, [r3, #12]
 8001a2c:	623b      	str	r3, [r7, #32]
          break;
 8001a2e:	e029      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001a30:	683b      	ldr	r3, [r7, #0]
 8001a32:	68db      	ldr	r3, [r3, #12]
 8001a34:	3304      	adds	r3, #4
 8001a36:	623b      	str	r3, [r7, #32]
          break;
 8001a38:	e024      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001a3a:	683b      	ldr	r3, [r7, #0]
 8001a3c:	68db      	ldr	r3, [r3, #12]
 8001a3e:	3308      	adds	r3, #8
 8001a40:	623b      	str	r3, [r7, #32]
          break;
 8001a42:	e01f      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	68db      	ldr	r3, [r3, #12]
 8001a48:	330c      	adds	r3, #12
 8001a4a:	623b      	str	r3, [r7, #32]
          break;
 8001a4c:	e01a      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001a4e:	683b      	ldr	r3, [r7, #0]
 8001a50:	689b      	ldr	r3, [r3, #8]
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d102      	bne.n	8001a5c <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001a56:	2304      	movs	r3, #4
 8001a58:	623b      	str	r3, [r7, #32]
          break;
 8001a5a:	e013      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001a5c:	683b      	ldr	r3, [r7, #0]
 8001a5e:	689b      	ldr	r3, [r3, #8]
 8001a60:	2b01      	cmp	r3, #1
 8001a62:	d105      	bne.n	8001a70 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a64:	2308      	movs	r3, #8
 8001a66:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	69fa      	ldr	r2, [r7, #28]
 8001a6c:	611a      	str	r2, [r3, #16]
          break;
 8001a6e:	e009      	b.n	8001a84 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001a70:	2308      	movs	r3, #8
 8001a72:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	69fa      	ldr	r2, [r7, #28]
 8001a78:	615a      	str	r2, [r3, #20]
          break;
 8001a7a:	e003      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	623b      	str	r3, [r7, #32]
          break;
 8001a80:	e000      	b.n	8001a84 <HAL_GPIO_Init+0x130>
          break;
 8001a82:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	2bff      	cmp	r3, #255	; 0xff
 8001a88:	d801      	bhi.n	8001a8e <HAL_GPIO_Init+0x13a>
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	e001      	b.n	8001a92 <HAL_GPIO_Init+0x13e>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	3304      	adds	r3, #4
 8001a92:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001a94:	69bb      	ldr	r3, [r7, #24]
 8001a96:	2bff      	cmp	r3, #255	; 0xff
 8001a98:	d802      	bhi.n	8001aa0 <HAL_GPIO_Init+0x14c>
 8001a9a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	e002      	b.n	8001aa6 <HAL_GPIO_Init+0x152>
 8001aa0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001aa2:	3b08      	subs	r3, #8
 8001aa4:	009b      	lsls	r3, r3, #2
 8001aa6:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	681a      	ldr	r2, [r3, #0]
 8001aac:	210f      	movs	r1, #15
 8001aae:	693b      	ldr	r3, [r7, #16]
 8001ab0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ab4:	43db      	mvns	r3, r3
 8001ab6:	401a      	ands	r2, r3
 8001ab8:	6a39      	ldr	r1, [r7, #32]
 8001aba:	693b      	ldr	r3, [r7, #16]
 8001abc:	fa01 f303 	lsl.w	r3, r1, r3
 8001ac0:	431a      	orrs	r2, r3
 8001ac2:	697b      	ldr	r3, [r7, #20]
 8001ac4:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	685b      	ldr	r3, [r3, #4]
 8001aca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	f000 8090 	beq.w	8001bf4 <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001ad4:	4b56      	ldr	r3, [pc, #344]	; (8001c30 <HAL_GPIO_Init+0x2dc>)
 8001ad6:	699b      	ldr	r3, [r3, #24]
 8001ad8:	4a55      	ldr	r2, [pc, #340]	; (8001c30 <HAL_GPIO_Init+0x2dc>)
 8001ada:	f043 0301 	orr.w	r3, r3, #1
 8001ade:	6193      	str	r3, [r2, #24]
 8001ae0:	4b53      	ldr	r3, [pc, #332]	; (8001c30 <HAL_GPIO_Init+0x2dc>)
 8001ae2:	699b      	ldr	r3, [r3, #24]
 8001ae4:	f003 0301 	and.w	r3, r3, #1
 8001ae8:	60bb      	str	r3, [r7, #8]
 8001aea:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001aec:	4a51      	ldr	r2, [pc, #324]	; (8001c34 <HAL_GPIO_Init+0x2e0>)
 8001aee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001af0:	089b      	lsrs	r3, r3, #2
 8001af2:	3302      	adds	r3, #2
 8001af4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001af8:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001afa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001afc:	f003 0303 	and.w	r3, r3, #3
 8001b00:	009b      	lsls	r3, r3, #2
 8001b02:	220f      	movs	r2, #15
 8001b04:	fa02 f303 	lsl.w	r3, r2, r3
 8001b08:	43db      	mvns	r3, r3
 8001b0a:	68fa      	ldr	r2, [r7, #12]
 8001b0c:	4013      	ands	r3, r2
 8001b0e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	4a49      	ldr	r2, [pc, #292]	; (8001c38 <HAL_GPIO_Init+0x2e4>)
 8001b14:	4293      	cmp	r3, r2
 8001b16:	d00d      	beq.n	8001b34 <HAL_GPIO_Init+0x1e0>
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	4a48      	ldr	r2, [pc, #288]	; (8001c3c <HAL_GPIO_Init+0x2e8>)
 8001b1c:	4293      	cmp	r3, r2
 8001b1e:	d007      	beq.n	8001b30 <HAL_GPIO_Init+0x1dc>
 8001b20:	687b      	ldr	r3, [r7, #4]
 8001b22:	4a47      	ldr	r2, [pc, #284]	; (8001c40 <HAL_GPIO_Init+0x2ec>)
 8001b24:	4293      	cmp	r3, r2
 8001b26:	d101      	bne.n	8001b2c <HAL_GPIO_Init+0x1d8>
 8001b28:	2302      	movs	r3, #2
 8001b2a:	e004      	b.n	8001b36 <HAL_GPIO_Init+0x1e2>
 8001b2c:	2303      	movs	r3, #3
 8001b2e:	e002      	b.n	8001b36 <HAL_GPIO_Init+0x1e2>
 8001b30:	2301      	movs	r3, #1
 8001b32:	e000      	b.n	8001b36 <HAL_GPIO_Init+0x1e2>
 8001b34:	2300      	movs	r3, #0
 8001b36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b38:	f002 0203 	and.w	r2, r2, #3
 8001b3c:	0092      	lsls	r2, r2, #2
 8001b3e:	4093      	lsls	r3, r2
 8001b40:	68fa      	ldr	r2, [r7, #12]
 8001b42:	4313      	orrs	r3, r2
 8001b44:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001b46:	493b      	ldr	r1, [pc, #236]	; (8001c34 <HAL_GPIO_Init+0x2e0>)
 8001b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b4a:	089b      	lsrs	r3, r3, #2
 8001b4c:	3302      	adds	r3, #2
 8001b4e:	68fa      	ldr	r2, [r7, #12]
 8001b50:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	685b      	ldr	r3, [r3, #4]
 8001b58:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d006      	beq.n	8001b6e <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001b60:	4b38      	ldr	r3, [pc, #224]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b62:	689a      	ldr	r2, [r3, #8]
 8001b64:	4937      	ldr	r1, [pc, #220]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b66:	69bb      	ldr	r3, [r7, #24]
 8001b68:	4313      	orrs	r3, r2
 8001b6a:	608b      	str	r3, [r1, #8]
 8001b6c:	e006      	b.n	8001b7c <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001b6e:	4b35      	ldr	r3, [pc, #212]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b70:	689a      	ldr	r2, [r3, #8]
 8001b72:	69bb      	ldr	r3, [r7, #24]
 8001b74:	43db      	mvns	r3, r3
 8001b76:	4933      	ldr	r1, [pc, #204]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b78:	4013      	ands	r3, r2
 8001b7a:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001b7c:	683b      	ldr	r3, [r7, #0]
 8001b7e:	685b      	ldr	r3, [r3, #4]
 8001b80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d006      	beq.n	8001b96 <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001b88:	4b2e      	ldr	r3, [pc, #184]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b8a:	68da      	ldr	r2, [r3, #12]
 8001b8c:	492d      	ldr	r1, [pc, #180]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b8e:	69bb      	ldr	r3, [r7, #24]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	60cb      	str	r3, [r1, #12]
 8001b94:	e006      	b.n	8001ba4 <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001b96:	4b2b      	ldr	r3, [pc, #172]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001b98:	68da      	ldr	r2, [r3, #12]
 8001b9a:	69bb      	ldr	r3, [r7, #24]
 8001b9c:	43db      	mvns	r3, r3
 8001b9e:	4929      	ldr	r1, [pc, #164]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001ba0:	4013      	ands	r3, r2
 8001ba2:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	685b      	ldr	r3, [r3, #4]
 8001ba8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d006      	beq.n	8001bbe <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001bb0:	4b24      	ldr	r3, [pc, #144]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bb2:	685a      	ldr	r2, [r3, #4]
 8001bb4:	4923      	ldr	r1, [pc, #140]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bb6:	69bb      	ldr	r3, [r7, #24]
 8001bb8:	4313      	orrs	r3, r2
 8001bba:	604b      	str	r3, [r1, #4]
 8001bbc:	e006      	b.n	8001bcc <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001bbe:	4b21      	ldr	r3, [pc, #132]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bc0:	685a      	ldr	r2, [r3, #4]
 8001bc2:	69bb      	ldr	r3, [r7, #24]
 8001bc4:	43db      	mvns	r3, r3
 8001bc6:	491f      	ldr	r1, [pc, #124]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bc8:	4013      	ands	r3, r2
 8001bca:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001bcc:	683b      	ldr	r3, [r7, #0]
 8001bce:	685b      	ldr	r3, [r3, #4]
 8001bd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d006      	beq.n	8001be6 <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001bd8:	4b1a      	ldr	r3, [pc, #104]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bda:	681a      	ldr	r2, [r3, #0]
 8001bdc:	4919      	ldr	r1, [pc, #100]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bde:	69bb      	ldr	r3, [r7, #24]
 8001be0:	4313      	orrs	r3, r2
 8001be2:	600b      	str	r3, [r1, #0]
 8001be4:	e006      	b.n	8001bf4 <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001be6:	4b17      	ldr	r3, [pc, #92]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001be8:	681a      	ldr	r2, [r3, #0]
 8001bea:	69bb      	ldr	r3, [r7, #24]
 8001bec:	43db      	mvns	r3, r3
 8001bee:	4915      	ldr	r1, [pc, #84]	; (8001c44 <HAL_GPIO_Init+0x2f0>)
 8001bf0:	4013      	ands	r3, r2
 8001bf2:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001bf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bf6:	3301      	adds	r3, #1
 8001bf8:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	681a      	ldr	r2, [r3, #0]
 8001bfe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c00:	fa22 f303 	lsr.w	r3, r2, r3
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f47f aeaf 	bne.w	8001968 <HAL_GPIO_Init+0x14>
  }
}
 8001c0a:	bf00      	nop
 8001c0c:	bf00      	nop
 8001c0e:	372c      	adds	r7, #44	; 0x2c
 8001c10:	46bd      	mov	sp, r7
 8001c12:	bc80      	pop	{r7}
 8001c14:	4770      	bx	lr
 8001c16:	bf00      	nop
 8001c18:	10320000 	.word	0x10320000
 8001c1c:	10310000 	.word	0x10310000
 8001c20:	10220000 	.word	0x10220000
 8001c24:	10210000 	.word	0x10210000
 8001c28:	10120000 	.word	0x10120000
 8001c2c:	10110000 	.word	0x10110000
 8001c30:	40021000 	.word	0x40021000
 8001c34:	40010000 	.word	0x40010000
 8001c38:	40010800 	.word	0x40010800
 8001c3c:	40010c00 	.word	0x40010c00
 8001c40:	40011000 	.word	0x40011000
 8001c44:	40010400 	.word	0x40010400

08001c48 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001c48:	b480      	push	{r7}
 8001c4a:	b085      	sub	sp, #20
 8001c4c:	af00      	add	r7, sp, #0
 8001c4e:	6078      	str	r0, [r7, #4]
 8001c50:	460b      	mov	r3, r1
 8001c52:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	689a      	ldr	r2, [r3, #8]
 8001c58:	887b      	ldrh	r3, [r7, #2]
 8001c5a:	4013      	ands	r3, r2
 8001c5c:	2b00      	cmp	r3, #0
 8001c5e:	d002      	beq.n	8001c66 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001c60:	2301      	movs	r3, #1
 8001c62:	73fb      	strb	r3, [r7, #15]
 8001c64:	e001      	b.n	8001c6a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001c66:	2300      	movs	r3, #0
 8001c68:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001c6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	3714      	adds	r7, #20
 8001c70:	46bd      	mov	sp, r7
 8001c72:	bc80      	pop	{r7}
 8001c74:	4770      	bx	lr

08001c76 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001c76:	b480      	push	{r7}
 8001c78:	b083      	sub	sp, #12
 8001c7a:	af00      	add	r7, sp, #0
 8001c7c:	6078      	str	r0, [r7, #4]
 8001c7e:	460b      	mov	r3, r1
 8001c80:	807b      	strh	r3, [r7, #2]
 8001c82:	4613      	mov	r3, r2
 8001c84:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001c86:	787b      	ldrb	r3, [r7, #1]
 8001c88:	2b00      	cmp	r3, #0
 8001c8a:	d003      	beq.n	8001c94 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001c8c:	887a      	ldrh	r2, [r7, #2]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001c92:	e003      	b.n	8001c9c <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001c94:	887b      	ldrh	r3, [r7, #2]
 8001c96:	041a      	lsls	r2, r3, #16
 8001c98:	687b      	ldr	r3, [r7, #4]
 8001c9a:	611a      	str	r2, [r3, #16]
}
 8001c9c:	bf00      	nop
 8001c9e:	370c      	adds	r7, #12
 8001ca0:	46bd      	mov	sp, r7
 8001ca2:	bc80      	pop	{r7}
 8001ca4:	4770      	bx	lr

08001ca6 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001ca6:	b480      	push	{r7}
 8001ca8:	b085      	sub	sp, #20
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	6078      	str	r0, [r7, #4]
 8001cae:	460b      	mov	r3, r1
 8001cb0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001cb2:	687b      	ldr	r3, [r7, #4]
 8001cb4:	68db      	ldr	r3, [r3, #12]
 8001cb6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001cb8:	887a      	ldrh	r2, [r7, #2]
 8001cba:	68fb      	ldr	r3, [r7, #12]
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	041a      	lsls	r2, r3, #16
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	43d9      	mvns	r1, r3
 8001cc4:	887b      	ldrh	r3, [r7, #2]
 8001cc6:	400b      	ands	r3, r1
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	611a      	str	r2, [r3, #16]
}
 8001cce:	bf00      	nop
 8001cd0:	3714      	adds	r7, #20
 8001cd2:	46bd      	mov	sp, r7
 8001cd4:	bc80      	pop	{r7}
 8001cd6:	4770      	bx	lr

08001cd8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001cd8:	b580      	push	{r7, lr}
 8001cda:	b086      	sub	sp, #24
 8001cdc:	af00      	add	r7, sp, #0
 8001cde:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d101      	bne.n	8001cea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	e26c      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	681b      	ldr	r3, [r3, #0]
 8001cee:	f003 0301 	and.w	r3, r3, #1
 8001cf2:	2b00      	cmp	r3, #0
 8001cf4:	f000 8087 	beq.w	8001e06 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001cf8:	4b92      	ldr	r3, [pc, #584]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001cfa:	685b      	ldr	r3, [r3, #4]
 8001cfc:	f003 030c 	and.w	r3, r3, #12
 8001d00:	2b04      	cmp	r3, #4
 8001d02:	d00c      	beq.n	8001d1e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001d04:	4b8f      	ldr	r3, [pc, #572]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d06:	685b      	ldr	r3, [r3, #4]
 8001d08:	f003 030c 	and.w	r3, r3, #12
 8001d0c:	2b08      	cmp	r3, #8
 8001d0e:	d112      	bne.n	8001d36 <HAL_RCC_OscConfig+0x5e>
 8001d10:	4b8c      	ldr	r3, [pc, #560]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d18:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d1c:	d10b      	bne.n	8001d36 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001d1e:	4b89      	ldr	r3, [pc, #548]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d06c      	beq.n	8001e04 <HAL_RCC_OscConfig+0x12c>
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	685b      	ldr	r3, [r3, #4]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d168      	bne.n	8001e04 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001d32:	2301      	movs	r3, #1
 8001d34:	e246      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	685b      	ldr	r3, [r3, #4]
 8001d3a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001d3e:	d106      	bne.n	8001d4e <HAL_RCC_OscConfig+0x76>
 8001d40:	4b80      	ldr	r3, [pc, #512]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	4a7f      	ldr	r2, [pc, #508]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d46:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d4a:	6013      	str	r3, [r2, #0]
 8001d4c:	e02e      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	685b      	ldr	r3, [r3, #4]
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	d10c      	bne.n	8001d70 <HAL_RCC_OscConfig+0x98>
 8001d56:	4b7b      	ldr	r3, [pc, #492]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4a7a      	ldr	r2, [pc, #488]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d5c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d60:	6013      	str	r3, [r2, #0]
 8001d62:	4b78      	ldr	r3, [pc, #480]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	4a77      	ldr	r2, [pc, #476]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d68:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001d6c:	6013      	str	r3, [r2, #0]
 8001d6e:	e01d      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	685b      	ldr	r3, [r3, #4]
 8001d74:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001d78:	d10c      	bne.n	8001d94 <HAL_RCC_OscConfig+0xbc>
 8001d7a:	4b72      	ldr	r3, [pc, #456]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	4a71      	ldr	r2, [pc, #452]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d80:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001d84:	6013      	str	r3, [r2, #0]
 8001d86:	4b6f      	ldr	r3, [pc, #444]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	4a6e      	ldr	r2, [pc, #440]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d8c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001d90:	6013      	str	r3, [r2, #0]
 8001d92:	e00b      	b.n	8001dac <HAL_RCC_OscConfig+0xd4>
 8001d94:	4b6b      	ldr	r3, [pc, #428]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d96:	681b      	ldr	r3, [r3, #0]
 8001d98:	4a6a      	ldr	r2, [pc, #424]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001d9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001d9e:	6013      	str	r3, [r2, #0]
 8001da0:	4b68      	ldr	r3, [pc, #416]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001da2:	681b      	ldr	r3, [r3, #0]
 8001da4:	4a67      	ldr	r2, [pc, #412]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001da6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001daa:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	2b00      	cmp	r3, #0
 8001db2:	d013      	beq.n	8001ddc <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001db4:	f7ff fcb6 	bl	8001724 <HAL_GetTick>
 8001db8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dba:	e008      	b.n	8001dce <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001dbc:	f7ff fcb2 	bl	8001724 <HAL_GetTick>
 8001dc0:	4602      	mov	r2, r0
 8001dc2:	693b      	ldr	r3, [r7, #16]
 8001dc4:	1ad3      	subs	r3, r2, r3
 8001dc6:	2b64      	cmp	r3, #100	; 0x64
 8001dc8:	d901      	bls.n	8001dce <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001dca:	2303      	movs	r3, #3
 8001dcc:	e1fa      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001dce:	4b5d      	ldr	r3, [pc, #372]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d0f0      	beq.n	8001dbc <HAL_RCC_OscConfig+0xe4>
 8001dda:	e014      	b.n	8001e06 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001ddc:	f7ff fca2 	bl	8001724 <HAL_GetTick>
 8001de0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001de2:	e008      	b.n	8001df6 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001de4:	f7ff fc9e 	bl	8001724 <HAL_GetTick>
 8001de8:	4602      	mov	r2, r0
 8001dea:	693b      	ldr	r3, [r7, #16]
 8001dec:	1ad3      	subs	r3, r2, r3
 8001dee:	2b64      	cmp	r3, #100	; 0x64
 8001df0:	d901      	bls.n	8001df6 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001df2:	2303      	movs	r3, #3
 8001df4:	e1e6      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001df6:	4b53      	ldr	r3, [pc, #332]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001df8:	681b      	ldr	r3, [r3, #0]
 8001dfa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d1f0      	bne.n	8001de4 <HAL_RCC_OscConfig+0x10c>
 8001e02:	e000      	b.n	8001e06 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001e04:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0302 	and.w	r3, r3, #2
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d063      	beq.n	8001eda <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001e12:	4b4c      	ldr	r3, [pc, #304]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e14:	685b      	ldr	r3, [r3, #4]
 8001e16:	f003 030c 	and.w	r3, r3, #12
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d00b      	beq.n	8001e36 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001e1e:	4b49      	ldr	r3, [pc, #292]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e20:	685b      	ldr	r3, [r3, #4]
 8001e22:	f003 030c 	and.w	r3, r3, #12
 8001e26:	2b08      	cmp	r3, #8
 8001e28:	d11c      	bne.n	8001e64 <HAL_RCC_OscConfig+0x18c>
 8001e2a:	4b46      	ldr	r3, [pc, #280]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e2c:	685b      	ldr	r3, [r3, #4]
 8001e2e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d116      	bne.n	8001e64 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e36:	4b43      	ldr	r3, [pc, #268]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e38:	681b      	ldr	r3, [r3, #0]
 8001e3a:	f003 0302 	and.w	r3, r3, #2
 8001e3e:	2b00      	cmp	r3, #0
 8001e40:	d005      	beq.n	8001e4e <HAL_RCC_OscConfig+0x176>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	691b      	ldr	r3, [r3, #16]
 8001e46:	2b01      	cmp	r3, #1
 8001e48:	d001      	beq.n	8001e4e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8001e4a:	2301      	movs	r3, #1
 8001e4c:	e1ba      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e4e:	4b3d      	ldr	r3, [pc, #244]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	695b      	ldr	r3, [r3, #20]
 8001e5a:	00db      	lsls	r3, r3, #3
 8001e5c:	4939      	ldr	r1, [pc, #228]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e5e:	4313      	orrs	r3, r2
 8001e60:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001e62:	e03a      	b.n	8001eda <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	691b      	ldr	r3, [r3, #16]
 8001e68:	2b00      	cmp	r3, #0
 8001e6a:	d020      	beq.n	8001eae <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001e6c:	4b36      	ldr	r3, [pc, #216]	; (8001f48 <HAL_RCC_OscConfig+0x270>)
 8001e6e:	2201      	movs	r2, #1
 8001e70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001e72:	f7ff fc57 	bl	8001724 <HAL_GetTick>
 8001e76:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e78:	e008      	b.n	8001e8c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001e7a:	f7ff fc53 	bl	8001724 <HAL_GetTick>
 8001e7e:	4602      	mov	r2, r0
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	1ad3      	subs	r3, r2, r3
 8001e84:	2b02      	cmp	r3, #2
 8001e86:	d901      	bls.n	8001e8c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8001e88:	2303      	movs	r3, #3
 8001e8a:	e19b      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001e8c:	4b2d      	ldr	r3, [pc, #180]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	f003 0302 	and.w	r3, r3, #2
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d0f0      	beq.n	8001e7a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001e98:	4b2a      	ldr	r3, [pc, #168]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001e9a:	681b      	ldr	r3, [r3, #0]
 8001e9c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	695b      	ldr	r3, [r3, #20]
 8001ea4:	00db      	lsls	r3, r3, #3
 8001ea6:	4927      	ldr	r1, [pc, #156]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001ea8:	4313      	orrs	r3, r2
 8001eaa:	600b      	str	r3, [r1, #0]
 8001eac:	e015      	b.n	8001eda <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001eae:	4b26      	ldr	r3, [pc, #152]	; (8001f48 <HAL_RCC_OscConfig+0x270>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001eb4:	f7ff fc36 	bl	8001724 <HAL_GetTick>
 8001eb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001eba:	e008      	b.n	8001ece <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001ebc:	f7ff fc32 	bl	8001724 <HAL_GetTick>
 8001ec0:	4602      	mov	r2, r0
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	1ad3      	subs	r3, r2, r3
 8001ec6:	2b02      	cmp	r3, #2
 8001ec8:	d901      	bls.n	8001ece <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8001eca:	2303      	movs	r3, #3
 8001ecc:	e17a      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001ece:	4b1d      	ldr	r3, [pc, #116]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001ed0:	681b      	ldr	r3, [r3, #0]
 8001ed2:	f003 0302 	and.w	r3, r3, #2
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d1f0      	bne.n	8001ebc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f003 0308 	and.w	r3, r3, #8
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d03a      	beq.n	8001f5c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	699b      	ldr	r3, [r3, #24]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d019      	beq.n	8001f22 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001eee:	4b17      	ldr	r3, [pc, #92]	; (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ef4:	f7ff fc16 	bl	8001724 <HAL_GetTick>
 8001ef8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001efa:	e008      	b.n	8001f0e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001efc:	f7ff fc12 	bl	8001724 <HAL_GetTick>
 8001f00:	4602      	mov	r2, r0
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	1ad3      	subs	r3, r2, r3
 8001f06:	2b02      	cmp	r3, #2
 8001f08:	d901      	bls.n	8001f0e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8001f0a:	2303      	movs	r3, #3
 8001f0c:	e15a      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001f0e:	4b0d      	ldr	r3, [pc, #52]	; (8001f44 <HAL_RCC_OscConfig+0x26c>)
 8001f10:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f12:	f003 0302 	and.w	r3, r3, #2
 8001f16:	2b00      	cmp	r3, #0
 8001f18:	d0f0      	beq.n	8001efc <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8001f1a:	2001      	movs	r0, #1
 8001f1c:	f000 fa9a 	bl	8002454 <RCC_Delay>
 8001f20:	e01c      	b.n	8001f5c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001f22:	4b0a      	ldr	r3, [pc, #40]	; (8001f4c <HAL_RCC_OscConfig+0x274>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001f28:	f7ff fbfc 	bl	8001724 <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f2e:	e00f      	b.n	8001f50 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001f30:	f7ff fbf8 	bl	8001724 <HAL_GetTick>
 8001f34:	4602      	mov	r2, r0
 8001f36:	693b      	ldr	r3, [r7, #16]
 8001f38:	1ad3      	subs	r3, r2, r3
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	d908      	bls.n	8001f50 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001f3e:	2303      	movs	r3, #3
 8001f40:	e140      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
 8001f42:	bf00      	nop
 8001f44:	40021000 	.word	0x40021000
 8001f48:	42420000 	.word	0x42420000
 8001f4c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001f50:	4b9e      	ldr	r3, [pc, #632]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f52:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001f54:	f003 0302 	and.w	r3, r3, #2
 8001f58:	2b00      	cmp	r3, #0
 8001f5a:	d1e9      	bne.n	8001f30 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	f003 0304 	and.w	r3, r3, #4
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	f000 80a6 	beq.w	80020b6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001f6e:	4b97      	ldr	r3, [pc, #604]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f70:	69db      	ldr	r3, [r3, #28]
 8001f72:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f76:	2b00      	cmp	r3, #0
 8001f78:	d10d      	bne.n	8001f96 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001f7a:	4b94      	ldr	r3, [pc, #592]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f7c:	69db      	ldr	r3, [r3, #28]
 8001f7e:	4a93      	ldr	r2, [pc, #588]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f80:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f84:	61d3      	str	r3, [r2, #28]
 8001f86:	4b91      	ldr	r3, [pc, #580]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001f88:	69db      	ldr	r3, [r3, #28]
 8001f8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f8e:	60bb      	str	r3, [r7, #8]
 8001f90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001f92:	2301      	movs	r3, #1
 8001f94:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001f96:	4b8e      	ldr	r3, [pc, #568]	; (80021d0 <HAL_RCC_OscConfig+0x4f8>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d118      	bne.n	8001fd4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001fa2:	4b8b      	ldr	r3, [pc, #556]	; (80021d0 <HAL_RCC_OscConfig+0x4f8>)
 8001fa4:	681b      	ldr	r3, [r3, #0]
 8001fa6:	4a8a      	ldr	r2, [pc, #552]	; (80021d0 <HAL_RCC_OscConfig+0x4f8>)
 8001fa8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001fae:	f7ff fbb9 	bl	8001724 <HAL_GetTick>
 8001fb2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fb4:	e008      	b.n	8001fc8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001fb6:	f7ff fbb5 	bl	8001724 <HAL_GetTick>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	693b      	ldr	r3, [r7, #16]
 8001fbe:	1ad3      	subs	r3, r2, r3
 8001fc0:	2b64      	cmp	r3, #100	; 0x64
 8001fc2:	d901      	bls.n	8001fc8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8001fc4:	2303      	movs	r3, #3
 8001fc6:	e0fd      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001fc8:	4b81      	ldr	r3, [pc, #516]	; (80021d0 <HAL_RCC_OscConfig+0x4f8>)
 8001fca:	681b      	ldr	r3, [r3, #0]
 8001fcc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d0f0      	beq.n	8001fb6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	68db      	ldr	r3, [r3, #12]
 8001fd8:	2b01      	cmp	r3, #1
 8001fda:	d106      	bne.n	8001fea <HAL_RCC_OscConfig+0x312>
 8001fdc:	4b7b      	ldr	r3, [pc, #492]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001fde:	6a1b      	ldr	r3, [r3, #32]
 8001fe0:	4a7a      	ldr	r2, [pc, #488]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001fe2:	f043 0301 	orr.w	r3, r3, #1
 8001fe6:	6213      	str	r3, [r2, #32]
 8001fe8:	e02d      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	68db      	ldr	r3, [r3, #12]
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d10c      	bne.n	800200c <HAL_RCC_OscConfig+0x334>
 8001ff2:	4b76      	ldr	r3, [pc, #472]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001ff4:	6a1b      	ldr	r3, [r3, #32]
 8001ff6:	4a75      	ldr	r2, [pc, #468]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8001ff8:	f023 0301 	bic.w	r3, r3, #1
 8001ffc:	6213      	str	r3, [r2, #32]
 8001ffe:	4b73      	ldr	r3, [pc, #460]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002000:	6a1b      	ldr	r3, [r3, #32]
 8002002:	4a72      	ldr	r2, [pc, #456]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002004:	f023 0304 	bic.w	r3, r3, #4
 8002008:	6213      	str	r3, [r2, #32]
 800200a:	e01c      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	68db      	ldr	r3, [r3, #12]
 8002010:	2b05      	cmp	r3, #5
 8002012:	d10c      	bne.n	800202e <HAL_RCC_OscConfig+0x356>
 8002014:	4b6d      	ldr	r3, [pc, #436]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002016:	6a1b      	ldr	r3, [r3, #32]
 8002018:	4a6c      	ldr	r2, [pc, #432]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800201a:	f043 0304 	orr.w	r3, r3, #4
 800201e:	6213      	str	r3, [r2, #32]
 8002020:	4b6a      	ldr	r3, [pc, #424]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002022:	6a1b      	ldr	r3, [r3, #32]
 8002024:	4a69      	ldr	r2, [pc, #420]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002026:	f043 0301 	orr.w	r3, r3, #1
 800202a:	6213      	str	r3, [r2, #32]
 800202c:	e00b      	b.n	8002046 <HAL_RCC_OscConfig+0x36e>
 800202e:	4b67      	ldr	r3, [pc, #412]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002030:	6a1b      	ldr	r3, [r3, #32]
 8002032:	4a66      	ldr	r2, [pc, #408]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002034:	f023 0301 	bic.w	r3, r3, #1
 8002038:	6213      	str	r3, [r2, #32]
 800203a:	4b64      	ldr	r3, [pc, #400]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800203c:	6a1b      	ldr	r3, [r3, #32]
 800203e:	4a63      	ldr	r2, [pc, #396]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002040:	f023 0304 	bic.w	r3, r3, #4
 8002044:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	68db      	ldr	r3, [r3, #12]
 800204a:	2b00      	cmp	r3, #0
 800204c:	d015      	beq.n	800207a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800204e:	f7ff fb69 	bl	8001724 <HAL_GetTick>
 8002052:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002054:	e00a      	b.n	800206c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002056:	f7ff fb65 	bl	8001724 <HAL_GetTick>
 800205a:	4602      	mov	r2, r0
 800205c:	693b      	ldr	r3, [r7, #16]
 800205e:	1ad3      	subs	r3, r2, r3
 8002060:	f241 3288 	movw	r2, #5000	; 0x1388
 8002064:	4293      	cmp	r3, r2
 8002066:	d901      	bls.n	800206c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002068:	2303      	movs	r3, #3
 800206a:	e0ab      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800206c:	4b57      	ldr	r3, [pc, #348]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800206e:	6a1b      	ldr	r3, [r3, #32]
 8002070:	f003 0302 	and.w	r3, r3, #2
 8002074:	2b00      	cmp	r3, #0
 8002076:	d0ee      	beq.n	8002056 <HAL_RCC_OscConfig+0x37e>
 8002078:	e014      	b.n	80020a4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800207a:	f7ff fb53 	bl	8001724 <HAL_GetTick>
 800207e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002080:	e00a      	b.n	8002098 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002082:	f7ff fb4f 	bl	8001724 <HAL_GetTick>
 8002086:	4602      	mov	r2, r0
 8002088:	693b      	ldr	r3, [r7, #16]
 800208a:	1ad3      	subs	r3, r2, r3
 800208c:	f241 3288 	movw	r2, #5000	; 0x1388
 8002090:	4293      	cmp	r3, r2
 8002092:	d901      	bls.n	8002098 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002094:	2303      	movs	r3, #3
 8002096:	e095      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002098:	4b4c      	ldr	r3, [pc, #304]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800209a:	6a1b      	ldr	r3, [r3, #32]
 800209c:	f003 0302 	and.w	r3, r3, #2
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d1ee      	bne.n	8002082 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80020a4:	7dfb      	ldrb	r3, [r7, #23]
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d105      	bne.n	80020b6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80020aa:	4b48      	ldr	r3, [pc, #288]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 80020ac:	69db      	ldr	r3, [r3, #28]
 80020ae:	4a47      	ldr	r2, [pc, #284]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 80020b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80020b4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	69db      	ldr	r3, [r3, #28]
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	f000 8081 	beq.w	80021c2 <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80020c0:	4b42      	ldr	r3, [pc, #264]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 80020c2:	685b      	ldr	r3, [r3, #4]
 80020c4:	f003 030c 	and.w	r3, r3, #12
 80020c8:	2b08      	cmp	r3, #8
 80020ca:	d061      	beq.n	8002190 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	69db      	ldr	r3, [r3, #28]
 80020d0:	2b02      	cmp	r3, #2
 80020d2:	d146      	bne.n	8002162 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80020d4:	4b3f      	ldr	r3, [pc, #252]	; (80021d4 <HAL_RCC_OscConfig+0x4fc>)
 80020d6:	2200      	movs	r2, #0
 80020d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80020da:	f7ff fb23 	bl	8001724 <HAL_GetTick>
 80020de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020e0:	e008      	b.n	80020f4 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80020e2:	f7ff fb1f 	bl	8001724 <HAL_GetTick>
 80020e6:	4602      	mov	r2, r0
 80020e8:	693b      	ldr	r3, [r7, #16]
 80020ea:	1ad3      	subs	r3, r2, r3
 80020ec:	2b02      	cmp	r3, #2
 80020ee:	d901      	bls.n	80020f4 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80020f0:	2303      	movs	r3, #3
 80020f2:	e067      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80020f4:	4b35      	ldr	r3, [pc, #212]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d1f0      	bne.n	80020e2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	6a1b      	ldr	r3, [r3, #32]
 8002104:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002108:	d108      	bne.n	800211c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800210a:	4b30      	ldr	r3, [pc, #192]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800210c:	685b      	ldr	r3, [r3, #4]
 800210e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689b      	ldr	r3, [r3, #8]
 8002116:	492d      	ldr	r1, [pc, #180]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002118:	4313      	orrs	r3, r2
 800211a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800211c:	4b2b      	ldr	r3, [pc, #172]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	6a19      	ldr	r1, [r3, #32]
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	430b      	orrs	r3, r1
 800212e:	4927      	ldr	r1, [pc, #156]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002130:	4313      	orrs	r3, r2
 8002132:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002134:	4b27      	ldr	r3, [pc, #156]	; (80021d4 <HAL_RCC_OscConfig+0x4fc>)
 8002136:	2201      	movs	r2, #1
 8002138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800213a:	f7ff faf3 	bl	8001724 <HAL_GetTick>
 800213e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002140:	e008      	b.n	8002154 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002142:	f7ff faef 	bl	8001724 <HAL_GetTick>
 8002146:	4602      	mov	r2, r0
 8002148:	693b      	ldr	r3, [r7, #16]
 800214a:	1ad3      	subs	r3, r2, r3
 800214c:	2b02      	cmp	r3, #2
 800214e:	d901      	bls.n	8002154 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002150:	2303      	movs	r3, #3
 8002152:	e037      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002154:	4b1d      	ldr	r3, [pc, #116]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800215c:	2b00      	cmp	r3, #0
 800215e:	d0f0      	beq.n	8002142 <HAL_RCC_OscConfig+0x46a>
 8002160:	e02f      	b.n	80021c2 <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002162:	4b1c      	ldr	r3, [pc, #112]	; (80021d4 <HAL_RCC_OscConfig+0x4fc>)
 8002164:	2200      	movs	r2, #0
 8002166:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002168:	f7ff fadc 	bl	8001724 <HAL_GetTick>
 800216c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800216e:	e008      	b.n	8002182 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002170:	f7ff fad8 	bl	8001724 <HAL_GetTick>
 8002174:	4602      	mov	r2, r0
 8002176:	693b      	ldr	r3, [r7, #16]
 8002178:	1ad3      	subs	r3, r2, r3
 800217a:	2b02      	cmp	r3, #2
 800217c:	d901      	bls.n	8002182 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800217e:	2303      	movs	r3, #3
 8002180:	e020      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002182:	4b12      	ldr	r3, [pc, #72]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800218a:	2b00      	cmp	r3, #0
 800218c:	d1f0      	bne.n	8002170 <HAL_RCC_OscConfig+0x498>
 800218e:	e018      	b.n	80021c2 <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	69db      	ldr	r3, [r3, #28]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d101      	bne.n	800219c <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002198:	2301      	movs	r3, #1
 800219a:	e013      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800219c:	4b0b      	ldr	r3, [pc, #44]	; (80021cc <HAL_RCC_OscConfig+0x4f4>)
 800219e:	685b      	ldr	r3, [r3, #4]
 80021a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6a1b      	ldr	r3, [r3, #32]
 80021ac:	429a      	cmp	r2, r3
 80021ae:	d106      	bne.n	80021be <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80021b0:	68fb      	ldr	r3, [r7, #12]
 80021b2:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80021ba:	429a      	cmp	r2, r3
 80021bc:	d001      	beq.n	80021c2 <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e000      	b.n	80021c4 <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 80021c2:	2300      	movs	r3, #0
}
 80021c4:	4618      	mov	r0, r3
 80021c6:	3718      	adds	r7, #24
 80021c8:	46bd      	mov	sp, r7
 80021ca:	bd80      	pop	{r7, pc}
 80021cc:	40021000 	.word	0x40021000
 80021d0:	40007000 	.word	0x40007000
 80021d4:	42420060 	.word	0x42420060

080021d8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80021d8:	b580      	push	{r7, lr}
 80021da:	b084      	sub	sp, #16
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
 80021e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2b00      	cmp	r3, #0
 80021e6:	d101      	bne.n	80021ec <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80021e8:	2301      	movs	r3, #1
 80021ea:	e0d0      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80021ec:	4b6a      	ldr	r3, [pc, #424]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	f003 0307 	and.w	r3, r3, #7
 80021f4:	683a      	ldr	r2, [r7, #0]
 80021f6:	429a      	cmp	r2, r3
 80021f8:	d910      	bls.n	800221c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80021fa:	4b67      	ldr	r3, [pc, #412]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80021fc:	681b      	ldr	r3, [r3, #0]
 80021fe:	f023 0207 	bic.w	r2, r3, #7
 8002202:	4965      	ldr	r1, [pc, #404]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	4313      	orrs	r3, r2
 8002208:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800220a:	4b63      	ldr	r3, [pc, #396]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	683a      	ldr	r2, [r7, #0]
 8002214:	429a      	cmp	r2, r3
 8002216:	d001      	beq.n	800221c <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8002218:	2301      	movs	r3, #1
 800221a:	e0b8      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 0302 	and.w	r3, r3, #2
 8002224:	2b00      	cmp	r3, #0
 8002226:	d020      	beq.n	800226a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	681b      	ldr	r3, [r3, #0]
 800222c:	f003 0304 	and.w	r3, r3, #4
 8002230:	2b00      	cmp	r3, #0
 8002232:	d005      	beq.n	8002240 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002234:	4b59      	ldr	r3, [pc, #356]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002236:	685b      	ldr	r3, [r3, #4]
 8002238:	4a58      	ldr	r2, [pc, #352]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800223a:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800223e:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f003 0308 	and.w	r3, r3, #8
 8002248:	2b00      	cmp	r3, #0
 800224a:	d005      	beq.n	8002258 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800224c:	4b53      	ldr	r3, [pc, #332]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	4a52      	ldr	r2, [pc, #328]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002252:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 8002256:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002258:	4b50      	ldr	r3, [pc, #320]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800225a:	685b      	ldr	r3, [r3, #4]
 800225c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	689b      	ldr	r3, [r3, #8]
 8002264:	494d      	ldr	r1, [pc, #308]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002266:	4313      	orrs	r3, r2
 8002268:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	2b00      	cmp	r3, #0
 8002274:	d040      	beq.n	80022f8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	2b01      	cmp	r3, #1
 800227c:	d107      	bne.n	800228e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800227e:	4b47      	ldr	r3, [pc, #284]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002286:	2b00      	cmp	r3, #0
 8002288:	d115      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800228a:	2301      	movs	r3, #1
 800228c:	e07f      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	685b      	ldr	r3, [r3, #4]
 8002292:	2b02      	cmp	r3, #2
 8002294:	d107      	bne.n	80022a6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002296:	4b41      	ldr	r3, [pc, #260]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800229e:	2b00      	cmp	r3, #0
 80022a0:	d109      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022a2:	2301      	movs	r3, #1
 80022a4:	e073      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80022a6:	4b3d      	ldr	r3, [pc, #244]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022a8:	681b      	ldr	r3, [r3, #0]
 80022aa:	f003 0302 	and.w	r3, r3, #2
 80022ae:	2b00      	cmp	r3, #0
 80022b0:	d101      	bne.n	80022b6 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80022b2:	2301      	movs	r3, #1
 80022b4:	e06b      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80022b6:	4b39      	ldr	r3, [pc, #228]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022b8:	685b      	ldr	r3, [r3, #4]
 80022ba:	f023 0203 	bic.w	r2, r3, #3
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	685b      	ldr	r3, [r3, #4]
 80022c2:	4936      	ldr	r1, [pc, #216]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022c4:	4313      	orrs	r3, r2
 80022c6:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80022c8:	f7ff fa2c 	bl	8001724 <HAL_GetTick>
 80022cc:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022ce:	e00a      	b.n	80022e6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80022d0:	f7ff fa28 	bl	8001724 <HAL_GetTick>
 80022d4:	4602      	mov	r2, r0
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	f241 3288 	movw	r2, #5000	; 0x1388
 80022de:	4293      	cmp	r3, r2
 80022e0:	d901      	bls.n	80022e6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80022e2:	2303      	movs	r3, #3
 80022e4:	e053      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80022e6:	4b2d      	ldr	r3, [pc, #180]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 80022e8:	685b      	ldr	r3, [r3, #4]
 80022ea:	f003 020c 	and.w	r2, r3, #12
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	685b      	ldr	r3, [r3, #4]
 80022f2:	009b      	lsls	r3, r3, #2
 80022f4:	429a      	cmp	r2, r3
 80022f6:	d1eb      	bne.n	80022d0 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80022f8:	4b27      	ldr	r3, [pc, #156]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f003 0307 	and.w	r3, r3, #7
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	429a      	cmp	r2, r3
 8002304:	d210      	bcs.n	8002328 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002306:	4b24      	ldr	r3, [pc, #144]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	f023 0207 	bic.w	r2, r3, #7
 800230e:	4922      	ldr	r1, [pc, #136]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002310:	683b      	ldr	r3, [r7, #0]
 8002312:	4313      	orrs	r3, r2
 8002314:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002316:	4b20      	ldr	r3, [pc, #128]	; (8002398 <HAL_RCC_ClockConfig+0x1c0>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	f003 0307 	and.w	r3, r3, #7
 800231e:	683a      	ldr	r2, [r7, #0]
 8002320:	429a      	cmp	r2, r3
 8002322:	d001      	beq.n	8002328 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e032      	b.n	800238e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f003 0304 	and.w	r3, r3, #4
 8002330:	2b00      	cmp	r3, #0
 8002332:	d008      	beq.n	8002346 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002334:	4b19      	ldr	r3, [pc, #100]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002336:	685b      	ldr	r3, [r3, #4]
 8002338:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	68db      	ldr	r3, [r3, #12]
 8002340:	4916      	ldr	r1, [pc, #88]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002342:	4313      	orrs	r3, r2
 8002344:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	f003 0308 	and.w	r3, r3, #8
 800234e:	2b00      	cmp	r3, #0
 8002350:	d009      	beq.n	8002366 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002352:	4b12      	ldr	r3, [pc, #72]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002354:	685b      	ldr	r3, [r3, #4]
 8002356:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	691b      	ldr	r3, [r3, #16]
 800235e:	00db      	lsls	r3, r3, #3
 8002360:	490e      	ldr	r1, [pc, #56]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 8002362:	4313      	orrs	r3, r2
 8002364:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002366:	f000 f821 	bl	80023ac <HAL_RCC_GetSysClockFreq>
 800236a:	4602      	mov	r2, r0
 800236c:	4b0b      	ldr	r3, [pc, #44]	; (800239c <HAL_RCC_ClockConfig+0x1c4>)
 800236e:	685b      	ldr	r3, [r3, #4]
 8002370:	091b      	lsrs	r3, r3, #4
 8002372:	f003 030f 	and.w	r3, r3, #15
 8002376:	490a      	ldr	r1, [pc, #40]	; (80023a0 <HAL_RCC_ClockConfig+0x1c8>)
 8002378:	5ccb      	ldrb	r3, [r1, r3]
 800237a:	fa22 f303 	lsr.w	r3, r2, r3
 800237e:	4a09      	ldr	r2, [pc, #36]	; (80023a4 <HAL_RCC_ClockConfig+0x1cc>)
 8002380:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002382:	4b09      	ldr	r3, [pc, #36]	; (80023a8 <HAL_RCC_ClockConfig+0x1d0>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	4618      	mov	r0, r3
 8002388:	f7ff f98a 	bl	80016a0 <HAL_InitTick>

  return HAL_OK;
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3710      	adds	r7, #16
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	40022000 	.word	0x40022000
 800239c:	40021000 	.word	0x40021000
 80023a0:	08002c1c 	.word	0x08002c1c
 80023a4:	20000004 	.word	0x20000004
 80023a8:	20000014 	.word	0x20000014

080023ac <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b087      	sub	sp, #28
 80023b0:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]
 80023b6:	2300      	movs	r3, #0
 80023b8:	60bb      	str	r3, [r7, #8]
 80023ba:	2300      	movs	r3, #0
 80023bc:	617b      	str	r3, [r7, #20]
 80023be:	2300      	movs	r3, #0
 80023c0:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80023c6:	4b1e      	ldr	r3, [pc, #120]	; (8002440 <HAL_RCC_GetSysClockFreq+0x94>)
 80023c8:	685b      	ldr	r3, [r3, #4]
 80023ca:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80023cc:	68fb      	ldr	r3, [r7, #12]
 80023ce:	f003 030c 	and.w	r3, r3, #12
 80023d2:	2b04      	cmp	r3, #4
 80023d4:	d002      	beq.n	80023dc <HAL_RCC_GetSysClockFreq+0x30>
 80023d6:	2b08      	cmp	r3, #8
 80023d8:	d003      	beq.n	80023e2 <HAL_RCC_GetSysClockFreq+0x36>
 80023da:	e027      	b.n	800242c <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80023dc:	4b19      	ldr	r3, [pc, #100]	; (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 80023de:	613b      	str	r3, [r7, #16]
      break;
 80023e0:	e027      	b.n	8002432 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80023e2:	68fb      	ldr	r3, [r7, #12]
 80023e4:	0c9b      	lsrs	r3, r3, #18
 80023e6:	f003 030f 	and.w	r3, r3, #15
 80023ea:	4a17      	ldr	r2, [pc, #92]	; (8002448 <HAL_RCC_GetSysClockFreq+0x9c>)
 80023ec:	5cd3      	ldrb	r3, [r2, r3]
 80023ee:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	d010      	beq.n	800241c <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80023fa:	4b11      	ldr	r3, [pc, #68]	; (8002440 <HAL_RCC_GetSysClockFreq+0x94>)
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	0c5b      	lsrs	r3, r3, #17
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	4a11      	ldr	r2, [pc, #68]	; (800244c <HAL_RCC_GetSysClockFreq+0xa0>)
 8002406:	5cd3      	ldrb	r3, [r2, r3]
 8002408:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	4a0d      	ldr	r2, [pc, #52]	; (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 800240e:	fb02 f203 	mul.w	r2, r2, r3
 8002412:	68bb      	ldr	r3, [r7, #8]
 8002414:	fbb2 f3f3 	udiv	r3, r2, r3
 8002418:	617b      	str	r3, [r7, #20]
 800241a:	e004      	b.n	8002426 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	4a0c      	ldr	r2, [pc, #48]	; (8002450 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002420:	fb02 f303 	mul.w	r3, r2, r3
 8002424:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002426:	697b      	ldr	r3, [r7, #20]
 8002428:	613b      	str	r3, [r7, #16]
      break;
 800242a:	e002      	b.n	8002432 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800242c:	4b05      	ldr	r3, [pc, #20]	; (8002444 <HAL_RCC_GetSysClockFreq+0x98>)
 800242e:	613b      	str	r3, [r7, #16]
      break;
 8002430:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002432:	693b      	ldr	r3, [r7, #16]
}
 8002434:	4618      	mov	r0, r3
 8002436:	371c      	adds	r7, #28
 8002438:	46bd      	mov	sp, r7
 800243a:	bc80      	pop	{r7}
 800243c:	4770      	bx	lr
 800243e:	bf00      	nop
 8002440:	40021000 	.word	0x40021000
 8002444:	007a1200 	.word	0x007a1200
 8002448:	08002c2c 	.word	0x08002c2c
 800244c:	08002c3c 	.word	0x08002c3c
 8002450:	003d0900 	.word	0x003d0900

08002454 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002454:	b480      	push	{r7}
 8002456:	b085      	sub	sp, #20
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800245c:	4b0a      	ldr	r3, [pc, #40]	; (8002488 <RCC_Delay+0x34>)
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	4a0a      	ldr	r2, [pc, #40]	; (800248c <RCC_Delay+0x38>)
 8002462:	fba2 2303 	umull	r2, r3, r2, r3
 8002466:	0a5b      	lsrs	r3, r3, #9
 8002468:	687a      	ldr	r2, [r7, #4]
 800246a:	fb02 f303 	mul.w	r3, r2, r3
 800246e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002470:	bf00      	nop
  }
  while (Delay --);
 8002472:	68fb      	ldr	r3, [r7, #12]
 8002474:	1e5a      	subs	r2, r3, #1
 8002476:	60fa      	str	r2, [r7, #12]
 8002478:	2b00      	cmp	r3, #0
 800247a:	d1f9      	bne.n	8002470 <RCC_Delay+0x1c>
}
 800247c:	bf00      	nop
 800247e:	bf00      	nop
 8002480:	3714      	adds	r7, #20
 8002482:	46bd      	mov	sp, r7
 8002484:	bc80      	pop	{r7}
 8002486:	4770      	bx	lr
 8002488:	20000004 	.word	0x20000004
 800248c:	10624dd3 	.word	0x10624dd3

08002490 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	2b00      	cmp	r3, #0
 800249c:	d101      	bne.n	80024a2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e041      	b.n	8002526 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80024a8:	b2db      	uxtb	r3, r3
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d106      	bne.n	80024bc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80024b6:	6878      	ldr	r0, [r7, #4]
 80024b8:	f7fe fb2c 	bl	8000b14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	2202      	movs	r2, #2
 80024c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681a      	ldr	r2, [r3, #0]
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	3304      	adds	r3, #4
 80024cc:	4619      	mov	r1, r3
 80024ce:	4610      	mov	r0, r2
 80024d0:	f000 fa08 	bl	80028e4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2201      	movs	r2, #1
 80024d8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2201      	movs	r2, #1
 80024e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	2201      	movs	r2, #1
 80024e8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2201      	movs	r2, #1
 80024f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2201      	movs	r2, #1
 8002500:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	2201      	movs	r2, #1
 8002508:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	2201      	movs	r2, #1
 8002510:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	2201      	movs	r2, #1
 8002518:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	2201      	movs	r2, #1
 8002520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002524:	2300      	movs	r3, #0
}
 8002526:	4618      	mov	r0, r3
 8002528:	3708      	adds	r7, #8
 800252a:	46bd      	mov	sp, r7
 800252c:	bd80      	pop	{r7, pc}

0800252e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800252e:	b580      	push	{r7, lr}
 8002530:	b084      	sub	sp, #16
 8002532:	af00      	add	r7, sp, #0
 8002534:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	68db      	ldr	r3, [r3, #12]
 800253c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	f003 0302 	and.w	r3, r3, #2
 800254c:	2b00      	cmp	r3, #0
 800254e:	d020      	beq.n	8002592 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	f003 0302 	and.w	r3, r3, #2
 8002556:	2b00      	cmp	r3, #0
 8002558:	d01b      	beq.n	8002592 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	f06f 0202 	mvn.w	r2, #2
 8002562:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	2201      	movs	r2, #1
 8002568:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	699b      	ldr	r3, [r3, #24]
 8002570:	f003 0303 	and.w	r3, r3, #3
 8002574:	2b00      	cmp	r3, #0
 8002576:	d003      	beq.n	8002580 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002578:	6878      	ldr	r0, [r7, #4]
 800257a:	f000 f998 	bl	80028ae <HAL_TIM_IC_CaptureCallback>
 800257e:	e005      	b.n	800258c <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002580:	6878      	ldr	r0, [r7, #4]
 8002582:	f000 f98b 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002586:	6878      	ldr	r0, [r7, #4]
 8002588:	f000 f99a 	bl	80028c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2200      	movs	r2, #0
 8002590:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	f003 0304 	and.w	r3, r3, #4
 8002598:	2b00      	cmp	r3, #0
 800259a:	d020      	beq.n	80025de <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800259c:	68fb      	ldr	r3, [r7, #12]
 800259e:	f003 0304 	and.w	r3, r3, #4
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d01b      	beq.n	80025de <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	681b      	ldr	r3, [r3, #0]
 80025aa:	f06f 0204 	mvn.w	r2, #4
 80025ae:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	2202      	movs	r2, #2
 80025b4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	699b      	ldr	r3, [r3, #24]
 80025bc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d003      	beq.n	80025cc <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80025c4:	6878      	ldr	r0, [r7, #4]
 80025c6:	f000 f972 	bl	80028ae <HAL_TIM_IC_CaptureCallback>
 80025ca:	e005      	b.n	80025d8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80025cc:	6878      	ldr	r0, [r7, #4]
 80025ce:	f000 f965 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80025d2:	6878      	ldr	r0, [r7, #4]
 80025d4:	f000 f974 	bl	80028c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2200      	movs	r2, #0
 80025dc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	f003 0308 	and.w	r3, r3, #8
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d020      	beq.n	800262a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80025e8:	68fb      	ldr	r3, [r7, #12]
 80025ea:	f003 0308 	and.w	r3, r3, #8
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	d01b      	beq.n	800262a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f06f 0208 	mvn.w	r2, #8
 80025fa:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2204      	movs	r2, #4
 8002600:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	69db      	ldr	r3, [r3, #28]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b00      	cmp	r3, #0
 800260e:	d003      	beq.n	8002618 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002610:	6878      	ldr	r0, [r7, #4]
 8002612:	f000 f94c 	bl	80028ae <HAL_TIM_IC_CaptureCallback>
 8002616:	e005      	b.n	8002624 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002618:	6878      	ldr	r0, [r7, #4]
 800261a:	f000 f93f 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800261e:	6878      	ldr	r0, [r7, #4]
 8002620:	f000 f94e 	bl	80028c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800262a:	68bb      	ldr	r3, [r7, #8]
 800262c:	f003 0310 	and.w	r3, r3, #16
 8002630:	2b00      	cmp	r3, #0
 8002632:	d020      	beq.n	8002676 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	f003 0310 	and.w	r3, r3, #16
 800263a:	2b00      	cmp	r3, #0
 800263c:	d01b      	beq.n	8002676 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800263e:	687b      	ldr	r3, [r7, #4]
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	f06f 0210 	mvn.w	r2, #16
 8002646:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2208      	movs	r2, #8
 800264c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	69db      	ldr	r3, [r3, #28]
 8002654:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002658:	2b00      	cmp	r3, #0
 800265a:	d003      	beq.n	8002664 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800265c:	6878      	ldr	r0, [r7, #4]
 800265e:	f000 f926 	bl	80028ae <HAL_TIM_IC_CaptureCallback>
 8002662:	e005      	b.n	8002670 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002664:	6878      	ldr	r0, [r7, #4]
 8002666:	f000 f919 	bl	800289c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800266a:	6878      	ldr	r0, [r7, #4]
 800266c:	f000 f928 	bl	80028c0 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2200      	movs	r2, #0
 8002674:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002676:	68bb      	ldr	r3, [r7, #8]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b00      	cmp	r3, #0
 800267e:	d00c      	beq.n	800269a <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	f003 0301 	and.w	r3, r3, #1
 8002686:	2b00      	cmp	r3, #0
 8002688:	d007      	beq.n	800269a <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f06f 0201 	mvn.w	r2, #1
 8002692:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002694:	6878      	ldr	r0, [r7, #4]
 8002696:	f7fe f9f9 	bl	8000a8c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800269a:	68bb      	ldr	r3, [r7, #8]
 800269c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d00c      	beq.n	80026be <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80026aa:	2b00      	cmp	r3, #0
 80026ac:	d007      	beq.n	80026be <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	681b      	ldr	r3, [r3, #0]
 80026b2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 80026b6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80026b8:	6878      	ldr	r0, [r7, #4]
 80026ba:	f000 fa6e 	bl	8002b9a <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80026be:	68bb      	ldr	r3, [r7, #8]
 80026c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d00c      	beq.n	80026e2 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80026c8:	68fb      	ldr	r3, [r7, #12]
 80026ca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d007      	beq.n	80026e2 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80026da:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f000 f8f8 	bl	80028d2 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80026e2:	68bb      	ldr	r3, [r7, #8]
 80026e4:	f003 0320 	and.w	r3, r3, #32
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d00c      	beq.n	8002706 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	f003 0320 	and.w	r3, r3, #32
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d007      	beq.n	8002706 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	f06f 0220 	mvn.w	r2, #32
 80026fe:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002700:	6878      	ldr	r0, [r7, #4]
 8002702:	f000 fa41 	bl	8002b88 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002706:	bf00      	nop
 8002708:	3710      	adds	r7, #16
 800270a:	46bd      	mov	sp, r7
 800270c:	bd80      	pop	{r7, pc}

0800270e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800270e:	b580      	push	{r7, lr}
 8002710:	b084      	sub	sp, #16
 8002712:	af00      	add	r7, sp, #0
 8002714:	6078      	str	r0, [r7, #4]
 8002716:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002718:	2300      	movs	r3, #0
 800271a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002722:	2b01      	cmp	r3, #1
 8002724:	d101      	bne.n	800272a <HAL_TIM_ConfigClockSource+0x1c>
 8002726:	2302      	movs	r3, #2
 8002728:	e0b4      	b.n	8002894 <HAL_TIM_ConfigClockSource+0x186>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2201      	movs	r2, #1
 800272e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2202      	movs	r2, #2
 8002736:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	689b      	ldr	r3, [r3, #8]
 8002740:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002742:	68bb      	ldr	r3, [r7, #8]
 8002744:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8002748:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800274a:	68bb      	ldr	r3, [r7, #8]
 800274c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002750:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	68ba      	ldr	r2, [r7, #8]
 8002758:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002762:	d03e      	beq.n	80027e2 <HAL_TIM_ConfigClockSource+0xd4>
 8002764:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002768:	f200 8087 	bhi.w	800287a <HAL_TIM_ConfigClockSource+0x16c>
 800276c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002770:	f000 8086 	beq.w	8002880 <HAL_TIM_ConfigClockSource+0x172>
 8002774:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002778:	d87f      	bhi.n	800287a <HAL_TIM_ConfigClockSource+0x16c>
 800277a:	2b70      	cmp	r3, #112	; 0x70
 800277c:	d01a      	beq.n	80027b4 <HAL_TIM_ConfigClockSource+0xa6>
 800277e:	2b70      	cmp	r3, #112	; 0x70
 8002780:	d87b      	bhi.n	800287a <HAL_TIM_ConfigClockSource+0x16c>
 8002782:	2b60      	cmp	r3, #96	; 0x60
 8002784:	d050      	beq.n	8002828 <HAL_TIM_ConfigClockSource+0x11a>
 8002786:	2b60      	cmp	r3, #96	; 0x60
 8002788:	d877      	bhi.n	800287a <HAL_TIM_ConfigClockSource+0x16c>
 800278a:	2b50      	cmp	r3, #80	; 0x50
 800278c:	d03c      	beq.n	8002808 <HAL_TIM_ConfigClockSource+0xfa>
 800278e:	2b50      	cmp	r3, #80	; 0x50
 8002790:	d873      	bhi.n	800287a <HAL_TIM_ConfigClockSource+0x16c>
 8002792:	2b40      	cmp	r3, #64	; 0x40
 8002794:	d058      	beq.n	8002848 <HAL_TIM_ConfigClockSource+0x13a>
 8002796:	2b40      	cmp	r3, #64	; 0x40
 8002798:	d86f      	bhi.n	800287a <HAL_TIM_ConfigClockSource+0x16c>
 800279a:	2b30      	cmp	r3, #48	; 0x30
 800279c:	d064      	beq.n	8002868 <HAL_TIM_ConfigClockSource+0x15a>
 800279e:	2b30      	cmp	r3, #48	; 0x30
 80027a0:	d86b      	bhi.n	800287a <HAL_TIM_ConfigClockSource+0x16c>
 80027a2:	2b20      	cmp	r3, #32
 80027a4:	d060      	beq.n	8002868 <HAL_TIM_ConfigClockSource+0x15a>
 80027a6:	2b20      	cmp	r3, #32
 80027a8:	d867      	bhi.n	800287a <HAL_TIM_ConfigClockSource+0x16c>
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d05c      	beq.n	8002868 <HAL_TIM_ConfigClockSource+0x15a>
 80027ae:	2b10      	cmp	r3, #16
 80027b0:	d05a      	beq.n	8002868 <HAL_TIM_ConfigClockSource+0x15a>
 80027b2:	e062      	b.n	800287a <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6818      	ldr	r0, [r3, #0]
 80027b8:	683b      	ldr	r3, [r7, #0]
 80027ba:	6899      	ldr	r1, [r3, #8]
 80027bc:	683b      	ldr	r3, [r7, #0]
 80027be:	685a      	ldr	r2, [r3, #4]
 80027c0:	683b      	ldr	r3, [r7, #0]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	f000 f969 	bl	8002a9a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	689b      	ldr	r3, [r3, #8]
 80027ce:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80027d0:	68bb      	ldr	r3, [r7, #8]
 80027d2:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80027d6:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	68ba      	ldr	r2, [r7, #8]
 80027de:	609a      	str	r2, [r3, #8]
      break;
 80027e0:	e04f      	b.n	8002882 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	6818      	ldr	r0, [r3, #0]
 80027e6:	683b      	ldr	r3, [r7, #0]
 80027e8:	6899      	ldr	r1, [r3, #8]
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685a      	ldr	r2, [r3, #4]
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	68db      	ldr	r3, [r3, #12]
 80027f2:	f000 f952 	bl	8002a9a <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027f6:	687b      	ldr	r3, [r7, #4]
 80027f8:	681b      	ldr	r3, [r3, #0]
 80027fa:	689a      	ldr	r2, [r3, #8]
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002804:	609a      	str	r2, [r3, #8]
      break;
 8002806:	e03c      	b.n	8002882 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	6818      	ldr	r0, [r3, #0]
 800280c:	683b      	ldr	r3, [r7, #0]
 800280e:	6859      	ldr	r1, [r3, #4]
 8002810:	683b      	ldr	r3, [r7, #0]
 8002812:	68db      	ldr	r3, [r3, #12]
 8002814:	461a      	mov	r2, r3
 8002816:	f000 f8c9 	bl	80029ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	681b      	ldr	r3, [r3, #0]
 800281e:	2150      	movs	r1, #80	; 0x50
 8002820:	4618      	mov	r0, r3
 8002822:	f000 f920 	bl	8002a66 <TIM_ITRx_SetConfig>
      break;
 8002826:	e02c      	b.n	8002882 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6818      	ldr	r0, [r3, #0]
 800282c:	683b      	ldr	r3, [r7, #0]
 800282e:	6859      	ldr	r1, [r3, #4]
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	68db      	ldr	r3, [r3, #12]
 8002834:	461a      	mov	r2, r3
 8002836:	f000 f8e7 	bl	8002a08 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	681b      	ldr	r3, [r3, #0]
 800283e:	2160      	movs	r1, #96	; 0x60
 8002840:	4618      	mov	r0, r3
 8002842:	f000 f910 	bl	8002a66 <TIM_ITRx_SetConfig>
      break;
 8002846:	e01c      	b.n	8002882 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	6818      	ldr	r0, [r3, #0]
 800284c:	683b      	ldr	r3, [r7, #0]
 800284e:	6859      	ldr	r1, [r3, #4]
 8002850:	683b      	ldr	r3, [r7, #0]
 8002852:	68db      	ldr	r3, [r3, #12]
 8002854:	461a      	mov	r2, r3
 8002856:	f000 f8a9 	bl	80029ac <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	2140      	movs	r1, #64	; 0x40
 8002860:	4618      	mov	r0, r3
 8002862:	f000 f900 	bl	8002a66 <TIM_ITRx_SetConfig>
      break;
 8002866:	e00c      	b.n	8002882 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681a      	ldr	r2, [r3, #0]
 800286c:	683b      	ldr	r3, [r7, #0]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	4619      	mov	r1, r3
 8002872:	4610      	mov	r0, r2
 8002874:	f000 f8f7 	bl	8002a66 <TIM_ITRx_SetConfig>
      break;
 8002878:	e003      	b.n	8002882 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800287a:	2301      	movs	r3, #1
 800287c:	73fb      	strb	r3, [r7, #15]
      break;
 800287e:	e000      	b.n	8002882 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002880:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	2201      	movs	r2, #1
 8002886:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	2200      	movs	r2, #0
 800288e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8002892:	7bfb      	ldrb	r3, [r7, #15]
}
 8002894:	4618      	mov	r0, r3
 8002896:	3710      	adds	r7, #16
 8002898:	46bd      	mov	sp, r7
 800289a:	bd80      	pop	{r7, pc}

0800289c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800289c:	b480      	push	{r7}
 800289e:	b083      	sub	sp, #12
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80028a4:	bf00      	nop
 80028a6:	370c      	adds	r7, #12
 80028a8:	46bd      	mov	sp, r7
 80028aa:	bc80      	pop	{r7}
 80028ac:	4770      	bx	lr

080028ae <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80028ae:	b480      	push	{r7}
 80028b0:	b083      	sub	sp, #12
 80028b2:	af00      	add	r7, sp, #0
 80028b4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80028b6:	bf00      	nop
 80028b8:	370c      	adds	r7, #12
 80028ba:	46bd      	mov	sp, r7
 80028bc:	bc80      	pop	{r7}
 80028be:	4770      	bx	lr

080028c0 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80028c0:	b480      	push	{r7}
 80028c2:	b083      	sub	sp, #12
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80028c8:	bf00      	nop
 80028ca:	370c      	adds	r7, #12
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bc80      	pop	{r7}
 80028d0:	4770      	bx	lr

080028d2 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80028d2:	b480      	push	{r7}
 80028d4:	b083      	sub	sp, #12
 80028d6:	af00      	add	r7, sp, #0
 80028d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80028da:	bf00      	nop
 80028dc:	370c      	adds	r7, #12
 80028de:	46bd      	mov	sp, r7
 80028e0:	bc80      	pop	{r7}
 80028e2:	4770      	bx	lr

080028e4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b085      	sub	sp, #20
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
 80028ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	4a2b      	ldr	r2, [pc, #172]	; (80029a4 <TIM_Base_SetConfig+0xc0>)
 80028f8:	4293      	cmp	r3, r2
 80028fa:	d007      	beq.n	800290c <TIM_Base_SetConfig+0x28>
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002902:	d003      	beq.n	800290c <TIM_Base_SetConfig+0x28>
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	4a28      	ldr	r2, [pc, #160]	; (80029a8 <TIM_Base_SetConfig+0xc4>)
 8002908:	4293      	cmp	r3, r2
 800290a:	d108      	bne.n	800291e <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002912:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002914:	683b      	ldr	r3, [r7, #0]
 8002916:	685b      	ldr	r3, [r3, #4]
 8002918:	68fa      	ldr	r2, [r7, #12]
 800291a:	4313      	orrs	r3, r2
 800291c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	4a20      	ldr	r2, [pc, #128]	; (80029a4 <TIM_Base_SetConfig+0xc0>)
 8002922:	4293      	cmp	r3, r2
 8002924:	d007      	beq.n	8002936 <TIM_Base_SetConfig+0x52>
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800292c:	d003      	beq.n	8002936 <TIM_Base_SetConfig+0x52>
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	4a1d      	ldr	r2, [pc, #116]	; (80029a8 <TIM_Base_SetConfig+0xc4>)
 8002932:	4293      	cmp	r3, r2
 8002934:	d108      	bne.n	8002948 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800293c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800293e:	683b      	ldr	r3, [r7, #0]
 8002940:	68db      	ldr	r3, [r3, #12]
 8002942:	68fa      	ldr	r2, [r7, #12]
 8002944:	4313      	orrs	r3, r2
 8002946:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800294e:	683b      	ldr	r3, [r7, #0]
 8002950:	695b      	ldr	r3, [r3, #20]
 8002952:	4313      	orrs	r3, r2
 8002954:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68fa      	ldr	r2, [r7, #12]
 800295a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800295c:	683b      	ldr	r3, [r7, #0]
 800295e:	689a      	ldr	r2, [r3, #8]
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002964:	683b      	ldr	r3, [r7, #0]
 8002966:	681a      	ldr	r2, [r3, #0]
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	4a0d      	ldr	r2, [pc, #52]	; (80029a4 <TIM_Base_SetConfig+0xc0>)
 8002970:	4293      	cmp	r3, r2
 8002972:	d103      	bne.n	800297c <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	691a      	ldr	r2, [r3, #16]
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	2201      	movs	r2, #1
 8002980:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002982:	687b      	ldr	r3, [r7, #4]
 8002984:	691b      	ldr	r3, [r3, #16]
 8002986:	f003 0301 	and.w	r3, r3, #1
 800298a:	2b00      	cmp	r3, #0
 800298c:	d005      	beq.n	800299a <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	691b      	ldr	r3, [r3, #16]
 8002992:	f023 0201 	bic.w	r2, r3, #1
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	611a      	str	r2, [r3, #16]
  }
}
 800299a:	bf00      	nop
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	bc80      	pop	{r7}
 80029a2:	4770      	bx	lr
 80029a4:	40012c00 	.word	0x40012c00
 80029a8:	40000400 	.word	0x40000400

080029ac <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80029ac:	b480      	push	{r7}
 80029ae:	b087      	sub	sp, #28
 80029b0:	af00      	add	r7, sp, #0
 80029b2:	60f8      	str	r0, [r7, #12]
 80029b4:	60b9      	str	r1, [r7, #8]
 80029b6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	6a1b      	ldr	r3, [r3, #32]
 80029bc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6a1b      	ldr	r3, [r3, #32]
 80029c2:	f023 0201 	bic.w	r2, r3, #1
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80029ca:	68fb      	ldr	r3, [r7, #12]
 80029cc:	699b      	ldr	r3, [r3, #24]
 80029ce:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80029d0:	693b      	ldr	r3, [r7, #16]
 80029d2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80029d6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	011b      	lsls	r3, r3, #4
 80029dc:	693a      	ldr	r2, [r7, #16]
 80029de:	4313      	orrs	r3, r2
 80029e0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80029e2:	697b      	ldr	r3, [r7, #20]
 80029e4:	f023 030a 	bic.w	r3, r3, #10
 80029e8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80029ea:	697a      	ldr	r2, [r7, #20]
 80029ec:	68bb      	ldr	r3, [r7, #8]
 80029ee:	4313      	orrs	r3, r2
 80029f0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	693a      	ldr	r2, [r7, #16]
 80029f6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	697a      	ldr	r2, [r7, #20]
 80029fc:	621a      	str	r2, [r3, #32]
}
 80029fe:	bf00      	nop
 8002a00:	371c      	adds	r7, #28
 8002a02:	46bd      	mov	sp, r7
 8002a04:	bc80      	pop	{r7}
 8002a06:	4770      	bx	lr

08002a08 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	b087      	sub	sp, #28
 8002a0c:	af00      	add	r7, sp, #0
 8002a0e:	60f8      	str	r0, [r7, #12]
 8002a10:	60b9      	str	r1, [r7, #8]
 8002a12:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	6a1b      	ldr	r3, [r3, #32]
 8002a18:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	6a1b      	ldr	r3, [r3, #32]
 8002a1e:	f023 0210 	bic.w	r2, r3, #16
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	699b      	ldr	r3, [r3, #24]
 8002a2a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002a2c:	693b      	ldr	r3, [r7, #16]
 8002a2e:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002a32:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	031b      	lsls	r3, r3, #12
 8002a38:	693a      	ldr	r2, [r7, #16]
 8002a3a:	4313      	orrs	r3, r2
 8002a3c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002a3e:	697b      	ldr	r3, [r7, #20]
 8002a40:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002a44:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002a46:	68bb      	ldr	r3, [r7, #8]
 8002a48:	011b      	lsls	r3, r3, #4
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	4313      	orrs	r3, r2
 8002a4e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	693a      	ldr	r2, [r7, #16]
 8002a54:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	697a      	ldr	r2, [r7, #20]
 8002a5a:	621a      	str	r2, [r3, #32]
}
 8002a5c:	bf00      	nop
 8002a5e:	371c      	adds	r7, #28
 8002a60:	46bd      	mov	sp, r7
 8002a62:	bc80      	pop	{r7}
 8002a64:	4770      	bx	lr

08002a66 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002a66:	b480      	push	{r7}
 8002a68:	b085      	sub	sp, #20
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	6078      	str	r0, [r7, #4]
 8002a6e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002a76:	68fb      	ldr	r3, [r7, #12]
 8002a78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002a7c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002a7e:	683a      	ldr	r2, [r7, #0]
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	4313      	orrs	r3, r2
 8002a84:	f043 0307 	orr.w	r3, r3, #7
 8002a88:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	68fa      	ldr	r2, [r7, #12]
 8002a8e:	609a      	str	r2, [r3, #8]
}
 8002a90:	bf00      	nop
 8002a92:	3714      	adds	r7, #20
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bc80      	pop	{r7}
 8002a98:	4770      	bx	lr

08002a9a <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002a9a:	b480      	push	{r7}
 8002a9c:	b087      	sub	sp, #28
 8002a9e:	af00      	add	r7, sp, #0
 8002aa0:	60f8      	str	r0, [r7, #12]
 8002aa2:	60b9      	str	r1, [r7, #8]
 8002aa4:	607a      	str	r2, [r7, #4]
 8002aa6:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	689b      	ldr	r3, [r3, #8]
 8002aac:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002aae:	697b      	ldr	r3, [r7, #20]
 8002ab0:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002ab4:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002ab6:	683b      	ldr	r3, [r7, #0]
 8002ab8:	021a      	lsls	r2, r3, #8
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	431a      	orrs	r2, r3
 8002abe:	68bb      	ldr	r3, [r7, #8]
 8002ac0:	4313      	orrs	r3, r2
 8002ac2:	697a      	ldr	r2, [r7, #20]
 8002ac4:	4313      	orrs	r3, r2
 8002ac6:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	697a      	ldr	r2, [r7, #20]
 8002acc:	609a      	str	r2, [r3, #8]
}
 8002ace:	bf00      	nop
 8002ad0:	371c      	adds	r7, #28
 8002ad2:	46bd      	mov	sp, r7
 8002ad4:	bc80      	pop	{r7}
 8002ad6:	4770      	bx	lr

08002ad8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002ad8:	b480      	push	{r7}
 8002ada:	b085      	sub	sp, #20
 8002adc:	af00      	add	r7, sp, #0
 8002ade:	6078      	str	r0, [r7, #4]
 8002ae0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ae8:	2b01      	cmp	r3, #1
 8002aea:	d101      	bne.n	8002af0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002aec:	2302      	movs	r3, #2
 8002aee:	e041      	b.n	8002b74 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	2201      	movs	r2, #1
 8002af4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	685b      	ldr	r3, [r3, #4]
 8002b06:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002b08:	687b      	ldr	r3, [r7, #4]
 8002b0a:	681b      	ldr	r3, [r3, #0]
 8002b0c:	689b      	ldr	r3, [r3, #8]
 8002b0e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002b10:	68fb      	ldr	r3, [r7, #12]
 8002b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002b16:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	68fa      	ldr	r2, [r7, #12]
 8002b1e:	4313      	orrs	r3, r2
 8002b20:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	68fa      	ldr	r2, [r7, #12]
 8002b28:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4a14      	ldr	r2, [pc, #80]	; (8002b80 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002b30:	4293      	cmp	r3, r2
 8002b32:	d009      	beq.n	8002b48 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002b3c:	d004      	beq.n	8002b48 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	4a10      	ldr	r2, [pc, #64]	; (8002b84 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002b44:	4293      	cmp	r3, r2
 8002b46:	d10c      	bne.n	8002b62 <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002b48:	68bb      	ldr	r3, [r7, #8]
 8002b4a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002b4e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	685b      	ldr	r3, [r3, #4]
 8002b54:	68ba      	ldr	r2, [r7, #8]
 8002b56:	4313      	orrs	r3, r2
 8002b58:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	68ba      	ldr	r2, [r7, #8]
 8002b60:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	2201      	movs	r2, #1
 8002b66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	2200      	movs	r2, #0
 8002b6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b72:	2300      	movs	r3, #0
}
 8002b74:	4618      	mov	r0, r3
 8002b76:	3714      	adds	r7, #20
 8002b78:	46bd      	mov	sp, r7
 8002b7a:	bc80      	pop	{r7}
 8002b7c:	4770      	bx	lr
 8002b7e:	bf00      	nop
 8002b80:	40012c00 	.word	0x40012c00
 8002b84:	40000400 	.word	0x40000400

08002b88 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002b88:	b480      	push	{r7}
 8002b8a:	b083      	sub	sp, #12
 8002b8c:	af00      	add	r7, sp, #0
 8002b8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002b90:	bf00      	nop
 8002b92:	370c      	adds	r7, #12
 8002b94:	46bd      	mov	sp, r7
 8002b96:	bc80      	pop	{r7}
 8002b98:	4770      	bx	lr

08002b9a <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002b9a:	b480      	push	{r7}
 8002b9c:	b083      	sub	sp, #12
 8002b9e:	af00      	add	r7, sp, #0
 8002ba0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ba2:	bf00      	nop
 8002ba4:	370c      	adds	r7, #12
 8002ba6:	46bd      	mov	sp, r7
 8002ba8:	bc80      	pop	{r7}
 8002baa:	4770      	bx	lr

08002bac <__libc_init_array>:
 8002bac:	b570      	push	{r4, r5, r6, lr}
 8002bae:	2600      	movs	r6, #0
 8002bb0:	4d0c      	ldr	r5, [pc, #48]	; (8002be4 <__libc_init_array+0x38>)
 8002bb2:	4c0d      	ldr	r4, [pc, #52]	; (8002be8 <__libc_init_array+0x3c>)
 8002bb4:	1b64      	subs	r4, r4, r5
 8002bb6:	10a4      	asrs	r4, r4, #2
 8002bb8:	42a6      	cmp	r6, r4
 8002bba:	d109      	bne.n	8002bd0 <__libc_init_array+0x24>
 8002bbc:	f000 f822 	bl	8002c04 <_init>
 8002bc0:	2600      	movs	r6, #0
 8002bc2:	4d0a      	ldr	r5, [pc, #40]	; (8002bec <__libc_init_array+0x40>)
 8002bc4:	4c0a      	ldr	r4, [pc, #40]	; (8002bf0 <__libc_init_array+0x44>)
 8002bc6:	1b64      	subs	r4, r4, r5
 8002bc8:	10a4      	asrs	r4, r4, #2
 8002bca:	42a6      	cmp	r6, r4
 8002bcc:	d105      	bne.n	8002bda <__libc_init_array+0x2e>
 8002bce:	bd70      	pop	{r4, r5, r6, pc}
 8002bd0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bd4:	4798      	blx	r3
 8002bd6:	3601      	adds	r6, #1
 8002bd8:	e7ee      	b.n	8002bb8 <__libc_init_array+0xc>
 8002bda:	f855 3b04 	ldr.w	r3, [r5], #4
 8002bde:	4798      	blx	r3
 8002be0:	3601      	adds	r6, #1
 8002be2:	e7f2      	b.n	8002bca <__libc_init_array+0x1e>
 8002be4:	08002c40 	.word	0x08002c40
 8002be8:	08002c40 	.word	0x08002c40
 8002bec:	08002c40 	.word	0x08002c40
 8002bf0:	08002c44 	.word	0x08002c44

08002bf4 <memset>:
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	4402      	add	r2, r0
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d100      	bne.n	8002bfe <memset+0xa>
 8002bfc:	4770      	bx	lr
 8002bfe:	f803 1b01 	strb.w	r1, [r3], #1
 8002c02:	e7f9      	b.n	8002bf8 <memset+0x4>

08002c04 <_init>:
 8002c04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c06:	bf00      	nop
 8002c08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c0a:	bc08      	pop	{r3}
 8002c0c:	469e      	mov	lr, r3
 8002c0e:	4770      	bx	lr

08002c10 <_fini>:
 8002c10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002c12:	bf00      	nop
 8002c14:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002c16:	bc08      	pop	{r3}
 8002c18:	469e      	mov	lr, r3
 8002c1a:	4770      	bx	lr
