// Seed: 2017495721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_7;
  wire id_8;
  initial begin
    id_8 = id_6;
    if (1) $display;
  end
endmodule
module module_1 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output tri0 id_3,
    input wire id_4,
    input tri id_5,
    input wor id_6,
    input supply0 id_7,
    input supply0 id_8,
    input wand id_9,
    input wire id_10,
    output wand id_11,
    input tri1 id_12,
    input wand id_13
    , id_22,
    input uwire id_14,
    output tri1 id_15,
    input uwire id_16,
    output tri id_17
    , id_23,
    output supply0 id_18,
    input wire id_19,
    output tri1 id_20
);
  reg id_24;
  reg id_25;
  assign id_3 = 1'b0;
  module_0(
      id_22, id_22, id_23, id_22, id_23, id_23
  );
  always @(*) id_24 <= id_25;
endmodule
