{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701969132927 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701969132941 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 12:12:12 2023 " "Processing started: Thu Dec 07 12:12:12 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701969132941 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701969132941 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project_287 -c Final_Project_287 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project_287 -c Final_Project_287" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701969132941 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701969133348 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701969133348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "final_project_287.v 1 1 " "Found 1 design units, including 1 entities, in source file final_project_287.v" { { "Info" "ISGN_ENTITY_NAME" "1 Final_Project_287 " "Found entity 1: Final_Project_287" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701969141339 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701969141339 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Final_Project_287 " "Elaborating entity \"Final_Project_287\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701969141369 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "home_disp Final_Project_287.v(7) " "Output port \"home_disp\" at Final_Project_287.v(7) has no driver" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701969141370 "|Final_Project_287"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "game_disp Final_Project_287.v(8) " "Output port \"game_disp\" at Final_Project_287.v(8) has no driver" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701969141370 "|Final_Project_287"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "end_disp Final_Project_287.v(9) " "Output port \"end_disp\" at Final_Project_287.v(9) has no driver" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701969141371 "|Final_Project_287"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "home_disp GND " "Pin \"home_disp\" is stuck at GND" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701969141647 "|Final_Project_287|home_disp"} { "Warning" "WMLS_MLS_STUCK_PIN" "game_disp GND " "Pin \"game_disp\" is stuck at GND" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701969141647 "|Final_Project_287|game_disp"} { "Warning" "WMLS_MLS_STUCK_PIN" "end_disp GND " "Pin \"end_disp\" is stuck at GND" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1701969141647 "|Final_Project_287|end_disp"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1701969141647 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1701969141652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1701969141739 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701969141739 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "look\[0\] " "No output dependent on input pin \"look\[0\]\"" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701969141783 "|Final_Project_287|look[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "look\[1\] " "No output dependent on input pin \"look\[1\]\"" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701969141783 "|Final_Project_287|look[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "look\[2\] " "No output dependent on input pin \"look\[2\]\"" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701969141783 "|Final_Project_287|look[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "shoot " "No output dependent on input pin \"shoot\"" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701969141783 "|Final_Project_287|shoot"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "start " "No output dependent on input pin \"start\"" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701969141783 "|Final_Project_287|start"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701969141783 "|Final_Project_287|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "Final_Project_287.v" "" { Text "C:/intelFPGA_lite/16.1/gavin_syd_project/Final_Project_287.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1701969141783 "|Final_Project_287|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1701969141783 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "10 " "Implemented 10 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1701969141783 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1701969141783 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1701969141783 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701969141798 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 12:12:21 2023 " "Processing ended: Thu Dec 07 12:12:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701969141798 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701969141798 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701969141798 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701969141798 ""}
