Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Nov 18 11:31:41 2024
| Host         : DESKTOP-NFG9C79 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file ALU_timing_summary_routed.rpt -pb ALU_timing_summary_routed.pb -rpx ALU_timing_summary_routed.rpx -warn_on_violation
| Design       : ALU
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.290ns  (logic 7.068ns (31.711%)  route 15.221ns (68.289%))
  Logic Levels:           18  (CARRY4=5 IBUF=1 LUT1=1 LUT2=1 LUT4=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.558 f  ALU_OUT_OBUF[4]_inst_i_13/O[2]
                         net (fo=1, routed)           0.808    11.366    ALU_OUT_OBUF[4]_inst_i_13_n_5
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.330    11.696 f  ALU_OUT_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.022    12.719    ALU_OUT_OBUF[3]_inst_i_31_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.332    13.051 f  ALU_OUT_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.657    13.708    ALU_OUT_OBUF[3]_inst_i_12_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.832 f  ALU_OUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.241    15.073    ALU_OUT_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124    15.197 f  ALU_OUT_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.527    16.724    ALU_OUT_OBUF[3]
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.124    16.848 f  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.824    17.672    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I3_O)        0.124    17.796 r  ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.862    19.658    ZERO_FLAG_OBUF
    L16                  OBUF (Prop_obuf_I_O)         2.632    22.290 r  ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    22.290    ZERO_FLAG
    L16                                                               r  ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            NOT_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.805ns  (logic 7.069ns (32.421%)  route 14.736ns (67.579%))
  Logic Levels:           18  (CARRY4=5 IBUF=1 LUT1=1 LUT2=1 LUT4=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.558 r  ALU_OUT_OBUF[4]_inst_i_13/O[2]
                         net (fo=1, routed)           0.808    11.366    ALU_OUT_OBUF[4]_inst_i_13_n_5
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.330    11.696 r  ALU_OUT_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.022    12.719    ALU_OUT_OBUF[3]_inst_i_31_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.332    13.051 r  ALU_OUT_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.657    13.708    ALU_OUT_OBUF[3]_inst_i_12_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.832 r  ALU_OUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.241    15.073    ALU_OUT_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124    15.197 r  ALU_OUT_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.527    16.724    ALU_OUT_OBUF[3]
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.124    16.848 r  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.519    17.366    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.124    17.490 r  NOT_ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.681    19.172    NOT_ZERO_FLAG_OBUF
    R13                  OBUF (Prop_obuf_I_O)         2.633    21.805 r  NOT_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    21.805    NOT_ZERO_FLAG
    R13                                                               r  NOT_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            BIGGER_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.777ns  (logic 7.054ns (32.392%)  route 14.723ns (67.608%))
  Logic Levels:           18  (CARRY4=5 IBUF=1 LUT1=1 LUT2=1 LUT4=2 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.558 r  ALU_OUT_OBUF[4]_inst_i_13/O[2]
                         net (fo=1, routed)           0.808    11.366    ALU_OUT_OBUF[4]_inst_i_13_n_5
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.330    11.696 r  ALU_OUT_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.022    12.719    ALU_OUT_OBUF[3]_inst_i_31_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.332    13.051 r  ALU_OUT_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.657    13.708    ALU_OUT_OBUF[3]_inst_i_12_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.832 r  ALU_OUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.241    15.073    ALU_OUT_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124    15.197 r  ALU_OUT_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           1.527    16.724    ALU_OUT_OBUF[3]
    SLICE_X1Y37          LUT4 (Prop_lut4_I3_O)        0.124    16.848 r  ZERO_FLAG_OBUF_inst_i_4/O
                         net (fo=3, routed)           0.527    17.374    ZERO_FLAG_OBUF_inst_i_4_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I3_O)        0.124    17.498 r  BIGGER_ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.661    19.159    BIGGER_ZERO_FLAG_OBUF
    M13                  OBUF (Prop_obuf_I_O)         2.618    21.777 r  BIGGER_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    21.777    BIGGER_ZERO_FLAG
    M13                                                               r  BIGGER_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            OVERFLOW_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.061ns  (logic 7.389ns (35.086%)  route 13.671ns (64.913%))
  Logic Levels:           20  (CARRY4=8 IBUF=1 LUT1=1 LUT3=1 LUT4=2 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.543 r  ALU_OUT_OBUF[4]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.543    ALU_OUT_OBUF[4]_inst_i_13_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  ALU_OUT_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.657    ALU_OUT_OBUF[8]_inst_i_10_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.771 r  ALU_OUT_OBUF[12]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.771    ALU_OUT_OBUF[12]_inst_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.010 r  ALU_OUT_OBUF[14]_inst_i_32/O[2]
                         net (fo=1, routed)           0.943    11.953    ALU_OUT_OBUF[14]_inst_i_32_n_5
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.302    12.255 r  ALU_OUT_OBUF[15]_inst_i_9/O
                         net (fo=1, routed)           0.670    12.925    ALU_OUT_OBUF[15]_inst_i_9_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.049 f  ALU_OUT_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           1.020    14.069    ALU_OUT_OBUF[15]_inst_i_6_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    14.193 f  ALU_OUT_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           1.021    15.214    ALU_OUT_OBUF[15]_inst_i_4_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    15.338 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=6, routed)           0.670    16.009    SMALLER_ZERO_FLAG_OBUF
    SLICE_X0Y28          LUT4 (Prop_lut4_I2_O)        0.150    16.159 r  OVERFLOW_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.067    18.225    OVERFLOW_FLAG_OBUF
    R12                  OBUF (Prop_obuf_I_O)         2.835    21.061 r  OVERFLOW_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    21.061    OVERFLOW_FLAG
    R12                                                               r  OVERFLOW_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.996ns  (logic 7.030ns (33.485%)  route 13.965ns (66.515%))
  Logic Levels:           19  (CARRY4=8 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.543 r  ALU_OUT_OBUF[4]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.543    ALU_OUT_OBUF[4]_inst_i_13_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  ALU_OUT_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.657    ALU_OUT_OBUF[8]_inst_i_10_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.771 r  ALU_OUT_OBUF[12]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.771    ALU_OUT_OBUF[12]_inst_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.010 r  ALU_OUT_OBUF[14]_inst_i_32/O[2]
                         net (fo=1, routed)           0.943    11.953    ALU_OUT_OBUF[14]_inst_i_32_n_5
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.302    12.255 r  ALU_OUT_OBUF[15]_inst_i_9/O
                         net (fo=1, routed)           0.670    12.925    ALU_OUT_OBUF[15]_inst_i_9_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.049 f  ALU_OUT_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           1.020    14.069    ALU_OUT_OBUF[15]_inst_i_6_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    14.193 f  ALU_OUT_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           1.021    15.214    ALU_OUT_OBUF[15]_inst_i_4_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    15.338 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=6, routed)           3.031    18.370    SMALLER_ZERO_FLAG_OBUF
    J13                  OBUF (Prop_obuf_I_O)         2.626    20.996 r  ALU_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000    20.996    ALU_OUT[15]
    J13                                                               r  ALU_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.537ns  (logic 6.836ns (33.289%)  route 13.700ns (66.711%))
  Logic Levels:           16  (CARRY4=5 IBUF=1 LUT1=1 LUT2=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671    10.558 r  ALU_OUT_OBUF[4]_inst_i_13/O[2]
                         net (fo=1, routed)           0.808    11.366    ALU_OUT_OBUF[4]_inst_i_13_n_5
    SLICE_X9Y19          LUT2 (Prop_lut2_I1_O)        0.330    11.696 r  ALU_OUT_OBUF[3]_inst_i_31/O
                         net (fo=1, routed)           1.022    12.719    ALU_OUT_OBUF[3]_inst_i_31_n_0
    SLICE_X7Y19          LUT6 (Prop_lut6_I4_O)        0.332    13.051 r  ALU_OUT_OBUF[3]_inst_i_12/O
                         net (fo=1, routed)           0.657    13.708    ALU_OUT_OBUF[3]_inst_i_12_n_0
    SLICE_X6Y19          LUT6 (Prop_lut6_I5_O)        0.124    13.832 r  ALU_OUT_OBUF[3]_inst_i_4/O
                         net (fo=1, routed)           1.241    15.073    ALU_OUT_OBUF[3]_inst_i_4_n_0
    SLICE_X4Y24          LUT6 (Prop_lut6_I3_O)        0.124    15.197 r  ALU_OUT_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           2.692    17.889    ALU_OUT_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         2.648    20.537 r  ALU_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    20.537    ALU_OUT[3]
    J18                                                               r  ALU_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            SMALLER_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.220ns  (logic 7.036ns (34.796%)  route 13.184ns (65.204%))
  Logic Levels:           19  (CARRY4=8 IBUF=1 LUT1=1 LUT3=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.543 r  ALU_OUT_OBUF[4]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.543    ALU_OUT_OBUF[4]_inst_i_13_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  ALU_OUT_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.657    ALU_OUT_OBUF[8]_inst_i_10_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.771 r  ALU_OUT_OBUF[12]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.771    ALU_OUT_OBUF[12]_inst_i_13_n_0
    SLICE_X11Y22         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    11.010 r  ALU_OUT_OBUF[14]_inst_i_32/O[2]
                         net (fo=1, routed)           0.943    11.953    ALU_OUT_OBUF[14]_inst_i_32_n_5
    SLICE_X10Y23         LUT3 (Prop_lut3_I2_O)        0.302    12.255 r  ALU_OUT_OBUF[15]_inst_i_9/O
                         net (fo=1, routed)           0.670    12.925    ALU_OUT_OBUF[15]_inst_i_9_n_0
    SLICE_X10Y23         LUT6 (Prop_lut6_I5_O)        0.124    13.049 f  ALU_OUT_OBUF[15]_inst_i_6/O
                         net (fo=1, routed)           1.020    14.069    ALU_OUT_OBUF[15]_inst_i_6_n_0
    SLICE_X4Y23          LUT6 (Prop_lut6_I1_O)        0.124    14.193 f  ALU_OUT_OBUF[15]_inst_i_4/O
                         net (fo=1, routed)           1.021    15.214    ALU_OUT_OBUF[15]_inst_i_4_n_0
    SLICE_X4Y28          LUT6 (Prop_lut6_I3_O)        0.124    15.338 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=6, routed)           2.250    17.588    SMALLER_ZERO_FLAG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         2.631    20.220 r  SMALLER_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000    20.220    SMALLER_ZERO_FLAG
    L18                                                               r  SMALLER_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.191ns  (logic 6.800ns (33.679%)  route 13.391ns (66.321%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT1=1 LUT2=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.543 r  ALU_OUT_OBUF[4]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.543    ALU_OUT_OBUF[4]_inst_i_13_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.765 r  ALU_OUT_OBUF[8]_inst_i_10/O[0]
                         net (fo=1, routed)           0.658    11.424    ALU_OUT_OBUF[8]_inst_i_10_n_7
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.299    11.723 r  ALU_OUT_OBUF[5]_inst_i_13/O
                         net (fo=1, routed)           0.822    12.545    ALU_OUT_OBUF[5]_inst_i_13_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.124    12.669 r  ALU_OUT_OBUF[5]_inst_i_9/O
                         net (fo=1, routed)           0.520    13.189    ALU_OUT_OBUF[5]_inst_i_9_n_0
    SLICE_X8Y21          LUT6 (Prop_lut6_I1_O)        0.124    13.313 r  ALU_OUT_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           1.354    14.667    ALU_OUT_OBUF[5]_inst_i_4_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I2_O)        0.124    14.791 r  ALU_OUT_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           2.756    17.547    ALU_OUT_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         2.644    20.191 r  ALU_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    20.191    ALU_OUT[5]
    F18                                                               r  ALU_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.017ns  (logic 6.806ns (34.003%)  route 13.210ns (65.997%))
  Logic Levels:           17  (CARRY4=7 IBUF=1 LUT1=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.543 r  ALU_OUT_OBUF[4]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.543    ALU_OUT_OBUF[4]_inst_i_13_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.657 r  ALU_OUT_OBUF[8]_inst_i_10/CO[3]
                         net (fo=1, routed)           0.000    10.657    ALU_OUT_OBUF[8]_inst_i_10_n_0
    SLICE_X11Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.879 r  ALU_OUT_OBUF[12]_inst_i_13/O[0]
                         net (fo=1, routed)           0.929    11.808    ALU_OUT_OBUF[12]_inst_i_13_n_7
    SLICE_X11Y24         LUT6 (Prop_lut6_I4_O)        0.299    12.107 r  ALU_OUT_OBUF[9]_inst_i_13/O
                         net (fo=1, routed)           0.902    13.009    ALU_OUT_OBUF[9]_inst_i_13_n_0
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.124    13.133 r  ALU_OUT_OBUF[9]_inst_i_6/O
                         net (fo=1, routed)           0.757    13.889    ALU_OUT_OBUF[9]_inst_i_6_n_0
    SLICE_X5Y24          LUT6 (Prop_lut6_I3_O)        0.124    14.013 r  ALU_OUT_OBUF[9]_inst_i_2/O
                         net (fo=2, routed)           3.343    17.357    ALU_OUT_OBUF[9]
    C17                  OBUF (Prop_obuf_I_O)         2.660    20.017 r  ALU_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000    20.017    ALU_OUT[9]
    C17                                                               r  ALU_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[4]
                            (input port)
  Destination:            ALU_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.878ns  (logic 7.154ns (35.989%)  route 12.724ns (64.011%))
  Logic Levels:           17  (CARRY4=6 IBUF=1 LUT1=1 LUT2=1 LUT4=1 LUT6=6 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  D2[4] (IN)
                         net (fo=0)                   0.000     0.000    D2[4]
    R16                  IBUF (Prop_ibuf_I_O)         0.961     0.961 f  D2_IBUF[4]_inst/O
                         net (fo=71, routed)          2.592     3.553    D2_IBUF[4]
    SLICE_X7Y20          LUT1 (Prop_lut1_I0_O)        0.124     3.677 r  ALU_OUT_OBUF[14]_inst_i_56/O
                         net (fo=1, routed)           0.000     3.677    ALU_OUT_OBUF[14]_inst_i_56_n_0
    SLICE_X7Y20          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.078 r  ALU_OUT_OBUF[14]_inst_i_28/CO[3]
                         net (fo=1, routed)           0.000     4.078    ALU_OUT_OBUF[14]_inst_i_28_n_0
    SLICE_X7Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.192 r  ALU_OUT_OBUF[14]_inst_i_24/CO[3]
                         net (fo=1, routed)           0.000     4.192    ALU_OUT_OBUF[14]_inst_i_24_n_0
    SLICE_X7Y22          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.306 r  ALU_OUT_OBUF[14]_inst_i_25/CO[3]
                         net (fo=1, routed)           0.000     4.306    ALU_OUT_OBUF[14]_inst_i_25_n_0
    SLICE_X7Y23          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.528 r  ALU_OUT_OBUF[14]_inst_i_45/O[0]
                         net (fo=1, routed)           0.814     5.342    SHIFT_LEFT2[13]
    SLICE_X6Y22          LUT4 (Prop_lut4_I2_O)        0.299     5.641 r  ALU_OUT_OBUF[14]_inst_i_23/O
                         net (fo=7, routed)           0.693     6.334    ALU_OUT_OBUF[14]_inst_i_23_n_0
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.124     6.458 f  ALU_OUT_OBUF[14]_inst_i_15/O
                         net (fo=29, routed)          1.421     7.878    ALU_OUT_OBUF[14]_inst_i_15_n_0
    SLICE_X10Y18         LUT6 (Prop_lut6_I5_O)        0.124     8.002 r  ALU_OUT_OBUF[8]_inst_i_29/O
                         net (fo=15, routed)          0.887     8.890    ALU_OUT_OBUF[8]_inst_i_29_n_0
    SLICE_X10Y19         LUT6 (Prop_lut6_I0_O)        0.124     9.014 r  ALU_OUT_OBUF[4]_inst_i_23/O
                         net (fo=1, routed)           0.873     9.887    ALU_OUT_OBUF[4]_inst_i_23_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656    10.543 r  ALU_OUT_OBUF[4]_inst_i_13/CO[3]
                         net (fo=1, routed)           0.000    10.543    ALU_OUT_OBUF[4]_inst_i_13_n_0
    SLICE_X11Y20         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.877 r  ALU_OUT_OBUF[8]_inst_i_10/O[1]
                         net (fo=1, routed)           0.521    11.398    ALU_OUT_OBUF[8]_inst_i_10_n_6
    SLICE_X10Y20         LUT2 (Prop_lut2_I1_O)        0.332    11.730 r  ALU_OUT_OBUF[6]_inst_i_15/O
                         net (fo=1, routed)           0.665    12.395    ALU_OUT_OBUF[6]_inst_i_15_n_0
    SLICE_X9Y21          LUT6 (Prop_lut6_I4_O)        0.331    12.726 r  ALU_OUT_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.685    13.411    ALU_OUT_OBUF[6]_inst_i_10_n_0
    SLICE_X6Y21          LUT6 (Prop_lut6_I1_O)        0.124    13.535 r  ALU_OUT_OBUF[6]_inst_i_4/O
                         net (fo=1, routed)           0.764    14.299    ALU_OUT_OBUF[6]_inst_i_4_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I2_O)        0.124    14.423 r  ALU_OUT_OBUF[6]_inst_i_1/O
                         net (fo=2, routed)           2.809    17.232    ALU_OUT_OBUF[6]
    G18                  OBUF (Prop_obuf_I_O)         2.645    19.878 r  ALU_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    19.878    ALU_OUT[6]
    G18                                                               r  ALU_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RHO_PIN
                            (input port)
  Destination:            RHO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.347ns (77.289%)  route 0.396ns (22.711%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R18                                               0.000     0.000 r  RHO_PIN (IN)
                         net (fo=0)                   0.000     0.000    RHO_PIN
    R18                  IBUF (Prop_ibuf_I_O)         0.203     0.203 r  RHO_PIN_IBUF_inst/O
                         net (fo=1, routed)           0.396     0.599    RHO_FLAG_OBUF
    M18                  OBUF (Prop_obuf_I_O)         1.144     1.743 r  RHO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     1.743    RHO_FLAG
    M18                                                               r  RHO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[15]
                            (input port)
  Destination:            OVERFLOW_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.409ns  (logic 1.451ns (60.204%)  route 0.959ns (39.796%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  D2[15] (IN)
                         net (fo=0)                   0.000     0.000    D2[15]
    P18                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  D2_IBUF[15]_inst/O
                         net (fo=127, routed)         0.457     0.648    D2_IBUF[15]
    SLICE_X0Y28          LUT4 (Prop_lut4_I1_O)        0.048     0.696 r  OVERFLOW_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.502     1.197    OVERFLOW_FLAG_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.212     2.409 r  OVERFLOW_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.409    OVERFLOW_FLAG
    R12                                                               r  OVERFLOW_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[15]
                            (input port)
  Destination:            CARRY_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.449ns  (logic 1.371ns (55.979%)  route 1.078ns (44.021%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  D2[15] (IN)
                         net (fo=0)                   0.000     0.000    D2[15]
    P18                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  D2_IBUF[15]_inst/O
                         net (fo=127, routed)         0.501     0.691    D2_IBUF[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I2_O)        0.045     0.736 r  CARRY_FLAG_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.577     1.314    CARRY_FLAG_OBUF
    L13                  OBUF (Prop_obuf_I_O)         1.135     2.449 r  CARRY_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.449    CARRY_FLAG
    L13                                                               r  CARRY_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            SMALLER_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.538ns  (logic 1.398ns (55.095%)  route 1.140ns (44.905%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 f  ALU_OPP_IBUF[3]_inst/O
                         net (fo=30, routed)          0.536     0.741    ALU_OPP_IBUF[3]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.786 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=6, routed)           0.604     1.389    SMALLER_ZERO_FLAG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.148     2.538 r  SMALLER_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.538    SMALLER_ZERO_FLAG
    L18                                                               r  SMALLER_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            BIGGER_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.685ns  (logic 1.430ns (53.243%)  route 1.255ns (46.757%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  ALU_OPP_IBUF[3]_inst/O
                         net (fo=30, routed)          0.536     0.741    ALU_OPP_IBUF[3]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.786 f  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=6, routed)           0.394     1.179    SMALLER_ZERO_FLAG_OBUF
    SLICE_X0Y37          LUT6 (Prop_lut6_I0_O)        0.045     1.224 r  BIGGER_ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.326     1.550    BIGGER_ZERO_FLAG_OBUF
    M13                  OBUF (Prop_obuf_I_O)         1.135     2.685 r  BIGGER_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.685    BIGGER_ZERO_FLAG
    M13                                                               r  BIGGER_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            NOT_ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.693ns  (logic 1.445ns (53.651%)  route 1.248ns (46.349%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 f  ALU_OPP_IBUF[3]_inst/O
                         net (fo=30, routed)          0.536     0.741    ALU_OPP_IBUF[3]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.786 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=6, routed)           0.395     1.180    SMALLER_ZERO_FLAG_OBUF
    SLICE_X0Y37          LUT6 (Prop_lut6_I5_O)        0.045     1.225 r  NOT_ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.317     1.543    NOT_ZERO_FLAG_OBUF
    R13                  OBUF (Prop_obuf_I_O)         1.150     2.693 r  NOT_ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.693    NOT_ZERO_FLAG
    R13                                                               r  NOT_ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[12]
                            (input port)
  Destination:            ALU_OUT[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.806ns  (logic 1.436ns (51.179%)  route 1.370ns (48.821%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  D2[12] (IN)
                         net (fo=0)                   0.000     0.000    D2[12]
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  D2_IBUF[12]_inst/O
                         net (fo=8, routed)           0.466     0.656    D2_IBUF[12]
    SLICE_X0Y26          LUT5 (Prop_lut5_I2_O)        0.045     0.701 r  ALU_OUT_OBUF[12]_inst_i_2/O
                         net (fo=1, routed)           0.169     0.870    ALU_OUT_OBUF[12]_inst_i_2_n_0
    SLICE_X0Y26          LUT6 (Prop_lut6_I0_O)        0.045     0.915 r  ALU_OUT_OBUF[12]_inst_i_1/O
                         net (fo=2, routed)           0.735     1.651    ALU_OUT_OBUF[12]
    J14                  OBUF (Prop_obuf_I_O)         1.156     2.806 r  ALU_OUT_OBUF[12]_inst/O
                         net (fo=0)                   0.000     2.806    ALU_OUT[12]
    J14                                                               r  ALU_OUT[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[15]
                            (input port)
  Destination:            ZERO_FLAG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.821ns  (logic 1.474ns (52.262%)  route 1.347ns (47.738%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  D2[15] (IN)
                         net (fo=0)                   0.000     0.000    D2[15]
    P18                  IBUF (Prop_ibuf_I_O)         0.191     0.191 f  D2_IBUF[15]_inst/O
                         net (fo=127, routed)         0.501     0.691    D2_IBUF[15]
    SLICE_X2Y28          LUT6 (Prop_lut6_I2_O)        0.045     0.736 f  CARRY_FLAG_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.313     1.049    CARRY_FLAG_OBUF
    SLICE_X0Y37          LUT4 (Prop_lut4_I3_O)        0.045     1.094 f  ZERO_FLAG_OBUF_inst_i_3/O
                         net (fo=3, routed)           0.120     1.215    ZERO_FLAG_OBUF_inst_i_3_n_0
    SLICE_X0Y37          LUT6 (Prop_lut6_I2_O)        0.045     1.260 r  ZERO_FLAG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.413     1.672    ZERO_FLAG_OBUF
    L16                  OBUF (Prop_obuf_I_O)         1.149     2.821 r  ZERO_FLAG_OBUF_inst/O
                         net (fo=0)                   0.000     2.821    ZERO_FLAG
    L16                                                               r  ZERO_FLAG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ALU_OPP[3]
                            (input port)
  Destination:            ALU_OUT[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.849ns  (logic 1.393ns (48.894%)  route 1.456ns (51.106%))
  Logic Levels:           3  (IBUF=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 f  ALU_OPP[3] (IN)
                         net (fo=0)                   0.000     0.000    ALU_OPP[3]
    T18                  IBUF (Prop_ibuf_I_O)         0.205     0.205 f  ALU_OPP_IBUF[3]_inst/O
                         net (fo=30, routed)          0.536     0.741    ALU_OPP_IBUF[3]
    SLICE_X4Y28          LUT6 (Prop_lut6_I4_O)        0.045     0.786 r  ALU_OUT_OBUF[15]_inst_i_2/O
                         net (fo=6, routed)           0.920     1.706    SMALLER_ZERO_FLAG_OBUF
    J13                  OBUF (Prop_obuf_I_O)         1.143     2.849 r  ALU_OUT_OBUF[15]_inst/O
                         net (fo=0)                   0.000     2.849    ALU_OUT[15]
    J13                                                               r  ALU_OUT[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D2[5]
                            (input port)
  Destination:            ALU_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.882ns  (logic 1.446ns (50.181%)  route 1.436ns (49.819%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 r  D2[5] (IN)
                         net (fo=0)                   0.000     0.000    D2[5]
    T15                  IBUF (Prop_ibuf_I_O)         0.195     0.195 r  D2_IBUF[5]_inst/O
                         net (fo=8, routed)           0.493     0.688    D2_IBUF[5]
    SLICE_X1Y23          LUT6 (Prop_lut6_I2_O)        0.045     0.733 r  ALU_OUT_OBUF[5]_inst_i_6/O
                         net (fo=1, routed)           0.135     0.868    ALU_OUT_OBUF[5]_inst_i_6_n_0
    SLICE_X1Y23          LUT6 (Prop_lut6_I5_O)        0.045     0.913 r  ALU_OUT_OBUF[5]_inst_i_1/O
                         net (fo=2, routed)           0.808     1.721    ALU_OUT_OBUF[5]
    F18                  OBUF (Prop_obuf_I_O)         1.161     2.882 r  ALU_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.882    ALU_OUT[5]
    F18                                                               r  ALU_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------





