Circuit,Area_um_2_,Total_Power_nW_,Delay_ps__Critical_Path
ReLU_Config1_Approx_10_10_SL_4bit_cir10,4.104,62.957,68
ReLU_Config3_Approx_10_10_SL_4bit_cir8,4.788,47.827,187
ReLU_Config3_Approx_10_10_SL_4bit_cir2,4.788,52.68,187
ReLU_Config4_Approx_10_10_SL_4bit_cir8,4.788,47.827,187
ReLU_Config3_Approx_10_10_SL_4bit_cir3,4.788,50.308,187
ReLU_Config4_Approx_10_10_SL_4bit_cir2,4.788,52.68,187
ReLU_Config1_Approx_10_10_SL_4bit_cir8,4.788,47.827,187
ReLU_Config4_Approx_10_10_SL_4bit_cir3,4.788,50.308,187
ReLU_Config1_Approx_10_10_SL_4bit_cir2,4.788,52.68,187
ReLU_Config1_Approx_10_10_SL_4bit_cir3,4.788,50.308,187
ReLU_Config3_Approx_10_10_SL_4bit_cir18,3.42,30.553,110
ReLU_Config4_Approx_10_10_SL_4bit_cir18,3.42,30.553,110
ReLU_Config3_Approx_10_10_SL_4bit_cir17,2.736,41.295,68
ReLU_Config3_Approx_10_10_SL_4bit_cir19,3.762,48.298,68
ReLU_Config3_Approx_10_10_SL_4bit_cir13,2.736,41.295,68
ReLU_Config3_Approx_10_10_SL_4bit_cir0,2.736,41.295,68
ReLU_Config1_Approx_10_10_SL_4bit_cir18,3.42,30.553,110
ReLU_Config4_Approx_10_10_SL_4bit_cir17,2.736,41.295,68
ReLU_Config4_Approx_10_10_SL_4bit_cir0,2.736,41.295,68
ReLU_Config4_Approx_10_10_SL_4bit_cir19,3.762,48.298,68
ReLU_Config4_Approx_10_10_SL_4bit_cir13,2.736,41.295,68
ReLU_Config3_Approx_10_10_SL_4bit_cir1,2.736,41.302,68
ReLU_Config3_Approx_10_10_SL_4bit_cir12,2.736,41.302,68
ReLU_Config3_Approx_10_10_SL_4bit_cir16,2.736,41.302,68
ReLU_Config3_Approx_10_10_SL_4bit_cir15,3.42,28.149,110
ReLU_Config1_Approx_10_10_SL_4bit_cir17,2.736,41.295,68
ReLU_Config1_Approx_10_10_SL_4bit_cir0,2.736,41.295,68
ReLU_Config4_Approx_10_10_SL_4bit_cir1,2.736,41.302,68
ReLU_Config1_Approx_10_10_SL_4bit_cir13,2.736,41.295,68
ReLU_Config1_Approx_10_10_SL_4bit_cir19,3.762,48.298,68
ReLU_Config4_Approx_10_10_SL_4bit_cir12,2.736,41.302,68
ReLU_Config4_Approx_10_10_SL_4bit_cir16,2.736,41.302,68
ReLU_Config4_Approx_10_10_SL_4bit_cir15,3.42,28.149,110
ReLU_Config1_Approx_10_10_SL_4bit_cir1,2.736,41.302,68
ReLU_Config1_Approx_10_10_SL_4bit_cir16,2.736,41.302,68
ReLU_Config1_Approx_10_10_SL_4bit_cir12,2.736,41.302,68
ReLU_Config1_Approx_10_10_SL_4bit_cir15,3.42,28.149,110
