<block name="ti_pwmex_io.vpr.net" instance="FPGA_packed_netlist[0]">
	<inputs>
		CLK62_5 TermCnt0~15 TermCnt0~14 TermCnt0~13 TermCnt0~12 TermCnt0~11 TermCnt0~10 TermCnt0~9 TermCnt0~8 TermCnt0~7 TermCnt0~6 TermCnt0~5 TermCnt0~4 TermCnt0~3 TermCnt0~2 TermCnt0~1 TermCnt0~0 count_val0~25 count_val0~24 count_val0~23 count_val0~22 count_val0~21 count_val0~20 count_val0~19 count_val0~18 count_val0~17 count_val0~16 count_val0~15 count_val0~14 count_val0~13 count_val0~12 count_val0~11 count_val0~10 count_val0~9 count_val0~8 count_val0~7 count_val0~6 count_val0~5 count_val0~4 count_val0~3 count_val0~2 count_val0~1 count_val0~0 count_pulse0~0 Dutymsb0~15 Dutymsb0~14 Dutymsb0~13 Dutymsb0~12 Dutymsb0~11 Dutymsb0~10 Dutymsb0~9 Dutymsb0~8 Dutymsb0~7 Dutymsb0~6 Dutymsb0~5 Dutymsb0~4 Dutymsb0~3 Dutymsb0~2 Dutymsb0~1 Dutymsb0~0 useDb0 DbCfg0~3 DbCfg0~2 DbCfg0~1 DbCfg0~0 reDlyCnt0~9 reDlyCnt0~8 reDlyCnt0~7 reDlyCnt0~6 reDlyCnt0~5 reDlyCnt0~4 reDlyCnt0~3 reDlyCnt0~2 reDlyCnt0~1 reDlyCnt0~0 feDlyCnt0~9 feDlyCnt0~8 feDlyCnt0~7 feDlyCnt0~6 feDlyCnt0~5 feDlyCnt0~4 feDlyCnt0~3 feDlyCnt0~2 feDlyCnt0~1 
		feDlyCnt0~0 tripCfg0~1 tripCfg0~0 tripIn0 TermCnt1~15 TermCnt1~14 TermCnt1~13 TermCnt1~12 TermCnt1~11 TermCnt1~10 TermCnt1~9 TermCnt1~8 TermCnt1~7 TermCnt1~6 TermCnt1~5 TermCnt1~4 TermCnt1~3 TermCnt1~2 TermCnt1~1 TermCnt1~0 count_val1~25 count_val1~24 count_val1~23 count_val1~22 count_val1~21 count_val1~20 count_val1~19 count_val1~18 count_val1~17 count_val1~16 count_val1~15 count_val1~14 count_val1~13 count_val1~12 count_val1~11 count_val1~10 count_val1~9 count_val1~8 count_val1~7 count_val1~6 count_val1~5 count_val1~4 count_val1~3 count_val1~2 count_val1~1 count_val1~0 count_pulse1~0 Dutymsb1~15 Dutymsb1~14 Dutymsb1~13 Dutymsb1~12 Dutymsb1~11 Dutymsb1~10 Dutymsb1~9 Dutymsb1~8 Dutymsb1~7 Dutymsb1~6 Dutymsb1~5 Dutymsb1~4 Dutymsb1~3 Dutymsb1~2 Dutymsb1~1 Dutymsb1~0 useDb1 DbCfg1~3 DbCfg1~2 DbCfg1~1 DbCfg1~0 reDlyCnt1~9 reDlyCnt1~8 reDlyCnt1~7 reDlyCnt1~6 reDlyCnt1~5 reDlyCnt1~4 reDlyCnt1~3 reDlyCnt1~2 reDlyCnt1~1 reDlyCnt1~0 feDlyCnt1~9 feDlyCnt1~8 feDlyCnt1~7 feDlyCnt1~6 feDlyCnt1~5 feDlyCnt1~4 
		feDlyCnt1~3 feDlyCnt1~2 feDlyCnt1~1 feDlyCnt1~0 tripCfg1~1 tripCfg1~0 tripIn1 TermCnt2~15 TermCnt2~14 TermCnt2~13 TermCnt2~12 TermCnt2~11 TermCnt2~10 TermCnt2~9 TermCnt2~8 TermCnt2~7 TermCnt2~6 TermCnt2~5 TermCnt2~4 TermCnt2~3 TermCnt2~2 TermCnt2~1 TermCnt2~0 count_val2~25 count_val2~24 count_val2~23 count_val2~22 count_val2~21 count_val2~20 count_val2~19 count_val2~18 count_val2~17 count_val2~16 count_val2~15 count_val2~14 count_val2~13 count_val2~12 count_val2~11 count_val2~10 count_val2~9 count_val2~8 count_val2~7 count_val2~6 count_val2~5 count_val2~4 count_val2~3 count_val2~2 count_val2~1 count_val2~0 count_pulse2~0 Dutymsb2~15 Dutymsb2~14 Dutymsb2~13 Dutymsb2~12 Dutymsb2~11 Dutymsb2~10 Dutymsb2~9 Dutymsb2~8 Dutymsb2~7 Dutymsb2~6 Dutymsb2~5 Dutymsb2~4 Dutymsb2~3 Dutymsb2~2 Dutymsb2~1 Dutymsb2~0 useDb2 DbCfg2~3 DbCfg2~2 DbCfg2~1 DbCfg2~0 reDlyCnt2~9 reDlyCnt2~8 reDlyCnt2~7 reDlyCnt2~6 reDlyCnt2~5 reDlyCnt2~4 reDlyCnt2~3 reDlyCnt2~2 reDlyCnt2~1 reDlyCnt2~0 feDlyCnt2~9 feDlyCnt2~8 feDlyCnt2~7 
		feDlyCnt2~6 feDlyCnt2~5 feDlyCnt2~4 feDlyCnt2~3 feDlyCnt2~2 feDlyCnt2~1 feDlyCnt2~0 tripCfg2~1 tripCfg2~0 tripIn2 TermCnt3~15 TermCnt3~14 TermCnt3~13 TermCnt3~12 TermCnt3~11 TermCnt3~10 TermCnt3~9 TermCnt3~8 TermCnt3~7 TermCnt3~6 TermCnt3~5 TermCnt3~4 TermCnt3~3 TermCnt3~2 TermCnt3~1 TermCnt3~0 count_val3~25 count_val3~24 count_val3~23 count_val3~22 count_val3~21 count_val3~20 count_val3~19 count_val3~18 count_val3~17 count_val3~16 count_val3~15 count_val3~14 count_val3~13 count_val3~12 count_val3~11 count_val3~10 count_val3~9 count_val3~8 count_val3~7 count_val3~6 count_val3~5 count_val3~4 count_val3~3 count_val3~2 count_val3~1 count_val3~0 count_pulse3~0 Dutymsb3~15 Dutymsb3~14 Dutymsb3~13 Dutymsb3~12 Dutymsb3~11 Dutymsb3~10 Dutymsb3~9 Dutymsb3~8 Dutymsb3~7 Dutymsb3~6 Dutymsb3~5 Dutymsb3~4 Dutymsb3~3 Dutymsb3~2 Dutymsb3~1 Dutymsb3~0 useDb3 DbCfg3~3 DbCfg3~2 DbCfg3~1 DbCfg3~0 reDlyCnt3~9 reDlyCnt3~8 reDlyCnt3~7 reDlyCnt3~6 reDlyCnt3~5 reDlyCnt3~4 reDlyCnt3~3 reDlyCnt3~2 reDlyCnt3~1 reDlyCnt3~0 
		feDlyCnt3~9 feDlyCnt3~8 feDlyCnt3~7 feDlyCnt3~6 feDlyCnt3~5 feDlyCnt3~4 feDlyCnt3~3 feDlyCnt3~2 feDlyCnt3~1 feDlyCnt3~0 tripCfg3~1 tripCfg3~0 tripIn3 
	</inputs>

	<outputs>
		out:count_en0~1 out:count_clr0~1 out:count_cmp0~15 out:count_cmp0~14 out:count_cmp0~13 out:count_cmp0~12 out:count_cmp0~11 out:count_cmp0~10 out:count_cmp0~9 out:count_cmp0~8 out:count_cmp0~7 out:count_cmp0~6 out:count_cmp0~5 out:count_cmp0~4 out:count_cmp0~3 out:count_cmp0~2 out:count_cmp0~1 out:count_cmp0~0 out:DPWM0 out:DPWMOutA0 out:DPWMOutB0 out:count_en1~1 out:count_clr1~1 out:count_cmp1~15 out:count_cmp1~14 out:count_cmp1~13 out:count_cmp1~12 out:count_cmp1~11 out:count_cmp1~10 out:count_cmp1~9 out:count_cmp1~8 out:count_cmp1~7 out:count_cmp1~6 out:count_cmp1~5 out:count_cmp1~4 out:count_cmp1~3 out:count_cmp1~2 out:count_cmp1~1 out:count_cmp1~0 out:DPWM1 out:DPWMOutA1 out:DPWMOutB1 out:count_en2~1 out:count_clr2~1 out:count_cmp2~15 out:count_cmp2~14 out:count_cmp2~13 out:count_cmp2~12 out:count_cmp2~11 out:count_cmp2~10 out:count_cmp2~9 out:count_cmp2~8 out:count_cmp2~7 out:count_cmp2~6 out:count_cmp2~5 out:count_cmp2~4 out:count_cmp2~3 out:count_cmp2~2 out:count_cmp2~1 out:count_cmp2~0 
		out:DPWM2 out:DPWMOutA2 out:DPWMOutB2 out:count_en3~1 out:count_clr3~1 out:count_cmp3~15 out:count_cmp3~14 out:count_cmp3~13 out:count_cmp3~12 out:count_cmp3~11 out:count_cmp3~10 out:count_cmp3~9 out:count_cmp3~8 out:count_cmp3~7 out:count_cmp3~6 out:count_cmp3~5 out:count_cmp3~4 out:count_cmp3~3 out:count_cmp3~2 out:count_cmp3~1 out:count_cmp3~0 out:DPWM3 out:DPWMOutA3 out:DPWMOutB3 
	</outputs>

	<clocks>
		CLK62_5 
	</clocks>

	<block name="U_PWM0_REDly" instance="clb[0]" mode="clb">
		<inputs>
			<port name="I">count_val0~25 count_val0~22 reDlyCnt0~3 count_val0~17 count_val0~23 reDlyCnt0~7 reDlyCnt0~5 count_val0~24 reDlyCnt0~9 reDlyCnt0~8 count_val0~16 n732 reDlyCnt0~1 reDlyCnt0~2 n734 reDlyCnt0~0 n736 n737 count_pulse0~0 n726 n730 count_val0~21 count_val0~19 count_val0~20 reDlyCnt0~6 count_val0~18 reDlyCnt0~4 useDb0 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="count_en0~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="count_en0~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="count_en0~1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">count_en0~1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n747" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n747" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n747" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n747 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM0_DbcFSM~1" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[2].out[0]->complete1  clb.I[27]->complete1  ble[1].out[0]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1138" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1138" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1138 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM0_DbcFSM~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_DbcFSM~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n754" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[15]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n754" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n754" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n754 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n725" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n725" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n725" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n725 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1143" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1143" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1143" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1143 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM0_DbcFSM~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_DbcFSM~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n751" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n751" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n751" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n751 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n750" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[4]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n750" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n750" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n750 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n753" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n753" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n753" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n753 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n752" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n752" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n752" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n752 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n749" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[9].out[0]->complete1  ble[3].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n749" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n749" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n749 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM0_REDly" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[4].out[0]->complete1  ble[10].out[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1148" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1148" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1148 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM0_REDly" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_REDly </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="U_PWM1_REDly" instance="clb[1]" mode="clb">
		<inputs>
			<port name="I">count_val1~25 count_val1~22 reDlyCnt1~3 count_val1~17 count_val1~23 reDlyCnt1~7 reDlyCnt1~5 count_val1~24 reDlyCnt1~9 reDlyCnt1~8 count_val1~16 n837 reDlyCnt1~1 reDlyCnt1~2 n839 reDlyCnt1~0 n841 n842 count_pulse1~0 n831 n835 count_val1~21 count_val1~19 count_val1~20 reDlyCnt1~6 count_val1~18 reDlyCnt1~4 useDb1 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="count_en1~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="count_en1~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="count_en1~1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">count_en1~1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n852" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n852" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n852" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n852 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM1_DbcFSM~1" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[2].out[0]->complete1  clb.I[27]->complete1  ble[1].out[0]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1264" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1264" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1264 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM1_DbcFSM~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_DbcFSM~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n859" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[15]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n859" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n859" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n859 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n830" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n830" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n830" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n830 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1269" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1269" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1269" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1269 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM1_DbcFSM~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_DbcFSM~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n856" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n856" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n856" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n856 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n855" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[4]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n855" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n855" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n855 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n858" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n858" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n858" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n858 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n857" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n857" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n857" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n857 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n854" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[9].out[0]->complete1  ble[3].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n854" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n854" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n854 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM1_REDly" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[4].out[0]->complete1  ble[10].out[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1274" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1274" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1274 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM1_REDly" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_REDly </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="U_PWM2_REDly" instance="clb[2]" mode="clb">
		<inputs>
			<port name="I">count_val2~25 count_val2~22 reDlyCnt2~3 count_val2~17 count_val2~23 reDlyCnt2~7 reDlyCnt2~5 count_val2~24 reDlyCnt2~9 reDlyCnt2~8 count_val2~16 n802 reDlyCnt2~1 reDlyCnt2~2 n804 reDlyCnt2~0 n806 n807 count_pulse2~0 n796 n800 count_val2~21 count_val2~19 count_val2~20 reDlyCnt2~6 count_val2~18 reDlyCnt2~4 useDb2 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="count_en2~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="count_en2~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="count_en2~1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">count_en2~1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n817" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n817" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n817" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n817 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM2_DbcFSM~1" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[2].out[0]->complete1  clb.I[27]->complete1  ble[1].out[0]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1222" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1222" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1222 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM2_DbcFSM~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_DbcFSM~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n824" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[15]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n824" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n824" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n824 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n795" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n795" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n795" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n795 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1227" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1227" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1227" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1227 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM2_DbcFSM~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_DbcFSM~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n821" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n821" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n821" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n821 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n820" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[4]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n820" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n820" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n820 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n823" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n823" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n823" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n823 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n822" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n822" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n822" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n822 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n819" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[9].out[0]->complete1  ble[3].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n819" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n819" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n819 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM2_REDly" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[4].out[0]->complete1  ble[10].out[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1232" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1232" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1232 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM2_REDly" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_REDly </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="U_PWM3_REDly" instance="clb[3]" mode="clb">
		<inputs>
			<port name="I">count_val3~25 count_val3~22 reDlyCnt3~3 count_val3~17 count_val3~23 reDlyCnt3~7 reDlyCnt3~5 count_val3~24 reDlyCnt3~9 reDlyCnt3~8 count_val3~16 n767 reDlyCnt3~1 reDlyCnt3~2 n769 reDlyCnt3~0 n771 n772 count_pulse3~0 n761 n765 count_val3~21 count_val3~19 count_val3~20 reDlyCnt3~6 count_val3~18 reDlyCnt3~4 useDb3 </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open ble[2].out[0]->direct1  open ble[4].out[0]->direct1  ble[5].out[0]->direct1  open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="count_en3~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="count_en3~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="count_en3~1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">count_en3~1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n782" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n782" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n782" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n782 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM3_DbcFSM~1" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[2].out[0]->complete1  clb.I[27]->complete1  ble[1].out[0]->complete1  clb.I[17]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1180" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1180" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1180 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM3_DbcFSM~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_DbcFSM~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n789" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  clb.I[15]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n789" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n789" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n789 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n760" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[20]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n760" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n760" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n760 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n1185" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  clb.I[18]->complete1  clb.I[27]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1185" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1185" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1185 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM3_DbcFSM~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_DbcFSM~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n786" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n786" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n786" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n786 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n785" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[4]->complete1  clb.I[21]->complete1  clb.I[5]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n785" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n785" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n785 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n788" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n788" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n788" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n788 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n787" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n787" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n787" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n787 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n784" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[7].out[0]->complete1  ble[9].out[0]->complete1  ble[3].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n784" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n784" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n784 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM3_REDly" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[4].out[0]->complete1  ble[10].out[0]->complete1  ble[2].out[0]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1190" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1190" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n1190 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM3_REDly" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_REDly </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="U_PWM3_DPWMOutLatch" instance="clb[4]" mode="clb">
		<inputs>
			<port name="I">DbCfg3~0 Dutymsb3~11 DbCfg3~3 Dutymsb3~8 Dutymsb3~7 n717 tripCfg3~1 Dutymsb3~5 Dutymsb3~1 Dutymsb3~13 count_pulse3~0 Dutymsb3~4 n772 Dutymsb3~9 Dutymsb3~6 U_PWM3_S1 tripIn3 open DbCfg3~1 Dutymsb3~12 U_PWM3_REDly open n760 Dutymsb3~14 tripCfg3~0 U_PWM3_DbcFSM~1 Dutymsb3~10 DbCfg3~2 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  open open ble[10].out[0]->direct1  open </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="U_PWM3_FEDly" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[0].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1212" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1212" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1212 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM3_FEDly" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_FEDly </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n722" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[2]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n722" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n722" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n722 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM3_tripActive" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1175" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1175" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1175 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM3_tripActive" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_tripActive </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n720" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n720" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n720" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n720 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n716" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n716" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n716" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n716 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n719" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  ble[2].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n719" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n719" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n719 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWMOutA3" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[6]->complete1  ble[3].out[0]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWMOutA3" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWMOutA3" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">DPWMOutA3 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWMOutB3" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWMOutB3" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWMOutB3" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">DPWMOutB3 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n715" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n715" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n715" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n715 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n714" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[23]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n714" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n714" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n714 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWM3" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[9].out[0]->complete1  ble[4].out[0]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWM3" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWM3" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">DPWM3 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM3_DPWMOutLatch" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[22]->complete1  clb.I[15]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1207" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1207" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1207 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM3_DPWMOutLatch" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_DPWMOutLatch </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="U_PWM2_DPWMOutLatch" instance="clb[5]" mode="clb">
		<inputs>
			<port name="I">DbCfg2~0 Dutymsb2~11 DbCfg2~3 Dutymsb2~8 Dutymsb2~7 n705 tripCfg2~1 Dutymsb2~5 Dutymsb2~1 Dutymsb2~13 count_pulse2~0 Dutymsb2~4 n807 Dutymsb2~9 Dutymsb2~6 U_PWM2_S1 tripIn2 open DbCfg2~1 Dutymsb2~12 U_PWM2_REDly open n795 Dutymsb2~14 tripCfg2~0 U_PWM2_DbcFSM~1 Dutymsb2~10 DbCfg2~2 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  open open ble[10].out[0]->direct1  open </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="U_PWM2_FEDly" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[0].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1254" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1254" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1254 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM2_FEDly" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_FEDly </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n710" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[2]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n710" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n710" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n710 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM2_tripActive" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1217" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1217" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1217 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM2_tripActive" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_tripActive </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n708" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n708" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n708" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n708 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n704" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n704" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n704" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n704 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n707" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  ble[2].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n707" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n707" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n707 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWMOutA2" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[6]->complete1  ble[3].out[0]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWMOutA2" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWMOutA2" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">DPWMOutA2 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWMOutB2" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWMOutB2" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWMOutB2" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">DPWMOutB2 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n703" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n703" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n703" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n703 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n702" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[23]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n702" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n702" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n702 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWM2" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[9].out[0]->complete1  ble[4].out[0]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWM2" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWM2" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">DPWM2 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM2_DPWMOutLatch" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[22]->complete1  clb.I[15]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1249" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1249" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1249 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM2_DPWMOutLatch" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_DPWMOutLatch </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="U_PWM1_DPWMOutLatch" instance="clb[6]" mode="clb">
		<inputs>
			<port name="I">DbCfg1~0 Dutymsb1~11 DbCfg1~3 Dutymsb1~8 Dutymsb1~7 n693 tripCfg1~1 Dutymsb1~5 Dutymsb1~1 Dutymsb1~13 count_pulse1~0 Dutymsb1~4 n842 Dutymsb1~9 Dutymsb1~6 U_PWM1_S1 tripIn1 open DbCfg1~1 Dutymsb1~12 U_PWM1_REDly open n830 Dutymsb1~14 tripCfg1~0 U_PWM1_DbcFSM~1 Dutymsb1~10 DbCfg1~2 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  open open ble[10].out[0]->direct1  open </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="U_PWM1_FEDly" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[0].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1296" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1296" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1296 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM1_FEDly" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_FEDly </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n698" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[2]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n698" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n698" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n698 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM1_tripActive" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1259" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1259" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1259 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM1_tripActive" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_tripActive </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n696" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n696" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n696" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n696 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n692" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n692" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n692" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n692 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n695" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  ble[2].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n695" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n695" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n695 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWMOutA1" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[6]->complete1  ble[3].out[0]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWMOutA1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWMOutA1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">DPWMOutA1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWMOutB1" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWMOutB1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWMOutB1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">DPWMOutB1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n691" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n691" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n691" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n691 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n690" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[23]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n690" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n690" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n690 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWM1" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[9].out[0]->complete1  ble[4].out[0]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWM1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWM1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">DPWM1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM1_DPWMOutLatch" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[22]->complete1  clb.I[15]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1291" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1291" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1291 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM1_DPWMOutLatch" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_DPWMOutLatch </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="U_PWM0_DPWMOutLatch" instance="clb[7]" mode="clb">
		<inputs>
			<port name="I">DbCfg0~0 Dutymsb0~11 DbCfg0~3 Dutymsb0~8 Dutymsb0~7 n681 tripCfg0~1 Dutymsb0~5 Dutymsb0~1 Dutymsb0~13 count_pulse0~0 Dutymsb0~4 n737 Dutymsb0~9 Dutymsb0~6 U_PWM0_S1 tripIn0 open DbCfg0~1 Dutymsb0~12 U_PWM0_REDly open n725 Dutymsb0~14 tripCfg0~0 U_PWM0_DbcFSM~1 Dutymsb0~10 DbCfg0~2 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open ble[6].out[0]->direct1  ble[7].out[0]->direct1  open open ble[10].out[0]->direct1  open </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="U_PWM0_FEDly" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[0].out[0]->complete1  clb.I[12]->complete1  clb.I[25]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1170" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1170" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n1170 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM0_FEDly" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_FEDly </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n686" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[2]->complete1  ble[0].out[0]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n686" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n686" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n686 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM0_tripActive" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">ble[2].out[0]->complete1  clb.I[10]->complete1  clb.I[16]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1133" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1133" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1133 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM0_tripActive" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_tripActive </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n684" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[27]->complete1  clb.I[20]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n684" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n684" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n684 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n680" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[26]->complete1  clb.I[13]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n680" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n680" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n680 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n683" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[24]->complete1  ble[2].out[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n683" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n683" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n683 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWMOutA0" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  clb.I[6]->complete1  ble[3].out[0]->complete1  clb.I[18]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWMOutA0" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWMOutA0" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">DPWMOutA0 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWMOutB0" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[5].out[0]->complete1  ble[1].out[0]->complete1  clb.I[0]->complete1  clb.I[6]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWMOutB0" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWMOutB0" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">DPWMOutB0 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n679" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[4]->complete1  clb.I[7]->complete1  clb.I[8]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n679" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n679" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n679 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n678" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[23]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[11]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n678" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n678" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n678 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="DPWM0" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  ble[9].out[0]->complete1  ble[4].out[0]->complete1  clb.I[5]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="DPWM0" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="DPWM0" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">DPWM0 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM0_DPWMOutLatch" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[11].out[0]->complete1  clb.I[22]->complete1  clb.I[15]->complete1  open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="n1165" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n1165" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  open open </port>
					</inputs>
					<outputs>
						<port name="out">n1165 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="U_PWM0_DPWMOutLatch" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_DPWMOutLatch </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
	</block>
	<block name="n831" instance="clb[8]" mode="clb">
		<inputs>
			<port name="I">Dutymsb1~4 Dutymsb1~9 Dutymsb1~15 count_val1~15 count_val1~10 count_val1~13 open Dutymsb1~13 open Dutymsb1~2 count_val1~6 Dutymsb1~3 Dutymsb1~0 count_val1~7 Dutymsb1~14 open Dutymsb1~7 open count_val1~2 count_val1~4 Dutymsb1~10 Dutymsb1~6 count_val1~14 count_val1~9 count_val1~11 count_val1~0 Dutymsb1~11 count_val1~3 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="n841" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[20]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n841" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n841" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n841 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[2]"/>
		<block name="n837" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[4].out[0]->complete1  clb.I[13]->complete1  clb.I[27]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n837" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n837" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n837 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n838" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n838" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n838" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n838 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n693" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[2]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n693" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n693" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n693 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n835" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  ble[7].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n835" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n835" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n835 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n836" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n836" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n836" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n836 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n834" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[1]->complete1  clb.I[19]->complete1  clb.I[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n834" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n834" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n834 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n833" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[18]->complete1  clb.I[1]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n833" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n833" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n833 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n832" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n832" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n832" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n832 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n831" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  clb.I[22]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n831" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n831" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n831 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n726" instance="clb[9]" mode="clb">
		<inputs>
			<port name="I">Dutymsb0~4 Dutymsb0~9 Dutymsb0~15 count_val0~15 count_val0~10 count_val0~13 open Dutymsb0~13 open Dutymsb0~2 count_val0~6 Dutymsb0~3 Dutymsb0~0 count_val0~7 Dutymsb0~14 open Dutymsb0~7 open count_val0~2 count_val0~4 Dutymsb0~10 Dutymsb0~6 count_val0~14 count_val0~9 count_val0~11 count_val0~0 Dutymsb0~11 count_val0~3 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="n736" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[20]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n736" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n736" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n736 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[2]"/>
		<block name="n732" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[4].out[0]->complete1  clb.I[13]->complete1  clb.I[27]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n732" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n732" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n732 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n733" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n733" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n733" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n733 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n681" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[2]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n681" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n681" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n681 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n730" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  ble[7].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n730" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n730" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n730 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n731" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n731" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n731" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n731 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n729" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[1]->complete1  clb.I[19]->complete1  clb.I[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n729" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n729" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n729 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n728" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[18]->complete1  clb.I[1]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n728" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n728" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n728 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n727" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n727" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n727" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n727 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n726" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  clb.I[22]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n726" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n726" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n726 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n796" instance="clb[10]" mode="clb">
		<inputs>
			<port name="I">Dutymsb2~4 Dutymsb2~9 Dutymsb2~15 count_val2~15 count_val2~10 count_val2~13 open Dutymsb2~13 open Dutymsb2~2 count_val2~6 Dutymsb2~3 Dutymsb2~0 count_val2~7 Dutymsb2~14 open Dutymsb2~7 open count_val2~2 count_val2~4 Dutymsb2~10 Dutymsb2~6 count_val2~14 count_val2~9 count_val2~11 count_val2~0 Dutymsb2~11 count_val2~3 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="n806" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[20]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n806" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n806" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n806 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[2]"/>
		<block name="n802" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[4].out[0]->complete1  clb.I[13]->complete1  clb.I[27]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n802" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n802" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n802 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n803" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n803" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n803" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n803 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n705" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[2]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n705" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n705" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n705 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n800" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  ble[7].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n800" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n800" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n800 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n801" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n801" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n801" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n801 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n799" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[1]->complete1  clb.I[19]->complete1  clb.I[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n799" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n799" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n799 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n798" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[18]->complete1  clb.I[1]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n798" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n798" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n798 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n797" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n797" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n797" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n797 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n796" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  clb.I[22]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n796" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n796" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n796 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n761" instance="clb[11]" mode="clb">
		<inputs>
			<port name="I">Dutymsb3~4 Dutymsb3~9 Dutymsb3~15 count_val3~15 count_val3~10 count_val3~13 open Dutymsb3~13 open Dutymsb3~2 count_val3~6 Dutymsb3~3 Dutymsb3~0 count_val3~7 Dutymsb3~14 open Dutymsb3~7 open count_val3~2 count_val3~4 Dutymsb3~10 Dutymsb3~6 count_val3~14 count_val3~9 count_val3~11 count_val3~0 Dutymsb3~11 count_val3~3 </port>
		</inputs>
		<outputs>
			<port name="O">open ble[1].out[0]->direct1  open ble[3].out[0]->direct1  open ble[5].out[0]->direct1  ble[6].out[0]->direct1  open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="n771" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[2]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[20]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n771" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n771" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n771 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="open" instance="ble[2]"/>
		<block name="n767" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[11]->complete1  ble[4].out[0]->complete1  clb.I[13]->complete1  clb.I[27]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n767" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n767" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n767 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n768" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[12]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n768" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n768" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n768 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n717" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[9]->complete1  clb.I[2]->complete1  clb.I[11]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n717" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n717" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n717 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n765" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[18]->complete1  clb.I[9]->complete1  ble[7].out[0]->complete1  clb.I[10]->complete1  clb.I[21]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n765" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n765" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n765 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n766" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[19]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n766" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n766" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n766 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n764" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[1]->complete1  clb.I[19]->complete1  clb.I[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n764" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n764" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n764 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n763" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[18]->complete1  clb.I[1]->complete1  clb.I[9]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n763" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n763" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n763 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n762" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[7]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n762" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n762" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n762 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n761" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  ble[9].out[0]->complete1  ble[8].out[0]->complete1  clb.I[22]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n761" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n761" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n761 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n807" instance="clb[12]" mode="clb">
		<inputs>
			<port name="I">feDlyCnt2~2 feDlyCnt2~3 feDlyCnt2~9 count_val2~17 count_val2~21 count_val2~19 feDlyCnt2~5 count_val2~25 count_val2~23 open open U_PWM2_DbcFSM~1 count_val2~24 feDlyCnt2~6 U_PWM2_DbcFSM_last~1 U_PWM2_DbcFSM~0 open feDlyCnt2~7 open feDlyCnt2~1 count_val2~18 count_val2~20 feDlyCnt2~4 count_val2~16 feDlyCnt2~8 feDlyCnt2~0 count_val2~22 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open open open open open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="count_clr2~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[2].out[0]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="count_clr2~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="count_clr2~1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">count_clr2~1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n816" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[6]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n816" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n816" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n816 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM2_DbcFSM_last~0" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM2_DbcFSM_last~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_DbcFSM_last~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n809" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->complete1  clb.I[13]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n809" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n809" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n809 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n808" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n808" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n808" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n808 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n815" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[4]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n815" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n815" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n815 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n813" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[19]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n813" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n813" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n813 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n814" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n814" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n814" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n814 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n812" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[1]->complete1  ble[6].out[0]->complete1  ble[7].out[0]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n812" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n812" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n812 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n811" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[19]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n811" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n811" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n811 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n810" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[7]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n810" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n810" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n810 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n807" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[10].out[0]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n807" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n807" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n807 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n842" instance="clb[13]" mode="clb">
		<inputs>
			<port name="I">feDlyCnt1~2 feDlyCnt1~3 feDlyCnt1~9 count_val1~17 count_val1~21 count_val1~19 feDlyCnt1~5 count_val1~25 count_val1~23 open open U_PWM1_DbcFSM~1 count_val1~24 feDlyCnt1~6 U_PWM1_DbcFSM_last~1 U_PWM1_DbcFSM~0 open feDlyCnt1~7 open feDlyCnt1~1 count_val1~18 count_val1~20 feDlyCnt1~4 count_val1~16 feDlyCnt1~8 feDlyCnt1~0 count_val1~22 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open open open open open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="count_clr1~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[2].out[0]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="count_clr1~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="count_clr1~1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">count_clr1~1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n851" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[6]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n851" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n851" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n851 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM1_DbcFSM_last~0" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM1_DbcFSM_last~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_DbcFSM_last~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n844" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->complete1  clb.I[13]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n844" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n844" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n844 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n843" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n843" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n843" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n843 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n850" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[4]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n850" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n850" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n850 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n848" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[19]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n848" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n848" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n848 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n849" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n849" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n849" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n849 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n847" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[1]->complete1  ble[6].out[0]->complete1  ble[7].out[0]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n847" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n847" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n847 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n846" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[19]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n846" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n846" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n846 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n845" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[7]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n845" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n845" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n845 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n842" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[10].out[0]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n842" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n842" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n842 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n737" instance="clb[14]" mode="clb">
		<inputs>
			<port name="I">feDlyCnt0~2 feDlyCnt0~3 feDlyCnt0~9 count_val0~17 count_val0~21 count_val0~19 feDlyCnt0~5 count_val0~25 count_val0~23 open open U_PWM0_DbcFSM~1 count_val0~24 feDlyCnt0~6 U_PWM0_DbcFSM_last~1 U_PWM0_DbcFSM~0 open feDlyCnt0~7 open feDlyCnt0~1 count_val0~18 count_val0~20 feDlyCnt0~4 count_val0~16 feDlyCnt0~8 feDlyCnt0~0 count_val0~22 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open open open open open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="count_clr0~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[2].out[0]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="count_clr0~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="count_clr0~1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">count_clr0~1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n746" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[6]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n746" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n746" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n746 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM0_DbcFSM_last~0" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM0_DbcFSM_last~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_DbcFSM_last~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n739" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->complete1  clb.I[13]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n739" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n739" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n739 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n738" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n738" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n738" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n738 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n745" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[4]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n745" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n745" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n745 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n743" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[19]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n743" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n743" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n743 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n744" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n744" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n744" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n744 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n742" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[1]->complete1  ble[6].out[0]->complete1  ble[7].out[0]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n742" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n742" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n742 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n741" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[19]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n741" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n741" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n741 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n740" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[7]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n740" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n740" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n740 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n737" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[10].out[0]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n737" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n737" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n737 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n772" instance="clb[15]" mode="clb">
		<inputs>
			<port name="I">feDlyCnt3~2 feDlyCnt3~3 feDlyCnt3~9 count_val3~17 count_val3~21 count_val3~19 feDlyCnt3~5 count_val3~25 count_val3~23 open open U_PWM3_DbcFSM~1 count_val3~24 feDlyCnt3~6 U_PWM3_DbcFSM_last~1 U_PWM3_DbcFSM~0 open feDlyCnt3~7 open feDlyCnt3~1 count_val3~18 count_val3~20 feDlyCnt3~4 count_val3~16 feDlyCnt3~8 feDlyCnt3~0 count_val3~22 open </port>
		</inputs>
		<outputs>
			<port name="O">ble[0].out[0]->direct1  open open open open open open open open open open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="count_clr3~1" instance="ble[0]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  ble[2].out[0]->complete1  clb.I[11]->complete1  clb.I[14]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="count_clr3~1" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="count_clr3~1" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">count_clr3~1 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n781" instance="ble[1]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  clb.I[6]->complete1  clb.I[8]->complete1  clb.I[17]->complete1  clb.I[15]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n781" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n781" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n781 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="U_PWM3_DbcFSM_last~0" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[15]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM3_DbcFSM_last~0" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_DbcFSM_last~0 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n774" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->complete1  clb.I[13]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n774" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n774" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n774 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n773" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">ble[3].out[0]->complete1  clb.I[12]->complete1  clb.I[23]->complete1  clb.I[24]->complete1  clb.I[25]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n773" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n773" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n773 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n780" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[22]->complete1  clb.I[4]->complete1  clb.I[6]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n780" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n780" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n780 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n778" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[19]->complete1  clb.I[21]->complete1  clb.I[22]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n778" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n778" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n778 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n779" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  clb.I[0]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n779" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n779" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n779 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n777" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[5]->complete1  clb.I[1]->complete1  ble[6].out[0]->complete1  ble[7].out[0]->complete1  ble[5].out[0]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n777" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n777" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n777 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n776" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[3]->complete1  clb.I[19]->complete1  open open open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n776" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n776" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  open open open </port>
					</inputs>
					<outputs>
						<port name="out">n776 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n775" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">ble[9].out[0]->complete1  clb.I[7]->complete1  clb.I[5]->complete1  clb.I[2]->complete1  clb.I[1]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n775" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n775" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n775 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n772" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[4].out[0]->complete1  ble[10].out[0]->complete1  ble[8].out[0]->complete1  ble[1].out[0]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n772" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n772" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n772 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="Dutymsb2~13" instance="io[16]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~9" instance="io[17]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~13" instance="io[18]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~9" instance="io[19]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~4" instance="io[20]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~4" instance="io[21]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~2" instance="io[22]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~2" instance="io[23]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~4" instance="io[24]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~4" instance="io[25]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~13" instance="io[26]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~13" instance="io[27]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~13" instance="io[28]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~13" instance="io[29]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~4" instance="io[30]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~13" instance="io[31]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~9" instance="io[32]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~4" instance="io[33]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~2" instance="io[34]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~9" instance="io[35]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~13" instance="io[36]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~2" instance="io[37]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~4" instance="io[38]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~4" instance="io[39]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~6" instance="io[40]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~24" instance="io[41]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~22" instance="io[42]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~1" instance="io[43]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~22" instance="io[44]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~17" instance="io[45]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~24" instance="io[46]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~18" instance="io[47]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~18" instance="io[48]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~24" instance="io[49]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~25" instance="io[50]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~18" instance="io[51]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~6" instance="io[52]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~20" instance="io[53]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~17" instance="io[54]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~25" instance="io[55]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~20" instance="io[56]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~24" instance="io[57]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~24" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~24 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~25" instance="io[58]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~17" instance="io[59]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~1" instance="io[60]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~1" instance="io[61]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~1" instance="io[62]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~6" instance="io[63]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~22" instance="io[64]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~25" instance="io[65]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~25" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~25 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~18" instance="io[66]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~18" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~18 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~20" instance="io[67]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~22" instance="io[68]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~22" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~22 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~17" instance="io[69]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~17" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~17 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~6" instance="io[70]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~20" instance="io[71]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~20" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~20 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWMOutB2" instance="io[72]" mode="outpad">
		<inputs>
			<port name="outpad">DPWMOutB2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWMOutB2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWMOutA2" instance="io[73]" mode="outpad">
		<inputs>
			<port name="outpad">DPWMOutA2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWMOutA2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWMOutA3" instance="io[74]" mode="outpad">
		<inputs>
			<port name="outpad">DPWMOutA3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWMOutA3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWMOutA1" instance="io[75]" mode="outpad">
		<inputs>
			<port name="outpad">DPWMOutA1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWMOutA1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWMOutB0" instance="io[76]" mode="outpad">
		<inputs>
			<port name="outpad">DPWMOutB0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWMOutB0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWMOutA0" instance="io[77]" mode="outpad">
		<inputs>
			<port name="outpad">DPWMOutA0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWMOutA0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWMOutB1" instance="io[78]" mode="outpad">
		<inputs>
			<port name="outpad">DPWMOutB1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWMOutB1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWMOutB3" instance="io[79]" mode="outpad">
		<inputs>
			<port name="outpad">DPWMOutB3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWMOutB3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~7" instance="io[80]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~7" instance="io[81]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~7" instance="io[82]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~7" instance="io[83]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="n734" instance="clb[84]" mode="clb">
		<inputs>
			<port name="I">count_val3~8 count_val3~12 count_val0~5 count_val3~5 Dutymsb3~12 Dutymsb0~12 count_val2~12 count_val0~1 count_val3~1 Dutymsb3~5 Dutymsb3~8 count_val2~5 Dutymsb0~1 Dutymsb2~12 Dutymsb0~5 Dutymsb3~1 Dutymsb2~5 open open open open count_val2~8 count_val0~12 count_val0~8 Dutymsb0~8 count_val2~1 Dutymsb2~8 Dutymsb2~1 </port>
		</inputs>
		<outputs>
			<port name="O">open open open open open open open ble[7].out[0]->direct1  open ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">open </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="open" instance="ble[1]"/>
		<block name="open" instance="ble[2]"/>
		<block name="open" instance="ble[3]"/>
		<block name="open" instance="ble[4]"/>
		<block name="open" instance="ble[5]"/>
		<block name="n805" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  clb.I[25]->complete1  clb.I[26]->complete1  clb.I[27]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n805" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n805" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n805 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n804" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">ble[6].out[0]->complete1  clb.I[6]->complete1  clb.I[11]->complete1  clb.I[13]->complete1  clb.I[16]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n804" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n804" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n804 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n770" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  clb.I[8]->complete1  clb.I[10]->complete1  clb.I[15]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n770" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n770" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n770 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n769" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">ble[8].out[0]->complete1  clb.I[1]->complete1  clb.I[3]->complete1  clb.I[4]->complete1  clb.I[9]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n769" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n769" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n769 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n735" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[7]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n735" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n735" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n735 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n734" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n734" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n734" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n734 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="n839" instance="clb[85]" mode="clb">
		<inputs>
			<port name="I">count_pulse1~0 U_PWM1_DbcFSM~1 count_val1~5 open count_pulse0~0 Dutymsb1~12 count_pulse3~0 count_val1~1 open open count_pulse2~0 open Dutymsb1~1 open Dutymsb1~5 open open open open open U_PWM2_DbcFSM~1 U_PWM3_DbcFSM~1 count_val1~12 count_val1~8 Dutymsb1~8 open U_PWM0_DbcFSM~1 open </port>
		</inputs>
		<outputs>
			<port name="O">open open ble[2].out[0]->direct1  ble[3].out[0]->direct1  ble[4].out[0]->direct1  ble[5].out[0]->direct1  ble[6].out[0]->direct1  ble[7].out[0]->direct1  ble[8].out[0]->direct1  ble[9].out[0]->direct1  open ble[11].out[0]->direct1  </port>
		</outputs>
		<clocks>
			<port name="clk">CLK62_5 </port>
		</clocks>
		<block name="open" instance="ble[0]"/>
		<block name="open" instance="ble[1]"/>
		<block name="U_PWM0_DbcFSM_last~1" instance="ble[2]" mode="ble">
			<inputs>
				<port name="in">clb.I[26]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM0_DbcFSM_last~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_DbcFSM_last~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="U_PWM3_S1" instance="ble[3]" mode="ble">
			<inputs>
				<port name="in">clb.I[6]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM3_S1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_S1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="U_PWM3_DbcFSM_last~1" instance="ble[4]" mode="ble">
			<inputs>
				<port name="in">clb.I[21]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM3_DbcFSM_last~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM3_DbcFSM_last~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="U_PWM0_S1" instance="ble[5]" mode="ble">
			<inputs>
				<port name="in">clb.I[4]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM0_S1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM0_S1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="U_PWM2_S1" instance="ble[6]" mode="ble">
			<inputs>
				<port name="in">clb.I[10]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM2_S1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_S1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="U_PWM2_DbcFSM_last~1" instance="ble[7]" mode="ble">
			<inputs>
				<port name="in">clb.I[20]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM2_DbcFSM_last~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM2_DbcFSM_last~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="U_PWM1_S1" instance="ble[8]" mode="ble">
			<inputs>
				<port name="in">clb.I[0]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM1_S1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_S1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="U_PWM1_DbcFSM_last~1" instance="ble[9]" mode="ble">
			<inputs>
				<port name="in">clb.I[1]->complete1  open open open open </port>
			</inputs>
			<outputs>
				<port name="out">ff[0].Q[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">clb.clk[0]->complete2  </port>
			</clocks>
			<block name="open" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  open open open open </port>
				</inputs>
				<outputs>
					<port name="out">lut5[0].in[0]->complete:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
			</block>
			<block name="U_PWM1_DbcFSM_last~1" instance="ff[0]">
				<inputs>
					<port name="D">lut5[0].out[0]->direct2  </port>
				</inputs>
				<outputs>
					<port name="Q">U_PWM1_DbcFSM_last~1 </port>
				</outputs>
				<clocks>
					<port name="clk">ble.clk[0]->direct3  </port>
				</clocks>
			</block>
		</block>
		<block name="n840" instance="ble[10]" mode="ble">
			<inputs>
				<port name="in">clb.I[23]->complete1  clb.I[7]->complete1  clb.I[24]->complete1  clb.I[12]->complete1  open </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n840" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  open </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n840" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  open </port>
					</inputs>
					<outputs>
						<port name="out">n840 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
		<block name="n839" instance="ble[11]" mode="ble">
			<inputs>
				<port name="in">ble[10].out[0]->complete1  clb.I[22]->complete1  clb.I[2]->complete1  clb.I[5]->complete1  clb.I[14]->complete1  </port>
			</inputs>
			<outputs>
				<port name="out">lut5[0].out[0]->mux1  </port>
			</outputs>
			<clocks>
				<port name="clk">open </port>
			</clocks>
			<block name="n839" instance="lut5[0]" mode="lut5">
				<inputs>
					<port name="in">ble.in[0]->direct1  ble.in[1]->direct1  ble.in[2]->direct1  ble.in[3]->direct1  ble.in[4]->direct1  </port>
				</inputs>
				<outputs>
					<port name="out">lut[0].out[0]->direct:lut5  </port>
				</outputs>
				<clocks>
				</clocks>
				<block name="n839" instance="lut[0]">
					<inputs>
						<port name="in">lut5.in[0]->complete:lut5  lut5.in[1]->complete:lut5  lut5.in[2]->complete:lut5  lut5.in[3]->complete:lut5  lut5.in[4]->complete:lut5  </port>
					</inputs>
					<outputs>
						<port name="out">n839 </port>
					</outputs>
					<clocks>
					</clocks>
				</block>
			</block>
			<block name="open" instance="ff[0]"/>
		</block>
	</block>
	<block name="count_val1~8" instance="io[86]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~11" instance="io[87]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~2" instance="io[88]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~2" instance="io[89]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~9" instance="io[90]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~0" instance="io[91]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~1" instance="io[92]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~1" instance="io[93]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~8" instance="io[94]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~11" instance="io[95]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~9" instance="io[96]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~2" instance="io[97]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~8" instance="io[98]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~0" instance="io[99]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~0" instance="io[100]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~1" instance="io[101]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~9" instance="io[102]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~1" instance="io[103]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~11" instance="io[104]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~2" instance="io[105]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~8" instance="io[106]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~9" instance="io[107]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~0" instance="io[108]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~11" instance="io[109]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~2" instance="io[110]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~4" instance="io[111]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~9" instance="io[112]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~8" instance="io[113]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~8" instance="io[114]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~4" instance="io[115]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~2" instance="io[116]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~2" instance="io[117]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~2" instance="io[118]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~4" instance="io[119]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~8" instance="io[120]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~9" instance="io[121]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~4" instance="io[122]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~8" instance="io[123]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~9" instance="io[124]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~2" instance="io[125]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~2" instance="io[126]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~9" instance="io[127]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~2" instance="io[128]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~2" instance="io[129]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~1" instance="io[130]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~1" instance="io[131]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~5" instance="io[132]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~5" instance="io[133]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~1" instance="io[134]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~5" instance="io[135]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~1" instance="io[136]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~5" instance="io[137]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~0" instance="io[138]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~0" instance="io[139]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~8" instance="io[140]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~11" instance="io[141]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~8" instance="io[142]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~11" instance="io[143]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~11" instance="io[144]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~0" instance="io[145]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~8" instance="io[146]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~0" instance="io[147]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~8" instance="io[148]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~11" instance="io[149]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~4" instance="io[150]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~21" instance="io[151]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~21" instance="io[152]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~21" instance="io[153]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~4" instance="io[154]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~4" instance="io[155]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~4" instance="io[156]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~21" instance="io[157]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~21" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~21 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~5" instance="io[158]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~5" instance="io[159]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~5" instance="io[160]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~5" instance="io[161]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~6" instance="io[162]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~6" instance="io[163]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~6" instance="io[164]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~6" instance="io[165]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~23" instance="io[166]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~23" instance="io[167]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~23" instance="io[168]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~23" instance="io[169]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~23" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~23 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWM3" instance="io[170]" mode="outpad">
		<inputs>
			<port name="outpad">DPWM3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWM3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWM2" instance="io[171]" mode="outpad">
		<inputs>
			<port name="outpad">DPWM2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWM2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWM1" instance="io[172]" mode="outpad">
		<inputs>
			<port name="outpad">DPWM1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWM1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:DPWM0" instance="io[173]" mode="outpad">
		<inputs>
			<port name="outpad">DPWM0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:DPWM0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~10" instance="io[174]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~12" instance="io[175]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~14" instance="io[176]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~12" instance="io[177]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~10" instance="io[178]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~12" instance="io[179]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~10" instance="io[180]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~14" instance="io[181]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~12" instance="io[182]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~14" instance="io[183]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~10" instance="io[184]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~14" instance="io[185]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~16" instance="io[186]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~16" instance="io[187]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~16" instance="io[188]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~16" instance="io[189]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~16" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~16 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~12" instance="io[190]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~7" instance="io[191]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~12" instance="io[192]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~14" instance="io[193]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~14" instance="io[194]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~6" instance="io[195]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~6" instance="io[196]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~7" instance="io[197]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~12" instance="io[198]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~14" instance="io[199]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~6" instance="io[200]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~7" instance="io[201]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~12" instance="io[202]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~14" instance="io[203]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~7" instance="io[204]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~6" instance="io[205]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~8" instance="io[206]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~9" instance="io[207]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~0" instance="io[208]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~6" instance="io[209]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~7" instance="io[210]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~19" instance="io[211]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~19" instance="io[212]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~19" instance="io[213]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~8" instance="io[214]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~0" instance="io[215]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~9" instance="io[216]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~8" instance="io[217]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~6" instance="io[218]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~7" instance="io[219]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~9" instance="io[220]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~6" instance="io[221]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~7" instance="io[222]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~8" instance="io[223]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~9" instance="io[224]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~0" instance="io[225]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~19" instance="io[226]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~19" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~19 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~6" instance="io[227]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~7" instance="io[228]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~0" instance="io[229]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~10" instance="io[230]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~15" instance="io[231]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~15" instance="io[232]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~10" instance="io[233]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~15" instance="io[234]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~10" instance="io[235]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~15" instance="io[236]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~10" instance="io[237]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~3" instance="io[238]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~3" instance="io[239]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb2~15" instance="io[240]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb2~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb2~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb0~15" instance="io[241]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb0~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb0~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~3" instance="io[242]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb3~15" instance="io[243]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb3~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb3~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~3" instance="io[244]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="Dutymsb1~15" instance="io[245]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="Dutymsb1~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">Dutymsb1~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~1" instance="io[246]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~5" instance="io[247]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~0" instance="io[248]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~0" instance="io[249]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~0" instance="io[250]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~0" instance="io[251]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~3" instance="io[252]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~3" instance="io[253]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~1" instance="io[254]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~5" instance="io[255]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~3" instance="io[256]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~1" instance="io[257]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~5" instance="io[258]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~1" instance="io[259]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~5" instance="io[260]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~3" instance="io[261]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~3" instance="io[262]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val1~5" instance="io[263]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val1~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val1~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~3" instance="io[264]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val2~5" instance="io[265]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val2~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val2~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~3" instance="io[266]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val0~5" instance="io[267]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val0~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val0~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~3" instance="io[268]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_val3~5" instance="io[269]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_val3~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_val3~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt2~7" instance="io[270]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt2~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt2~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt3~7" instance="io[271]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt3~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt3~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt1~7" instance="io[272]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt1~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt1~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="feDlyCnt0~7" instance="io[273]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="feDlyCnt0~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">feDlyCnt0~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripCfg1~0" instance="io[274]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripCfg1~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripCfg1~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripCfg3~0" instance="io[275]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripCfg3~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripCfg3~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripCfg0~0" instance="io[276]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripCfg0~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripCfg0~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripCfg2~0" instance="io[277]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripCfg2~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripCfg2~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="useDb0" instance="io[278]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="useDb0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">useDb0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="useDb2" instance="io[279]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="useDb2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">useDb2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_pulse2~0" instance="io[280]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_pulse2~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_pulse2~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_pulse0~0" instance="io[281]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_pulse0~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_pulse0~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="useDb3" instance="io[282]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="useDb3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">useDb3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_pulse3~0" instance="io[283]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_pulse3~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_pulse3~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="useDb1" instance="io[284]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="useDb1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">useDb1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="count_pulse1~0" instance="io[285]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="count_pulse1~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">count_pulse1~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg0~2" instance="io[286]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg0~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg0~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg0~3" instance="io[287]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg0~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg0~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg2~0" instance="io[288]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg2~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg2~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg2~1" instance="io[289]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg2~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg2~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg2~2" instance="io[290]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg2~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg2~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg2~3" instance="io[291]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg2~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg2~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg3~3" instance="io[292]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg3~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg3~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg3~0" instance="io[293]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg3~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg3~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg3~1" instance="io[294]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg3~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg3~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg3~2" instance="io[295]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg3~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg3~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg1~0" instance="io[296]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg1~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg1~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg1~1" instance="io[297]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg1~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg1~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg1~2" instance="io[298]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg1~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg1~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg1~3" instance="io[299]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg1~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg1~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg0~1" instance="io[300]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg0~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg0~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="DbCfg0~0" instance="io[301]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="DbCfg0~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">DbCfg0~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt2~3" instance="io[302]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt2~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt2~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt3~3" instance="io[303]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt3~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt3~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt1~3" instance="io[304]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt1~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt1~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="reDlyCnt0~3" instance="io[305]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="reDlyCnt0~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">reDlyCnt0~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_clr3~1" instance="io[306]" mode="outpad">
		<inputs>
			<port name="outpad">count_clr3~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_clr3~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_en3~1" instance="io[307]" mode="outpad">
		<inputs>
			<port name="outpad">count_en3~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_en3~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_en2~1" instance="io[308]" mode="outpad">
		<inputs>
			<port name="outpad">count_en2~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_en2~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_clr2~1" instance="io[309]" mode="outpad">
		<inputs>
			<port name="outpad">count_clr2~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_clr2~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_clr1~1" instance="io[310]" mode="outpad">
		<inputs>
			<port name="outpad">count_clr1~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_clr1~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_en1~1" instance="io[311]" mode="outpad">
		<inputs>
			<port name="outpad">count_en1~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_en1~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_clr0~1" instance="io[312]" mode="outpad">
		<inputs>
			<port name="outpad">count_clr0~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_clr0~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_en0~1" instance="io[313]" mode="outpad">
		<inputs>
			<port name="outpad">count_en0~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_en0~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripIn0" instance="io[314]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripIn0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripIn0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripIn3" instance="io[315]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripIn3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripIn3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripIn1" instance="io[316]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripIn1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripIn1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripIn2" instance="io[317]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripIn2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripIn2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripCfg3~1" instance="io[318]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripCfg3~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripCfg3~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripCfg1~1" instance="io[319]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripCfg1~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripCfg1~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripCfg0~1" instance="io[320]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripCfg0~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripCfg0~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="tripCfg2~1" instance="io[321]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="tripCfg2~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">tripCfg2~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~0" instance="io[322]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~1" instance="io[323]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~2" instance="io[324]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~3" instance="io[325]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~4" instance="io[326]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~4 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~5" instance="io[327]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~5 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~6" instance="io[328]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~6 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~7" instance="io[329]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~7 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~8" instance="io[330]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~8 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~9" instance="io[331]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~9 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~10" instance="io[332]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~10 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~11" instance="io[333]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~11 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~12" instance="io[334]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~12 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~13" instance="io[335]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~13 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~14" instance="io[336]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~14 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp3~15" instance="io[337]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt3~15 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp3~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~0" instance="io[338]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~1" instance="io[339]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~2" instance="io[340]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~3" instance="io[341]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~4" instance="io[342]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~4 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~5" instance="io[343]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~5 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~6" instance="io[344]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~6 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~7" instance="io[345]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~7 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~8" instance="io[346]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~8 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~9" instance="io[347]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~9 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~10" instance="io[348]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~10 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~11" instance="io[349]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~11 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~12" instance="io[350]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~12 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~13" instance="io[351]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~13 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~14" instance="io[352]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~14 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp2~15" instance="io[353]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt2~15 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp2~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~0" instance="io[354]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~1" instance="io[355]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~2" instance="io[356]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~3" instance="io[357]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~4" instance="io[358]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~4 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~5" instance="io[359]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~5 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~6" instance="io[360]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~6 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~7" instance="io[361]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~7 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~8" instance="io[362]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~8 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~9" instance="io[363]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~9 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~10" instance="io[364]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~10 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~11" instance="io[365]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~11 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~12" instance="io[366]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~12 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~13" instance="io[367]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~13 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~14" instance="io[368]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~14 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp1~15" instance="io[369]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt1~15 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp1~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~0" instance="io[370]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~0 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~0" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~1" instance="io[371]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~1 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~1" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~2" instance="io[372]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~2 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~2" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~3" instance="io[373]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~3 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~3" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~4" instance="io[374]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~4 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~4" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~5" instance="io[375]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~5 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~5" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~6" instance="io[376]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~6 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~6" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~7" instance="io[377]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~7 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~7" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~8" instance="io[378]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~8 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~8" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~9" instance="io[379]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~9 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~9" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~10" instance="io[380]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~10 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~10" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~11" instance="io[381]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~11 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~11" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~12" instance="io[382]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~12 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~12" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~13" instance="io[383]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~13 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~13" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~14" instance="io[384]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~14 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~14" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="out:count_cmp0~15" instance="io[385]" mode="outpad">
		<inputs>
			<port name="outpad">TermCnt0~15 </port>
		</inputs>
		<outputs>
			<port name="inpad">open </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="out:count_cmp0~15" instance="outpad[0]">
			<inputs>
				<port name="outpad">io.outpad[0]->outpad  </port>
			</inputs>
			<outputs>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~2" instance="io[386]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~3" instance="io[387]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~10" instance="io[388]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~0" instance="io[389]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~4" instance="io[390]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~1" instance="io[391]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~2" instance="io[392]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~3" instance="io[393]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~4" instance="io[394]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~5" instance="io[395]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~6" instance="io[396]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~7" instance="io[397]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~8" instance="io[398]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~5" instance="io[399]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~11" instance="io[400]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~14" instance="io[401]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~0" instance="io[402]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~1" instance="io[403]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~9" instance="io[404]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~2" instance="io[405]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~3" instance="io[406]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~10" instance="io[407]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~4" instance="io[408]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~5" instance="io[409]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~6" instance="io[410]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~7" instance="io[411]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~11" instance="io[412]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~12" instance="io[413]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~8" instance="io[414]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~9" instance="io[415]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~13" instance="io[416]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~10" instance="io[417]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~11" instance="io[418]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~14" instance="io[419]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~12" instance="io[420]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~13" instance="io[421]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~14" instance="io[422]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt2~15" instance="io[423]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt2~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt2~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt1~15" instance="io[424]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt1~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt1~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~6" instance="io[425]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~7" instance="io[426]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~12" instance="io[427]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~8" instance="io[428]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~0" instance="io[429]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~1" instance="io[430]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~2" instance="io[431]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~2" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~2 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~3" instance="io[432]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~3" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~3 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~4" instance="io[433]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~4" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~4 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~5" instance="io[434]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~6" instance="io[435]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~6" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~6 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~0" instance="io[436]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~0" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~0 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~7" instance="io[437]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~7" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~7 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~8" instance="io[438]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~8" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~8 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~9" instance="io[439]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~10" instance="io[440]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~10" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~10 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~11" instance="io[441]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~11" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~11 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~12" instance="io[442]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~12" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~12 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~13" instance="io[443]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~14" instance="io[444]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~14" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~14 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt3~15" instance="io[445]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt3~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt3~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~1" instance="io[446]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~1" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~1 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~9" instance="io[447]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~9" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~9 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~13" instance="io[448]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~13" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~13 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="TermCnt0~15" instance="io[449]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="TermCnt0~15" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">TermCnt0~15 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
	<block name="CLK62_5" instance="io[450]" mode="inpad">
		<inputs>
			<port name="outpad">open </port>
		</inputs>
		<outputs>
			<port name="inpad">inpad[0].inpad[0]->inpad  </port>
		</outputs>
		<clocks>
			<port name="clock">open </port>
		</clocks>
		<block name="CLK62_5" instance="inpad[0]">
			<inputs>
			</inputs>
			<outputs>
				<port name="inpad">CLK62_5 </port>
			</outputs>
			<clocks>
			</clocks>
		</block>
	</block>
</block>

