^C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\BUILD\CMAKEFILES\15E003C7AE5D10CEC3662FA9E4B62E2A\OPENCL_KERNELS_CORE.CPP.RULE
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\ARITHM.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\CONVERT.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\COPYMAKEBORDER.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\COPYSET.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\CVTCLR_DX.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\FFT.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\FLIP.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\GEMM.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\HALFCONVERT.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\INRANGE.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\INTEL_GEMM.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\LUT.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\MEANSTDDEV.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\MINMAXLOC.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\MIXCHANNELS.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\MULSPECTRUMS.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\NORMALIZE.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\REDUCE.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\REDUCE2.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\REPEAT.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\SET_IDENTITY.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\SPLIT_MERGE.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\SRC\OPENCL\TRANSPOSE.CL
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\CMAKE\CL2CPP.CMAKE
^C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\MODULES\CORE\CMAKELISTS.TXT
C:\USERS\VIKSIG001\DOCUMENTS\VGS\ELEKTRO\ELEKTROTRONSTADT\STORPROSJEKT\TEST\NODE_MODULES\@U4\OPENCV-BUILD\DIST\OPENCV-4.8.0-8B1EA\OPENCV\CMAKE\TEMPLATES\VS_VERSION.RC.IN
