
---------- Begin Simulation Statistics ----------
final_tick                               2777697328500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  57421                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703476                       # Number of bytes of host memory used
host_op_rate                                    57589                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 45267.43                       # Real time elapsed on the host
host_tick_rate                               61361935                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2599288854                       # Number of instructions simulated
sim_ops                                    2606897783                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.777697                       # Number of seconds simulated
sim_ticks                                2777697328500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.318341                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              319521927                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           370166902                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         28748069                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        496182440                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          47901255                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       48233730                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          332475                       # Number of indirect misses.
system.cpu0.branchPred.lookups              631597652                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      4031444                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801862                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         17982831                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 581770039                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99136389                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419502                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      212268553                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2379348144                       # Number of instructions committed
system.cpu0.commit.committedOps            2383155307                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   4168563815                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.571697                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.460297                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   3142175117     75.38%     75.38% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    581972388     13.96%     89.34% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    145437879      3.49%     92.83% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    123898844      2.97%     95.80% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     48949538      1.17%     96.97% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     16195081      0.39%     97.36% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      6844093      0.16%     97.53% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      3954486      0.09%     97.62% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99136389      2.38%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   4168563815                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        50                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            48954033                       # Number of function calls committed.
system.cpu0.commit.int_insts               2306286093                       # Number of committed integer instructions.
system.cpu0.commit.loads                    725986798                       # Number of loads committed
system.cpu0.commit.membars                    7608899                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608905      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1329966304     55.81%     56.13% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       19369803      0.81%     56.94% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         5898572      0.25%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            12      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            4      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.19% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      729788652     30.62%     87.81% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     290523021     12.19%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead            8      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           20      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2383155307                       # Class of committed instruction
system.cpu0.commit.refs                    1020311701                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2379348144                       # Number of Instructions Simulated
system.cpu0.committedOps                   2383155307                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              2.331602                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        2.331602                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            866049712                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             10774448                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           315597519                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2625371325                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1497994944                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1804725151                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              18009514                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             26327451                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             21842994                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  631597652                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                475151924                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2657363376                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes             13550262                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          116                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2668910214                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 704                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles         3796                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               57550508                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.113849                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1522479069                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         367423182                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.481085                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        4208622315                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.635058                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.875238                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2279551329     54.16%     54.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1442845374     34.28%     88.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               305923441      7.27%     95.72% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               135988444      3.23%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20984594      0.50%     99.45% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                17672275      0.42%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 1842520      0.04%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3808832      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    5506      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          4208622315                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       74                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                     1339070136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            18194980                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               605613930                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.462544                       # Inst execution rate
system.cpu0.iew.exec_refs                  1138888141                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 326830929                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              637410123                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            811603856                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           3811001                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          6672636                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           331007852                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2595393032                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            812057212                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         14656631                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2566053234                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               2916942                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents             33103078                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              18009514                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             41046291                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked      1068957                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        72865879                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        16349                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        28635                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     15264833                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     85617058                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     36682938                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         28635                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      1545898                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      16649082                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1140972448                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2541276382                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.831141                       # average fanout of values written-back
system.cpu0.iew.wb_producers                948309020                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.458078                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2541434655                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              3163229687                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1629066355                       # number of integer regfile writes
system.cpu0.ipc                              0.428890                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.428890                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7612339      0.29%      0.29% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1406366196     54.50%     54.79% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            19389341      0.75%     55.54% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              5900383      0.23%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  4      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 12      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc             10      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 4      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           817766857     31.69%     87.46% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          323674690     12.54%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead              8      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            20      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2580709866                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     64                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                124                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           60                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                70                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                   12633828                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.004895                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2677747     21.20%     21.20% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                  3408      0.03%     21.22% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                1531053     12.12%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     33.34% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               7712543     61.05%     94.39% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               709073      5.61%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2585731291                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        9383223315                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2541276322                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2807658134                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2583972526                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2580709866                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           11420506                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      212237640                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           547565                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved          1004                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     51756769                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   4208622315                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.613196                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.870454                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2396300232     56.94%     56.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1245019241     29.58%     86.52% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          444475697     10.56%     97.08% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           76158591      1.81%     98.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           27904885      0.66%     99.55% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            8672042      0.21%     99.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            7780633      0.18%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7            1888042      0.04%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             422952      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     4208622315                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.465186                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         55941109                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        18882593                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           811603856                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          331007852                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2904                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    22                       # number of misc regfile writes
system.cpu0.numCycles                      5547692451                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8692215                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              708716733                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1525726600                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              28604548                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1521057510                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              88914040                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents               107507                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           3227501757                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2616967784                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1687307418                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1801631341                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              40274352                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              18009514                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            158960736                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               161580751                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               74                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3227501683                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        246481                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8935                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 85388198                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8933                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6664814132                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5230960020                       # The number of ROB writes
system.cpu0.timesIdled                       47872664                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2861                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            84.083683                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               26783084                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            31852891                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2550121                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         40515115                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           3033185                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        3044917                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           11732                       # Number of indirect misses.
system.cpu1.branchPred.lookups               49304671                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       112224                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801583                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1715594                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  41141827                       # Number of branches committed
system.cpu1.commit.bw_lim_events              9893033                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405442                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       22281380                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           219940710                       # Number of instructions committed
system.cpu1.commit.committedOps             223742476                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    841807041                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.265788                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.089041                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    759087739     90.17%     90.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     38958626      4.63%     94.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14906757      1.77%     96.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8217913      0.98%     97.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5238436      0.62%     98.17% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      3346860      0.40%     98.57% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      1619450      0.19%     98.76% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       538227      0.06%     98.82% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      9893033      1.18%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    841807041                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             5481421                       # Number of function calls committed.
system.cpu1.commit.int_insts                213850983                       # Number of committed integer instructions.
system.cpu1.commit.loads                     55661067                       # Number of loads committed
system.cpu1.commit.membars                    7603298                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603298      3.40%      3.40% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       132564246     59.25%     62.65% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult         855261      0.38%     63.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         1704251      0.76%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.79% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       59462650     26.58%     90.37% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      21552758      9.63%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        223742476                       # Class of committed instruction
system.cpu1.commit.refs                      81015420                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  219940710                       # Number of Instructions Simulated
system.cpu1.committedOps                    223742476                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.872249                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.872249                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            681914910                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               846010                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            25281079                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             254276112                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                40021678                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                112460103                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1716791                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2141614                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              9744371                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   49304671                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 36404778                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    798374516                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               603916                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                     260077228                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5102636                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.057892                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          44932018                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          29816269                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.305375                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         845857853                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.311967                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.764956                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               677615130     80.11%     80.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               109430963     12.94%     93.05% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                37573580      4.44%     97.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12671142      1.50%     98.99% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3180339      0.38%     99.36% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 3754246      0.44%     99.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                 1632201      0.19%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                      17      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     235      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           845857853                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                        5807305                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1843755                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                44174979                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.280881                       # Inst execution rate
system.cpu1.iew.exec_refs                    85598566                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  26118249                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              574093351                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             60106786                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802277                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1339479                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            26988934                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          246011194                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             59480317                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1620103                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            239216779                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               2716782                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              9433227                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1716791                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             17004140                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        72114                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         2816660                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        26022                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1570                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          983                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4445719                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      1634581                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1570                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       395910                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1447845                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                136943983                       # num instructions consuming a value
system.cpu1.iew.wb_count                    237912328                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.818870                       # average fanout of values written-back
system.cpu1.iew.wb_producers                112139284                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.279350                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     237998295                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               304176023                       # number of integer regfile reads
system.cpu1.int_regfile_writes              166641181                       # number of integer regfile writes
system.cpu1.ipc                              0.258248                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.258248                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603397      3.16%      3.16% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            144472680     59.99%     63.14% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult              855364      0.36%     63.50% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              1704567      0.71%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.21% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            63792911     26.49%     90.70% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           22407951      9.30%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             240836882                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     16                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 28                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    6975255                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028963                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 927541     13.30%     13.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 11468      0.16%     13.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                1386725     19.88%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     33.34% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               4145997     59.44%     92.78% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               503520      7.22%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             240208724                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        1334857605                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    237912316                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        268281326                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 234605374                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                240836882                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405820                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       22268717                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           350761                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           378                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined     10117195                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    845857853                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.284725                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.761913                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          695274661     82.20%     82.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           99181785     11.73%     93.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           31433726      3.72%     97.64% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            7749486      0.92%     98.56% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            8883003      1.05%     99.61% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1185950      0.14%     99.75% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1179762      0.14%     99.89% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             756987      0.09%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             212493      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      845857853                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.282784                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         25909593                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         4582523                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            60106786                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           26988934                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                     99                       # number of misc regfile reads
system.cpu1.numCycles                       851665158                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  4703712340                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              620289322                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            156115485                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              26451496                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                44252522                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               8447182                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                86336                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            321677158                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             251390704                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          176156725                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                115341887                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              27601151                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1716791                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             64229430                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                20041240                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       321677146                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27901                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               607                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 53617968                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           607                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  1077937669                       # The number of ROB reads
system.cpu1.rob.rob_writes                  496120617                       # The number of ROB writes
system.cpu1.timesIdled                         385815                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         42543372                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 7505                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            42730105                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               2049183                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     47167757                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      94140121                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      4135621                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       348093                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    131135095                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     29223457                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    262256517                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       29571550                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           40681901                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      8433609                       # Transaction distribution
system.membus.trans_dist::CleanEvict         38538652                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              364                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            274                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6484024                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6484024                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      40681903                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1295                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    141306046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              141306046                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3558370176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3558370176                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              536                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          47167860                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                47167860    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            47167860                       # Request fanout histogram
system.membus.respLayer1.occupancy       246020478803                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        140260202454                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               5.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       724351750                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   896751060.094871                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        45000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   2057595000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2773351218000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4346110500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    414973052                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       414973052                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    414973052                       # number of overall hits
system.cpu0.icache.overall_hits::total      414973052                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     60178871                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      60178871                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     60178871                       # number of overall misses
system.cpu0.icache.overall_misses::total     60178871                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 1558195776498                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 1558195776498                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 1558195776498                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 1558195776498                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    475151923                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    475151923                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    475151923                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    475151923                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.126652                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.126652                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.126652                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.126652                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25892.738608                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25892.738608                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25892.738608                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25892.738608                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3008                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               54                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    55.703704                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     52309767                       # number of writebacks
system.cpu0.icache.writebacks::total         52309767                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      7869071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      7869071                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      7869071                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      7869071                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     52309800                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     52309800                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     52309800                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     52309800                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 1245875012999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 1245875012999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 1245875012999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 1245875012999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.110091                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.110091                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.110091                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.110091                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 23817.239083                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 23817.239083                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 23817.239083                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 23817.239083                       # average overall mshr miss latency
system.cpu0.icache.replacements              52309767                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    414973052                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      414973052                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     60178871                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     60178871                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 1558195776498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 1558195776498                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    475151923                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    475151923                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.126652                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.126652                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25892.738608                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25892.738608                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      7869071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      7869071                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     52309800                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     52309800                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 1245875012999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 1245875012999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.110091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.110091                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 23817.239083                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 23817.239083                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999984                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          467282712                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         52309767                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.932992                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999984                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       1002613645                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      1002613645                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    874076427                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       874076427                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    874076427                       # number of overall hits
system.cpu0.dcache.overall_hits::total      874076427                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    137460732                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     137460732                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    137460732                       # number of overall misses
system.cpu0.dcache.overall_misses::total    137460732                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 3666991703425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 3666991703425                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 3666991703425                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 3666991703425                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data   1011537159                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total   1011537159                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data   1011537159                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total   1011537159                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.135893                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.135893                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.135893                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.135893                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 26676.649033                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 26676.649033                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 26676.649033                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 26676.649033                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     38276504                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets        66532                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs          1787324                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets            884                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    21.415537                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    75.262443                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     73366406                       # number of writebacks
system.cpu0.dcache.writebacks::total         73366406                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     65558708                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     65558708                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     65558708                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     65558708                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     71902024                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     71902024                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     71902024                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     71902024                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1613820020270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1613820020270                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1613820020270                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1613820020270                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.071082                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.071082                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.071082                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.071082                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 22444.709210                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 22444.709210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 22444.709210                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 22444.709210                       # average overall mshr miss latency
system.cpu0.dcache.replacements              73366406                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    640962150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      640962150                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     80057842                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     80057842                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 2155190179000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 2155190179000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    721019992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    721019992                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.111034                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.111034                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 26920.413106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 26920.413106                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     27906459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     27906459                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     52151383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     52151383                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 1149999081000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 1149999081000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.072330                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.072330                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 22051.171318                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 22051.171318                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    233114277                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     233114277                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     57402890                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     57402890                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1511801524425                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1511801524425                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    290517167                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    290517167                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.197589                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.197589                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 26336.679641                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 26336.679641                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     37652249                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     37652249                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data     19750641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     19750641                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 463820939270                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 463820939270                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.067984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.067984                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 23483.842336                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23483.842336                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3158                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2761                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     16761000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     16761000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.466464                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.466464                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data  6070.626585                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total  6070.626585                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2752                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2752                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       759500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       759500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.001521                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.001521                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 84388.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 84388.888889                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5705                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          169                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       734500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       734500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5874                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.028771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.028771                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4346.153846                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4346.153846                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          169                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       566500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       566500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.028771                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.028771                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3352.071006                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3352.071006                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        33500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        32500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2330041                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2330041                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1471821                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1471821                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 128515650000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 128515650000                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801862                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.387132                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.387132                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 87317.445532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 87317.445532                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1471821                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1471821                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 127043829000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 127043829000                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.387132                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.387132                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 86317.445532                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 86317.445532                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.996655                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          949789510                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         73373540                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.944578                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           280500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.996655                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999895                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999895                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2104075200                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2104075200                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            44244013                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            62787160                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst              424377                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             1271727                       # number of demand (read+write) hits
system.l2.demand_hits::total                108727277                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           44244013                       # number of overall hits
system.l2.overall_hits::.cpu0.data           62787160                       # number of overall hits
system.l2.overall_hits::.cpu1.inst             424377                       # number of overall hits
system.l2.overall_hits::.cpu1.data            1271727                       # number of overall hits
system.l2.overall_hits::total               108727277                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           8065787                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          10575604                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             23884                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           3724369                       # number of demand (read+write) misses
system.l2.demand_misses::total               22389644                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          8065787                       # number of overall misses
system.l2.overall_misses::.cpu0.data         10575604                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            23884                       # number of overall misses
system.l2.overall_misses::.cpu1.data          3724369                       # number of overall misses
system.l2.overall_misses::total              22389644                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 694243538000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 937530947999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2088749500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 379722209999                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2013585445498                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 694243538000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 937530947999                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2088749500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 379722209999                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2013585445498                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        52309800                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        73362764                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst          448261                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         4996096                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            131116921                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       52309800                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       73362764                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst         448261                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        4996096                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           131116921                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.154193                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.144155                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.053281                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.745456                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.170761                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.154193                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.144155                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.053281                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.745456                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.170761                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 86072.634698                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 88650.345455                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 87453.923128                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 101956.119278                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89933.785705                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 86072.634698                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 88650.345455                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 87453.923128                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 101956.119278                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89933.785705                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                242                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         2                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            121                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  23800354                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             8433609                       # number of writebacks
system.l2.writebacks::total                   8433609                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         879992                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            107                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         360055                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1240261                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        879992                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           107                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        360055                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1240261                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      8065680                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      9695612                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        23777                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      3364314                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          21149383                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      8065680                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      9695612                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        23777                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      3364314                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     31536354                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         52685737                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 613580634000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 780815689500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1844012500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 318620140005                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1714860476005                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 613580634000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 780815689500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1844012500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 318620140005                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 2030389046868                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3745249522873                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.154191                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.132160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.053043                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.673389                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.161302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.154191                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.132160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.053043                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.673389                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.401823                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 76073.019758                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 80532.893591                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 77554.464398                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94705.827103                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81083.238977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 76073.019758                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 80532.893591                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 77554.464398                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94705.827103                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 64382.491612                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 71086.592618                       # average overall mshr miss latency
system.l2.replacements                       70728456                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     25161420                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         25161420                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     25161420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     25161420                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    105372314                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        105372314                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    105372314                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    105372314                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     31536354                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       31536354                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 2030389046868                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 2030389046868                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 64382.491612                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 64382.491612                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              15                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   15                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            88                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 96                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       513500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data        61000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       574500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          103                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.854369                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.864865                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  5835.227273                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data         7625                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  5984.375000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           88                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            8                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            96                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1779000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data       163500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1942500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.854369                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.864865                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20215.909091                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20437.500000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20234.375000                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu1.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        40000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total        59500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        20000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19833.333333                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data         16692520                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           479055                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total              17171575                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        4521813                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2465891                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             6987704                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 374527800000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 256152316500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  630680116500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     21214333                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2944946                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          24159279                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.213149                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.837330                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.289235                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 82826.910357                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103878.199199                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 90255.700084                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       415456                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       191626                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           607082                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      4106357                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2274265                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6380622                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 301974550000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 218128204503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 520102754503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.193565                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.772260                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.264106                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73538.309017                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 95911.516249                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81512.861051                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      44244013                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst        424377                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           44668390                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      8065787                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        23884                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          8089671                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 694243538000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2088749500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 696332287500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     52309800                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst       448261                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       52758061                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.154193                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.053281                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.153335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 86072.634698                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 87453.923128                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86076.712823                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          107                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           214                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      8065680                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        23777                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      8089457                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 613580634000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1844012500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 615424646500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.154191                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.053043                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.153331                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 76073.019758                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 77554.464398                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76077.374106                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     46094640                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       792672                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          46887312                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      6053791                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data      1258478                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         7312269                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 563003147999                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 123569893499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 686573041498                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     52148431                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      2051150                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      54199581                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.116088                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.613548                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.134914                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 93000.096633                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 98189.951274                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 93893.296526                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       464536                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       168429                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       632965                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      5589255                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data      1090049                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      6679304                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 478841139500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 100491935502                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 579333075002                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.107180                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.531433                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.123235                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 85671.728969                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92190.291906                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86735.545351                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          327                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           61                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               388                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3115                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          282                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3397                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data    156073500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data     10748500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    166822000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3442                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          343                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3785                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.904997                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.822157                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.897490                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 50103.852327                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 38115.248227                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 49108.625258                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         2465                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data          153                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         2618                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data          650                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data          129                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          779                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     18483512                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      2851472                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     21334984                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.188844                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.376093                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.205812                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 28436.172308                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 22104.434109                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 27387.655969                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999945                       # Cycle average of tags in use
system.l2.tags.total_refs                   286427208                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  70730946                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.049532                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      26.363830                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.055203                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.852335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.030210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.212847                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    26.485519                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.411935                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.032113                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.138318                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000472                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.003326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.413836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            57                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024             7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           57                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.890625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.109375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2163967466                       # Number of tag accesses
system.l2.tags.data_accesses               2163967466                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     516203776                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     624592384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1521728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     218485376                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   1657815936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         3018619200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    516203776                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1521728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     517725504                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    539750976                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       539750976                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        8065684                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        9759256                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          23777                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        3413834                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     25903374                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            47165925                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      8433609                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            8433609                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst        185838742                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        224859771                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           547838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         78657013                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    596831022                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1086734386                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst    185838742                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       547838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        186386580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      194315979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            194315979                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      194315979                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst       185838742                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       224859771                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          547838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        78657013                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    596831022                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1281050365                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   7092608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   8065684.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   8343932.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     23777.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   3306232.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  25817857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.015974577252                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       432821                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       432821                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            87289094                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            6683304                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    47165927                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    8433609                       # Number of write requests accepted
system.mem_ctrls.readBursts                  47165927                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  8433609                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1608445                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1341001                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1317633                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1291959                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1368711                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1441592                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           7301501                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          13840470                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2054286                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1482513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1440807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1384670                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1368791                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2051799                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1788200                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1942109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1381878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          4100563                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            403497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            399327                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            423358                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            415497                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            409562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            444475                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            464136                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            458255                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            455482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            432249                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           421858                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           533309                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           562877                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           425222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           432332                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           411147                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.47                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.95                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1211257182563                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               227787410000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            2065459970063                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26587.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                45337.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 33718587                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4359717                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.01                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                61.47                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              47165927                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              8433609                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                15650900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9968355                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10390692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 3527653                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 2474171                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1802996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  652353                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  473530                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  329531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  117505                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  73767                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  47780                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  22250                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  13678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   7166                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   3603                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   1090                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    438                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                     23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  56919                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  63063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 184198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 329835                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 417388                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 455784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 464489                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 464015                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 465243                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 469362                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 476476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 491551                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 467504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 461399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 452019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 444442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 442644                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 449055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  16885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   6442                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3523                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1525                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    905                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    737                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    512                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    311                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    218                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    183                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    150                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    121                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    102                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     89                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     14571751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.241982                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   161.476414                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   234.913503                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      4876162     33.46%     33.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      6377894     43.77%     77.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       950705      6.52%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       821635      5.64%     89.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       330452      2.27%     91.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       121944      0.84%     92.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       328069      2.25%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       162894      1.12%     95.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       601996      4.13%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     14571751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       432821                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     105.257076                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    625.056564                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-16383       432820    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::376832-393215            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        432821                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       432821                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.386874                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.360537                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.976022                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           363778     84.05%     84.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6973      1.61%     85.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            39146      9.04%     94.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19            14121      3.26%     97.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             5703      1.32%     99.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2014      0.47%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              773      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              227      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               70      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25               13      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        432821                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2915678848                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               102940480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               453925312                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              3018619328                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            539750976                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1049.67                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       163.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1086.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    194.32                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         9.48                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.20                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.28                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2777697326500                       # Total gap between requests
system.mem_ctrls.avgGap                      49959.00                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    516203776                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    534011648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1521728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    211598848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   1652342848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    453925312                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 185838741.573315382004                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 192249761.167598009109                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 547837.946340164053                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 76177791.521391823888                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 594860653.479582309723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 163417845.185143619776                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      8065684                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      9759256                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        23777                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      3413834                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     25903376                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      8433609                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 280630362803                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 391862660720                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    843321820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 178129523454                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 1213994101266                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 67047720090751                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     34793.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     40152.92                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     35467.97                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52178.73                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     46866.25                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7950062.67                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.32                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          31847227440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          16927183845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        110375946240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        19180764720                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     219268517520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1176557810700                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      75850249440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1650007699905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        594.019976                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 186141004305                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  92753180000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 2498803144195                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          72195146100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          38372611200                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        214904468100                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        17842518540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     219268517520.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1229287588440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      31446226080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1823317075980                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        656.413158                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  67192855623                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  92753180000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 2617751292877                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                167                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    27994234755.952381                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   132244721241.076767                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           78     92.86%     92.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            2      2.38%     95.24% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.19%     96.43% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2.5e+11-3e+11            1      1.19%     97.62% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::6e+11-6.5e+11            1      1.19%     98.81% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::overflows            1      1.19%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value       227500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 1014877912500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             84                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   426181609000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 2351515719500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     35948767                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        35948767                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     35948767                       # number of overall hits
system.cpu1.icache.overall_hits::total       35948767                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst       456011                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        456011                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst       456011                       # number of overall misses
system.cpu1.icache.overall_misses::total       456011                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   8070429000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   8070429000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   8070429000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   8070429000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     36404778                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     36404778                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     36404778                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     36404778                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.012526                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.012526                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.012526                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.012526                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 17697.882288                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 17697.882288                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 17697.882288                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 17697.882288                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          198                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                3                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           66                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks       448229                       # number of writebacks
system.cpu1.icache.writebacks::total           448229                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         7750                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         7750                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         7750                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         7750                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst       448261                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total       448261                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst       448261                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total       448261                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   7495753500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   7495753500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   7495753500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   7495753500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.012313                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.012313                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.012313                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.012313                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16721.850663                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16721.850663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16721.850663                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16721.850663                       # average overall mshr miss latency
system.cpu1.icache.replacements                448229                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     35948767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       35948767                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst       456011                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       456011                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   8070429000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   8070429000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     36404778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     36404778                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.012526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.012526                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 17697.882288                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 17697.882288                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         7750                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         7750                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst       448261                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total       448261                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   7495753500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   7495753500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.012313                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.012313                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16721.850663                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16721.850663                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.995961                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           36306678                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           448229                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            81.000288                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        349086000                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.995961                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999874                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           10                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         73257817                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        73257817                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     63893119                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        63893119                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     63893119                       # number of overall hits
system.cpu1.dcache.overall_hits::total       63893119                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     14065995                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      14065995                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     14065995                       # number of overall misses
system.cpu1.dcache.overall_misses::total     14065995                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 1184506492068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 1184506492068                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 1184506492068                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 1184506492068                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     77959114                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     77959114                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     77959114                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     77959114                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.180428                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.180428                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.180428                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.180428                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 84210.643617                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 84210.643617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 84210.643617                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 84210.643617                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      5198078                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       318615                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            80964                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           2758                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    64.202337                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   115.523930                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      4996160                       # number of writebacks
system.cpu1.dcache.writebacks::total          4996160                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     10425804                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     10425804                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     10425804                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     10425804                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      3640191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      3640191                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      3640191                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      3640191                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 283010020689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 283010020689                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 283010020689                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 283010020689                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.046694                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.046694                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.046694                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.046694                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 77745.926159                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 77745.926159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 77745.926159                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 77745.926159                       # average overall mshr miss latency
system.cpu1.dcache.replacements               4996160                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     48264263                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       48264263                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      8142543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      8142543                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 579876922500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 579876922500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     56406806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     56406806                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.144354                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.144354                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71215.702822                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71215.702822                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      6091094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      6091094                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      2051449                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      2051449                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 136517752000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 136517752000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.036369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.036369                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66546.988007                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66546.988007                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     15628856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      15628856                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      5923452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      5923452                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 604629569568                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 604629569568                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21552308                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21552308                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.274841                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.274841                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 102073.853146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 102073.853146                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4334710                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4334710                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1588742                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1588742                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 146492268689                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 146492268689                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.073716                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.073716                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 92206.455604                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 92206.455604                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          319                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          158                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      6016500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      6016500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.331237                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.331237                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38079.113924                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38079.113924                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          157                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total         3000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.002096                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.002096                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          354                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          354                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          108                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data       484000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total       484000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          462                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          462                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.233766                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.233766                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4481.481481                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4481.481481                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          108                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data       376000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total       376000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.233766                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.233766                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3481.481481                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3481.481481                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2438010                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2438010                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1363573                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1363573                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 122437449000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 122437449000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801583                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.358686                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.358686                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 89791.634918                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 89791.634918                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1363573                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1363573                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 121073876000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 121073876000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.358686                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.358686                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 88791.634918                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 88791.634918                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.599714                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           71332894                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          5003642                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            14.256195                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        349097500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.599714                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.924991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.924991                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        168526943                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       168526943                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2777697328500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         106958347                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     33595029                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    105959137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        62294847                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         45276550                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp              10                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             376                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           276                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            652                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         24173171                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        24173170                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      52758061                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     54200287                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3785                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3785                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    156929366                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    220106741                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side      1344751                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14996486                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             393377344                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   6695652224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9390666944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     57375360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    639504576                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            16783199104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       116020151                       # Total snoops (count)
system.tol2bus.snoopTraffic                 540685952                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        247140965                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.137855                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.348810                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              213419363     86.36%     86.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1               33373509     13.50%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 348093      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          247140965                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       262248820490                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      110066664399                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       79014860471                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        7510335829                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy         672575630                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            15007                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4795636863500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 100375                       # Simulator instruction rate (inst/s)
host_mem_usage                                 761860                       # Number of bytes of host memory used
host_op_rate                                   100934                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 34238.54                       # Real time elapsed on the host
host_tick_rate                               58937657                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  3436700186                       # Number of instructions simulated
sim_ops                                    3455849702                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.017940                       # Number of seconds simulated
sim_ticks                                2017939535000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            93.494462                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits               54594178                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups            58392954                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect          8899799                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        121174996                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits           1461427                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1833139                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          371712                       # Number of indirect misses.
system.cpu0.branchPred.lookups              131358341                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted       189445                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        292889                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7884233                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                  69291166                       # Number of branches committed
system.cpu0.commit.bw_lim_events             26531284                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       12344925                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      203300359                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts           408043365                       # Number of instructions committed
system.cpu0.commit.committedOps             413959799                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3002048080                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.137892                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     0.872447                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2879363973     95.91%     95.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1     51850728      1.73%     97.64% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     11853820      0.39%     98.04% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     19453977      0.65%     98.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4      4942806      0.16%     98.85% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      2311064      0.08%     98.93% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      3720312      0.12%     99.05% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      2020116      0.07%     99.12% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     26531284      0.88%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3002048080                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                     23291                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             2548453                       # Number of function calls committed.
system.cpu0.commit.int_insts                400732002                       # Number of committed integer instructions.
system.cpu0.commit.loads                    142133078                       # Number of loads committed
system.cpu0.commit.membars                    8980839                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      8986182      2.17%      2.17% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       232764144     56.23%     58.40% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult        5694169      1.38%     59.78% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2827837      0.68%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd            16      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp          3562      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt         10687      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv          1781      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc         1815      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     60.46% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      142422351     34.40%     94.87% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite      21241825      5.13%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead         3616      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite         1814      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total        413959799                       # Class of committed instruction
system.cpu0.commit.refs                     163669606                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                  408043365                       # Number of Instructions Simulated
system.cpu0.committedOps                    413959799                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              8.514616                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        8.514616                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           2663756404                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              1034606                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved            42926082                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts             666238207                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               149222971                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                190389832                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               7933425                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts              2520162                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             22852284                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  131358341                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                 36222780                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2858126810                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              1371199                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles         5613                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                     815895012                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles               13271                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles        69980                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               17920660                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.037808                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         166978912                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches          56055605                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.234835                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3034154916                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.272144                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.822121                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2587478580     85.28%     85.28% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               272089388      8.97%     94.25% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                59118097      1.95%     96.19% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                51359507      1.69%     97.89% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                53232214      1.75%     99.64% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 5876873      0.19%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  440510      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                  111226      0.00%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                 4448521      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3034154916                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                    20855                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                   14772                       # number of floating regfile writes
system.cpu0.idleCycles                      440177697                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8330017                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches                82415318                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.165956                       # Inst execution rate
system.cpu0.iew.exec_refs                   265133944                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  22535787                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles               64054450                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            224441830                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4723169                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          1509585                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            24453482                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts          611564744                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            242598157                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          5028836                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts            576586838                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents                688905                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            844697404                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               7933425                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            844296801                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     10577590                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          525718                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses         5929                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation         5508                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads          534                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     82308752                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      2916965                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents          5508                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      3824581                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       4505436                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                460011900                       # num instructions consuming a value
system.cpu0.iew.wb_count                    519520056                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.763219                       # average fanout of values written-back
system.cpu0.iew.wb_producers                351089963                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.149531                       # insts written-back per cycle
system.cpu0.iew.wb_sent                     521329525                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads               752317277                       # number of integer regfile reads
system.cpu0.int_regfile_writes              412460712                       # number of integer regfile writes
system.cpu0.ipc                              0.117445                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.117445                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          9044116      1.55%      1.55% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            293106029     50.40%     51.95% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult             8116385      1.40%     53.35% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2828406      0.49%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                 64      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp               3562      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt              10687      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc            247      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv               1781      0.00%     53.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc              1815      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     53.84% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           246140118     42.32%     96.16% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite           22356078      3.84%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead           4233      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite          2152      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total             581615673                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                  24810                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads              49374                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses        23998                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes             25951                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    7592911                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.013055                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                2116421     27.87%     27.87% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                 10210      0.13%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                    416      0.01%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                1      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     28.01% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               5153180     67.87%     95.88% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               312415      4.11%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead              244      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite              24      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses             580139658                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        4206794946                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses    519496058                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes        809148688                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                 595318845                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued                581615673                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           16245899                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      197605029                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued          1865146                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       3900974                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    118153163                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3034154916                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.191690                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.694870                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2726864599     89.87%     89.87% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          162600007      5.36%     95.23% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2           74731802      2.46%     97.69% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           32597023      1.07%     98.77% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           23547418      0.78%     99.54% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            7602015      0.25%     99.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            4630527      0.15%     99.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             874116      0.03%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             707409      0.02%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3034154916                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.167404                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         14685708                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         1951940                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           224441830                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           24453482                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                  72214                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                 17861                       # number of misc regfile writes
system.cpu0.numCycles                      3474332613                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                   561547239                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              932822498                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            318866890                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14714095                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               164812255                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             666363996                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents              1145776                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups            839506076                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts             628107998                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          498414724                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                195296641                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              14769477                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               7933425                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            689423567                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               179547901                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups            21003                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups       839485073                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles    1043866530                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts           4448044                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                124773855                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts       4540391                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3592386967                       # The number of ROB reads
system.cpu0.rob.rob_writes                 1266643159                       # The number of ROB writes
system.cpu0.timesIdled                        5158813                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                45195                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            91.991493                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               55848671                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            60710691                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          9159261                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        122526169                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           2205278                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        2704718                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses          499440                       # Number of indirect misses.
system.cpu1.branchPred.lookups              133954053                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted       354355                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        261991                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          8133586                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  73562872                       # Number of branches committed
system.cpu1.commit.bw_lim_events             26885030                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11768425                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      202004471                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           429367967                       # Number of instructions committed
system.cpu1.commit.committedOps             434992120                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   2946516196                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.147629                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.892205                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   2813310114     95.48%     95.48% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     57369346      1.95%     97.43% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     14575541      0.49%     97.92% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     20329415      0.69%     98.61% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      5666869      0.19%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5      2586791      0.09%     98.89% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3749854      0.13%     99.02% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7      2043236      0.07%     99.09% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     26885030      0.91%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   2946516196                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                    141033                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             3882852                       # Number of function calls committed.
system.cpu1.commit.int_insts                422233503                       # Number of committed integer instructions.
system.cpu1.commit.loads                    145289993                       # Number of loads committed
system.cpu1.commit.membars                    8516348                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      8548883      1.97%      1.97% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       247889742     56.99%     58.95% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult        5717687      1.31%     60.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv         2775616      0.64%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     60.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp         21690      0.00%     60.91% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt         65070      0.01%     60.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     60.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     60.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv         10845      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc        10845      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     60.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      145530262     33.46%     94.39% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite      24388897      5.61%     99.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead        21722      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite        10861      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        434992120                       # Class of committed instruction
system.cpu1.commit.refs                     169951742                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  429367967                       # Number of Instructions Simulated
system.cpu1.committedOps                    434992120                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              8.354821                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        8.354821                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           2547688048                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred              1045299                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            44688950                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             685629201                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               194882892                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                205266987                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               8219043                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2311729                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles             22617340                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  133954053                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 39875912                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   2751670025                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              1688471                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles         4328                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     831690048                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles               12314                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles        69590                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles               18511860                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.037341                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         217662123                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          58053949                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.231843                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        2978674310                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.282249                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.834223                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              2521416856     84.65%     84.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1               280317187      9.41%     94.06% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                60889550      2.04%     96.10% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                51405950      1.73%     97.83% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                53443391      1.79%     99.62% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 5848043      0.20%     99.82% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  611697      0.02%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                  204743      0.01%     99.85% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                 4536893      0.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          2978674310                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                   119779                       # number of floating regfile reads
system.cpu1.fp_regfile_writes                   86955                       # number of floating regfile writes
system.cpu1.idleCycles                      608618150                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             8585913                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                86550622                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.166197                       # Inst execution rate
system.cpu1.iew.exec_refs                   270839964                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  25664337                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles               63052160                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            227180986                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           4529230                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1713263                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            27526808                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          631347058                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            245175627                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          5382105                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            596195647                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents                702705                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            833702320                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               8219043                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            833324161                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     10475678                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1072093                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses         7820                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         7107                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads          572                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads     81890993                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      2865059                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          7107                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      4014859                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       4571054                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                463501499                       # num instructions consuming a value
system.cpu1.iew.wb_count                    539230285                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.765522                       # average fanout of values written-back
system.cpu1.iew.wb_producers                354820690                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.150317                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     541091016                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               777854857                       # number of integer regfile reads
system.cpu1.int_regfile_writes              425846891                       # number of integer regfile writes
system.cpu1.ipc                              0.119691                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.119691                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          8642763      1.44%      1.44% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu            307592158     51.13%     52.57% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult             8087175      1.34%     53.91% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv              2779224      0.46%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                 26      0.00%     54.37% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp              21690      0.00%     54.38% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt              65070      0.01%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc             86      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv              10845      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc             10845      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     54.39% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           248805835     41.36%     95.75% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite           25529012      4.24%     99.99% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead          21975      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite         11048      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             601577752                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                 141614                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads             283201                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses       141352                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes            142247                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    8000303                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.013299                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                2204945     27.56%     27.56% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                 20236      0.25%     27.81% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                   1886      0.02%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     27.84% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               5329949     66.62%     94.46% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               443258      5.54%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead               16      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite              13      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             600793678                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads        4191398818                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    539088933                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        827564577                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 615900698                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                601577752                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           15446360                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      196354938                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued          1851902                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved       3677935                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    118233328                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   2978674310                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.201962                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.711589                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         2659330221     89.28%     89.28% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          171144711      5.75%     95.02% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           76264496      2.56%     97.59% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3           33301319      1.12%     98.70% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4           24153961      0.81%     99.51% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            7992958      0.27%     99.78% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            4766282      0.16%     99.94% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             941130      0.03%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             779232      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     2978674310                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.167697                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         14080906                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1836990                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           227180986                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           27526808                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                 244438                       # number of misc regfile reads
system.cpu1.misc_regfile_writes                108450                       # number of misc regfile writes
system.cpu1.numCycles                      3587292460                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                   448510187                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              920191500                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps            333422615                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14533096                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               210455187                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             648901164                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents              1092396                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            865594688                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             648375266                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          512380512                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                210000174                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              13587989                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               8219043                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            670585020                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               178957897                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups           119845                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       865474843                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles     959223386                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts           4246712                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                122364773                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts       4333248                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  3555853412                       # The number of ROB reads
system.cpu1.rob.rob_writes                 1306162389                       # The number of ROB writes
system.cpu1.timesIdled                        7221602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        126713452                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit               312566                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           129540150                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage               3358120                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    175987615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     348639872                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      6310288                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      4793615                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     77750418                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops     73010505                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    155627571                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops       77804120                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          169088066                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     17526112                       # Transaction distribution
system.membus.trans_dist::WritebackClean          155                       # Transaction distribution
system.membus.trans_dist::CleanEvict        155158196                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           188237                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq         104699                       # Transaction distribution
system.membus.trans_dist::ReadExReq           6550602                       # Transaction distribution
system.membus.trans_dist::ReadExResp          6546457                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     169088064                       # Transaction distribution
system.membus.trans_dist::InvalidateReq         23807                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    524274395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              524274395                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  12362290560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             12362290560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           229133                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         175955409                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               175955409    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           175955409                       # Request fanout histogram
system.membus.respLayer1.occupancy       903165726385                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        454830609352                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              22.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions              30866                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples        15433                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    18193568.068425                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   99341870.423153                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10        15433    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        25500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   5445587000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total          15433                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1737158199000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED 280781336000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst     31274137                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        31274137                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst     31274137                       # number of overall hits
system.cpu0.icache.overall_hits::total       31274137                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst      4948629                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total       4948629                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst      4948629                       # number of overall misses
system.cpu0.icache.overall_misses::total      4948629                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 338210534911                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 338210534911                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 338210534911                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 338210534911                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst     36222766                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     36222766                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst     36222766                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     36222766                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136617                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.136617                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136617                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.136617                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 68344.289885                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 68344.289885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 68344.289885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 68344.289885                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs       167515                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets          212                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs             2325                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    72.049462                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          106                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks      4578651                       # number of writebacks
system.cpu0.icache.writebacks::total          4578651                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       367438                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       367438                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       367438                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       367438                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst      4581191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total      4581191                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst      4581191                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total      4581191                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 312011173930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 312011173930                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 312011173930                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 312011173930                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.126473                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.126473                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.126473                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.126473                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 68106.999671                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 68106.999671                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 68106.999671                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 68106.999671                       # average overall mshr miss latency
system.cpu0.icache.replacements               4578651                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst     31274137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       31274137                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst      4948629                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total      4948629                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 338210534911                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 338210534911                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst     36222766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     36222766                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136617                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.136617                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 68344.289885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 68344.289885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       367438                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       367438                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst      4581191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total      4581191                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 312011173930                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 312011173930                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.126473                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.126473                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 68106.999671                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 68106.999671                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.991027                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           35855467                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs          4581223                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.826615                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.991027                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999720                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999720                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         77026723                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        77026723                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    142264115                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       142264115                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    142264115                       # number of overall hits
system.cpu0.dcache.overall_hits::total      142264115                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     72216840                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      72216840                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     72216840                       # number of overall misses
system.cpu0.dcache.overall_misses::total     72216840                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 6932806864355                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 6932806864355                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 6932806864355                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 6932806864355                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    214480955                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    214480955                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    214480955                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    214480955                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.336705                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.336705                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.336705                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.336705                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 95999.864635                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 95999.864635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 95999.864635                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 95999.864635                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    853805090                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       232593                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         11891890                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           3400                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    71.797258                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    68.409706                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     33181217                       # number of writebacks
system.cpu0.dcache.writebacks::total         33181217                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     38883850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     38883850                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     38883850                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     38883850                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     33332990                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     33332990                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     33332990                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     33332990                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 3616172378715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 3616172378715                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 3616172378715                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 3616172378715                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.155412                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.155412                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.155412                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.155412                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 108486.288770                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 108486.288770                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 108486.288770                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 108486.288770                       # average overall mshr miss latency
system.cpu0.dcache.replacements              33181165                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    132358145                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      132358145                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     63899830                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     63899830                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 6225052588000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 6225052588000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    196257975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    196257975                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.325591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.325591                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 97418.922523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 97418.922523                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     34451477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     34451477                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     29448353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     29448353                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 3224703087000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 3224703087000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.150049                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.150049                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 109503.682158                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 109503.682158                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      9905970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       9905970                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      8317010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      8317010                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 707754276355                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 707754276355                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     18222980                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     18222980                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.456402                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.456402                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 85097.201561                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 85097.201561                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      4432373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      4432373                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      3884637                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      3884637                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 391469291715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 391469291715                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.213172                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.213172                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 100773.712374                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 100773.712374                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data      2964081                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total      2964081                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data       112542                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total       112542                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data   5782842500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total   5782842500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data      3076623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total      3076623                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.036580                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.036580                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 51383.861136                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 51383.861136                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data        69073                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total        69073                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data        43469                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total        43469                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data   1782952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total   1782952000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.014129                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.014129                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 41016.632543                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 41016.632543                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data      2967708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total      2967708                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data        52430                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        52430                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data    481519000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total    481519000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data      3020138                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total      3020138                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.017360                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.017360                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  9184.035857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  9184.035857                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data        52134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total        52134                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data    429418000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total    429418000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.017262                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.017262                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  8236.812828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  8236.812828                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data       895500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total       895500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data       862500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total       862500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data       180342                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total         180342                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       112547                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       112547                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   2162897430                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   2162897430                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       292889                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       292889                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.384265                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.384265                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 19217.726194                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 19217.726194                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_hits::.cpu0.data           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_hits::total           14                       # number of SwapReq MSHR hits
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       112533                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       112533                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   2050171430                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   2050171430                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.384217                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.384217                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 18218.401980                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 18218.401980                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.896757                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          181955225                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         33374761                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             5.451881                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.896757                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.996774                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.996774                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        475115939                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       475115939                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst             1783626                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data             3065729                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst             2594471                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data             3448963                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10892789                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst            1783626                       # number of overall hits
system.l2.overall_hits::.cpu0.data            3065729                       # number of overall hits
system.l2.overall_hits::.cpu1.inst            2594471                       # number of overall hits
system.l2.overall_hits::.cpu1.data            3448963                       # number of overall hits
system.l2.overall_hits::total                10892789                       # number of overall hits
system.l2.demand_misses::.cpu0.inst           2796927                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          30087191                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst           3996091                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          29568742                       # number of demand (read+write) misses
system.l2.demand_misses::total               66448951                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst          2796927                       # number of overall misses
system.l2.overall_misses::.cpu0.data         30087191                       # number of overall misses
system.l2.overall_misses::.cpu1.inst          3996091                       # number of overall misses
system.l2.overall_misses::.cpu1.data         29568742                       # number of overall misses
system.l2.overall_misses::total              66448951                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst 285172071703                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 3523078488354                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst 390860750269                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 3463595878088                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     7662707188414                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst 285172071703                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 3523078488354                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst 390860750269                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 3463595878088                       # number of overall miss cycles
system.l2.overall_miss_latency::total    7662707188414                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst         4580553                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        33152920                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst         6590562                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        33017705                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             77341740                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst        4580553                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       33152920                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst        6590562                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       33017705                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            77341740                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.610609                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.907528                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.606335                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.895542                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.859160                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.610609                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.907528                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.606335                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.895542                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.859160                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 101959.068543                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 117095.626785                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 97810.773145                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 117137.072591                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 115317.203253                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 101959.068543                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 117095.626785                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 97810.773145                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 117137.072591                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 115317.203253                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            9925578                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                    294840                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.664286                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 109939450                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            17526083                       # number of writebacks
system.l2.writebacks::total                  17526083                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst          23934                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data        1868163                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst          22032                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data        1806848                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             3720977                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst         23934                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data       1868163                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst         22032                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data       1806848                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            3720977                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst      2772993                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     28219028                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst      3974059                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     27761894                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          62727974                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst      2772993                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     28219028                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst      3974059                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     27761894                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    118136975                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        180864949                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst 255795750302                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 3106595493901                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst 349720484384                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 3056225890815                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 6768337619402                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst 255795750302                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 3106595493901                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst 349720484384                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 3056225890815                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 10726549412853                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 17494887032255                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.605384                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.851178                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.602992                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.840818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.811049                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.605384                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.851178                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.602992                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.840818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.338517                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 92245.364594                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 110088.678246                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 88000.828469                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 110087.081624                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107899.828223                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 92245.364594                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 110088.678246                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 88000.828469                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 110087.081624                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 90797.562853                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 96729.007632                       # average overall mshr miss latency
system.l2.replacements                      239271531                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     19029876                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         19029876                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           29                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             29                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     19029905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     19029905                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000002                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           29                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000002                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks     53536718                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         53536718                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks          155                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total            155                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks     53536873                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     53536873                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000003                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks          155                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total          155                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000003                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    118136975                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      118136975                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 10726549412853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 10726549412853                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 90797.562853                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 90797.562853                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data            9026                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data            2879                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                11905                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         32749                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         15258                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              48007                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data     81504000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data     76421000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total    157925000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        41775                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        18137                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            59912                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.783938                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.841264                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.801292                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2488.747748                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  5008.585660                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  3289.624430                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data          261                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data          141                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total             402                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        32488                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        15117                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total         47605                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data    663404994                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data    310762993                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total    974167987                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.777690                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.833490                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.794582                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20420.001047                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 20557.186810                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20463.564479                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data          5546                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data          1401                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               6947                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data         7383                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data        11784                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            19167                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data     27269000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data     17835500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total     45104500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data        12929                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data        13185                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          26114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.571042                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.893743                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.733974                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data  3693.485033                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  1513.535302                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2353.237335                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data          144                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data          100                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total           244                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data         7239                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data        11684                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total        18923                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data    151873930                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data    236928968                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total    388802898                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.559904                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.886159                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.724630                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 20979.959939                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20278.069839                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20546.578132                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data           237282                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           289304                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                526586                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        3608286                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        3543334                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             7151620                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 382663276938                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 372815682431                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  755478959369                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      3845568                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      3832638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7678206                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.938297                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.924516                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.931418                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 106051.260055                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 105216.071200                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105637.458278                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       326828                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       303436                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           630264                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      3281458                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      3239898                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        6521356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 325046629973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 317713984950                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 642760614923                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.853309                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.845344                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.849333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 99055.550908                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 98062.959065                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 98562.417835                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst       1783626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst       2594471                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            4378097                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst      2796927                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst      3996091                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total          6793018                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst 285172071703                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst 390860750269                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 676032821972                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst      4580553                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst      6590562                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       11171115                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.610609                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.606335                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.608088                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 101959.068543                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 97810.773145                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 99518.773831                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst        23934                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst        22032                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total         45966                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst      2772993                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst      3974059                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total      6747052                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst 255795750302                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst 349720484384                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 605516234686                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.605384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.602992                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.603973                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 92245.364594                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 88000.828469                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89745.304273                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      2828447                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      3159659                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           5988106                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     26478905                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     26025408                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        52504313                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 3140415211416                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 3090780195657                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 6231195407073                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     29307352                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     29185067                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      58492419                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.903490                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.891737                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.897626                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118600.644982                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118760.105342                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118679.686506                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data      1541335                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data      1503412                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      3044747                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     24937570                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     24521996                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     49459566                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 2781548863928                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 2738511905865                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 5520060769793                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.850898                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.840224                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.845572                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 111540.493477                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 111675.734139                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 111607.545642                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data         1378                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data         2229                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total              3607                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         9804                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data        18149                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total           27953                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data    192832500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data    151300500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total    344133000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data        11182                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data        20378                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total         31560                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.876766                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.890617                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.885710                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 19668.757650                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data  8336.575018                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 12311.129396                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data         2494                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data         2089                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total         4583                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         7310                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data        16060                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total        23370                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data    145348779                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data    315616284                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total    460965063                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.653729                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.788105                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.740494                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19883.553899                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19652.321544                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19724.649679                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999883                       # Cycle average of tags in use
system.l2.tags.total_refs                   259122912                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 239279350                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.082931                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      22.831470                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.583866                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        1.261986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.517385                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        1.395390                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    37.409785                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.356742                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.009123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.019719                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.008084                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.021803                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.584528                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999998                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            49                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            15                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            9                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.765625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.234375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1439491718                       # Number of tag accesses
system.l2.tags.data_accesses               1439491718                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst     177474752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    1815143424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst     254344640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    1785834240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   7207812416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        11240609472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst    177474752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst    254344640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total     431819392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks   1121671168                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total      1121671168                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst        2773043                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       28361616                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst        3974135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       27903660                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    112622069                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           175634523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     17526112                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           17526112                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         87948498                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        899503376                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst        126041755                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        884979064                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   3571867388                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5570340081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     87948498                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst    126041755                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        213990253                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      555849741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            555849741                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      555849741                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        87948498                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       899503376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst       126041755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       884979064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   3571867388                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6126189822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  17132305.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples   2772958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  27768680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples   3974037.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  27345373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 112009306.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000267803250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds      1065830                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds      1065830                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           234091564                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState           16161726                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   175634521                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   17526267                       # Number of write requests accepted
system.mem_ctrls.readBursts                 175634521                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 17526267                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                1764167                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                393962                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           7436034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           7469251                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           9442449                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           8105834                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           8116328                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          15595527                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          12153835                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          13609303                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          11192377                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          11468108                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         11855520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16370110                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         11724162                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          9462021                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         11963615                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          7905880                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            957312                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            904585                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            838462                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            840818                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            703979                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5           1104262                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            766968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7           1040167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            903650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            813364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10          1144985                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11          1587655                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12          1786906                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13          1194086                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14          1718306                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           826808                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       7.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.10                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 8050405914124                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               869351770000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            11310475051624                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     46301.20                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                65051.20                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                129952113                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9439928                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 74.74                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                55.10                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             175634521                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             17526267                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                10219154                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                11575411                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                13477104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                13238705                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                14139157                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                14187867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                13253139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                13116819                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                12589002                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                11626719                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10               12112931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11               13661195                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                9215929                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                4588405                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                3150812                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                1849429                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                1120768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 599619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 125990                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                  22199                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  28736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 402898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 736210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 944466                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                1049681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                1097401                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                1119767                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                1129063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                1137140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                1153949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                1180465                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                1161034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                1139483                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                1125780                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                1119073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                1112580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                1116522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 188314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  82169                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  40029                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  20641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   6124                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   3515                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   2128                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1355                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    878                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    396                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    107                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     69                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     51610622                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    236.853771                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   192.289649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   181.412226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      7883454     15.27%     15.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     30735865     59.55%     74.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      4610472      8.93%     83.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      4256899      8.25%     92.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1522852      2.95%     94.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       674687      1.31%     96.27% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       569640      1.10%     97.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       345669      0.67%     98.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      1011084      1.96%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     51610622                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples      1065830                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     163.131421                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    129.840247                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    125.920267                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        533348     50.04%     50.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255       363920     34.14%     84.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383       109504     10.27%     94.46% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        35129      3.30%     97.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        12736      1.19%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767         5732      0.54%     99.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895         2635      0.25%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023         1428      0.13%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151          713      0.07%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279          344      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          189      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           82      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           37      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           12      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           13      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total       1065830                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples      1065830                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.074152                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.069262                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.417500                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16          1026603     96.32%     96.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17            11859      1.11%     97.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            18186      1.71%     99.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6586      0.62%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2052      0.19%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              452      0.04%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               72      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total       1065830                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            11127702656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               112906688                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten              1096468032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             11240609344                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys           1121681088                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5514.39                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       543.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5570.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    555.85                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        47.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    43.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    4.25                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2017939357500                       # Total gap between requests
system.mem_ctrls.avgGap                      10446.94                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst    177469312                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   1777195520                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst    254338368                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   1750103872                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   7168595584                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks   1096468032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 87945802.598094195127                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 880698102.780369043350                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 126038646.643592327833                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 867272701.508373022079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 3552433291.317621231079                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 543360201.325358390808                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst      2773043                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     28361616                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst      3974135                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     27903660                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    112622067                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     17526267                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst 140082549117                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 1927152964123                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst 184297792493                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 1895779944032                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 7163161801859                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 50840101275347                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     50515.82                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     67949.34                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     46374.32                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     67940.19                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     63603.54                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   2900794.63                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    72.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         199953715080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         106277912400                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        656464409160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        52073467200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     159294404880.015381                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     912338533830                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       6603700320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       2093006142870.186035                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1037.199632                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   9692368169                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  67383420000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1940863746831                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         168546154560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          89584398090                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        584969925540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        37357206660                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     159294404880.015381                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     912705196020                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       6294932160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1958752217910.181885                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        970.669430                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   8857233623                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  67383420000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1941698881377                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions              44318                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples        22160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10122041.200361                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   106811291.147047                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10        22160    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        19000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value   6832365000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total          22160                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   1793635102000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 224304433000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     32863981                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        32863981                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     32863981                       # number of overall hits
system.cpu1.icache.overall_hits::total       32863981                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst      7011920                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total       7011920                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst      7011920                       # number of overall misses
system.cpu1.icache.overall_misses::total      7011920                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst 459299350953                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total 459299350953                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst 459299350953                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total 459299350953                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     39875901                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     39875901                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     39875901                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     39875901                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.175844                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.175844                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.175844                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.175844                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 65502.651336                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 65502.651336                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 65502.651336                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 65502.651336                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       299668                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs             3002                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    99.822785                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks      6589092                       # number of writebacks
system.cpu1.icache.writebacks::total          6589092                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst       420964                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total       420964                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst       420964                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total       420964                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst      6590956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total      6590956                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst      6590956                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total      6590956                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst 429622088966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total 429622088966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst 429622088966                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total 429622088966                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.165287                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.165287                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.165287                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.165287                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 65183.577157                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 65183.577157                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 65183.577157                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 65183.577157                       # average overall mshr miss latency
system.cpu1.icache.replacements               6589092                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     32863981                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       32863981                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst      7011920                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total      7011920                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst 459299350953                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total 459299350953                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     39875901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     39875901                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.175844                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.175844                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 65502.651336                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 65502.651336                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst       420964                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total       420964                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst      6590956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total      6590956                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst 429622088966                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total 429622088966                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.165287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.165287                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 65183.577157                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 65183.577157                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.989713                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           39545288                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs          6590989                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs             5.999902                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.989713                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999679                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999679                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         86342759                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        86342759                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    147460994                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       147460994                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    147460994                       # number of overall hits
system.cpu1.dcache.overall_hits::total      147460994                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data     72612774                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      72612774                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data     72612774                       # number of overall misses
system.cpu1.dcache.overall_misses::total     72612774                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 6854448107111                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 6854448107111                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 6854448107111                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 6854448107111                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    220073768                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    220073768                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    220073768                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    220073768                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.329947                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.329947                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.329947                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.329947                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 94397.276533                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 94397.276533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 94397.276533                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 94397.276533                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    843373749                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       245090                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         11753210                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3568                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    71.756886                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    68.691143                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     33104655                       # number of writebacks
system.cpu1.dcache.writebacks::total         33104655                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data     39415660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     39415660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data     39415660                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     39415660                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     33197114                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     33197114                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     33197114                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     33197114                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 3557368712228                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 3557368712228                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 3557368712228                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 3557368712228                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150845                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150845                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150845                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150845                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 107158.975091                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 107158.975091                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 107158.975091                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 107158.975091                       # average overall mshr miss latency
system.cpu1.dcache.replacements              33104644                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    134572255                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      134572255                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data     63977623                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     63977623                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 6153256330000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 6153256330000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    198549878                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    198549878                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.322224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.322224                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 96178.257982                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 96178.257982                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data     34670923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     34670923                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     29306700                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     29306700                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 3174117944500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 3174117944500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.147604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.147604                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 108306.904036                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 108306.904036                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     12888739                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      12888739                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      8635151                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      8635151                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 701191777111                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 701191777111                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     21523890                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     21523890                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.401189                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.401189                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 81202.028443                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81202.028443                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      4744737                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      4744737                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      3890414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      3890414                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 383250767728                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 383250767728                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.180749                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.180749                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 98511.563995                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 98511.563995                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data      2799615                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total      2799615                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data       139921                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total       139921                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data   8879537000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total   8879537000                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data      2939536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total      2939536                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.047600                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.047600                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 63461.074463                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 63461.074463                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data        53733                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total        53733                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data        86188                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total        86188                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data   6362500000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total   6362500000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.029320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.029320                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 73821.181603                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73821.181603                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data      2814351                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total      2814351                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data        59647                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        59647                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data    591868000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total    591868000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data      2873998                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total      2873998                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.020754                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.020754                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9922.846078                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9922.846078                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data        59617                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total        59617                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data    532277000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total    532277000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.020744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.020744                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8928.275492                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8928.275492                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data       368000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total       368000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data       342000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total       342000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data       164969                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total         164969                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data        97022                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total        97022                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   1555156973                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   1555156973                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       261991                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       261991                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.370326                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.370326                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16028.910690                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16028.910690                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_hits::.cpu1.data          873                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_hits::total          873                       # number of SwapReq MSHR hits
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data        96149                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total        96149                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   1421707476                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   1421707476                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.366994                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.366994                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 14786.502990                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 14786.502990                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.892574                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          186712408                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         33294547                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             5.607898                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.892574                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.996643                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.996643                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        485593104                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       485593104                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2017939535000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          70056618                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     36555988                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     58423669                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       221745493                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        190413442                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             238                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          199322                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq        111692                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         311014                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           59                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           59                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7753222                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7753223                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      11172147                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     58884470                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq        31560                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp        31560                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     13740394                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     99941286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side     19770610                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     99613322                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             233065612                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side    586189056                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   4245390848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side    843497792                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side   4231837760                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9906915456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       430378402                       # Total snoops (count)
system.tol2bus.snoopTraffic                1151646656                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        507845760                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.175716                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.405053                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              423464066     83.38%     83.38% # Request fanout histogram
system.tol2bus.snoop_fanout::1               79553930     15.66%     99.05% # Request fanout histogram
system.tol2bus.snoop_fanout::2                4800423      0.95%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  27341      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          507845760                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       155277801100                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              7.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       50165033202                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        6879736544                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy       50023627197                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             2.5                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy        9895486850                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.5                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy           357145                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
