
Magisterka_normal.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000026c8  080001ac  080001ac  000101ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000dc  08002874  08002874  00012874  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08002950  08002950  00012950  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08002958  08002958  00012958  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .fini_array   00000004  0800295c  0800295c  0001295c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .data         00000070  20000000  08002960  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .ccmram       00000000  10000000  10000000  00020070  2**0
                  CONTENTS
  8 .bss          00000588  20000070  20000070  00020070  2**2
                  ALLOC
  9 ._user_heap_stack 00000600  200005f8  200005f8  00020070  2**0
                  ALLOC
 10 .ARM.attributes 00000030  00000000  00000000  00020070  2**0
                  CONTENTS, READONLY
 11 .debug_info   00011b69  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_abbrev 00002911  00000000  00000000  00031c09  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_loc    00006f63  00000000  00000000  0003451a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000b20  00000000  00000000  0003b480  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000d88  00000000  00000000  0003bfa0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_line   000057ed  00000000  00000000  0003cd28  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_str    00004179  00000000  00000000  00042515  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .comment      0000007c  00000000  00000000  0004668e  2**0
                  CONTENTS, READONLY
 19 .debug_frame  0000263c  00000000  00000000  0004670c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001ac <__do_global_dtors_aux>:
 80001ac:	b510      	push	{r4, lr}
 80001ae:	4c05      	ldr	r4, [pc, #20]	; (80001c4 <__do_global_dtors_aux+0x18>)
 80001b0:	7823      	ldrb	r3, [r4, #0]
 80001b2:	b933      	cbnz	r3, 80001c2 <__do_global_dtors_aux+0x16>
 80001b4:	4b04      	ldr	r3, [pc, #16]	; (80001c8 <__do_global_dtors_aux+0x1c>)
 80001b6:	b113      	cbz	r3, 80001be <__do_global_dtors_aux+0x12>
 80001b8:	4804      	ldr	r0, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x20>)
 80001ba:	f3af 8000 	nop.w
 80001be:	2301      	movs	r3, #1
 80001c0:	7023      	strb	r3, [r4, #0]
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000070 	.word	0x20000070
 80001c8:	00000000 	.word	0x00000000
 80001cc:	0800285c 	.word	0x0800285c

080001d0 <frame_dummy>:
 80001d0:	b508      	push	{r3, lr}
 80001d2:	4b03      	ldr	r3, [pc, #12]	; (80001e0 <frame_dummy+0x10>)
 80001d4:	b11b      	cbz	r3, 80001de <frame_dummy+0xe>
 80001d6:	4903      	ldr	r1, [pc, #12]	; (80001e4 <frame_dummy+0x14>)
 80001d8:	4803      	ldr	r0, [pc, #12]	; (80001e8 <frame_dummy+0x18>)
 80001da:	f3af 8000 	nop.w
 80001de:	bd08      	pop	{r3, pc}
 80001e0:	00000000 	.word	0x00000000
 80001e4:	20000074 	.word	0x20000074
 80001e8:	0800285c 	.word	0x0800285c

080001ec <__aeabi_uldivmod>:
 80001ec:	b953      	cbnz	r3, 8000204 <__aeabi_uldivmod+0x18>
 80001ee:	b94a      	cbnz	r2, 8000204 <__aeabi_uldivmod+0x18>
 80001f0:	2900      	cmp	r1, #0
 80001f2:	bf08      	it	eq
 80001f4:	2800      	cmpeq	r0, #0
 80001f6:	bf1c      	itt	ne
 80001f8:	f04f 31ff 	movne.w	r1, #4294967295
 80001fc:	f04f 30ff 	movne.w	r0, #4294967295
 8000200:	f000 b97a 	b.w	80004f8 <__aeabi_idiv0>
 8000204:	f1ad 0c08 	sub.w	ip, sp, #8
 8000208:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800020c:	f000 f806 	bl	800021c <__udivmoddi4>
 8000210:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000214:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000218:	b004      	add	sp, #16
 800021a:	4770      	bx	lr

0800021c <__udivmoddi4>:
 800021c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000220:	468c      	mov	ip, r1
 8000222:	460d      	mov	r5, r1
 8000224:	4604      	mov	r4, r0
 8000226:	9e08      	ldr	r6, [sp, #32]
 8000228:	2b00      	cmp	r3, #0
 800022a:	d151      	bne.n	80002d0 <__udivmoddi4+0xb4>
 800022c:	428a      	cmp	r2, r1
 800022e:	4617      	mov	r7, r2
 8000230:	d96d      	bls.n	800030e <__udivmoddi4+0xf2>
 8000232:	fab2 fe82 	clz	lr, r2
 8000236:	f1be 0f00 	cmp.w	lr, #0
 800023a:	d00b      	beq.n	8000254 <__udivmoddi4+0x38>
 800023c:	f1ce 0c20 	rsb	ip, lr, #32
 8000240:	fa01 f50e 	lsl.w	r5, r1, lr
 8000244:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000248:	fa02 f70e 	lsl.w	r7, r2, lr
 800024c:	ea4c 0c05 	orr.w	ip, ip, r5
 8000250:	fa00 f40e 	lsl.w	r4, r0, lr
 8000254:	ea4f 4a17 	mov.w	sl, r7, lsr #16
 8000258:	0c25      	lsrs	r5, r4, #16
 800025a:	fbbc f8fa 	udiv	r8, ip, sl
 800025e:	fa1f f987 	uxth.w	r9, r7
 8000262:	fb0a cc18 	mls	ip, sl, r8, ip
 8000266:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 800026a:	fb08 f309 	mul.w	r3, r8, r9
 800026e:	42ab      	cmp	r3, r5
 8000270:	d90a      	bls.n	8000288 <__udivmoddi4+0x6c>
 8000272:	19ed      	adds	r5, r5, r7
 8000274:	f108 32ff 	add.w	r2, r8, #4294967295
 8000278:	f080 8123 	bcs.w	80004c2 <__udivmoddi4+0x2a6>
 800027c:	42ab      	cmp	r3, r5
 800027e:	f240 8120 	bls.w	80004c2 <__udivmoddi4+0x2a6>
 8000282:	f1a8 0802 	sub.w	r8, r8, #2
 8000286:	443d      	add	r5, r7
 8000288:	1aed      	subs	r5, r5, r3
 800028a:	b2a4      	uxth	r4, r4
 800028c:	fbb5 f0fa 	udiv	r0, r5, sl
 8000290:	fb0a 5510 	mls	r5, sl, r0, r5
 8000294:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000298:	fb00 f909 	mul.w	r9, r0, r9
 800029c:	45a1      	cmp	r9, r4
 800029e:	d909      	bls.n	80002b4 <__udivmoddi4+0x98>
 80002a0:	19e4      	adds	r4, r4, r7
 80002a2:	f100 33ff 	add.w	r3, r0, #4294967295
 80002a6:	f080 810a 	bcs.w	80004be <__udivmoddi4+0x2a2>
 80002aa:	45a1      	cmp	r9, r4
 80002ac:	f240 8107 	bls.w	80004be <__udivmoddi4+0x2a2>
 80002b0:	3802      	subs	r0, #2
 80002b2:	443c      	add	r4, r7
 80002b4:	eba4 0409 	sub.w	r4, r4, r9
 80002b8:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80002bc:	2100      	movs	r1, #0
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d061      	beq.n	8000386 <__udivmoddi4+0x16a>
 80002c2:	fa24 f40e 	lsr.w	r4, r4, lr
 80002c6:	2300      	movs	r3, #0
 80002c8:	6034      	str	r4, [r6, #0]
 80002ca:	6073      	str	r3, [r6, #4]
 80002cc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d0:	428b      	cmp	r3, r1
 80002d2:	d907      	bls.n	80002e4 <__udivmoddi4+0xc8>
 80002d4:	2e00      	cmp	r6, #0
 80002d6:	d054      	beq.n	8000382 <__udivmoddi4+0x166>
 80002d8:	2100      	movs	r1, #0
 80002da:	e886 0021 	stmia.w	r6, {r0, r5}
 80002de:	4608      	mov	r0, r1
 80002e0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e4:	fab3 f183 	clz	r1, r3
 80002e8:	2900      	cmp	r1, #0
 80002ea:	f040 808e 	bne.w	800040a <__udivmoddi4+0x1ee>
 80002ee:	42ab      	cmp	r3, r5
 80002f0:	d302      	bcc.n	80002f8 <__udivmoddi4+0xdc>
 80002f2:	4282      	cmp	r2, r0
 80002f4:	f200 80fa 	bhi.w	80004ec <__udivmoddi4+0x2d0>
 80002f8:	1a84      	subs	r4, r0, r2
 80002fa:	eb65 0503 	sbc.w	r5, r5, r3
 80002fe:	2001      	movs	r0, #1
 8000300:	46ac      	mov	ip, r5
 8000302:	2e00      	cmp	r6, #0
 8000304:	d03f      	beq.n	8000386 <__udivmoddi4+0x16a>
 8000306:	e886 1010 	stmia.w	r6, {r4, ip}
 800030a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800030e:	b912      	cbnz	r2, 8000316 <__udivmoddi4+0xfa>
 8000310:	2701      	movs	r7, #1
 8000312:	fbb7 f7f2 	udiv	r7, r7, r2
 8000316:	fab7 fe87 	clz	lr, r7
 800031a:	f1be 0f00 	cmp.w	lr, #0
 800031e:	d134      	bne.n	800038a <__udivmoddi4+0x16e>
 8000320:	1beb      	subs	r3, r5, r7
 8000322:	0c3a      	lsrs	r2, r7, #16
 8000324:	fa1f fc87 	uxth.w	ip, r7
 8000328:	2101      	movs	r1, #1
 800032a:	fbb3 f8f2 	udiv	r8, r3, r2
 800032e:	0c25      	lsrs	r5, r4, #16
 8000330:	fb02 3318 	mls	r3, r2, r8, r3
 8000334:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000338:	fb0c f308 	mul.w	r3, ip, r8
 800033c:	42ab      	cmp	r3, r5
 800033e:	d907      	bls.n	8000350 <__udivmoddi4+0x134>
 8000340:	19ed      	adds	r5, r5, r7
 8000342:	f108 30ff 	add.w	r0, r8, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x132>
 8000348:	42ab      	cmp	r3, r5
 800034a:	f200 80d1 	bhi.w	80004f0 <__udivmoddi4+0x2d4>
 800034e:	4680      	mov	r8, r0
 8000350:	1aed      	subs	r5, r5, r3
 8000352:	b2a3      	uxth	r3, r4
 8000354:	fbb5 f0f2 	udiv	r0, r5, r2
 8000358:	fb02 5510 	mls	r5, r2, r0, r5
 800035c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000360:	fb0c fc00 	mul.w	ip, ip, r0
 8000364:	45a4      	cmp	ip, r4
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0x15c>
 8000368:	19e4      	adds	r4, r4, r7
 800036a:	f100 33ff 	add.w	r3, r0, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0x15a>
 8000370:	45a4      	cmp	ip, r4
 8000372:	f200 80b8 	bhi.w	80004e6 <__udivmoddi4+0x2ca>
 8000376:	4618      	mov	r0, r3
 8000378:	eba4 040c 	sub.w	r4, r4, ip
 800037c:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000380:	e79d      	b.n	80002be <__udivmoddi4+0xa2>
 8000382:	4631      	mov	r1, r6
 8000384:	4630      	mov	r0, r6
 8000386:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800038a:	f1ce 0420 	rsb	r4, lr, #32
 800038e:	fa05 f30e 	lsl.w	r3, r5, lr
 8000392:	fa07 f70e 	lsl.w	r7, r7, lr
 8000396:	fa20 f804 	lsr.w	r8, r0, r4
 800039a:	0c3a      	lsrs	r2, r7, #16
 800039c:	fa25 f404 	lsr.w	r4, r5, r4
 80003a0:	ea48 0803 	orr.w	r8, r8, r3
 80003a4:	fbb4 f1f2 	udiv	r1, r4, r2
 80003a8:	ea4f 4518 	mov.w	r5, r8, lsr #16
 80003ac:	fb02 4411 	mls	r4, r2, r1, r4
 80003b0:	fa1f fc87 	uxth.w	ip, r7
 80003b4:	ea45 4504 	orr.w	r5, r5, r4, lsl #16
 80003b8:	fb01 f30c 	mul.w	r3, r1, ip
 80003bc:	42ab      	cmp	r3, r5
 80003be:	fa00 f40e 	lsl.w	r4, r0, lr
 80003c2:	d909      	bls.n	80003d8 <__udivmoddi4+0x1bc>
 80003c4:	19ed      	adds	r5, r5, r7
 80003c6:	f101 30ff 	add.w	r0, r1, #4294967295
 80003ca:	f080 808a 	bcs.w	80004e2 <__udivmoddi4+0x2c6>
 80003ce:	42ab      	cmp	r3, r5
 80003d0:	f240 8087 	bls.w	80004e2 <__udivmoddi4+0x2c6>
 80003d4:	3902      	subs	r1, #2
 80003d6:	443d      	add	r5, r7
 80003d8:	1aeb      	subs	r3, r5, r3
 80003da:	fa1f f588 	uxth.w	r5, r8
 80003de:	fbb3 f0f2 	udiv	r0, r3, r2
 80003e2:	fb02 3310 	mls	r3, r2, r0, r3
 80003e6:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 80003ea:	fb00 f30c 	mul.w	r3, r0, ip
 80003ee:	42ab      	cmp	r3, r5
 80003f0:	d907      	bls.n	8000402 <__udivmoddi4+0x1e6>
 80003f2:	19ed      	adds	r5, r5, r7
 80003f4:	f100 38ff 	add.w	r8, r0, #4294967295
 80003f8:	d26f      	bcs.n	80004da <__udivmoddi4+0x2be>
 80003fa:	42ab      	cmp	r3, r5
 80003fc:	d96d      	bls.n	80004da <__udivmoddi4+0x2be>
 80003fe:	3802      	subs	r0, #2
 8000400:	443d      	add	r5, r7
 8000402:	1aeb      	subs	r3, r5, r3
 8000404:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000408:	e78f      	b.n	800032a <__udivmoddi4+0x10e>
 800040a:	f1c1 0720 	rsb	r7, r1, #32
 800040e:	fa22 f807 	lsr.w	r8, r2, r7
 8000412:	408b      	lsls	r3, r1
 8000414:	fa05 f401 	lsl.w	r4, r5, r1
 8000418:	ea48 0303 	orr.w	r3, r8, r3
 800041c:	fa20 fe07 	lsr.w	lr, r0, r7
 8000420:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 8000424:	40fd      	lsrs	r5, r7
 8000426:	ea4e 0e04 	orr.w	lr, lr, r4
 800042a:	fbb5 f9fc 	udiv	r9, r5, ip
 800042e:	ea4f 441e 	mov.w	r4, lr, lsr #16
 8000432:	fb0c 5519 	mls	r5, ip, r9, r5
 8000436:	fa1f f883 	uxth.w	r8, r3
 800043a:	ea44 4505 	orr.w	r5, r4, r5, lsl #16
 800043e:	fb09 f408 	mul.w	r4, r9, r8
 8000442:	42ac      	cmp	r4, r5
 8000444:	fa02 f201 	lsl.w	r2, r2, r1
 8000448:	fa00 fa01 	lsl.w	sl, r0, r1
 800044c:	d908      	bls.n	8000460 <__udivmoddi4+0x244>
 800044e:	18ed      	adds	r5, r5, r3
 8000450:	f109 30ff 	add.w	r0, r9, #4294967295
 8000454:	d243      	bcs.n	80004de <__udivmoddi4+0x2c2>
 8000456:	42ac      	cmp	r4, r5
 8000458:	d941      	bls.n	80004de <__udivmoddi4+0x2c2>
 800045a:	f1a9 0902 	sub.w	r9, r9, #2
 800045e:	441d      	add	r5, r3
 8000460:	1b2d      	subs	r5, r5, r4
 8000462:	fa1f fe8e 	uxth.w	lr, lr
 8000466:	fbb5 f0fc 	udiv	r0, r5, ip
 800046a:	fb0c 5510 	mls	r5, ip, r0, r5
 800046e:	ea4e 4405 	orr.w	r4, lr, r5, lsl #16
 8000472:	fb00 f808 	mul.w	r8, r0, r8
 8000476:	45a0      	cmp	r8, r4
 8000478:	d907      	bls.n	800048a <__udivmoddi4+0x26e>
 800047a:	18e4      	adds	r4, r4, r3
 800047c:	f100 35ff 	add.w	r5, r0, #4294967295
 8000480:	d229      	bcs.n	80004d6 <__udivmoddi4+0x2ba>
 8000482:	45a0      	cmp	r8, r4
 8000484:	d927      	bls.n	80004d6 <__udivmoddi4+0x2ba>
 8000486:	3802      	subs	r0, #2
 8000488:	441c      	add	r4, r3
 800048a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800048e:	eba4 0408 	sub.w	r4, r4, r8
 8000492:	fba0 8902 	umull	r8, r9, r0, r2
 8000496:	454c      	cmp	r4, r9
 8000498:	46c6      	mov	lr, r8
 800049a:	464d      	mov	r5, r9
 800049c:	d315      	bcc.n	80004ca <__udivmoddi4+0x2ae>
 800049e:	d012      	beq.n	80004c6 <__udivmoddi4+0x2aa>
 80004a0:	b156      	cbz	r6, 80004b8 <__udivmoddi4+0x29c>
 80004a2:	ebba 030e 	subs.w	r3, sl, lr
 80004a6:	eb64 0405 	sbc.w	r4, r4, r5
 80004aa:	fa04 f707 	lsl.w	r7, r4, r7
 80004ae:	40cb      	lsrs	r3, r1
 80004b0:	431f      	orrs	r7, r3
 80004b2:	40cc      	lsrs	r4, r1
 80004b4:	6037      	str	r7, [r6, #0]
 80004b6:	6074      	str	r4, [r6, #4]
 80004b8:	2100      	movs	r1, #0
 80004ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004be:	4618      	mov	r0, r3
 80004c0:	e6f8      	b.n	80002b4 <__udivmoddi4+0x98>
 80004c2:	4690      	mov	r8, r2
 80004c4:	e6e0      	b.n	8000288 <__udivmoddi4+0x6c>
 80004c6:	45c2      	cmp	sl, r8
 80004c8:	d2ea      	bcs.n	80004a0 <__udivmoddi4+0x284>
 80004ca:	ebb8 0e02 	subs.w	lr, r8, r2
 80004ce:	eb69 0503 	sbc.w	r5, r9, r3
 80004d2:	3801      	subs	r0, #1
 80004d4:	e7e4      	b.n	80004a0 <__udivmoddi4+0x284>
 80004d6:	4628      	mov	r0, r5
 80004d8:	e7d7      	b.n	800048a <__udivmoddi4+0x26e>
 80004da:	4640      	mov	r0, r8
 80004dc:	e791      	b.n	8000402 <__udivmoddi4+0x1e6>
 80004de:	4681      	mov	r9, r0
 80004e0:	e7be      	b.n	8000460 <__udivmoddi4+0x244>
 80004e2:	4601      	mov	r1, r0
 80004e4:	e778      	b.n	80003d8 <__udivmoddi4+0x1bc>
 80004e6:	3802      	subs	r0, #2
 80004e8:	443c      	add	r4, r7
 80004ea:	e745      	b.n	8000378 <__udivmoddi4+0x15c>
 80004ec:	4608      	mov	r0, r1
 80004ee:	e708      	b.n	8000302 <__udivmoddi4+0xe6>
 80004f0:	f1a8 0802 	sub.w	r8, r8, #2
 80004f4:	443d      	add	r5, r7
 80004f6:	e72b      	b.n	8000350 <__udivmoddi4+0x134>

080004f8 <__aeabi_idiv0>:
 80004f8:	4770      	bx	lr
 80004fa:	bf00      	nop

080004fc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004fc:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004fe:	4a0e      	ldr	r2, [pc, #56]	; (8000538 <HAL_InitTick+0x3c>)
 8000500:	4b0e      	ldr	r3, [pc, #56]	; (800053c <HAL_InitTick+0x40>)
{
 8000502:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000504:	7818      	ldrb	r0, [r3, #0]
 8000506:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800050a:	fbb3 f3f0 	udiv	r3, r3, r0
 800050e:	6810      	ldr	r0, [r2, #0]
 8000510:	fbb0 f0f3 	udiv	r0, r0, r3
 8000514:	f000 f89c 	bl	8000650 <HAL_SYSTICK_Config>
 8000518:	4604      	mov	r4, r0
 800051a:	b958      	cbnz	r0, 8000534 <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800051c:	2d0f      	cmp	r5, #15
 800051e:	d809      	bhi.n	8000534 <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000520:	4602      	mov	r2, r0
 8000522:	4629      	mov	r1, r5
 8000524:	f04f 30ff 	mov.w	r0, #4294967295
 8000528:	f000 f85e 	bl	80005e8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800052c:	4b04      	ldr	r3, [pc, #16]	; (8000540 <HAL_InitTick+0x44>)
 800052e:	4620      	mov	r0, r4
 8000530:	601d      	str	r5, [r3, #0]
 8000532:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 8000534:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 8000536:	bd38      	pop	{r3, r4, r5, pc}
 8000538:	20000008 	.word	0x20000008
 800053c:	20000000 	.word	0x20000000
 8000540:	20000004 	.word	0x20000004

08000544 <HAL_Init>:
{
 8000544:	b508      	push	{r3, lr}
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000546:	4b0b      	ldr	r3, [pc, #44]	; (8000574 <HAL_Init+0x30>)
 8000548:	681a      	ldr	r2, [r3, #0]
 800054a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800054e:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000550:	681a      	ldr	r2, [r3, #0]
 8000552:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8000556:	601a      	str	r2, [r3, #0]
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000558:	681a      	ldr	r2, [r3, #0]
 800055a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800055e:	601a      	str	r2, [r3, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000560:	2003      	movs	r0, #3
 8000562:	f000 f82f 	bl	80005c4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 8000566:	2000      	movs	r0, #0
 8000568:	f7ff ffc8 	bl	80004fc <HAL_InitTick>
  HAL_MspInit();
 800056c:	f001 fa78 	bl	8001a60 <HAL_MspInit>
}
 8000570:	2000      	movs	r0, #0
 8000572:	bd08      	pop	{r3, pc}
 8000574:	40023c00 	.word	0x40023c00

08000578 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000578:	4a03      	ldr	r2, [pc, #12]	; (8000588 <HAL_IncTick+0x10>)
 800057a:	4b04      	ldr	r3, [pc, #16]	; (800058c <HAL_IncTick+0x14>)
 800057c:	6811      	ldr	r1, [r2, #0]
 800057e:	781b      	ldrb	r3, [r3, #0]
 8000580:	440b      	add	r3, r1
 8000582:	6013      	str	r3, [r2, #0]
 8000584:	4770      	bx	lr
 8000586:	bf00      	nop
 8000588:	20000498 	.word	0x20000498
 800058c:	20000000 	.word	0x20000000

08000590 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8000590:	4b01      	ldr	r3, [pc, #4]	; (8000598 <HAL_GetTick+0x8>)
 8000592:	6818      	ldr	r0, [r3, #0]
}
 8000594:	4770      	bx	lr
 8000596:	bf00      	nop
 8000598:	20000498 	.word	0x20000498

0800059c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800059c:	b538      	push	{r3, r4, r5, lr}
 800059e:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 80005a0:	f7ff fff6 	bl	8000590 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80005a4:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 80005a6:	bf1c      	itt	ne
 80005a8:	4b05      	ldrne	r3, [pc, #20]	; (80005c0 <HAL_Delay+0x24>)
 80005aa:	781b      	ldrbne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 80005ac:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 80005ae:	bf18      	it	ne
 80005b0:	18e4      	addne	r4, r4, r3
  }

  while((HAL_GetTick() - tickstart) < wait)
 80005b2:	f7ff ffed 	bl	8000590 <HAL_GetTick>
 80005b6:	1b40      	subs	r0, r0, r5
 80005b8:	4284      	cmp	r4, r0
 80005ba:	d8fa      	bhi.n	80005b2 <HAL_Delay+0x16>
  {
  }
}
 80005bc:	bd38      	pop	{r3, r4, r5, pc}
 80005be:	bf00      	nop
 80005c0:	20000000 	.word	0x20000000

080005c4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005c4:	4a07      	ldr	r2, [pc, #28]	; (80005e4 <HAL_NVIC_SetPriorityGrouping+0x20>)
 80005c6:	68d3      	ldr	r3, [r2, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005c8:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80005cc:	041b      	lsls	r3, r3, #16
 80005ce:	0c1b      	lsrs	r3, r3, #16
 80005d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005d4:	0200      	lsls	r0, r0, #8
 80005d6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005da:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value  =  (reg_value                                   |
 80005de:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80005e0:	60d3      	str	r3, [r2, #12]
 80005e2:	4770      	bx	lr
 80005e4:	e000ed00 	.word	0xe000ed00

080005e8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80005e8:	4b17      	ldr	r3, [pc, #92]	; (8000648 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	68dc      	ldr	r4, [r3, #12]
 80005ee:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005f6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80005f8:	2b04      	cmp	r3, #4
 80005fa:	bf28      	it	cs
 80005fc:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80005fe:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000600:	f04f 0501 	mov.w	r5, #1
 8000604:	fa05 f303 	lsl.w	r3, r5, r3
 8000608:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800060c:	bf8c      	ite	hi
 800060e:	3c03      	subhi	r4, #3
 8000610:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000612:	4019      	ands	r1, r3
 8000614:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000616:	fa05 f404 	lsl.w	r4, r5, r4
 800061a:	3c01      	subs	r4, #1
 800061c:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) >= 0)
 800061e:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000620:	ea42 0201 	orr.w	r2, r2, r1
 8000624:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000628:	bfad      	iteet	ge
 800062a:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800062e:	f000 000f 	andlt.w	r0, r0, #15
 8000632:	4b06      	ldrlt	r3, [pc, #24]	; (800064c <HAL_NVIC_SetPriority+0x64>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000634:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000638:	bfb5      	itete	lt
 800063a:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063c:	b2d2      	uxtbge	r2, r2
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800063e:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000640:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000644:	bd30      	pop	{r4, r5, pc}
 8000646:	bf00      	nop
 8000648:	e000ed00 	.word	0xe000ed00
 800064c:	e000ed14 	.word	0xe000ed14

08000650 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000650:	3801      	subs	r0, #1
 8000652:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000656:	d20a      	bcs.n	800066e <HAL_SYSTICK_Config+0x1e>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065a:	4a07      	ldr	r2, [pc, #28]	; (8000678 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800065c:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800065e:	21f0      	movs	r1, #240	; 0xf0
 8000660:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000664:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000666:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000668:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800066a:	601a      	str	r2, [r3, #0]
 800066c:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 800066e:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000670:	4770      	bx	lr
 8000672:	bf00      	nop
 8000674:	e000e010 	.word	0xe000e010
 8000678:	e000ed00 	.word	0xe000ed00

0800067c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800067c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8000680:	b085      	sub	sp, #20
  for(position = 0U; position < GPIO_NUMBER; position++)
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000682:	680b      	ldr	r3, [r1, #0]
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000684:	f8df 81c4 	ldr.w	r8, [pc, #452]	; 800084c <HAL_GPIO_Init+0x1d0>
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000688:	4a6e      	ldr	r2, [pc, #440]	; (8000844 <HAL_GPIO_Init+0x1c8>)
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800068a:	f8df 91c4 	ldr.w	r9, [pc, #452]	; 8000850 <HAL_GPIO_Init+0x1d4>
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800068e:	9301      	str	r3, [sp, #4]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000690:	2300      	movs	r3, #0
    ioposition = 0x01U << position;
 8000692:	f04f 0e01 	mov.w	lr, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000696:	9c01      	ldr	r4, [sp, #4]
    ioposition = 0x01U << position;
 8000698:	fa0e fe03 	lsl.w	lr, lr, r3
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800069c:	ea0e 0604 	and.w	r6, lr, r4
    if(iocurrent == ioposition)
 80006a0:	45b6      	cmp	lr, r6
 80006a2:	f040 80b6 	bne.w	8000812 <HAL_GPIO_Init+0x196>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80006a6:	684c      	ldr	r4, [r1, #4]
 80006a8:	f024 0710 	bic.w	r7, r4, #16
 80006ac:	2f02      	cmp	r7, #2
 80006ae:	d116      	bne.n	80006de <HAL_GPIO_Init+0x62>
        temp = GPIOx->AFR[position >> 3U];
 80006b0:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80006b4:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006b8:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80006bc:	f8da 5020 	ldr.w	r5, [sl, #32]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80006c0:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80006c4:	f04f 0c0f 	mov.w	ip, #15
 80006c8:	fa0c fc0b 	lsl.w	ip, ip, fp
 80006cc:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80006d0:	690d      	ldr	r5, [r1, #16]
 80006d2:	fa05 f50b 	lsl.w	r5, r5, fp
 80006d6:	ea45 050c 	orr.w	r5, r5, ip
        GPIOx->AFR[position >> 3U] = temp;
 80006da:	f8ca 5020 	str.w	r5, [sl, #32]
 80006de:	ea4f 0a43 	mov.w	sl, r3, lsl #1
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006e2:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 80006e4:	f8d0 b000 	ldr.w	fp, [r0]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006e8:	fa05 f50a 	lsl.w	r5, r5, sl
 80006ec:	43ed      	mvns	r5, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006ee:	f004 0c03 	and.w	ip, r4, #3
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80006f2:	ea0b 0b05 	and.w	fp, fp, r5
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006f6:	fa0c fc0a 	lsl.w	ip, ip, sl
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80006fa:	3f01      	subs	r7, #1
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80006fc:	ea4c 0c0b 	orr.w	ip, ip, fp
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000700:	2f01      	cmp	r7, #1
      GPIOx->MODER = temp;
 8000702:	f8c0 c000 	str.w	ip, [r0]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000706:	d811      	bhi.n	800072c <HAL_GPIO_Init+0xb0>
        temp = GPIOx->OSPEEDR; 
 8000708:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800070a:	ea07 0b05 	and.w	fp, r7, r5
        temp |= (GPIO_Init->Speed << (position * 2U));
 800070e:	68cf      	ldr	r7, [r1, #12]
 8000710:	fa07 fc0a 	lsl.w	ip, r7, sl
 8000714:	ea4c 070b 	orr.w	r7, ip, fp
        GPIOx->OSPEEDR = temp;
 8000718:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 800071a:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800071c:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000720:	f3c4 1700 	ubfx	r7, r4, #4, #1
 8000724:	409f      	lsls	r7, r3
 8000726:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 800072a:	6047      	str	r7, [r0, #4]
      temp = GPIOx->PUPDR;
 800072c:	68c7      	ldr	r7, [r0, #12]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800072e:	403d      	ands	r5, r7
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000730:	688f      	ldr	r7, [r1, #8]
 8000732:	fa07 f70a 	lsl.w	r7, r7, sl
 8000736:	433d      	orrs	r5, r7
      GPIOx->PUPDR = temp;
 8000738:	60c5      	str	r5, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800073a:	00e5      	lsls	r5, r4, #3
 800073c:	d569      	bpl.n	8000812 <HAL_GPIO_Init+0x196>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073e:	f04f 0b00 	mov.w	fp, #0
 8000742:	f8cd b00c 	str.w	fp, [sp, #12]
 8000746:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800074a:	4d3f      	ldr	r5, [pc, #252]	; (8000848 <HAL_GPIO_Init+0x1cc>)
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800074c:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8000750:	f8c8 7044 	str.w	r7, [r8, #68]	; 0x44
 8000754:	f8d8 7044 	ldr.w	r7, [r8, #68]	; 0x44
 8000758:	f407 4780 	and.w	r7, r7, #16384	; 0x4000
 800075c:	9703      	str	r7, [sp, #12]
 800075e:	9f03      	ldr	r7, [sp, #12]
 8000760:	f023 0703 	bic.w	r7, r3, #3
 8000764:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 8000768:	f507 379c 	add.w	r7, r7, #79872	; 0x13800
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800076c:	f003 0c03 	and.w	ip, r3, #3
        temp = SYSCFG->EXTICR[position >> 2U];
 8000770:	f8d7 a008 	ldr.w	sl, [r7, #8]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000774:	ea4f 0c8c 	mov.w	ip, ip, lsl #2
 8000778:	f04f 0e0f 	mov.w	lr, #15
 800077c:	fa0e fe0c 	lsl.w	lr, lr, ip
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000780:	42a8      	cmp	r0, r5
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000782:	ea2a 0e0e 	bic.w	lr, sl, lr
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000786:	d04b      	beq.n	8000820 <HAL_GPIO_Init+0x1a4>
 8000788:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800078c:	42a8      	cmp	r0, r5
 800078e:	d049      	beq.n	8000824 <HAL_GPIO_Init+0x1a8>
 8000790:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000794:	42a8      	cmp	r0, r5
 8000796:	d047      	beq.n	8000828 <HAL_GPIO_Init+0x1ac>
 8000798:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800079c:	42a8      	cmp	r0, r5
 800079e:	d045      	beq.n	800082c <HAL_GPIO_Init+0x1b0>
 80007a0:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007a4:	42a8      	cmp	r0, r5
 80007a6:	d043      	beq.n	8000830 <HAL_GPIO_Init+0x1b4>
 80007a8:	4548      	cmp	r0, r9
 80007aa:	d043      	beq.n	8000834 <HAL_GPIO_Init+0x1b8>
 80007ac:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 80007b0:	42a8      	cmp	r0, r5
 80007b2:	d041      	beq.n	8000838 <HAL_GPIO_Init+0x1bc>
 80007b4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007b8:	42a8      	cmp	r0, r5
 80007ba:	d03f      	beq.n	800083c <HAL_GPIO_Init+0x1c0>
 80007bc:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007c0:	42a8      	cmp	r0, r5
 80007c2:	d03d      	beq.n	8000840 <HAL_GPIO_Init+0x1c4>
 80007c4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80007c8:	42a8      	cmp	r0, r5
 80007ca:	bf14      	ite	ne
 80007cc:	250a      	movne	r5, #10
 80007ce:	2509      	moveq	r5, #9
 80007d0:	fa05 f50c 	lsl.w	r5, r5, ip
 80007d4:	ea45 050e 	orr.w	r5, r5, lr
        SYSCFG->EXTICR[position >> 2U] = temp;
 80007d8:	60bd      	str	r5, [r7, #8]
        temp = EXTI->IMR;
 80007da:	6815      	ldr	r5, [r2, #0]
        temp &= ~((uint32_t)iocurrent);
 80007dc:	43f7      	mvns	r7, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80007de:	f414 3f80 	tst.w	r4, #65536	; 0x10000
        temp &= ~((uint32_t)iocurrent);
 80007e2:	bf0c      	ite	eq
 80007e4:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007e6:	4335      	orrne	r5, r6
        }
        EXTI->IMR = temp;
 80007e8:	6015      	str	r5, [r2, #0]

        temp = EXTI->EMR;
 80007ea:	6855      	ldr	r5, [r2, #4]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80007ec:	f414 3f00 	tst.w	r4, #131072	; 0x20000
        temp &= ~((uint32_t)iocurrent);
 80007f0:	bf0c      	ite	eq
 80007f2:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 80007f4:	4335      	orrne	r5, r6
        }
        EXTI->EMR = temp;
 80007f6:	6055      	str	r5, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80007f8:	6895      	ldr	r5, [r2, #8]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80007fa:	f414 1f80 	tst.w	r4, #1048576	; 0x100000
        temp &= ~((uint32_t)iocurrent);
 80007fe:	bf0c      	ite	eq
 8000800:	403d      	andeq	r5, r7
        {
          temp |= iocurrent;
 8000802:	4335      	orrne	r5, r6
        }
        EXTI->RTSR = temp;
 8000804:	6095      	str	r5, [r2, #8]

        temp = EXTI->FTSR;
 8000806:	68d5      	ldr	r5, [r2, #12]
        temp &= ~((uint32_t)iocurrent);
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000808:	02a4      	lsls	r4, r4, #10
        temp &= ~((uint32_t)iocurrent);
 800080a:	bf54      	ite	pl
 800080c:	403d      	andpl	r5, r7
        {
          temp |= iocurrent;
 800080e:	4335      	orrmi	r5, r6
        }
        EXTI->FTSR = temp;
 8000810:	60d5      	str	r5, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000812:	3301      	adds	r3, #1
 8000814:	2b10      	cmp	r3, #16
 8000816:	f47f af3c 	bne.w	8000692 <HAL_GPIO_Init+0x16>
      }
    }
  }
}
 800081a:	b005      	add	sp, #20
 800081c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000820:	465d      	mov	r5, fp
 8000822:	e7d5      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000824:	2501      	movs	r5, #1
 8000826:	e7d3      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000828:	2502      	movs	r5, #2
 800082a:	e7d1      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 800082c:	2503      	movs	r5, #3
 800082e:	e7cf      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000830:	2504      	movs	r5, #4
 8000832:	e7cd      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000834:	2505      	movs	r5, #5
 8000836:	e7cb      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000838:	2506      	movs	r5, #6
 800083a:	e7c9      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 800083c:	2507      	movs	r5, #7
 800083e:	e7c7      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000840:	2508      	movs	r5, #8
 8000842:	e7c5      	b.n	80007d0 <HAL_GPIO_Init+0x154>
 8000844:	40013c00 	.word	0x40013c00
 8000848:	40020000 	.word	0x40020000
 800084c:	40023800 	.word	0x40023800
 8000850:	40021400 	.word	0x40021400

08000854 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000854:	b10a      	cbz	r2, 800085a <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = GPIO_Pin;
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8000856:	6181      	str	r1, [r0, #24]
 8000858:	4770      	bx	lr
 800085a:	0409      	lsls	r1, r1, #16
 800085c:	e7fb      	b.n	8000856 <HAL_GPIO_WritePin+0x2>
	...

08000860 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8000860:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint32_t tickstart = 0U;

  __HAL_RCC_PWR_CLK_ENABLE();
 8000862:	2300      	movs	r3, #0
 8000864:	9301      	str	r3, [sp, #4]
 8000866:	4b18      	ldr	r3, [pc, #96]	; (80008c8 <HAL_PWREx_EnableOverDrive+0x68>)
  __HAL_PWR_OVERDRIVE_ENABLE();

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000868:	4c18      	ldr	r4, [pc, #96]	; (80008cc <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_RCC_PWR_CLK_ENABLE();
 800086a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800086c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000870:	641a      	str	r2, [r3, #64]	; 0x40
 8000872:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000874:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000878:	9301      	str	r3, [sp, #4]
 800087a:	9b01      	ldr	r3, [sp, #4]
  __HAL_PWR_OVERDRIVE_ENABLE();
 800087c:	4b14      	ldr	r3, [pc, #80]	; (80008d0 <HAL_PWREx_EnableOverDrive+0x70>)
 800087e:	2201      	movs	r2, #1
 8000880:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000882:	f7ff fe85 	bl	8000590 <HAL_GetTick>
 8000886:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8000888:	6863      	ldr	r3, [r4, #4]
 800088a:	03da      	lsls	r2, r3, #15
 800088c:	d50b      	bpl.n	80008a6 <HAL_PWREx_EnableOverDrive+0x46>
      return HAL_TIMEOUT;
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <HAL_PWREx_EnableOverDrive+0x74>)

  /* Get tick */
  tickstart = HAL_GetTick();

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8000890:	4c0e      	ldr	r4, [pc, #56]	; (80008cc <HAL_PWREx_EnableOverDrive+0x6c>)
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8000892:	2201      	movs	r2, #1
 8000894:	601a      	str	r2, [r3, #0]
  tickstart = HAL_GetTick();
 8000896:	f7ff fe7b 	bl	8000590 <HAL_GetTick>
 800089a:	4605      	mov	r5, r0
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800089c:	6863      	ldr	r3, [r4, #4]
 800089e:	039b      	lsls	r3, r3, #14
 80008a0:	d50a      	bpl.n	80008b8 <HAL_PWREx_EnableOverDrive+0x58>
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
    {
      return HAL_TIMEOUT;
    }
  } 
  return HAL_OK;
 80008a2:	2000      	movs	r0, #0
 80008a4:	e006      	b.n	80008b4 <HAL_PWREx_EnableOverDrive+0x54>
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80008a6:	f7ff fe73 	bl	8000590 <HAL_GetTick>
 80008aa:	1b40      	subs	r0, r0, r5
 80008ac:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80008b0:	d9ea      	bls.n	8000888 <HAL_PWREx_EnableOverDrive+0x28>
      return HAL_TIMEOUT;
 80008b2:	2003      	movs	r0, #3
}
 80008b4:	b003      	add	sp, #12
 80008b6:	bd30      	pop	{r4, r5, pc}
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80008b8:	f7ff fe6a 	bl	8000590 <HAL_GetTick>
 80008bc:	1b40      	subs	r0, r0, r5
 80008be:	f5b0 7f7a 	cmp.w	r0, #1000	; 0x3e8
 80008c2:	d9eb      	bls.n	800089c <HAL_PWREx_EnableOverDrive+0x3c>
 80008c4:	e7f5      	b.n	80008b2 <HAL_PWREx_EnableOverDrive+0x52>
 80008c6:	bf00      	nop
 80008c8:	40023800 	.word	0x40023800
 80008cc:	40007000 	.word	0x40007000
 80008d0:	420e0040 	.word	0x420e0040
 80008d4:	420e0044 	.word	0x420e0044

080008d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80008d8:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80008dc:	4604      	mov	r4, r0
 80008de:	b918      	cbnz	r0, 80008e8 <HAL_RCC_OscConfig+0x10>
  {
    return HAL_ERROR;
 80008e0:	2001      	movs	r0, #1
    {
      return HAL_ERROR;
    }
  }
  return HAL_OK;
}
 80008e2:	b002      	add	sp, #8
 80008e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80008e8:	6803      	ldr	r3, [r0, #0]
 80008ea:	07dd      	lsls	r5, r3, #31
 80008ec:	d410      	bmi.n	8000910 <HAL_RCC_OscConfig+0x38>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80008ee:	6823      	ldr	r3, [r4, #0]
 80008f0:	0798      	lsls	r0, r3, #30
 80008f2:	d458      	bmi.n	80009a6 <HAL_RCC_OscConfig+0xce>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80008f4:	6823      	ldr	r3, [r4, #0]
 80008f6:	071a      	lsls	r2, r3, #28
 80008f8:	f100 809a 	bmi.w	8000a30 <HAL_RCC_OscConfig+0x158>
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80008fc:	6823      	ldr	r3, [r4, #0]
 80008fe:	075b      	lsls	r3, r3, #29
 8000900:	f100 80b8 	bmi.w	8000a74 <HAL_RCC_OscConfig+0x19c>
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000904:	69a2      	ldr	r2, [r4, #24]
 8000906:	2a00      	cmp	r2, #0
 8000908:	f040 8119 	bne.w	8000b3e <HAL_RCC_OscConfig+0x266>
  return HAL_OK;
 800090c:	2000      	movs	r0, #0
 800090e:	e7e8      	b.n	80008e2 <HAL_RCC_OscConfig+0xa>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000910:	4ba6      	ldr	r3, [pc, #664]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 8000912:	689a      	ldr	r2, [r3, #8]
 8000914:	f002 020c 	and.w	r2, r2, #12
 8000918:	2a04      	cmp	r2, #4
 800091a:	d007      	beq.n	800092c <HAL_RCC_OscConfig+0x54>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800091c:	689a      	ldr	r2, [r3, #8]
 800091e:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8000922:	2a08      	cmp	r2, #8
 8000924:	d10a      	bne.n	800093c <HAL_RCC_OscConfig+0x64>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8000926:	685b      	ldr	r3, [r3, #4]
 8000928:	0259      	lsls	r1, r3, #9
 800092a:	d507      	bpl.n	800093c <HAL_RCC_OscConfig+0x64>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800092c:	4b9f      	ldr	r3, [pc, #636]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 800092e:	681b      	ldr	r3, [r3, #0]
 8000930:	039a      	lsls	r2, r3, #14
 8000932:	d5dc      	bpl.n	80008ee <HAL_RCC_OscConfig+0x16>
 8000934:	6863      	ldr	r3, [r4, #4]
 8000936:	2b00      	cmp	r3, #0
 8000938:	d1d9      	bne.n	80008ee <HAL_RCC_OscConfig+0x16>
 800093a:	e7d1      	b.n	80008e0 <HAL_RCC_OscConfig+0x8>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800093c:	6863      	ldr	r3, [r4, #4]
 800093e:	4d9b      	ldr	r5, [pc, #620]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 8000940:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000944:	d111      	bne.n	800096a <HAL_RCC_OscConfig+0x92>
 8000946:	682b      	ldr	r3, [r5, #0]
 8000948:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800094c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800094e:	f7ff fe1f 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000952:	4d96      	ldr	r5, [pc, #600]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000954:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000956:	682b      	ldr	r3, [r5, #0]
 8000958:	039b      	lsls	r3, r3, #14
 800095a:	d4c8      	bmi.n	80008ee <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800095c:	f7ff fe18 	bl	8000590 <HAL_GetTick>
 8000960:	1b80      	subs	r0, r0, r6
 8000962:	2864      	cmp	r0, #100	; 0x64
 8000964:	d9f7      	bls.n	8000956 <HAL_RCC_OscConfig+0x7e>
            return HAL_TIMEOUT;
 8000966:	2003      	movs	r0, #3
 8000968:	e7bb      	b.n	80008e2 <HAL_RCC_OscConfig+0xa>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800096a:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800096e:	d104      	bne.n	800097a <HAL_RCC_OscConfig+0xa2>
 8000970:	682b      	ldr	r3, [r5, #0]
 8000972:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000976:	602b      	str	r3, [r5, #0]
 8000978:	e7e5      	b.n	8000946 <HAL_RCC_OscConfig+0x6e>
 800097a:	682a      	ldr	r2, [r5, #0]
 800097c:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8000980:	602a      	str	r2, [r5, #0]
 8000982:	682a      	ldr	r2, [r5, #0]
 8000984:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8000988:	602a      	str	r2, [r5, #0]
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800098a:	2b00      	cmp	r3, #0
 800098c:	d1df      	bne.n	800094e <HAL_RCC_OscConfig+0x76>
        tickstart = HAL_GetTick();
 800098e:	f7ff fdff 	bl	8000590 <HAL_GetTick>
 8000992:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000994:	682b      	ldr	r3, [r5, #0]
 8000996:	039f      	lsls	r7, r3, #14
 8000998:	d5a9      	bpl.n	80008ee <HAL_RCC_OscConfig+0x16>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800099a:	f7ff fdf9 	bl	8000590 <HAL_GetTick>
 800099e:	1b80      	subs	r0, r0, r6
 80009a0:	2864      	cmp	r0, #100	; 0x64
 80009a2:	d9f7      	bls.n	8000994 <HAL_RCC_OscConfig+0xbc>
 80009a4:	e7df      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009a6:	4b81      	ldr	r3, [pc, #516]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 80009a8:	689a      	ldr	r2, [r3, #8]
 80009aa:	f012 0f0c 	tst.w	r2, #12
 80009ae:	d007      	beq.n	80009c0 <HAL_RCC_OscConfig+0xe8>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009b0:	689a      	ldr	r2, [r3, #8]
 80009b2:	f002 020c 	and.w	r2, r2, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80009b6:	2a08      	cmp	r2, #8
 80009b8:	d111      	bne.n	80009de <HAL_RCC_OscConfig+0x106>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80009ba:	685b      	ldr	r3, [r3, #4]
 80009bc:	025e      	lsls	r6, r3, #9
 80009be:	d40e      	bmi.n	80009de <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009c0:	4b7a      	ldr	r3, [pc, #488]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 80009c2:	681a      	ldr	r2, [r3, #0]
 80009c4:	0795      	lsls	r5, r2, #30
 80009c6:	d502      	bpl.n	80009ce <HAL_RCC_OscConfig+0xf6>
 80009c8:	68e2      	ldr	r2, [r4, #12]
 80009ca:	2a01      	cmp	r2, #1
 80009cc:	d188      	bne.n	80008e0 <HAL_RCC_OscConfig+0x8>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	6921      	ldr	r1, [r4, #16]
 80009d2:	f022 02f8 	bic.w	r2, r2, #248	; 0xf8
 80009d6:	ea42 02c1 	orr.w	r2, r2, r1, lsl #3
 80009da:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80009dc:	e78a      	b.n	80008f4 <HAL_RCC_OscConfig+0x1c>
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80009de:	68e2      	ldr	r2, [r4, #12]
 80009e0:	4b73      	ldr	r3, [pc, #460]	; (8000bb0 <HAL_RCC_OscConfig+0x2d8>)
 80009e2:	b1b2      	cbz	r2, 8000a12 <HAL_RCC_OscConfig+0x13a>
        __HAL_RCC_HSI_ENABLE();
 80009e4:	2201      	movs	r2, #1
 80009e6:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 80009e8:	f7ff fdd2 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009ec:	4d6f      	ldr	r5, [pc, #444]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 80009ee:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80009f0:	682b      	ldr	r3, [r5, #0]
 80009f2:	0798      	lsls	r0, r3, #30
 80009f4:	d507      	bpl.n	8000a06 <HAL_RCC_OscConfig+0x12e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80009f6:	682b      	ldr	r3, [r5, #0]
 80009f8:	6922      	ldr	r2, [r4, #16]
 80009fa:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 80009fe:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a02:	602b      	str	r3, [r5, #0]
 8000a04:	e776      	b.n	80008f4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a06:	f7ff fdc3 	bl	8000590 <HAL_GetTick>
 8000a0a:	1b80      	subs	r0, r0, r6
 8000a0c:	2802      	cmp	r0, #2
 8000a0e:	d9ef      	bls.n	80009f0 <HAL_RCC_OscConfig+0x118>
 8000a10:	e7a9      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
        __HAL_RCC_HSI_DISABLE();
 8000a12:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000a14:	f7ff fdbc 	bl	8000590 <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a18:	4d64      	ldr	r5, [pc, #400]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
        tickstart = HAL_GetTick();
 8000a1a:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000a1c:	682b      	ldr	r3, [r5, #0]
 8000a1e:	0799      	lsls	r1, r3, #30
 8000a20:	f57f af68 	bpl.w	80008f4 <HAL_RCC_OscConfig+0x1c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000a24:	f7ff fdb4 	bl	8000590 <HAL_GetTick>
 8000a28:	1b80      	subs	r0, r0, r6
 8000a2a:	2802      	cmp	r0, #2
 8000a2c:	d9f6      	bls.n	8000a1c <HAL_RCC_OscConfig+0x144>
 8000a2e:	e79a      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8000a30:	6962      	ldr	r2, [r4, #20]
 8000a32:	4b60      	ldr	r3, [pc, #384]	; (8000bb4 <HAL_RCC_OscConfig+0x2dc>)
 8000a34:	b17a      	cbz	r2, 8000a56 <HAL_RCC_OscConfig+0x17e>
      __HAL_RCC_LSI_ENABLE();
 8000a36:	2201      	movs	r2, #1
 8000a38:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a3a:	f7ff fda9 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a3e:	4d5b      	ldr	r5, [pc, #364]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a40:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8000a42:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a44:	079f      	lsls	r7, r3, #30
 8000a46:	f53f af59 	bmi.w	80008fc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a4a:	f7ff fda1 	bl	8000590 <HAL_GetTick>
 8000a4e:	1b80      	subs	r0, r0, r6
 8000a50:	2802      	cmp	r0, #2
 8000a52:	d9f6      	bls.n	8000a42 <HAL_RCC_OscConfig+0x16a>
 8000a54:	e787      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
      __HAL_RCC_LSI_DISABLE();
 8000a56:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000a58:	f7ff fd9a 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a5c:	4d53      	ldr	r5, [pc, #332]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000a5e:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8000a60:	6f6b      	ldr	r3, [r5, #116]	; 0x74
 8000a62:	0798      	lsls	r0, r3, #30
 8000a64:	f57f af4a 	bpl.w	80008fc <HAL_RCC_OscConfig+0x24>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000a68:	f7ff fd92 	bl	8000590 <HAL_GetTick>
 8000a6c:	1b80      	subs	r0, r0, r6
 8000a6e:	2802      	cmp	r0, #2
 8000a70:	d9f6      	bls.n	8000a60 <HAL_RCC_OscConfig+0x188>
 8000a72:	e778      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000a74:	4b4d      	ldr	r3, [pc, #308]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 8000a76:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a78:	f012 5280 	ands.w	r2, r2, #268435456	; 0x10000000
 8000a7c:	d128      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x1f8>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000a7e:	9201      	str	r2, [sp, #4]
 8000a80:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000a82:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8000a86:	641a      	str	r2, [r3, #64]	; 0x40
 8000a88:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000a8a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000a8e:	9301      	str	r3, [sp, #4]
 8000a90:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8000a92:	2601      	movs	r6, #1
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000a94:	4d48      	ldr	r5, [pc, #288]	; (8000bb8 <HAL_RCC_OscConfig+0x2e0>)
 8000a96:	682b      	ldr	r3, [r5, #0]
 8000a98:	05d9      	lsls	r1, r3, #23
 8000a9a:	d51b      	bpl.n	8000ad4 <HAL_RCC_OscConfig+0x1fc>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000a9c:	68a3      	ldr	r3, [r4, #8]
 8000a9e:	4d43      	ldr	r5, [pc, #268]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 8000aa0:	2b01      	cmp	r3, #1
 8000aa2:	d127      	bne.n	8000af4 <HAL_RCC_OscConfig+0x21c>
 8000aa4:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000aa6:	f043 0301 	orr.w	r3, r3, #1
 8000aaa:	672b      	str	r3, [r5, #112]	; 0x70
      tickstart = HAL_GetTick();
 8000aac:	f7ff fd70 	bl	8000590 <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ab0:	4d3e      	ldr	r5, [pc, #248]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
      tickstart = HAL_GetTick();
 8000ab2:	4607      	mov	r7, r0
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000ab4:	f241 3888 	movw	r8, #5000	; 0x1388
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000ab8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000aba:	079b      	lsls	r3, r3, #30
 8000abc:	d539      	bpl.n	8000b32 <HAL_RCC_OscConfig+0x25a>
    if(pwrclkchanged == SET)
 8000abe:	2e00      	cmp	r6, #0
 8000ac0:	f43f af20 	beq.w	8000904 <HAL_RCC_OscConfig+0x2c>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000ac4:	4a39      	ldr	r2, [pc, #228]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 8000ac6:	6c13      	ldr	r3, [r2, #64]	; 0x40
 8000ac8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000acc:	6413      	str	r3, [r2, #64]	; 0x40
 8000ace:	e719      	b.n	8000904 <HAL_RCC_OscConfig+0x2c>
    FlagStatus       pwrclkchanged = RESET;
 8000ad0:	2600      	movs	r6, #0
 8000ad2:	e7df      	b.n	8000a94 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8000ad4:	682b      	ldr	r3, [r5, #0]
 8000ad6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ada:	602b      	str	r3, [r5, #0]
      tickstart = HAL_GetTick();
 8000adc:	f7ff fd58 	bl	8000590 <HAL_GetTick>
 8000ae0:	4607      	mov	r7, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000ae2:	682b      	ldr	r3, [r5, #0]
 8000ae4:	05da      	lsls	r2, r3, #23
 8000ae6:	d4d9      	bmi.n	8000a9c <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000ae8:	f7ff fd52 	bl	8000590 <HAL_GetTick>
 8000aec:	1bc0      	subs	r0, r0, r7
 8000aee:	2802      	cmp	r0, #2
 8000af0:	d9f7      	bls.n	8000ae2 <HAL_RCC_OscConfig+0x20a>
 8000af2:	e738      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000af4:	2b05      	cmp	r3, #5
 8000af6:	d104      	bne.n	8000b02 <HAL_RCC_OscConfig+0x22a>
 8000af8:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000afa:	f043 0304 	orr.w	r3, r3, #4
 8000afe:	672b      	str	r3, [r5, #112]	; 0x70
 8000b00:	e7d0      	b.n	8000aa4 <HAL_RCC_OscConfig+0x1cc>
 8000b02:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b04:	f022 0201 	bic.w	r2, r2, #1
 8000b08:	672a      	str	r2, [r5, #112]	; 0x70
 8000b0a:	6f2a      	ldr	r2, [r5, #112]	; 0x70
 8000b0c:	f022 0204 	bic.w	r2, r2, #4
 8000b10:	672a      	str	r2, [r5, #112]	; 0x70
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8000b12:	2b00      	cmp	r3, #0
 8000b14:	d1ca      	bne.n	8000aac <HAL_RCC_OscConfig+0x1d4>
      tickstart = HAL_GetTick();
 8000b16:	f7ff fd3b 	bl	8000590 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b1a:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8000b1e:	4607      	mov	r7, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000b20:	6f2b      	ldr	r3, [r5, #112]	; 0x70
 8000b22:	0798      	lsls	r0, r3, #30
 8000b24:	d5cb      	bpl.n	8000abe <HAL_RCC_OscConfig+0x1e6>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b26:	f7ff fd33 	bl	8000590 <HAL_GetTick>
 8000b2a:	1bc0      	subs	r0, r0, r7
 8000b2c:	4540      	cmp	r0, r8
 8000b2e:	d9f7      	bls.n	8000b20 <HAL_RCC_OscConfig+0x248>
 8000b30:	e719      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000b32:	f7ff fd2d 	bl	8000590 <HAL_GetTick>
 8000b36:	1bc0      	subs	r0, r0, r7
 8000b38:	4540      	cmp	r0, r8
 8000b3a:	d9bd      	bls.n	8000ab8 <HAL_RCC_OscConfig+0x1e0>
 8000b3c:	e713      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8000b3e:	4d1b      	ldr	r5, [pc, #108]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
 8000b40:	68ab      	ldr	r3, [r5, #8]
 8000b42:	f003 030c 	and.w	r3, r3, #12
 8000b46:	2b08      	cmp	r3, #8
 8000b48:	f43f aeca 	beq.w	80008e0 <HAL_RCC_OscConfig+0x8>
 8000b4c:	4e1b      	ldr	r6, [pc, #108]	; (8000bbc <HAL_RCC_OscConfig+0x2e4>)
 8000b4e:	2300      	movs	r3, #0
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b50:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 8000b52:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000b54:	d134      	bne.n	8000bc0 <HAL_RCC_OscConfig+0x2e8>
        tickstart = HAL_GetTick();
 8000b56:	f7ff fd1b 	bl	8000590 <HAL_GetTick>
 8000b5a:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000b5c:	682b      	ldr	r3, [r5, #0]
 8000b5e:	0199      	lsls	r1, r3, #6
 8000b60:	d41e      	bmi.n	8000ba0 <HAL_RCC_OscConfig+0x2c8>
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b62:	6a22      	ldr	r2, [r4, #32]
 8000b64:	69e3      	ldr	r3, [r4, #28]
 8000b66:	4313      	orrs	r3, r2
 8000b68:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8000b6a:	ea43 1382 	orr.w	r3, r3, r2, lsl #6
 8000b6e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8000b70:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8000b74:	6aa2      	ldr	r2, [r4, #40]	; 0x28
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b76:	4c0d      	ldr	r4, [pc, #52]	; (8000bac <HAL_RCC_OscConfig+0x2d4>)
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8000b78:	0852      	lsrs	r2, r2, #1
 8000b7a:	3a01      	subs	r2, #1
 8000b7c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b80:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000b82:	2301      	movs	r3, #1
 8000b84:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000b86:	f7ff fd03 	bl	8000590 <HAL_GetTick>
 8000b8a:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b8c:	6823      	ldr	r3, [r4, #0]
 8000b8e:	019a      	lsls	r2, r3, #6
 8000b90:	f53f aebc 	bmi.w	800090c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000b94:	f7ff fcfc 	bl	8000590 <HAL_GetTick>
 8000b98:	1b40      	subs	r0, r0, r5
 8000b9a:	2802      	cmp	r0, #2
 8000b9c:	d9f6      	bls.n	8000b8c <HAL_RCC_OscConfig+0x2b4>
 8000b9e:	e6e2      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ba0:	f7ff fcf6 	bl	8000590 <HAL_GetTick>
 8000ba4:	1bc0      	subs	r0, r0, r7
 8000ba6:	2802      	cmp	r0, #2
 8000ba8:	d9d8      	bls.n	8000b5c <HAL_RCC_OscConfig+0x284>
 8000baa:	e6dc      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
 8000bac:	40023800 	.word	0x40023800
 8000bb0:	42470000 	.word	0x42470000
 8000bb4:	42470e80 	.word	0x42470e80
 8000bb8:	40007000 	.word	0x40007000
 8000bbc:	42470060 	.word	0x42470060
        tickstart = HAL_GetTick();
 8000bc0:	f7ff fce6 	bl	8000590 <HAL_GetTick>
 8000bc4:	4604      	mov	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8000bc6:	682b      	ldr	r3, [r5, #0]
 8000bc8:	019b      	lsls	r3, r3, #6
 8000bca:	f57f ae9f 	bpl.w	800090c <HAL_RCC_OscConfig+0x34>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000bce:	f7ff fcdf 	bl	8000590 <HAL_GetTick>
 8000bd2:	1b00      	subs	r0, r0, r4
 8000bd4:	2802      	cmp	r0, #2
 8000bd6:	d9f6      	bls.n	8000bc6 <HAL_RCC_OscConfig+0x2ee>
 8000bd8:	e6c5      	b.n	8000966 <HAL_RCC_OscConfig+0x8e>
 8000bda:	bf00      	nop

08000bdc <HAL_RCC_GetSysClockFreq>:
{
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
  uint32_t sysclockfreq = 0U;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000bdc:	4913      	ldr	r1, [pc, #76]	; (8000c2c <HAL_RCC_GetSysClockFreq+0x50>)
{
 8000bde:	b508      	push	{r3, lr}
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8000be0:	688b      	ldr	r3, [r1, #8]
 8000be2:	f003 030c 	and.w	r3, r3, #12
 8000be6:	2b04      	cmp	r3, #4
 8000be8:	d003      	beq.n	8000bf2 <HAL_RCC_GetSysClockFreq+0x16>
 8000bea:	2b08      	cmp	r3, #8
 8000bec:	d003      	beq.n	8000bf6 <HAL_RCC_GetSysClockFreq+0x1a>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8000bee:	4810      	ldr	r0, [pc, #64]	; (8000c30 <HAL_RCC_GetSysClockFreq+0x54>)
      sysclockfreq = HSI_VALUE;
      break;
    }
  }
  return sysclockfreq;
}
 8000bf0:	bd08      	pop	{r3, pc}
      sysclockfreq = HSE_VALUE;
 8000bf2:	4810      	ldr	r0, [pc, #64]	; (8000c34 <HAL_RCC_GetSysClockFreq+0x58>)
 8000bf4:	bd08      	pop	{r3, pc}
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000bf6:	684a      	ldr	r2, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bf8:	684b      	ldr	r3, [r1, #4]
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000bfa:	6849      	ldr	r1, [r1, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8000bfc:	f413 0380 	ands.w	r3, r3, #4194304	; 0x400000
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c00:	bf14      	ite	ne
 8000c02:	480c      	ldrne	r0, [pc, #48]	; (8000c34 <HAL_RCC_GetSysClockFreq+0x58>)
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c04:	480a      	ldreq	r0, [pc, #40]	; (8000c30 <HAL_RCC_GetSysClockFreq+0x54>)
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c06:	f3c1 1188 	ubfx	r1, r1, #6, #9
 8000c0a:	bf18      	it	ne
 8000c0c:	2300      	movne	r3, #0
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8000c0e:	f002 023f 	and.w	r2, r2, #63	; 0x3f
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8000c12:	fba1 0100 	umull	r0, r1, r1, r0
 8000c16:	f7ff fae9 	bl	80001ec <__aeabi_uldivmod>
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8000c1a:	4b04      	ldr	r3, [pc, #16]	; (8000c2c <HAL_RCC_GetSysClockFreq+0x50>)
 8000c1c:	685b      	ldr	r3, [r3, #4]
 8000c1e:	f3c3 4301 	ubfx	r3, r3, #16, #2
 8000c22:	3301      	adds	r3, #1
 8000c24:	005b      	lsls	r3, r3, #1
      sysclockfreq = pllvco/pllp;
 8000c26:	fbb0 f0f3 	udiv	r0, r0, r3
 8000c2a:	bd08      	pop	{r3, pc}
 8000c2c:	40023800 	.word	0x40023800
 8000c30:	00f42400 	.word	0x00f42400
 8000c34:	017d7840 	.word	0x017d7840

08000c38 <HAL_RCC_ClockConfig>:
{
 8000c38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000c3c:	460d      	mov	r5, r1
  if(RCC_ClkInitStruct == NULL)
 8000c3e:	4604      	mov	r4, r0
 8000c40:	b910      	cbnz	r0, 8000c48 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 8000c42:	2001      	movs	r0, #1
 8000c44:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8000c48:	4b44      	ldr	r3, [pc, #272]	; (8000d5c <HAL_RCC_ClockConfig+0x124>)
 8000c4a:	681a      	ldr	r2, [r3, #0]
 8000c4c:	f002 020f 	and.w	r2, r2, #15
 8000c50:	428a      	cmp	r2, r1
 8000c52:	d328      	bcc.n	8000ca6 <HAL_RCC_ClockConfig+0x6e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000c54:	6821      	ldr	r1, [r4, #0]
 8000c56:	078f      	lsls	r7, r1, #30
 8000c58:	d42d      	bmi.n	8000cb6 <HAL_RCC_ClockConfig+0x7e>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000c5a:	07c8      	lsls	r0, r1, #31
 8000c5c:	d440      	bmi.n	8000ce0 <HAL_RCC_ClockConfig+0xa8>
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8000c5e:	4b3f      	ldr	r3, [pc, #252]	; (8000d5c <HAL_RCC_ClockConfig+0x124>)
 8000c60:	681a      	ldr	r2, [r3, #0]
 8000c62:	f002 020f 	and.w	r2, r2, #15
 8000c66:	4295      	cmp	r5, r2
 8000c68:	d366      	bcc.n	8000d38 <HAL_RCC_ClockConfig+0x100>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000c6a:	6822      	ldr	r2, [r4, #0]
 8000c6c:	0751      	lsls	r1, r2, #29
 8000c6e:	d46c      	bmi.n	8000d4a <HAL_RCC_ClockConfig+0x112>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000c70:	0713      	lsls	r3, r2, #28
 8000c72:	d507      	bpl.n	8000c84 <HAL_RCC_ClockConfig+0x4c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8000c74:	4a3a      	ldr	r2, [pc, #232]	; (8000d60 <HAL_RCC_ClockConfig+0x128>)
 8000c76:	6921      	ldr	r1, [r4, #16]
 8000c78:	6893      	ldr	r3, [r2, #8]
 8000c7a:	f423 4360 	bic.w	r3, r3, #57344	; 0xe000
 8000c7e:	ea43 03c1 	orr.w	r3, r3, r1, lsl #3
 8000c82:	6093      	str	r3, [r2, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000c84:	f7ff ffaa 	bl	8000bdc <HAL_RCC_GetSysClockFreq>
 8000c88:	4b35      	ldr	r3, [pc, #212]	; (8000d60 <HAL_RCC_ClockConfig+0x128>)
 8000c8a:	4a36      	ldr	r2, [pc, #216]	; (8000d64 <HAL_RCC_ClockConfig+0x12c>)
 8000c8c:	689b      	ldr	r3, [r3, #8]
 8000c8e:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000c92:	5cd3      	ldrb	r3, [r2, r3]
 8000c94:	40d8      	lsrs	r0, r3
 8000c96:	4b34      	ldr	r3, [pc, #208]	; (8000d68 <HAL_RCC_ClockConfig+0x130>)
 8000c98:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f7ff fc2e 	bl	80004fc <HAL_InitTick>
  return HAL_OK;
 8000ca0:	2000      	movs	r0, #0
 8000ca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000ca6:	b2ca      	uxtb	r2, r1
 8000ca8:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	f003 030f 	and.w	r3, r3, #15
 8000cb0:	4299      	cmp	r1, r3
 8000cb2:	d1c6      	bne.n	8000c42 <HAL_RCC_ClockConfig+0xa>
 8000cb4:	e7ce      	b.n	8000c54 <HAL_RCC_ClockConfig+0x1c>
 8000cb6:	4b2a      	ldr	r3, [pc, #168]	; (8000d60 <HAL_RCC_ClockConfig+0x128>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000cb8:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	689a      	ldrne	r2, [r3, #8]
 8000cc0:	f442 52e0 	orrne.w	r2, r2, #7168	; 0x1c00
 8000cc4:	609a      	strne	r2, [r3, #8]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000cc6:	070e      	lsls	r6, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000cc8:	bf42      	ittt	mi
 8000cca:	689a      	ldrmi	r2, [r3, #8]
 8000ccc:	f442 4260 	orrmi.w	r2, r2, #57344	; 0xe000
 8000cd0:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000cd2:	689a      	ldr	r2, [r3, #8]
 8000cd4:	68a0      	ldr	r0, [r4, #8]
 8000cd6:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000cda:	4302      	orrs	r2, r0
 8000cdc:	609a      	str	r2, [r3, #8]
 8000cde:	e7bc      	b.n	8000c5a <HAL_RCC_ClockConfig+0x22>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ce0:	6862      	ldr	r2, [r4, #4]
 8000ce2:	4b1f      	ldr	r3, [pc, #124]	; (8000d60 <HAL_RCC_ClockConfig+0x128>)
 8000ce4:	2a01      	cmp	r2, #1
 8000ce6:	d11d      	bne.n	8000d24 <HAL_RCC_ClockConfig+0xec>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000cee:	d0a8      	beq.n	8000c42 <HAL_RCC_ClockConfig+0xa>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000cf0:	4e1b      	ldr	r6, [pc, #108]	; (8000d60 <HAL_RCC_ClockConfig+0x128>)
 8000cf2:	68b3      	ldr	r3, [r6, #8]
 8000cf4:	f023 0303 	bic.w	r3, r3, #3
 8000cf8:	4313      	orrs	r3, r2
 8000cfa:	60b3      	str	r3, [r6, #8]
    tickstart = HAL_GetTick();
 8000cfc:	f7ff fc48 	bl	8000590 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d00:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8000d04:	4607      	mov	r7, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8000d06:	68b3      	ldr	r3, [r6, #8]
 8000d08:	6862      	ldr	r2, [r4, #4]
 8000d0a:	f003 030c 	and.w	r3, r3, #12
 8000d0e:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8000d12:	d0a4      	beq.n	8000c5e <HAL_RCC_ClockConfig+0x26>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000d14:	f7ff fc3c 	bl	8000590 <HAL_GetTick>
 8000d18:	1bc0      	subs	r0, r0, r7
 8000d1a:	4540      	cmp	r0, r8
 8000d1c:	d9f3      	bls.n	8000d06 <HAL_RCC_ClockConfig+0xce>
        return HAL_TIMEOUT;
 8000d1e:	2003      	movs	r0, #3
}
 8000d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d24:	1e91      	subs	r1, r2, #2
 8000d26:	2901      	cmp	r1, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d28:	681b      	ldr	r3, [r3, #0]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8000d2a:	d802      	bhi.n	8000d32 <HAL_RCC_ClockConfig+0xfa>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000d2c:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000d30:	e7dd      	b.n	8000cee <HAL_RCC_ClockConfig+0xb6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000d32:	f013 0f02 	tst.w	r3, #2
 8000d36:	e7da      	b.n	8000cee <HAL_RCC_ClockConfig+0xb6>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000d38:	b2ea      	uxtb	r2, r5
 8000d3a:	701a      	strb	r2, [r3, #0]
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	f003 030f 	and.w	r3, r3, #15
 8000d42:	429d      	cmp	r5, r3
 8000d44:	f47f af7d 	bne.w	8000c42 <HAL_RCC_ClockConfig+0xa>
 8000d48:	e78f      	b.n	8000c6a <HAL_RCC_ClockConfig+0x32>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000d4a:	4905      	ldr	r1, [pc, #20]	; (8000d60 <HAL_RCC_ClockConfig+0x128>)
 8000d4c:	68e0      	ldr	r0, [r4, #12]
 8000d4e:	688b      	ldr	r3, [r1, #8]
 8000d50:	f423 53e0 	bic.w	r3, r3, #7168	; 0x1c00
 8000d54:	4303      	orrs	r3, r0
 8000d56:	608b      	str	r3, [r1, #8]
 8000d58:	e78a      	b.n	8000c70 <HAL_RCC_ClockConfig+0x38>
 8000d5a:	bf00      	nop
 8000d5c:	40023c00 	.word	0x40023c00
 8000d60:	40023800 	.word	0x40023800
 8000d64:	080028da 	.word	0x080028da
 8000d68:	20000008 	.word	0x20000008

08000d6c <SPI_WaitFlagStateUntilTimeout.constprop.7>:
  * @param  State flag state to check
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
 8000d6c:	b570      	push	{r4, r5, r6, lr}
 8000d6e:	4604      	mov	r4, r0
 8000d70:	460d      	mov	r5, r1
 8000d72:	4616      	mov	r6, r2
                                                       uint32_t Timeout, uint32_t Tickstart)
{
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8000d74:	6823      	ldr	r3, [r4, #0]
 8000d76:	6898      	ldr	r0, [r3, #8]
 8000d78:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8000d7c:	d100      	bne.n	8000d80 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x14>
      }
    }
  }

  return HAL_OK;
}
 8000d7e:	bd70      	pop	{r4, r5, r6, pc}
    if (Timeout != HAL_MAX_DELAY)
 8000d80:	1c6a      	adds	r2, r5, #1
 8000d82:	d0f8      	beq.n	8000d76 <SPI_WaitFlagStateUntilTimeout.constprop.7+0xa>
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8000d84:	f7ff fc04 	bl	8000590 <HAL_GetTick>
 8000d88:	1b80      	subs	r0, r0, r6
 8000d8a:	4285      	cmp	r5, r0
 8000d8c:	d8f2      	bhi.n	8000d74 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x8>
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8000d8e:	6823      	ldr	r3, [r4, #0]
 8000d90:	685a      	ldr	r2, [r3, #4]
 8000d92:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8000d96:	605a      	str	r2, [r3, #4]
        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000d98:	6862      	ldr	r2, [r4, #4]
 8000d9a:	f5b2 7f82 	cmp.w	r2, #260	; 0x104
 8000d9e:	d10a      	bne.n	8000db6 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4a>
 8000da0:	68a2      	ldr	r2, [r4, #8]
 8000da2:	f5b2 4f00 	cmp.w	r2, #32768	; 0x8000
 8000da6:	d002      	beq.n	8000dae <SPI_WaitFlagStateUntilTimeout.constprop.7+0x42>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8000da8:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
 8000dac:	d103      	bne.n	8000db6 <SPI_WaitFlagStateUntilTimeout.constprop.7+0x4a>
          __HAL_SPI_DISABLE(hspi);
 8000dae:	681a      	ldr	r2, [r3, #0]
 8000db0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8000db4:	601a      	str	r2, [r3, #0]
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8000db6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 8000db8:	f5b2 5f00 	cmp.w	r2, #8192	; 0x2000
 8000dbc:	d107      	bne.n	8000dce <SPI_WaitFlagStateUntilTimeout.constprop.7+0x62>
          SPI_RESET_CRC(hspi);
 8000dbe:	681a      	ldr	r2, [r3, #0]
 8000dc0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8000dc4:	601a      	str	r2, [r3, #0]
 8000dc6:	681a      	ldr	r2, [r3, #0]
 8000dc8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8000dcc:	601a      	str	r2, [r3, #0]
        hspi->State = HAL_SPI_STATE_READY;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
        __HAL_UNLOCK(hspi);
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
 8000dda:	2003      	movs	r0, #3
 8000ddc:	bd70      	pop	{r4, r5, r6, pc}

08000dde <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8000dde:	b510      	push	{r4, lr}
 8000de0:	4604      	mov	r4, r0
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8000de2:	f7ff ffc3 	bl	8000d6c <SPI_WaitFlagStateUntilTimeout.constprop.7>
 8000de6:	b120      	cbz	r0, 8000df2 <SPI_EndRxTxTransaction+0x14>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8000de8:	6d63      	ldr	r3, [r4, #84]	; 0x54
 8000dea:	f043 0320 	orr.w	r3, r3, #32
 8000dee:	6563      	str	r3, [r4, #84]	; 0x54
    return HAL_TIMEOUT;
 8000df0:	2003      	movs	r0, #3
  }
  return HAL_OK;
}
 8000df2:	bd10      	pop	{r4, pc}

08000df4 <HAL_SPI_Init>:
{
 8000df4:	b510      	push	{r4, lr}
  if (hspi == NULL)
 8000df6:	4604      	mov	r4, r0
 8000df8:	2800      	cmp	r0, #0
 8000dfa:	d036      	beq.n	8000e6a <HAL_SPI_Init+0x76>
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	6283      	str	r3, [r0, #40]	; 0x28
  if (hspi->State == HAL_SPI_STATE_RESET)
 8000e00:	f890 3051 	ldrb.w	r3, [r0, #81]	; 0x51
 8000e04:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000e08:	b91b      	cbnz	r3, 8000e12 <HAL_SPI_Init+0x1e>
    hspi->Lock = HAL_UNLOCKED;
 8000e0a:	f880 2050 	strb.w	r2, [r0, #80]	; 0x50
    HAL_SPI_MspInit(hspi);
 8000e0e:	f000 fdf1 	bl	80019f4 <HAL_SPI_MspInit>
  __HAL_SPI_DISABLE(hspi);
 8000e12:	6821      	ldr	r1, [r4, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e14:	68a0      	ldr	r0, [r4, #8]
 8000e16:	69a2      	ldr	r2, [r4, #24]
  hspi->State = HAL_SPI_STATE_BUSY;
 8000e18:	2302      	movs	r3, #2
 8000e1a:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_SPI_DISABLE(hspi);
 8000e1e:	680b      	ldr	r3, [r1, #0]
 8000e20:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8000e24:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8000e26:	6863      	ldr	r3, [r4, #4]
 8000e28:	4303      	orrs	r3, r0
 8000e2a:	68e0      	ldr	r0, [r4, #12]
 8000e2c:	4303      	orrs	r3, r0
 8000e2e:	6920      	ldr	r0, [r4, #16]
 8000e30:	4303      	orrs	r3, r0
 8000e32:	6960      	ldr	r0, [r4, #20]
 8000e34:	4303      	orrs	r3, r0
 8000e36:	69e0      	ldr	r0, [r4, #28]
 8000e38:	4303      	orrs	r3, r0
 8000e3a:	6a20      	ldr	r0, [r4, #32]
 8000e3c:	4303      	orrs	r3, r0
 8000e3e:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000e40:	4303      	orrs	r3, r0
 8000e42:	f402 7000 	and.w	r0, r2, #512	; 0x200
 8000e46:	4303      	orrs	r3, r0
 8000e48:	600b      	str	r3, [r1, #0]
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8000e4a:	0c12      	lsrs	r2, r2, #16
 8000e4c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8000e4e:	f002 0204 	and.w	r2, r2, #4
 8000e52:	431a      	orrs	r2, r3
 8000e54:	604a      	str	r2, [r1, #4]
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8000e56:	69cb      	ldr	r3, [r1, #28]
 8000e58:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000e5c:	61cb      	str	r3, [r1, #28]
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000e5e:	2000      	movs	r0, #0
  hspi->State     = HAL_SPI_STATE_READY;
 8000e60:	2301      	movs	r3, #1
  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8000e62:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8000e64:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  return HAL_OK;
 8000e68:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000e6a:	2001      	movs	r0, #1
}
 8000e6c:	bd10      	pop	{r4, pc}

08000e6e <HAL_SPI_Transmit>:
{
 8000e6e:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8000e72:	461e      	mov	r6, r3
  __HAL_LOCK(hspi);
 8000e74:	f890 3050 	ldrb.w	r3, [r0, #80]	; 0x50
 8000e78:	2b01      	cmp	r3, #1
{
 8000e7a:	4604      	mov	r4, r0
 8000e7c:	460d      	mov	r5, r1
 8000e7e:	4690      	mov	r8, r2
  __HAL_LOCK(hspi);
 8000e80:	f000 809b 	beq.w	8000fba <HAL_SPI_Transmit+0x14c>
 8000e84:	2301      	movs	r3, #1
 8000e86:	f880 3050 	strb.w	r3, [r0, #80]	; 0x50
  tickstart = HAL_GetTick();
 8000e8a:	f7ff fb81 	bl	8000590 <HAL_GetTick>
 8000e8e:	4607      	mov	r7, r0
  if (hspi->State != HAL_SPI_STATE_READY)
 8000e90:	f894 0051 	ldrb.w	r0, [r4, #81]	; 0x51
 8000e94:	b2c0      	uxtb	r0, r0
 8000e96:	2801      	cmp	r0, #1
 8000e98:	f040 808d 	bne.w	8000fb6 <HAL_SPI_Transmit+0x148>
  if ((pData == NULL) || (Size == 0U))
 8000e9c:	2d00      	cmp	r5, #0
 8000e9e:	d05d      	beq.n	8000f5c <HAL_SPI_Transmit+0xee>
 8000ea0:	f1b8 0f00 	cmp.w	r8, #0
 8000ea4:	d05a      	beq.n	8000f5c <HAL_SPI_Transmit+0xee>
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8000ea6:	2303      	movs	r3, #3
 8000ea8:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000eac:	2000      	movs	r0, #0
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000eae:	68a3      	ldr	r3, [r4, #8]
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8000eb0:	6560      	str	r0, [r4, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8000eb2:	63a0      	str	r0, [r4, #56]	; 0x38
  hspi->TxXferCount = Size;
 8000eb4:	f8a4 8036 	strh.w	r8, [r4, #54]	; 0x36
  hspi->RxXferSize  = 0U;
 8000eb8:	87a0      	strh	r0, [r4, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8000eba:	87e0      	strh	r0, [r4, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8000ebc:	6460      	str	r0, [r4, #68]	; 0x44
  hspi->RxISR       = NULL;
 8000ebe:	6420      	str	r0, [r4, #64]	; 0x40
 8000ec0:	6820      	ldr	r0, [r4, #0]
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8000ec2:	6325      	str	r5, [r4, #48]	; 0x30
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8000ec4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
    SPI_1LINE_TX(hspi);
 8000ec8:	bf08      	it	eq
 8000eca:	6803      	ldreq	r3, [r0, #0]
  hspi->TxXferSize  = Size;
 8000ecc:	f8a4 8034 	strh.w	r8, [r4, #52]	; 0x34
    SPI_1LINE_TX(hspi);
 8000ed0:	bf04      	itt	eq
 8000ed2:	f443 4380 	orreq.w	r3, r3, #16384	; 0x4000
 8000ed6:	6003      	streq	r3, [r0, #0]
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8000ed8:	6803      	ldr	r3, [r0, #0]
 8000eda:	065b      	lsls	r3, r3, #25
    __HAL_SPI_ENABLE(hspi);
 8000edc:	bf5e      	ittt	pl
 8000ede:	6803      	ldrpl	r3, [r0, #0]
 8000ee0:	f043 0340 	orrpl.w	r3, r3, #64	; 0x40
 8000ee4:	6003      	strpl	r3, [r0, #0]
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8000ee6:	68e3      	ldr	r3, [r4, #12]
 8000ee8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8000eec:	6863      	ldr	r3, [r4, #4]
 8000eee:	d13e      	bne.n	8000f6e <HAL_SPI_Transmit+0x100>
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000ef0:	b113      	cbz	r3, 8000ef8 <HAL_SPI_Transmit+0x8a>
 8000ef2:	f1b8 0f01 	cmp.w	r8, #1
 8000ef6:	d107      	bne.n	8000f08 <HAL_SPI_Transmit+0x9a>
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000ef8:	f835 3b02 	ldrh.w	r3, [r5], #2
 8000efc:	60c3      	str	r3, [r0, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8000efe:	6325      	str	r5, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000f00:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f02:	3b01      	subs	r3, #1
 8000f04:	b29b      	uxth	r3, r3
 8000f06:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f08:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f0a:	b29b      	uxth	r3, r3
 8000f0c:	b9a3      	cbnz	r3, 8000f38 <HAL_SPI_Transmit+0xca>
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8000f0e:	463a      	mov	r2, r7
 8000f10:	4631      	mov	r1, r6
 8000f12:	4620      	mov	r0, r4
 8000f14:	f7ff ff63 	bl	8000dde <SPI_EndRxTxTransaction>
 8000f18:	2800      	cmp	r0, #0
 8000f1a:	d149      	bne.n	8000fb0 <HAL_SPI_Transmit+0x142>
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8000f1c:	68a3      	ldr	r3, [r4, #8]
 8000f1e:	b933      	cbnz	r3, 8000f2e <HAL_SPI_Transmit+0xc0>
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8000f20:	9301      	str	r3, [sp, #4]
 8000f22:	6823      	ldr	r3, [r4, #0]
 8000f24:	68da      	ldr	r2, [r3, #12]
 8000f26:	9201      	str	r2, [sp, #4]
 8000f28:	689b      	ldr	r3, [r3, #8]
 8000f2a:	9301      	str	r3, [sp, #4]
 8000f2c:	9b01      	ldr	r3, [sp, #4]
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8000f2e:	6d60      	ldr	r0, [r4, #84]	; 0x54
    errorcode = HAL_BUSY;
 8000f30:	3000      	adds	r0, #0
 8000f32:	bf18      	it	ne
 8000f34:	2001      	movne	r0, #1
 8000f36:	e011      	b.n	8000f5c <HAL_SPI_Transmit+0xee>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f38:	6822      	ldr	r2, [r4, #0]
 8000f3a:	6893      	ldr	r3, [r2, #8]
 8000f3c:	0798      	lsls	r0, r3, #30
 8000f3e:	d505      	bpl.n	8000f4c <HAL_SPI_Transmit+0xde>
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8000f40:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000f42:	f833 1b02 	ldrh.w	r1, [r3], #2
 8000f46:	60d1      	str	r1, [r2, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8000f48:	6323      	str	r3, [r4, #48]	; 0x30
 8000f4a:	e7d9      	b.n	8000f00 <HAL_SPI_Transmit+0x92>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000f4c:	f7ff fb20 	bl	8000590 <HAL_GetTick>
 8000f50:	1bc0      	subs	r0, r0, r7
 8000f52:	42b0      	cmp	r0, r6
 8000f54:	d3d8      	bcc.n	8000f08 <HAL_SPI_Transmit+0x9a>
 8000f56:	1c71      	adds	r1, r6, #1
 8000f58:	d0d6      	beq.n	8000f08 <HAL_SPI_Transmit+0x9a>
          errorcode = HAL_TIMEOUT;
 8000f5a:	2003      	movs	r0, #3
  hspi->State = HAL_SPI_STATE_READY;
 8000f5c:	2301      	movs	r3, #1
 8000f5e:	f884 3051 	strb.w	r3, [r4, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8000f62:	2300      	movs	r3, #0
 8000f64:	f884 3050 	strb.w	r3, [r4, #80]	; 0x50
}
 8000f68:	b002      	add	sp, #8
 8000f6a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8000f6e:	b113      	cbz	r3, 8000f76 <HAL_SPI_Transmit+0x108>
 8000f70:	f1b8 0f01 	cmp.w	r8, #1
 8000f74:	d108      	bne.n	8000f88 <HAL_SPI_Transmit+0x11a>
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000f76:	782b      	ldrb	r3, [r5, #0]
 8000f78:	7303      	strb	r3, [r0, #12]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8000f7a:	6b23      	ldr	r3, [r4, #48]	; 0x30
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	6323      	str	r3, [r4, #48]	; 0x30
        hspi->TxXferCount--;
 8000f80:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f82:	3b01      	subs	r3, #1
 8000f84:	b29b      	uxth	r3, r3
 8000f86:	86e3      	strh	r3, [r4, #54]	; 0x36
    while (hspi->TxXferCount > 0U)
 8000f88:	8ee3      	ldrh	r3, [r4, #54]	; 0x36
 8000f8a:	b29b      	uxth	r3, r3
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d0be      	beq.n	8000f0e <HAL_SPI_Transmit+0xa0>
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8000f90:	6823      	ldr	r3, [r4, #0]
 8000f92:	689a      	ldr	r2, [r3, #8]
 8000f94:	0792      	lsls	r2, r2, #30
 8000f96:	d503      	bpl.n	8000fa0 <HAL_SPI_Transmit+0x132>
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8000f98:	6b22      	ldr	r2, [r4, #48]	; 0x30
 8000f9a:	7812      	ldrb	r2, [r2, #0]
 8000f9c:	731a      	strb	r2, [r3, #12]
 8000f9e:	e7ec      	b.n	8000f7a <HAL_SPI_Transmit+0x10c>
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8000fa0:	f7ff faf6 	bl	8000590 <HAL_GetTick>
 8000fa4:	1bc0      	subs	r0, r0, r7
 8000fa6:	4286      	cmp	r6, r0
 8000fa8:	d8ee      	bhi.n	8000f88 <HAL_SPI_Transmit+0x11a>
 8000faa:	1c73      	adds	r3, r6, #1
 8000fac:	d0ec      	beq.n	8000f88 <HAL_SPI_Transmit+0x11a>
 8000fae:	e7d4      	b.n	8000f5a <HAL_SPI_Transmit+0xec>
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8000fb0:	2320      	movs	r3, #32
 8000fb2:	6563      	str	r3, [r4, #84]	; 0x54
 8000fb4:	e7b2      	b.n	8000f1c <HAL_SPI_Transmit+0xae>
    errorcode = HAL_BUSY;
 8000fb6:	2002      	movs	r0, #2
 8000fb8:	e7d0      	b.n	8000f5c <HAL_SPI_Transmit+0xee>
  __HAL_LOCK(hspi);
 8000fba:	2002      	movs	r0, #2
 8000fbc:	e7d4      	b.n	8000f68 <HAL_SPI_Transmit+0xfa>
	...

08000fc0 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000fc0:	6a03      	ldr	r3, [r0, #32]
 8000fc2:	f023 0301 	bic.w	r3, r3, #1
 8000fc6:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000fc8:	6a03      	ldr	r3, [r0, #32]
{
 8000fca:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000fcc:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000fce:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000fd0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000fd2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000fd6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000fd8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000fda:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000fde:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000fe0:	4d0e      	ldr	r5, [pc, #56]	; (800101c <TIM_OC1_SetConfig+0x5c>)
 8000fe2:	42a8      	cmp	r0, r5
 8000fe4:	d002      	beq.n	8000fec <TIM_OC1_SetConfig+0x2c>
 8000fe6:	4e0e      	ldr	r6, [pc, #56]	; (8001020 <TIM_OC1_SetConfig+0x60>)
 8000fe8:	42b0      	cmp	r0, r6
 8000fea:	d110      	bne.n	800100e <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000fec:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000fee:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000ff2:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000ff4:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8000ff6:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8000ffa:	d002      	beq.n	8001002 <TIM_OC1_SetConfig+0x42>
 8000ffc:	4d08      	ldr	r5, [pc, #32]	; (8001020 <TIM_OC1_SetConfig+0x60>)
 8000ffe:	42a8      	cmp	r0, r5
 8001000:	d105      	bne.n	800100e <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8001002:	694d      	ldr	r5, [r1, #20]
 8001004:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8001006:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 800100a:	4335      	orrs	r5, r6
 800100c:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800100e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8001010:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8001012:	684a      	ldr	r2, [r1, #4]
 8001014:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001016:	6203      	str	r3, [r0, #32]
 8001018:	bd70      	pop	{r4, r5, r6, pc}
 800101a:	bf00      	nop
 800101c:	40010000 	.word	0x40010000
 8001020:	40010400 	.word	0x40010400

08001024 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8001024:	6a03      	ldr	r3, [r0, #32]
 8001026:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800102a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800102c:	6a03      	ldr	r3, [r0, #32]
{
 800102e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8001030:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8001032:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8001034:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8001036:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 800103a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800103c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 800103e:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8001042:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8001046:	4d11      	ldr	r5, [pc, #68]	; (800108c <TIM_OC3_SetConfig+0x68>)
 8001048:	42a8      	cmp	r0, r5
 800104a:	d003      	beq.n	8001054 <TIM_OC3_SetConfig+0x30>
 800104c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8001050:	42a8      	cmp	r0, r5
 8001052:	d114      	bne.n	800107e <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8001054:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8001056:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800105a:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800105e:	4d0b      	ldr	r5, [pc, #44]	; (800108c <TIM_OC3_SetConfig+0x68>)
 8001060:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8001062:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001066:	d003      	beq.n	8001070 <TIM_OC3_SetConfig+0x4c>
 8001068:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800106c:	42a8      	cmp	r0, r5
 800106e:	d106      	bne.n	800107e <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8001070:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001072:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8001074:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8001078:	4335      	orrs	r5, r6
 800107a:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800107e:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8001080:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8001082:	684a      	ldr	r2, [r1, #4]
 8001084:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8001086:	6203      	str	r3, [r0, #32]
 8001088:	bd70      	pop	{r4, r5, r6, pc}
 800108a:	bf00      	nop
 800108c:	40010000 	.word	0x40010000

08001090 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8001090:	6a03      	ldr	r3, [r0, #32]
 8001092:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8001096:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8001098:	6a03      	ldr	r3, [r0, #32]
{
 800109a:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800109c:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800109e:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80010a0:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80010a2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80010a6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80010aa:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 80010ac:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80010b0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80010b4:	4d08      	ldr	r5, [pc, #32]	; (80010d8 <TIM_OC4_SetConfig+0x48>)
 80010b6:	42a8      	cmp	r0, r5
 80010b8:	d003      	beq.n	80010c2 <TIM_OC4_SetConfig+0x32>
 80010ba:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 80010be:	42a8      	cmp	r0, r5
 80010c0:	d104      	bne.n	80010cc <TIM_OC4_SetConfig+0x3c>

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80010c2:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 80010c4:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80010c8:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80010cc:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80010ce:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80010d0:	684a      	ldr	r2, [r1, #4]
 80010d2:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80010d4:	6203      	str	r3, [r0, #32]
 80010d6:	bd30      	pop	{r4, r5, pc}
 80010d8:	40010000 	.word	0x40010000

080010dc <HAL_TIM_PWM_MspInit>:
 80010dc:	4770      	bx	lr

080010de <HAL_TIM_Encoder_Start>:
{
 80010de:	6803      	ldr	r3, [r0, #0]
  switch (Channel)
 80010e0:	b189      	cbz	r1, 8001106 <HAL_TIM_Encoder_Start+0x28>
 80010e2:	2904      	cmp	r1, #4
 80010e4:	d007      	beq.n	80010f6 <HAL_TIM_Encoder_Start+0x18>
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80010e6:	6a1a      	ldr	r2, [r3, #32]
 80010e8:	f022 0201 	bic.w	r2, r2, #1
 80010ec:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80010ee:	6a1a      	ldr	r2, [r3, #32]
 80010f0:	f042 0201 	orr.w	r2, r2, #1
 80010f4:	621a      	str	r2, [r3, #32]
  TIMx->CCER &= ~tmp;
 80010f6:	6a1a      	ldr	r2, [r3, #32]
 80010f8:	f022 0210 	bic.w	r2, r2, #16
 80010fc:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80010fe:	6a1a      	ldr	r2, [r3, #32]
 8001100:	f042 0210 	orr.w	r2, r2, #16
 8001104:	e006      	b.n	8001114 <HAL_TIM_Encoder_Start+0x36>
  TIMx->CCER &= ~tmp;
 8001106:	6a1a      	ldr	r2, [r3, #32]
 8001108:	f022 0201 	bic.w	r2, r2, #1
 800110c:	621a      	str	r2, [r3, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800110e:	6a1a      	ldr	r2, [r3, #32]
 8001110:	f042 0201 	orr.w	r2, r2, #1
 8001114:	621a      	str	r2, [r3, #32]
  __HAL_TIM_ENABLE(htim);
 8001116:	681a      	ldr	r2, [r3, #0]
 8001118:	f042 0201 	orr.w	r2, r2, #1
 800111c:	601a      	str	r2, [r3, #0]
}
 800111e:	2000      	movs	r0, #0
 8001120:	4770      	bx	lr
	...

08001124 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001124:	4a30      	ldr	r2, [pc, #192]	; (80011e8 <TIM_Base_SetConfig+0xc4>)
  tmpcr1 = TIMx->CR1;
 8001126:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001128:	4290      	cmp	r0, r2
 800112a:	d012      	beq.n	8001152 <TIM_Base_SetConfig+0x2e>
 800112c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001130:	d00f      	beq.n	8001152 <TIM_Base_SetConfig+0x2e>
 8001132:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 8001136:	4290      	cmp	r0, r2
 8001138:	d00b      	beq.n	8001152 <TIM_Base_SetConfig+0x2e>
 800113a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800113e:	4290      	cmp	r0, r2
 8001140:	d007      	beq.n	8001152 <TIM_Base_SetConfig+0x2e>
 8001142:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001146:	4290      	cmp	r0, r2
 8001148:	d003      	beq.n	8001152 <TIM_Base_SetConfig+0x2e>
 800114a:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 800114e:	4290      	cmp	r0, r2
 8001150:	d119      	bne.n	8001186 <TIM_Base_SetConfig+0x62>
    tmpcr1 |= Structure->CounterMode;
 8001152:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001154:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8001158:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800115a:	4a23      	ldr	r2, [pc, #140]	; (80011e8 <TIM_Base_SetConfig+0xc4>)
 800115c:	4290      	cmp	r0, r2
 800115e:	d029      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 8001160:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8001164:	d026      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 8001166:	f5a2 427c 	sub.w	r2, r2, #64512	; 0xfc00
 800116a:	4290      	cmp	r0, r2
 800116c:	d022      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 800116e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001172:	4290      	cmp	r0, r2
 8001174:	d01e      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 8001176:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800117a:	4290      	cmp	r0, r2
 800117c:	d01a      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 800117e:	f502 4278 	add.w	r2, r2, #63488	; 0xf800
 8001182:	4290      	cmp	r0, r2
 8001184:	d016      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 8001186:	4a19      	ldr	r2, [pc, #100]	; (80011ec <TIM_Base_SetConfig+0xc8>)
 8001188:	4290      	cmp	r0, r2
 800118a:	d013      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 800118c:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001190:	4290      	cmp	r0, r2
 8001192:	d00f      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 8001194:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001198:	4290      	cmp	r0, r2
 800119a:	d00b      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 800119c:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 80011a0:	4290      	cmp	r0, r2
 80011a2:	d007      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 80011a4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011a8:	4290      	cmp	r0, r2
 80011aa:	d003      	beq.n	80011b4 <TIM_Base_SetConfig+0x90>
 80011ac:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80011b0:	4290      	cmp	r0, r2
 80011b2:	d103      	bne.n	80011bc <TIM_Base_SetConfig+0x98>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80011b4:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80011b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80011ba:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80011bc:	694a      	ldr	r2, [r1, #20]
 80011be:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80011c2:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80011c4:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80011c6:	688b      	ldr	r3, [r1, #8]
 80011c8:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80011ca:	680b      	ldr	r3, [r1, #0]
 80011cc:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80011ce:	4b06      	ldr	r3, [pc, #24]	; (80011e8 <TIM_Base_SetConfig+0xc4>)
 80011d0:	4298      	cmp	r0, r3
 80011d2:	d003      	beq.n	80011dc <TIM_Base_SetConfig+0xb8>
 80011d4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80011d8:	4298      	cmp	r0, r3
 80011da:	d101      	bne.n	80011e0 <TIM_Base_SetConfig+0xbc>
    TIMx->RCR = Structure->RepetitionCounter;
 80011dc:	690b      	ldr	r3, [r1, #16]
 80011de:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 80011e0:	2301      	movs	r3, #1
 80011e2:	6143      	str	r3, [r0, #20]
 80011e4:	4770      	bx	lr
 80011e6:	bf00      	nop
 80011e8:	40010000 	.word	0x40010000
 80011ec:	40014000 	.word	0x40014000

080011f0 <HAL_TIM_Base_Init>:
{
 80011f0:	b510      	push	{r4, lr}
  if (htim == NULL)
 80011f2:	4604      	mov	r4, r0
 80011f4:	b1a0      	cbz	r0, 8001220 <HAL_TIM_Base_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 80011f6:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 80011fa:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80011fe:	b91b      	cbnz	r3, 8001208 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001200:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8001204:	f000 fd86 	bl	8001d14 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8001208:	2302      	movs	r3, #2
 800120a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800120e:	6820      	ldr	r0, [r4, #0]
 8001210:	1d21      	adds	r1, r4, #4
 8001212:	f7ff ff87 	bl	8001124 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 8001216:	2301      	movs	r3, #1
 8001218:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 800121c:	2000      	movs	r0, #0
 800121e:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001220:	2001      	movs	r0, #1
}
 8001222:	bd10      	pop	{r4, pc}

08001224 <HAL_TIM_PWM_Init>:
{
 8001224:	b510      	push	{r4, lr}
  if (htim == NULL)
 8001226:	4604      	mov	r4, r0
 8001228:	b1a0      	cbz	r0, 8001254 <HAL_TIM_PWM_Init+0x30>
  if (htim->State == HAL_TIM_STATE_RESET)
 800122a:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 800122e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001232:	b91b      	cbnz	r3, 800123c <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8001234:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8001238:	f7ff ff50 	bl	80010dc <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 800123c:	2302      	movs	r3, #2
 800123e:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001242:	6820      	ldr	r0, [r4, #0]
 8001244:	1d21      	adds	r1, r4, #4
 8001246:	f7ff ff6d 	bl	8001124 <TIM_Base_SetConfig>
  htim->State = HAL_TIM_STATE_READY;
 800124a:	2301      	movs	r3, #1
 800124c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8001250:	2000      	movs	r0, #0
 8001252:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8001254:	2001      	movs	r0, #1
}
 8001256:	bd10      	pop	{r4, pc}

08001258 <HAL_TIM_Encoder_Init>:
{
 8001258:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800125a:	460c      	mov	r4, r1
  if (htim == NULL)
 800125c:	4605      	mov	r5, r0
 800125e:	2800      	cmp	r0, #0
 8001260:	d043      	beq.n	80012ea <HAL_TIM_Encoder_Init+0x92>
  if (htim->State == HAL_TIM_STATE_RESET)
 8001262:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8001266:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800126a:	b91b      	cbnz	r3, 8001274 <HAL_TIM_Encoder_Init+0x1c>
    htim->Lock = HAL_UNLOCKED;
 800126c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Encoder_MspInit(htim);
 8001270:	f000 fcf4 	bl	8001c5c <HAL_TIM_Encoder_MspInit>
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001274:	4629      	mov	r1, r5
  htim->State = HAL_TIM_STATE_BUSY;
 8001276:	2302      	movs	r3, #2
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001278:	f851 0b04 	ldr.w	r0, [r1], #4
  htim->State = HAL_TIM_STATE_BUSY;
 800127c:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8001280:	6883      	ldr	r3, [r0, #8]
 8001282:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8001286:	f023 0307 	bic.w	r3, r3, #7
 800128a:	6083      	str	r3, [r0, #8]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800128c:	f7ff ff4a 	bl	8001124 <TIM_Base_SetConfig>
  tmpsmcr = htim->Instance->SMCR;
 8001290:	6828      	ldr	r0, [r5, #0]
  tmpsmcr |= sConfig->EncoderMode;
 8001292:	6823      	ldr	r3, [r4, #0]
  tmpsmcr = htim->Instance->SMCR;
 8001294:	6886      	ldr	r6, [r0, #8]
  tmpccmr1 = htim->Instance->CCMR1;
 8001296:	6982      	ldr	r2, [r0, #24]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8001298:	68a1      	ldr	r1, [r4, #8]
  tmpccer = htim->Instance->CCER;
 800129a:	6a07      	ldr	r7, [r0, #32]
  tmpsmcr |= sConfig->EncoderMode;
 800129c:	431e      	orrs	r6, r3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 800129e:	69a3      	ldr	r3, [r4, #24]
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80012a0:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 80012a4:	f022 0203 	bic.w	r2, r2, #3
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80012a8:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 80012ac:	4313      	orrs	r3, r2
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80012ae:	f423 427c 	bic.w	r2, r3, #64512	; 0xfc00
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80012b2:	6923      	ldr	r3, [r4, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80012b4:	69e1      	ldr	r1, [r4, #28]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80012b6:	011b      	lsls	r3, r3, #4
 80012b8:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 80012bc:	68e1      	ldr	r1, [r4, #12]
 80012be:	430b      	orrs	r3, r1
 80012c0:	6a21      	ldr	r1, [r4, #32]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80012c2:	f022 02fc 	bic.w	r2, r2, #252	; 0xfc
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80012c6:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
 80012ca:	4313      	orrs	r3, r2
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80012cc:	6961      	ldr	r1, [r4, #20]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 80012ce:	f027 02aa 	bic.w	r2, r7, #170	; 0xaa
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80012d2:	6867      	ldr	r7, [r4, #4]
  htim->Instance->SMCR = tmpsmcr;
 80012d4:	6086      	str	r6, [r0, #8]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80012d6:	ea47 1701 	orr.w	r7, r7, r1, lsl #4
  htim->Instance->CCMR1 = tmpccmr1;
 80012da:	6183      	str	r3, [r0, #24]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80012dc:	4317      	orrs	r7, r2
  htim->State = HAL_TIM_STATE_READY;
 80012de:	2301      	movs	r3, #1
  htim->Instance->CCER = tmpccer;
 80012e0:	6207      	str	r7, [r0, #32]
  htim->State = HAL_TIM_STATE_READY;
 80012e2:	f885 303d 	strb.w	r3, [r5, #61]	; 0x3d
  return HAL_OK;
 80012e6:	2000      	movs	r0, #0
 80012e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_ERROR;
 80012ea:	2001      	movs	r0, #1
}
 80012ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080012f0 <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80012f0:	6a03      	ldr	r3, [r0, #32]
 80012f2:	f023 0310 	bic.w	r3, r3, #16
 80012f6:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80012f8:	6a03      	ldr	r3, [r0, #32]
{
 80012fa:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 80012fc:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80012fe:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001300:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8001302:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8001306:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800130a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800130c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8001310:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8001314:	4d10      	ldr	r5, [pc, #64]	; (8001358 <TIM_OC2_SetConfig+0x68>)
 8001316:	42a8      	cmp	r0, r5
 8001318:	d003      	beq.n	8001322 <TIM_OC2_SetConfig+0x32>
 800131a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800131e:	42a8      	cmp	r0, r5
 8001320:	d114      	bne.n	800134c <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001322:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8001324:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8001328:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800132c:	4d0a      	ldr	r5, [pc, #40]	; (8001358 <TIM_OC2_SetConfig+0x68>)
 800132e:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8001330:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8001334:	d003      	beq.n	800133e <TIM_OC2_SetConfig+0x4e>
 8001336:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800133a:	42a8      	cmp	r0, r5
 800133c:	d106      	bne.n	800134c <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800133e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001340:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8001342:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8001346:	4335      	orrs	r5, r6
 8001348:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 800134c:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 800134e:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8001350:	684a      	ldr	r2, [r1, #4]
 8001352:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8001354:	6203      	str	r3, [r0, #32]
 8001356:	bd70      	pop	{r4, r5, r6, pc}
 8001358:	40010000 	.word	0x40010000

0800135c <HAL_TIM_PWM_ConfigChannel>:
{
 800135c:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 800135e:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001362:	2b01      	cmp	r3, #1
{
 8001364:	4604      	mov	r4, r0
 8001366:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(htim);
 800136a:	d025      	beq.n	80013b8 <HAL_TIM_PWM_ConfigChannel+0x5c>
 800136c:	2301      	movs	r3, #1
 800136e:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  htim->State = HAL_TIM_STATE_BUSY;
 8001372:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  switch (Channel)
 8001376:	2a0c      	cmp	r2, #12
 8001378:	d818      	bhi.n	80013ac <HAL_TIM_PWM_ConfigChannel+0x50>
 800137a:	e8df f002 	tbb	[pc, r2]
 800137e:	1707      	.short	0x1707
 8001380:	171e1717 	.word	0x171e1717
 8001384:	172f1717 	.word	0x172f1717
 8001388:	1717      	.short	0x1717
 800138a:	40          	.byte	0x40
 800138b:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800138c:	6820      	ldr	r0, [r4, #0]
 800138e:	f7ff fe17 	bl	8000fc0 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001392:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8001394:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8001396:	699a      	ldr	r2, [r3, #24]
 8001398:	f042 0208 	orr.w	r2, r2, #8
 800139c:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800139e:	699a      	ldr	r2, [r3, #24]
 80013a0:	f022 0204 	bic.w	r2, r2, #4
 80013a4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80013a6:	699a      	ldr	r2, [r3, #24]
 80013a8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80013aa:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 80013ac:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 80013ae:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 80013b0:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80013b4:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 80013b8:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80013ba:	6820      	ldr	r0, [r4, #0]
 80013bc:	f7ff ff98 	bl	80012f0 <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80013c0:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80013c2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80013c4:	699a      	ldr	r2, [r3, #24]
 80013c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80013ca:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80013cc:	699a      	ldr	r2, [r3, #24]
 80013ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80013d2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80013d4:	699a      	ldr	r2, [r3, #24]
 80013d6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80013da:	e7e6      	b.n	80013aa <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80013dc:	6820      	ldr	r0, [r4, #0]
 80013de:	f7ff fe21 	bl	8001024 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80013e2:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80013e4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80013e6:	69da      	ldr	r2, [r3, #28]
 80013e8:	f042 0208 	orr.w	r2, r2, #8
 80013ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80013ee:	69da      	ldr	r2, [r3, #28]
 80013f0:	f022 0204 	bic.w	r2, r2, #4
 80013f4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80013f6:	69da      	ldr	r2, [r3, #28]
 80013f8:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80013fa:	61da      	str	r2, [r3, #28]
      break;
 80013fc:	e7d6      	b.n	80013ac <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80013fe:	6820      	ldr	r0, [r4, #0]
 8001400:	f7ff fe46 	bl	8001090 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001404:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001406:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8001408:	69da      	ldr	r2, [r3, #28]
 800140a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800140e:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8001410:	69da      	ldr	r2, [r3, #28]
 8001412:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8001416:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8001418:	69da      	ldr	r2, [r3, #28]
 800141a:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800141e:	e7ec      	b.n	80013fa <HAL_TIM_PWM_ConfigChannel+0x9e>

08001420 <TIM_CCxChannelCmd>:
  TIMx->CCER &= ~tmp;
 8001420:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001422:	f001 011f 	and.w	r1, r1, #31
{
 8001426:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8001428:	2401      	movs	r4, #1
 800142a:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 800142c:	ea23 0304 	bic.w	r3, r3, r4
 8001430:	6203      	str	r3, [r0, #32]
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8001432:	6a03      	ldr	r3, [r0, #32]
 8001434:	408a      	lsls	r2, r1
 8001436:	431a      	orrs	r2, r3
 8001438:	6202      	str	r2, [r0, #32]
 800143a:	bd10      	pop	{r4, pc}

0800143c <HAL_TIM_PWM_Start>:
{
 800143c:	b510      	push	{r4, lr}
 800143e:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8001440:	2201      	movs	r2, #1
 8001442:	6800      	ldr	r0, [r0, #0]
 8001444:	f7ff ffec 	bl	8001420 <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8001448:	6823      	ldr	r3, [r4, #0]
 800144a:	4a0b      	ldr	r2, [pc, #44]	; (8001478 <HAL_TIM_PWM_Start+0x3c>)
 800144c:	4293      	cmp	r3, r2
 800144e:	d00e      	beq.n	800146e <HAL_TIM_PWM_Start+0x32>
 8001450:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8001454:	4293      	cmp	r3, r2
 8001456:	d00a      	beq.n	800146e <HAL_TIM_PWM_Start+0x32>
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001458:	689a      	ldr	r2, [r3, #8]
 800145a:	f002 0207 	and.w	r2, r2, #7
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800145e:	2a06      	cmp	r2, #6
 8001460:	d003      	beq.n	800146a <HAL_TIM_PWM_Start+0x2e>
    __HAL_TIM_ENABLE(htim);
 8001462:	681a      	ldr	r2, [r3, #0]
 8001464:	f042 0201 	orr.w	r2, r2, #1
 8001468:	601a      	str	r2, [r3, #0]
}
 800146a:	2000      	movs	r0, #0
 800146c:	bd10      	pop	{r4, pc}
    __HAL_TIM_MOE_ENABLE(htim);
 800146e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001470:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001474:	645a      	str	r2, [r3, #68]	; 0x44
 8001476:	e7ef      	b.n	8001458 <HAL_TIM_PWM_Start+0x1c>
 8001478:	40010000 	.word	0x40010000

0800147c <HAL_TIMEx_MasterConfigSynchronization>:
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800147c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8001480:	2b01      	cmp	r3, #1
{
 8001482:	b530      	push	{r4, r5, lr}
 8001484:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 8001488:	d014      	beq.n	80014b4 <HAL_TIMEx_MasterConfigSynchronization+0x38>

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800148a:	6804      	ldr	r4, [r0, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 800148c:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  tmpcr2 = htim->Instance->CR2;
 8001490:	6862      	ldr	r2, [r4, #4]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8001492:	68a3      	ldr	r3, [r4, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8001494:	680d      	ldr	r5, [r1, #0]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8001496:	6849      	ldr	r1, [r1, #4]
  tmpcr2 &= ~TIM_CR2_MMS;
 8001498:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr &= ~TIM_SMCR_MSM;
 800149c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80014a0:	430b      	orrs	r3, r1
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80014a2:	432a      	orrs	r2, r5

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80014a4:	6062      	str	r2, [r4, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80014a6:	60a3      	str	r3, [r4, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80014a8:	2301      	movs	r3, #1
 80014aa:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80014ae:	2300      	movs	r3, #0
 80014b0:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80014b4:	4618      	mov	r0, r3

  return HAL_OK;
}
 80014b6:	bd30      	pop	{r4, r5, pc}

080014b8 <ssd1306_draw_point>:

void ssd1306_draw_point(uint8_t chXpos, uint8_t chYpos, uint8_t chPoint)
{
	uint8_t chPos, chBx, chTemp = 0;

	if (chXpos > 127 || chYpos > 63)
 80014b8:	0603      	lsls	r3, r0, #24
{
 80014ba:	b510      	push	{r4, lr}
	if (chXpos > 127 || chYpos > 63)
 80014bc:	d412      	bmi.n	80014e4 <ssd1306_draw_point+0x2c>
 80014be:	293f      	cmp	r1, #63	; 0x3f
 80014c0:	d810      	bhi.n	80014e4 <ssd1306_draw_point+0x2c>
	{
		return;
	}
	chPos = 7 - chYpos / 8; // 
 80014c2:	08cb      	lsrs	r3, r1, #3
	chBx = chYpos % 8;
	chTemp = 1 << (7 - chBx);
 80014c4:	f001 0107 	and.w	r1, r1, #7
 80014c8:	f1c1 0107 	rsb	r1, r1, #7
 80014cc:	2401      	movs	r4, #1
 80014ce:	408c      	lsls	r4, r1
 80014d0:	4906      	ldr	r1, [pc, #24]	; (80014ec <ssd1306_draw_point+0x34>)
	chPos = 7 - chYpos / 8; // 
 80014d2:	f1c3 0307 	rsb	r3, r3, #7
 80014d6:	00c0      	lsls	r0, r0, #3
 80014d8:	b2db      	uxtb	r3, r3

	if (chPoint)
	{
		s_chDispalyBuffer[chXpos][chPos] |= chTemp;
 80014da:	4408      	add	r0, r1
 80014dc:	5cc1      	ldrb	r1, [r0, r3]
	if (chPoint)
 80014de:	b112      	cbz	r2, 80014e6 <ssd1306_draw_point+0x2e>
		s_chDispalyBuffer[chXpos][chPos] |= chTemp;
 80014e0:	4321      	orrs	r1, r4

	} else
	{
		s_chDispalyBuffer[chXpos][chPos] &= ~chTemp;
 80014e2:	54c1      	strb	r1, [r0, r3]
 80014e4:	bd10      	pop	{r4, pc}
 80014e6:	ea21 0104 	bic.w	r1, r1, r4
 80014ea:	e7fa      	b.n	80014e2 <ssd1306_draw_point+0x2a>
 80014ec:	2000008c 	.word	0x2000008c

080014f0 <ssd1306_draw_bitmap>:
	}
}

void ssd1306_draw_bitmap(uint8_t chXpos, uint8_t chYpos, const uint8_t *pchBmp,
		uint8_t chWidth, uint8_t chHeight)
{
 80014f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80014f4:	4693      	mov	fp, r2
 80014f6:	b085      	sub	sp, #20
	uint16_t i, j, byteWidth = (chWidth + 7) / 8;
 80014f8:	1dda      	adds	r2, r3, #7
 80014fa:	10d2      	asrs	r2, r2, #3
 80014fc:	9201      	str	r2, [sp, #4]

	for (j = 0; j < chHeight; j++)
 80014fe:	2500      	movs	r5, #0
 8001500:	f89d 2038 	ldrb.w	r2, [sp, #56]	; 0x38
 8001504:	9202      	str	r2, [sp, #8]
	{
		for (i = 0; i < chWidth; i++)
 8001506:	b29e      	uxth	r6, r3
{
 8001508:	4681      	mov	r9, r0
 800150a:	468a      	mov	sl, r1
	for (j = 0; j < chHeight; j++)
 800150c:	462c      	mov	r4, r5
		{
			if (*(pchBmp + j * byteWidth + i / 8) & (128 >> (i & 7)))
 800150e:	2380      	movs	r3, #128	; 0x80
	for (j = 0; j < chHeight; j++)
 8001510:	9902      	ldr	r1, [sp, #8]
 8001512:	b2a2      	uxth	r2, r4
 8001514:	4291      	cmp	r1, r2
 8001516:	d81c      	bhi.n	8001552 <ssd1306_draw_bitmap+0x62>
			{
				ssd1306_draw_point(chXpos + i, chYpos + j, 1);
			}
		}
	}
}
 8001518:	b005      	add	sp, #20
 800151a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
			if (*(pchBmp + j * byteWidth + i / 8) & (128 >> (i & 7)))
 800151e:	eb0b 01d2 	add.w	r1, fp, r2, lsr #3
 8001522:	f002 0207 	and.w	r2, r2, #7
 8001526:	5d49      	ldrb	r1, [r1, r5]
 8001528:	fa43 f202 	asr.w	r2, r3, r2
 800152c:	4211      	tst	r1, r2
 800152e:	d008      	beq.n	8001542 <ssd1306_draw_bitmap+0x52>
				ssd1306_draw_point(chXpos + i, chYpos + j, 1);
 8001530:	eb09 0007 	add.w	r0, r9, r7
 8001534:	2201      	movs	r2, #1
 8001536:	4641      	mov	r1, r8
 8001538:	b2c0      	uxtb	r0, r0
 800153a:	9303      	str	r3, [sp, #12]
 800153c:	f7ff ffbc 	bl	80014b8 <ssd1306_draw_point>
 8001540:	9b03      	ldr	r3, [sp, #12]
 8001542:	3701      	adds	r7, #1
 8001544:	b2ba      	uxth	r2, r7
		for (i = 0; i < chWidth; i++)
 8001546:	42b2      	cmp	r2, r6
 8001548:	d3e9      	bcc.n	800151e <ssd1306_draw_bitmap+0x2e>
 800154a:	9a01      	ldr	r2, [sp, #4]
 800154c:	3401      	adds	r4, #1
 800154e:	4415      	add	r5, r2
 8001550:	e7de      	b.n	8001510 <ssd1306_draw_bitmap+0x20>
				ssd1306_draw_point(chXpos + i, chYpos + j, 1);
 8001552:	eb0a 0804 	add.w	r8, sl, r4
 8001556:	2700      	movs	r7, #0
 8001558:	fa5f f888 	uxtb.w	r8, r8
 800155c:	e7f2      	b.n	8001544 <ssd1306_draw_bitmap+0x54>
	...

08001560 <SSD1306_CS_SET>:
}

///moje
void SSD1306_CS_SET()
{
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_SET);
 8001560:	2201      	movs	r2, #1
 8001562:	2104      	movs	r1, #4
 8001564:	4801      	ldr	r0, [pc, #4]	; (800156c <SSD1306_CS_SET+0xc>)
 8001566:	f7ff b975 	b.w	8000854 <HAL_GPIO_WritePin>
 800156a:	bf00      	nop
 800156c:	40021800 	.word	0x40021800

08001570 <SSD1306_CS_CLR>:
}
void SSD1306_CS_CLR()
{
	HAL_GPIO_WritePin(SSD1306_CS_GPIO, SSD1306_CS_PIN, GPIO_PIN_RESET);
 8001570:	2200      	movs	r2, #0
 8001572:	2104      	movs	r1, #4
 8001574:	4801      	ldr	r0, [pc, #4]	; (800157c <SSD1306_CS_CLR+0xc>)
 8001576:	f7ff b96d 	b.w	8000854 <HAL_GPIO_WritePin>
 800157a:	bf00      	nop
 800157c:	40021800 	.word	0x40021800

08001580 <SSD1306_RES_SET>:
}

void SSD1306_RES_SET()
{
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_SET);
 8001580:	2201      	movs	r2, #1
 8001582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001586:	4801      	ldr	r0, [pc, #4]	; (800158c <SSD1306_RES_SET+0xc>)
 8001588:	f7ff b964 	b.w	8000854 <HAL_GPIO_WritePin>
 800158c:	40020800 	.word	0x40020800

08001590 <SSD1306_DC_SET>:
	HAL_GPIO_WritePin(SSD1306_RES_GPIO, SSD1306_RES_PIN, GPIO_PIN_RESET);
}

void SSD1306_DC_SET()
{
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_SET);
 8001590:	2201      	movs	r2, #1
 8001592:	2108      	movs	r1, #8
 8001594:	4801      	ldr	r0, [pc, #4]	; (800159c <SSD1306_DC_SET+0xc>)
 8001596:	f7ff b95d 	b.w	8000854 <HAL_GPIO_WritePin>
 800159a:	bf00      	nop
 800159c:	40021800 	.word	0x40021800

080015a0 <SSD1306_DC_CLR>:
}
void SSD1306_DC_CLR()
{
	HAL_GPIO_WritePin(SSD1306_DC_GPIO, SSD1306_DC_PIN, GPIO_PIN_RESET);
 80015a0:	2200      	movs	r2, #0
 80015a2:	2108      	movs	r1, #8
 80015a4:	4801      	ldr	r0, [pc, #4]	; (80015ac <SSD1306_DC_CLR+0xc>)
 80015a6:	f7ff b955 	b.w	8000854 <HAL_GPIO_WritePin>
 80015aa:	bf00      	nop
 80015ac:	40021800 	.word	0x40021800

080015b0 <SSD1306_WRITE_BYTE>:
{
	HAL_GPIO_WritePin(SSD1306_DIN_GPIO, SSD1306_DIN_PIN, GPIO_PIN_RESET);
}

void SSD1306_WRITE_BYTE(uint8_t DATA)
{
 80015b0:	b507      	push	{r0, r1, r2, lr}
 80015b2:	a902      	add	r1, sp, #8
	HAL_SPI_Transmit(&hspi3, &DATA, 1, 1000);
 80015b4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
{
 80015b8:	f801 0d01 	strb.w	r0, [r1, #-1]!
	HAL_SPI_Transmit(&hspi3, &DATA, 1, 1000);
 80015bc:	2201      	movs	r2, #1
 80015be:	4803      	ldr	r0, [pc, #12]	; (80015cc <SSD1306_WRITE_BYTE+0x1c>)
 80015c0:	f7ff fc55 	bl	8000e6e <HAL_SPI_Transmit>

}
 80015c4:	b003      	add	sp, #12
 80015c6:	f85d fb04 	ldr.w	pc, [sp], #4
 80015ca:	bf00      	nop
 80015cc:	2000049c 	.word	0x2000049c

080015d0 <ssd1306_write_byte>:
{
 80015d0:	b538      	push	{r3, r4, r5, lr}
 80015d2:	460d      	mov	r5, r1
 80015d4:	4604      	mov	r4, r0
	SSD1306_CS_CLR();
 80015d6:	f7ff ffcb 	bl	8001570 <SSD1306_CS_CLR>
	if (chCmd)
 80015da:	b155      	cbz	r5, 80015f2 <ssd1306_write_byte+0x22>
		SSD1306_DC_SET();
 80015dc:	f7ff ffd8 	bl	8001590 <SSD1306_DC_SET>
	SSD1306_WRITE_BYTE(chData);
 80015e0:	4620      	mov	r0, r4
 80015e2:	f7ff ffe5 	bl	80015b0 <SSD1306_WRITE_BYTE>
	SSD1306_DC_SET();
 80015e6:	f7ff ffd3 	bl	8001590 <SSD1306_DC_SET>
}
 80015ea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
	SSD1306_CS_SET();
 80015ee:	f7ff bfb7 	b.w	8001560 <SSD1306_CS_SET>
		SSD1306_DC_CLR();
 80015f2:	f7ff ffd5 	bl	80015a0 <SSD1306_DC_CLR>
 80015f6:	e7f3      	b.n	80015e0 <ssd1306_write_byte+0x10>

080015f8 <ssd1306_refresh_gram>:
{
 80015f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
			ssd1306_write_byte(s_chDispalyBuffer[j][i], SSD1306_DAT);
 80015fa:	4e0f      	ldr	r6, [pc, #60]	; (8001638 <ssd1306_refresh_gram+0x40>)
{
 80015fc:	2400      	movs	r4, #0
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 80015fe:	f1a4 0050 	sub.w	r0, r4, #80	; 0x50
 8001602:	2100      	movs	r1, #0
 8001604:	b2c0      	uxtb	r0, r0
 8001606:	f7ff ffe3 	bl	80015d0 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 800160a:	2100      	movs	r1, #0
 800160c:	2002      	movs	r0, #2
 800160e:	f7ff ffdf 	bl	80015d0 <ssd1306_write_byte>
 8001612:	2100      	movs	r1, #0
 8001614:	2010      	movs	r0, #16
 8001616:	f7ff ffdb 	bl	80015d0 <ssd1306_write_byte>
 800161a:	2500      	movs	r5, #0
			ssd1306_write_byte(s_chDispalyBuffer[j][i], SSD1306_DAT);
 800161c:	1937      	adds	r7, r6, r4
 800161e:	f817 0035 	ldrb.w	r0, [r7, r5, lsl #3]
 8001622:	2101      	movs	r1, #1
 8001624:	3501      	adds	r5, #1
 8001626:	f7ff ffd3 	bl	80015d0 <ssd1306_write_byte>
		for (j = 0; j < 128; j++)
 800162a:	2d80      	cmp	r5, #128	; 0x80
 800162c:	d1f7      	bne.n	800161e <ssd1306_refresh_gram+0x26>
 800162e:	3401      	adds	r4, #1
	for (i = 0; i < 8; i++)
 8001630:	2c08      	cmp	r4, #8
 8001632:	d1e4      	bne.n	80015fe <ssd1306_refresh_gram+0x6>
}
 8001634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001636:	bf00      	nop
 8001638:	2000008c 	.word	0x2000008c

0800163c <ssd1306_clear_screen>:
{
 800163c:	b570      	push	{r4, r5, r6, lr}
			s_chDispalyBuffer[j][i] = chFill;
 800163e:	4e0f      	ldr	r6, [pc, #60]	; (800167c <ssd1306_clear_screen+0x40>)
{
 8001640:	4605      	mov	r5, r0
 8001642:	2400      	movs	r4, #0
		ssd1306_write_byte(0xB0 + i, SSD1306_CMD);
 8001644:	f1a4 0050 	sub.w	r0, r4, #80	; 0x50
 8001648:	2100      	movs	r1, #0
 800164a:	b2c0      	uxtb	r0, r0
 800164c:	f7ff ffc0 	bl	80015d0 <ssd1306_write_byte>
		__SET_COL_START_ADDR()
 8001650:	2100      	movs	r1, #0
 8001652:	2002      	movs	r0, #2
 8001654:	f7ff ffbc 	bl	80015d0 <ssd1306_write_byte>
 8001658:	2100      	movs	r1, #0
 800165a:	2010      	movs	r0, #16
 800165c:	f7ff ffb8 	bl	80015d0 <ssd1306_write_byte>
 8001660:	2300      	movs	r3, #0
			s_chDispalyBuffer[j][i] = chFill;
 8001662:	1932      	adds	r2, r6, r4
 8001664:	f802 5033 	strb.w	r5, [r2, r3, lsl #3]
 8001668:	3301      	adds	r3, #1
		for (j = 0; j < 128; j++)
 800166a:	2b80      	cmp	r3, #128	; 0x80
 800166c:	d1fa      	bne.n	8001664 <ssd1306_clear_screen+0x28>
 800166e:	3401      	adds	r4, #1
	for (i = 0; i < 8; i++)
 8001670:	2c08      	cmp	r4, #8
 8001672:	d1e7      	bne.n	8001644 <ssd1306_clear_screen+0x8>
}
 8001674:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
	ssd1306_refresh_gram();
 8001678:	f7ff bfbe 	b.w	80015f8 <ssd1306_refresh_gram>
 800167c:	2000008c 	.word	0x2000008c

08001680 <ssd1306_init>:
{
 8001680:	b508      	push	{r3, lr}
	SSD1306_CS_SET();   //CS set
 8001682:	f7ff ff6d 	bl	8001560 <SSD1306_CS_SET>
	SSD1306_DC_CLR();   //D/C reset
 8001686:	f7ff ff8b 	bl	80015a0 <SSD1306_DC_CLR>
	SSD1306_RES_SET();  //RES set
 800168a:	f7ff ff79 	bl	8001580 <SSD1306_RES_SET>
	ssd1306_write_byte(0xAE, SSD1306_CMD);  //--turn off oled panel
 800168e:	2100      	movs	r1, #0
 8001690:	20ae      	movs	r0, #174	; 0xae
 8001692:	f7ff ff9d 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //---set low column address
 8001696:	2100      	movs	r1, #0
 8001698:	4608      	mov	r0, r1
 800169a:	f7ff ff99 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x10, SSD1306_CMD);  //---set high column address
 800169e:	2100      	movs	r1, #0
 80016a0:	2010      	movs	r0, #16
 80016a2:	f7ff ff95 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD); //--set start line address  Set Mapping RAM Display Start Line (0x00~0x3F)
 80016a6:	2100      	movs	r1, #0
 80016a8:	2040      	movs	r0, #64	; 0x40
 80016aa:	f7ff ff91 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x81, SSD1306_CMD);  //--set contrast control register
 80016ae:	2100      	movs	r1, #0
 80016b0:	2081      	movs	r0, #129	; 0x81
 80016b2:	f7ff ff8d 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xCF, SSD1306_CMD);  // Set SEG Output Current Brightness
 80016b6:	2100      	movs	r1, #0
 80016b8:	20cf      	movs	r0, #207	; 0xcf
 80016ba:	f7ff ff89 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xA1, SSD1306_CMD);  //--Set SEG/Column Mapping
 80016be:	2100      	movs	r1, #0
 80016c0:	20a1      	movs	r0, #161	; 0xa1
 80016c2:	f7ff ff85 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xC0, SSD1306_CMD);  //Set COM/Row Scan Direction
 80016c6:	2100      	movs	r1, #0
 80016c8:	20c0      	movs	r0, #192	; 0xc0
 80016ca:	f7ff ff81 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD);  //--set normal display
 80016ce:	2100      	movs	r1, #0
 80016d0:	20a6      	movs	r0, #166	; 0xa6
 80016d2:	f7ff ff7d 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xA8, SSD1306_CMD);  //--set multiplex ratio(1 to 64)
 80016d6:	2100      	movs	r1, #0
 80016d8:	20a8      	movs	r0, #168	; 0xa8
 80016da:	f7ff ff79 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x3f, SSD1306_CMD);  //--1/64 duty
 80016de:	2100      	movs	r1, #0
 80016e0:	203f      	movs	r0, #63	; 0x3f
 80016e2:	f7ff ff75 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xD3, SSD1306_CMD); //-set display offset	Shift Mapping RAM Counter (0x00~0x3F)
 80016e6:	2100      	movs	r1, #0
 80016e8:	20d3      	movs	r0, #211	; 0xd3
 80016ea:	f7ff ff71 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x00, SSD1306_CMD);  //-not offset
 80016ee:	2100      	movs	r1, #0
 80016f0:	4608      	mov	r0, r1
 80016f2:	f7ff ff6d 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xd5, SSD1306_CMD); //--set display clock divide ratio/oscillator frequency
 80016f6:	2100      	movs	r1, #0
 80016f8:	20d5      	movs	r0, #213	; 0xd5
 80016fa:	f7ff ff69 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x80, SSD1306_CMD); //--set divide ratio, Set Clock as 100 Frames/Sec
 80016fe:	2100      	movs	r1, #0
 8001700:	2080      	movs	r0, #128	; 0x80
 8001702:	f7ff ff65 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xD9, SSD1306_CMD);  //--set pre-charge period
 8001706:	2100      	movs	r1, #0
 8001708:	20d9      	movs	r0, #217	; 0xd9
 800170a:	f7ff ff61 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xF1, SSD1306_CMD); //Set Pre-Charge as 15 Clocks & Discharge as 1 Clock
 800170e:	2100      	movs	r1, #0
 8001710:	20f1      	movs	r0, #241	; 0xf1
 8001712:	f7ff ff5d 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xDA, SSD1306_CMD); //--set com pins hardware configuration
 8001716:	2100      	movs	r1, #0
 8001718:	20da      	movs	r0, #218	; 0xda
 800171a:	f7ff ff59 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x12, SSD1306_CMD);
 800171e:	2100      	movs	r1, #0
 8001720:	2012      	movs	r0, #18
 8001722:	f7ff ff55 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xDB, SSD1306_CMD);  //--set vcomh
 8001726:	2100      	movs	r1, #0
 8001728:	20db      	movs	r0, #219	; 0xdb
 800172a:	f7ff ff51 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x40, SSD1306_CMD);  //Set VCOM Deselect Level
 800172e:	2100      	movs	r1, #0
 8001730:	2040      	movs	r0, #64	; 0x40
 8001732:	f7ff ff4d 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x20, SSD1306_CMD); //-Set Page Addressing Mode (0x00/0x01/0x02)
 8001736:	2100      	movs	r1, #0
 8001738:	2020      	movs	r0, #32
 800173a:	f7ff ff49 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x02, SSD1306_CMD);  //
 800173e:	2100      	movs	r1, #0
 8001740:	2002      	movs	r0, #2
 8001742:	f7ff ff45 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x8D, SSD1306_CMD);  //--set Charge Pump enable/disable
 8001746:	2100      	movs	r1, #0
 8001748:	208d      	movs	r0, #141	; 0x8d
 800174a:	f7ff ff41 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0x14, SSD1306_CMD);  //--set(0x10) disable
 800174e:	2100      	movs	r1, #0
 8001750:	2014      	movs	r0, #20
 8001752:	f7ff ff3d 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xA4, SSD1306_CMD); // Disable Entire Display On (0xa4/0xa5)
 8001756:	2100      	movs	r1, #0
 8001758:	20a4      	movs	r0, #164	; 0xa4
 800175a:	f7ff ff39 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xA6, SSD1306_CMD); // Disable Inverse Display On (0xa6/a7)
 800175e:	2100      	movs	r1, #0
 8001760:	20a6      	movs	r0, #166	; 0xa6
 8001762:	f7ff ff35 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_write_byte(0xAF, SSD1306_CMD);  //--turn on oled panel
 8001766:	20af      	movs	r0, #175	; 0xaf
 8001768:	2100      	movs	r1, #0
 800176a:	f7ff ff31 	bl	80015d0 <ssd1306_write_byte>
	ssd1306_clear_screen(0x00);
 800176e:	2000      	movs	r0, #0
}
 8001770:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	ssd1306_clear_screen(0x00);
 8001774:	f7ff bf62 	b.w	800163c <ssd1306_clear_screen>

08001778 <ssd1306_hello_word>:
/*-------------------------------END OF FILE LIBRARY-------------------------------*/

/*-------------------------------USER INTERFACE-------------------------------*/

void ssd1306_hello_word()
{
 8001778:	b507      	push	{r0, r1, r2, lr}
	ssd1306_draw_bitmap(30, 30, (uint8_t* )c_chBmp4016, 40, 16);
 800177a:	2310      	movs	r3, #16
 800177c:	211e      	movs	r1, #30
 800177e:	9300      	str	r3, [sp, #0]
 8001780:	4a04      	ldr	r2, [pc, #16]	; (8001794 <ssd1306_hello_word+0x1c>)
 8001782:	2328      	movs	r3, #40	; 0x28
 8001784:	4608      	mov	r0, r1
 8001786:	f7ff feb3 	bl	80014f0 <ssd1306_draw_bitmap>
	ssd1306_display_string(0, 0, (uint8_t *) "Praca Magisterska", 12, 1);
	//ssd1306_display_string(10, 16, (uint8_t *) "Kamil Karpiak", 14, 1);
	 * */
	ssd1306_refresh_gram();

}
 800178a:	b003      	add	sp, #12
 800178c:	f85d eb04 	ldr.w	lr, [sp], #4
	ssd1306_refresh_gram();
 8001790:	f7ff bf32 	b.w	80015f8 <ssd1306_refresh_gram>
 8001794:	08002874 	.word	0x08002874

08001798 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001798:	b5f0      	push	{r4, r5, r6, r7, lr}
 800179a:	b08d      	sub	sp, #52	; 0x34

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800179c:	2214      	movs	r2, #20
 800179e:	2100      	movs	r1, #0
 80017a0:	a807      	add	r0, sp, #28
 80017a2:	f000 fbe5 	bl	8001f70 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017a6:	2400      	movs	r4, #0
 80017a8:	4b30      	ldr	r3, [pc, #192]	; (800186c <MX_GPIO_Init+0xd4>)
 80017aa:	9401      	str	r4, [sp, #4]
 80017ac:	6b1a      	ldr	r2, [r3, #48]	; 0x30
  __HAL_RCC_GPIOC_CLK_ENABLE();
  __HAL_RCC_GPIOA_CLK_ENABLE();
  __HAL_RCC_GPIOB_CLK_ENABLE();

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 80017ae:	4f30      	ldr	r7, [pc, #192]	; (8001870 <MX_GPIO_Init+0xd8>)
                          |GPIO_Motor_Control3_Pin|GPIO_Motor_control1_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, GPIO_PIN_RESET);
 80017b0:	4d30      	ldr	r5, [pc, #192]	; (8001874 <MX_GPIO_Init+0xdc>)
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80017b2:	f042 0220 	orr.w	r2, r2, #32
 80017b6:	631a      	str	r2, [r3, #48]	; 0x30
 80017b8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017ba:	f002 0220 	and.w	r2, r2, #32
 80017be:	9201      	str	r2, [sp, #4]
 80017c0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80017c2:	9402      	str	r4, [sp, #8]
 80017c4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017c6:	f042 0208 	orr.w	r2, r2, #8
 80017ca:	631a      	str	r2, [r3, #48]	; 0x30
 80017cc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017ce:	f002 0208 	and.w	r2, r2, #8
 80017d2:	9202      	str	r2, [sp, #8]
 80017d4:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80017d6:	9403      	str	r4, [sp, #12]
 80017d8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80017de:	631a      	str	r2, [r3, #48]	; 0x30
 80017e0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017e2:	f002 0240 	and.w	r2, r2, #64	; 0x40
 80017e6:	9203      	str	r2, [sp, #12]
 80017e8:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017ea:	9404      	str	r4, [sp, #16]
 80017ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017ee:	f042 0204 	orr.w	r2, r2, #4
 80017f2:	631a      	str	r2, [r3, #48]	; 0x30
 80017f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80017f6:	f002 0204 	and.w	r2, r2, #4
 80017fa:	9204      	str	r2, [sp, #16]
 80017fc:	9a04      	ldr	r2, [sp, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017fe:	9405      	str	r4, [sp, #20]
 8001800:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001802:	f042 0201 	orr.w	r2, r2, #1
 8001806:	631a      	str	r2, [r3, #48]	; 0x30
 8001808:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800180a:	f002 0201 	and.w	r2, r2, #1
 800180e:	9205      	str	r2, [sp, #20]
 8001810:	9a05      	ldr	r2, [sp, #20]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001812:	9406      	str	r4, [sp, #24]
 8001814:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001816:	f042 0202 	orr.w	r2, r2, #2
 800181a:	631a      	str	r2, [r3, #48]	; 0x30
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	9306      	str	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOG, OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 8001824:	4622      	mov	r2, r4
 8001826:	4638      	mov	r0, r7
 8001828:	f64a 410c 	movw	r1, #44044	; 0xac0c
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800182c:	9b06      	ldr	r3, [sp, #24]
  HAL_GPIO_WritePin(GPIOG, OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 800182e:	f7ff f811 	bl	8000854 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OLED_RES_GPIO_Port, OLED_RES_Pin, GPIO_PIN_RESET);
 8001832:	4622      	mov	r2, r4
 8001834:	4628      	mov	r0, r5
 8001836:	f44f 7180 	mov.w	r1, #256	; 0x100
 800183a:	f7ff f80b 	bl	8000854 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PGPin PGPin PGPin PGPin 
                           PGPin PGPin */
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
                          |GPIO_Motor_Control3_Pin|GPIO_Motor_control1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800183e:	2601      	movs	r6, #1
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 8001840:	f64a 430c 	movw	r3, #44044	; 0xac0c
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001844:	a907      	add	r1, sp, #28
 8001846:	4638      	mov	r0, r7
  GPIO_InitStruct.Pin = OLED_CS_Pin|OLED_DC_Pin|GPIO_Motor_Control4_Pin|GPIO_Motor_control2_Pin 
 8001848:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800184a:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800184c:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184e:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001850:	f7fe ff14 	bl	800067c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = OLED_RES_Pin;
 8001854:	f44f 7380 	mov.w	r3, #256	; 0x100
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  HAL_GPIO_Init(OLED_RES_GPIO_Port, &GPIO_InitStruct);
 8001858:	a907      	add	r1, sp, #28
 800185a:	4628      	mov	r0, r5
  GPIO_InitStruct.Pin = OLED_RES_Pin;
 800185c:	9307      	str	r3, [sp, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800185e:	9608      	str	r6, [sp, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001860:	9409      	str	r4, [sp, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001862:	940a      	str	r4, [sp, #40]	; 0x28
  HAL_GPIO_Init(OLED_RES_GPIO_Port, &GPIO_InitStruct);
 8001864:	f7fe ff0a 	bl	800067c <HAL_GPIO_Init>

}
 8001868:	b00d      	add	sp, #52	; 0x34
 800186a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800186c:	40023800 	.word	0x40023800
 8001870:	40021800 	.word	0x40021800
 8001874:	40020800 	.word	0x40020800

08001878 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001878:	b530      	push	{r4, r5, lr}
 800187a:	b095      	sub	sp, #84	; 0x54
	RCC_OscInitTypeDef RCC_OscInitStruct =
 800187c:	2230      	movs	r2, #48	; 0x30
 800187e:	2100      	movs	r1, #0
 8001880:	a808      	add	r0, sp, #32
 8001882:	f000 fb75 	bl	8001f70 <memset>
	{ 0 };
	RCC_ClkInitTypeDef RCC_ClkInitStruct =
 8001886:	2100      	movs	r1, #0
 8001888:	2214      	movs	r2, #20
 800188a:	a803      	add	r0, sp, #12
 800188c:	f000 fb70 	bl	8001f70 <memset>
	{ 0 };

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE()
 8001890:	2400      	movs	r4, #0
 8001892:	4b1d      	ldr	r3, [pc, #116]	; (8001908 <SystemClock_Config+0x90>)
 8001894:	9401      	str	r4, [sp, #4]
 8001896:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001898:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800189c:	641a      	str	r2, [r3, #64]	; 0x40
 800189e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018a4:	9301      	str	r3, [sp, #4]
 80018a6:	9b01      	ldr	r3, [sp, #4]
	;
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018a8:	4b18      	ldr	r3, [pc, #96]	; (800190c <SystemClock_Config+0x94>)
 80018aa:	9402      	str	r4, [sp, #8]
 80018ac:	681a      	ldr	r2, [r3, #0]
 80018ae:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80018b2:	601a      	str	r2, [r3, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80018b6:	940f      	str	r4, [sp, #60]	; 0x3c
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018b8:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80018bc:	9302      	str	r3, [sp, #8]
 80018be:	9b02      	ldr	r3, [sp, #8]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018c0:	2301      	movs	r3, #1
 80018c2:	930b      	str	r3, [sp, #44]	; 0x2c
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80018c4:	2310      	movs	r3, #16
 80018c6:	930c      	str	r3, [sp, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLM = 8;
 80018c8:	2308      	movs	r3, #8
 80018ca:	9310      	str	r3, [sp, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 180;
 80018cc:	23b4      	movs	r3, #180	; 0xb4
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018ce:	2502      	movs	r5, #2
	RCC_OscInitStruct.PLL.PLLN = 180;
 80018d0:	9311      	str	r3, [sp, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
	RCC_OscInitStruct.PLL.PLLQ = 4;
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018d2:	a808      	add	r0, sp, #32
	RCC_OscInitStruct.PLL.PLLQ = 4;
 80018d4:	2304      	movs	r3, #4
 80018d6:	9313      	str	r3, [sp, #76]	; 0x4c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80018d8:	9508      	str	r5, [sp, #32]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018da:	950e      	str	r5, [sp, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018dc:	9512      	str	r5, [sp, #72]	; 0x48
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80018de:	f7fe fffb 	bl	80008d8 <HAL_RCC_OscConfig>
	{
		Error_Handler();
	}
	/** Activate the Over-Drive mode
	 */
	if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 80018e2:	f7fe ffbd 	bl	8000860 <HAL_PWREx_EnableOverDrive>
	{
		Error_Handler();
	}
	/** Initializes the CPU, AHB and APB busses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 80018e6:	230f      	movs	r3, #15
 80018e8:	9303      	str	r3, [sp, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80018ea:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80018ee:	9306      	str	r3, [sp, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018f0:	2105      	movs	r1, #5
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018f2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018f6:	a803      	add	r0, sp, #12
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80018f8:	9504      	str	r5, [sp, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80018fa:	9405      	str	r4, [sp, #20]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80018fc:	9307      	str	r3, [sp, #28]
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80018fe:	f7ff f99b 	bl	8000c38 <HAL_RCC_ClockConfig>
	{
		Error_Handler();
	}
}
 8001902:	b015      	add	sp, #84	; 0x54
 8001904:	bd30      	pop	{r4, r5, pc}
 8001906:	bf00      	nop
 8001908:	40023800 	.word	0x40023800
 800190c:	40007000 	.word	0x40007000

08001910 <main>:
 {
 8001910:	b508      	push	{r3, lr}
	HAL_Init();
 8001912:	f7fe fe17 	bl	8000544 <HAL_Init>
	SystemClock_Config();
 8001916:	f7ff ffaf 	bl	8001878 <SystemClock_Config>
	MX_GPIO_Init();
 800191a:	f7ff ff3d 	bl	8001798 <MX_GPIO_Init>
	MX_SPI3_Init();
 800191e:	f000 f847 	bl	80019b0 <MX_SPI3_Init>
	MX_TIM13_Init();
 8001922:	f000 fa61 	bl	8001de8 <MX_TIM13_Init>
	MX_TIM14_Init();
 8001926:	f000 fa97 	bl	8001e58 <MX_TIM14_Init>
	MX_TIM4_Init();
 800192a:	f000 f933 	bl	8001b94 <MX_TIM4_Init>
	MX_TIM8_Init();
 800192e:	f000 f963 	bl	8001bf8 <MX_TIM8_Init>
	ssd1306_init();
 8001932:	f7ff fea5 	bl	8001680 <ssd1306_init>
	ssd1306_clear_screen(0xFF);
 8001936:	20ff      	movs	r0, #255	; 0xff
 8001938:	f7ff fe80 	bl	800163c <ssd1306_clear_screen>
	HAL_Delay(1000);
 800193c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001940:	f7fe fe2c 	bl	800059c <HAL_Delay>
	ssd1306_clear_screen(0x00);
 8001944:	2000      	movs	r0, #0
 8001946:	f7ff fe79 	bl	800163c <ssd1306_clear_screen>
	ssd1306_hello_word();
 800194a:	f7ff ff15 	bl	8001778 <ssd1306_hello_word>
	printf("Start\n");
 800194e:	4812      	ldr	r0, [pc, #72]	; (8001998 <main+0x88>)
 8001950:	f000 fb72 	bl	8002038 <puts>
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001954:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8001958:	f8d3 2e80 	ldr.w	r2, [r3, #3712]	; 0xe80
 800195c:	07d1      	lsls	r1, r2, #31
 800195e:	d503      	bpl.n	8001968 <main+0x58>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001960:	f8d3 2e00 	ldr.w	r2, [r3, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001964:	07d2      	lsls	r2, r2, #31
 8001966:	d411      	bmi.n	800198c <main+0x7c>
	HAL_TIM_PWM_Start(&htim13, TIM_CHANNEL_1);
 8001968:	2100      	movs	r1, #0
 800196a:	480c      	ldr	r0, [pc, #48]	; (800199c <main+0x8c>)
 800196c:	f7ff fd66 	bl	800143c <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim14, TIM_CHANNEL_1);
 8001970:	2100      	movs	r1, #0
 8001972:	480b      	ldr	r0, [pc, #44]	; (80019a0 <main+0x90>)
 8001974:	f7ff fd62 	bl	800143c <HAL_TIM_PWM_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001978:	213c      	movs	r1, #60	; 0x3c
 800197a:	480a      	ldr	r0, [pc, #40]	; (80019a4 <main+0x94>)
 800197c:	f7ff fbaf 	bl	80010de <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8001980:	213c      	movs	r1, #60	; 0x3c
 8001982:	4809      	ldr	r0, [pc, #36]	; (80019a8 <main+0x98>)
 8001984:	f7ff fbab 	bl	80010de <HAL_TIM_Encoder_Start>
 8001988:	e7fe      	b.n	8001988 <main+0x78>
  {
    while (ITM->PORT[0U].u32 == 0UL)
    {
      __NOP();
 800198a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800198c:	681a      	ldr	r2, [r3, #0]
 800198e:	2a00      	cmp	r2, #0
 8001990:	d0fb      	beq.n	800198a <main+0x7a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001992:	2241      	movs	r2, #65	; 0x41
 8001994:	701a      	strb	r2, [r3, #0]
 8001996:	e7e7      	b.n	8001968 <main+0x58>
 8001998:	080028d4 	.word	0x080028d4
 800199c:	20000574 	.word	0x20000574
 80019a0:	200005b4 	.word	0x200005b4
 80019a4:	20000534 	.word	0x20000534
 80019a8:	200004f4 	.word	0x200004f4

080019ac <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80019ac:	4770      	bx	lr
	...

080019b0 <MX_SPI3_Init>:

SPI_HandleTypeDef hspi3;

/* SPI3 init function */
void MX_SPI3_Init(void)
{
 80019b0:	b508      	push	{r3, lr}

  hspi3.Instance = SPI3;
 80019b2:	480e      	ldr	r0, [pc, #56]	; (80019ec <MX_SPI3_Init+0x3c>)
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80019b4:	4b0e      	ldr	r3, [pc, #56]	; (80019f0 <MX_SPI3_Init+0x40>)
 80019b6:	f44f 7e82 	mov.w	lr, #260	; 0x104
 80019ba:	e880 4008 	stmia.w	r0, {r3, lr}
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80019be:	2300      	movs	r3, #0
 80019c0:	6083      	str	r3, [r0, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80019c2:	60c3      	str	r3, [r0, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80019c4:	6103      	str	r3, [r0, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80019c6:	6143      	str	r3, [r0, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80019c8:	f44f 7200 	mov.w	r2, #512	; 0x200
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80019cc:	61c3      	str	r3, [r0, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80019ce:	6203      	str	r3, [r0, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80019d0:	6243      	str	r3, [r0, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80019d2:	6283      	str	r3, [r0, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80019d4:	230a      	movs	r3, #10
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80019d6:	6182      	str	r2, [r0, #24]
  hspi3.Init.CRCPolynomial = 10;
 80019d8:	62c3      	str	r3, [r0, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 80019da:	f7ff fa0b 	bl	8000df4 <HAL_SPI_Init>
 80019de:	b118      	cbz	r0, 80019e8 <MX_SPI3_Init+0x38>
  {
    Error_Handler();
  }

}
 80019e0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 80019e4:	f7ff bfe2 	b.w	80019ac <Error_Handler>
 80019e8:	bd08      	pop	{r3, pc}
 80019ea:	bf00      	nop
 80019ec:	2000049c 	.word	0x2000049c
 80019f0:	40003c00 	.word	0x40003c00

080019f4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80019f4:	b510      	push	{r4, lr}
 80019f6:	4604      	mov	r4, r0
 80019f8:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019fa:	2214      	movs	r2, #20
 80019fc:	2100      	movs	r1, #0
 80019fe:	a803      	add	r0, sp, #12
 8001a00:	f000 fab6 	bl	8001f70 <memset>
  if(spiHandle->Instance==SPI3)
 8001a04:	6822      	ldr	r2, [r4, #0]
 8001a06:	4b14      	ldr	r3, [pc, #80]	; (8001a58 <HAL_SPI_MspInit+0x64>)
 8001a08:	429a      	cmp	r2, r3
 8001a0a:	d123      	bne.n	8001a54 <HAL_SPI_MspInit+0x60>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* SPI3 clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a0c:	f503 33fe 	add.w	r3, r3, #130048	; 0x1fc00
 8001a10:	2100      	movs	r1, #0
 8001a12:	9101      	str	r1, [sp, #4]
 8001a14:	6c1a      	ldr	r2, [r3, #64]	; 0x40
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a16:	4811      	ldr	r0, [pc, #68]	; (8001a5c <HAL_SPI_MspInit+0x68>)
    __HAL_RCC_SPI3_CLK_ENABLE();
 8001a18:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8001a1c:	641a      	str	r2, [r3, #64]	; 0x40
 8001a1e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a20:	f402 4200 	and.w	r2, r2, #32768	; 0x8000
 8001a24:	9201      	str	r2, [sp, #4]
 8001a26:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001a28:	9102      	str	r1, [sp, #8]
 8001a2a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001a2c:	f042 0204 	orr.w	r2, r2, #4
 8001a30:	631a      	str	r2, [r3, #48]	; 0x30
 8001a32:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001a34:	f003 0304 	and.w	r3, r3, #4
 8001a38:	9302      	str	r3, [sp, #8]
 8001a3a:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8001a3c:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8001a40:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001a42:	2302      	movs	r3, #2
 8001a44:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001a46:	2303      	movs	r3, #3
 8001a48:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a4a:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001a4c:	2306      	movs	r3, #6
 8001a4e:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001a50:	f7fe fe14 	bl	800067c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8001a54:	b008      	add	sp, #32
 8001a56:	bd10      	pop	{r4, pc}
 8001a58:	40003c00 	.word	0x40003c00
 8001a5c:	40020800 	.word	0x40020800

08001a60 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a60:	b082      	sub	sp, #8
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001a62:	4b0c      	ldr	r3, [pc, #48]	; (8001a94 <HAL_MspInit+0x34>)
 8001a64:	2100      	movs	r1, #0
 8001a66:	9100      	str	r1, [sp, #0]
 8001a68:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a6a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001a6e:	645a      	str	r2, [r3, #68]	; 0x44
 8001a70:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001a72:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001a76:	9200      	str	r2, [sp, #0]
 8001a78:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001a7a:	9101      	str	r1, [sp, #4]
 8001a7c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001a7e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001a82:	641a      	str	r2, [r3, #64]	; 0x40
 8001a84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001a86:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001a8a:	9301      	str	r3, [sp, #4]
 8001a8c:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001a8e:	b002      	add	sp, #8
 8001a90:	4770      	bx	lr
 8001a92:	bf00      	nop
 8001a94:	40023800 	.word	0x40023800

08001a98 <NMI_Handler>:
 8001a98:	4770      	bx	lr

08001a9a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a9a:	e7fe      	b.n	8001a9a <HardFault_Handler>

08001a9c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a9c:	e7fe      	b.n	8001a9c <MemManage_Handler>

08001a9e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a9e:	e7fe      	b.n	8001a9e <BusFault_Handler>

08001aa0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001aa0:	e7fe      	b.n	8001aa0 <UsageFault_Handler>

08001aa2 <SVC_Handler>:
 8001aa2:	4770      	bx	lr

08001aa4 <DebugMon_Handler>:
 8001aa4:	4770      	bx	lr

08001aa6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001aa6:	4770      	bx	lr

08001aa8 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001aa8:	f7fe bd66 	b.w	8000578 <HAL_IncTick>

08001aac <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001aac:	b570      	push	{r4, r5, r6, lr}
 8001aae:	460e      	mov	r6, r1
 8001ab0:	4615      	mov	r5, r2
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ab2:	460c      	mov	r4, r1
 8001ab4:	1ba3      	subs	r3, r4, r6
 8001ab6:	429d      	cmp	r5, r3
 8001ab8:	dc01      	bgt.n	8001abe <_read+0x12>
	{
		*ptr++ = __io_getchar();
	}

return len;
}
 8001aba:	4628      	mov	r0, r5
 8001abc:	bd70      	pop	{r4, r5, r6, pc}
		*ptr++ = __io_getchar();
 8001abe:	f3af 8000 	nop.w
 8001ac2:	f804 0b01 	strb.w	r0, [r4], #1
 8001ac6:	e7f5      	b.n	8001ab4 <_read+0x8>

08001ac8 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001ac8:	b510      	push	{r4, lr}
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001aca:	2300      	movs	r3, #0
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001acc:	f04f 4460 	mov.w	r4, #3758096384	; 0xe0000000
 8001ad0:	4293      	cmp	r3, r2
 8001ad2:	db01      	blt.n	8001ad8 <_write+0x10>
	{
		ITM_SendChar(*ptr++);
	}
	return len;
}
 8001ad4:	4610      	mov	r0, r2
 8001ad6:	bd10      	pop	{r4, pc}
 8001ad8:	f8d4 0e80 	ldr.w	r0, [r4, #3712]	; 0xe80
 8001adc:	07c0      	lsls	r0, r0, #31
 8001ade:	d503      	bpl.n	8001ae8 <_write+0x20>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001ae0:	f8d4 0e00 	ldr.w	r0, [r4, #3584]	; 0xe00
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001ae4:	07c0      	lsls	r0, r0, #31
 8001ae6:	d402      	bmi.n	8001aee <_write+0x26>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ae8:	3301      	adds	r3, #1
 8001aea:	e7f1      	b.n	8001ad0 <_write+0x8>
      __NOP();
 8001aec:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 8001aee:	6820      	ldr	r0, [r4, #0]
 8001af0:	2800      	cmp	r0, #0
 8001af2:	d0fb      	beq.n	8001aec <_write+0x24>
		ITM_SendChar(*ptr++);
 8001af4:	5cc8      	ldrb	r0, [r1, r3]
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001af6:	7020      	strb	r0, [r4, #0]
 8001af8:	e7f6      	b.n	8001ae8 <_write+0x20>
	...

08001afc <_sbrk>:

caddr_t _sbrk(int incr)
{
 8001afc:	b508      	push	{r3, lr}
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8001afe:	4b0a      	ldr	r3, [pc, #40]	; (8001b28 <_sbrk+0x2c>)
 8001b00:	6819      	ldr	r1, [r3, #0]
{
 8001b02:	4602      	mov	r2, r0
	if (heap_end == 0)
 8001b04:	b909      	cbnz	r1, 8001b0a <_sbrk+0xe>
		heap_end = &end;
 8001b06:	4909      	ldr	r1, [pc, #36]	; (8001b2c <_sbrk+0x30>)
 8001b08:	6019      	str	r1, [r3, #0]

	prev_heap_end = heap_end;
 8001b0a:	6818      	ldr	r0, [r3, #0]
	if (heap_end + incr > stack_ptr)
 8001b0c:	4669      	mov	r1, sp
 8001b0e:	4402      	add	r2, r0
 8001b10:	428a      	cmp	r2, r1
 8001b12:	d906      	bls.n	8001b22 <_sbrk+0x26>
	{
//		write(1, "Heap and stack collision\n", 25);
//		abort();
		errno = ENOMEM;
 8001b14:	f000 fa02 	bl	8001f1c <__errno>
 8001b18:	230c      	movs	r3, #12
 8001b1a:	6003      	str	r3, [r0, #0]
		return (caddr_t) -1;
 8001b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b20:	bd08      	pop	{r3, pc}
	}

	heap_end += incr;
 8001b22:	601a      	str	r2, [r3, #0]

	return (caddr_t) prev_heap_end;
}
 8001b24:	bd08      	pop	{r3, pc}
 8001b26:	bf00      	nop
 8001b28:	2000048c 	.word	0x2000048c
 8001b2c:	200005f8 	.word	0x200005f8

08001b30 <_close>:

int _close(int file)
{
	return -1;
}
 8001b30:	f04f 30ff 	mov.w	r0, #4294967295
 8001b34:	4770      	bx	lr

08001b36 <_fstat>:


int _fstat(int file, struct stat *st)
{
	st->st_mode = S_IFCHR;
 8001b36:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b3a:	604b      	str	r3, [r1, #4]
	return 0;
}
 8001b3c:	2000      	movs	r0, #0
 8001b3e:	4770      	bx	lr

08001b40 <_isatty>:

int _isatty(int file)
{
	return 1;
}
 8001b40:	2001      	movs	r0, #1
 8001b42:	4770      	bx	lr

08001b44 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
	return 0;
}
 8001b44:	2000      	movs	r0, #0
 8001b46:	4770      	bx	lr

08001b48 <SystemInit>:
  */
void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001b48:	490f      	ldr	r1, [pc, #60]	; (8001b88 <SystemInit+0x40>)
 8001b4a:	f8d1 3088 	ldr.w	r3, [r1, #136]	; 0x88
 8001b4e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001b52:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8001b56:	4b0d      	ldr	r3, [pc, #52]	; (8001b8c <SystemInit+0x44>)
 8001b58:	681a      	ldr	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 8001b5a:	2000      	movs	r0, #0
  RCC->CR |= (uint32_t)0x00000001;
 8001b5c:	f042 0201 	orr.w	r2, r2, #1
 8001b60:	601a      	str	r2, [r3, #0]
  RCC->CFGR = 0x00000000;
 8001b62:	6098      	str	r0, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8001b64:	681a      	ldr	r2, [r3, #0]
 8001b66:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 8001b6a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8001b6e:	601a      	str	r2, [r3, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8001b70:	4a07      	ldr	r2, [pc, #28]	; (8001b90 <SystemInit+0x48>)
 8001b72:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001b7a:	601a      	str	r2, [r3, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8001b7c:	60d8      	str	r0, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001b7e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001b82:	608b      	str	r3, [r1, #8]
 8001b84:	4770      	bx	lr
 8001b86:	bf00      	nop
 8001b88:	e000ed00 	.word	0xe000ed00
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	24003010 	.word	0x24003010

08001b94 <MX_TIM4_Init>:
TIM_HandleTypeDef htim13;
TIM_HandleTypeDef htim14;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001b94:	b510      	push	{r4, lr}
 8001b96:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b98:	2224      	movs	r2, #36	; 0x24
 8001b9a:	2100      	movs	r1, #0
 8001b9c:	a803      	add	r0, sp, #12
 8001b9e:	f000 f9e7 	bl	8001f70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim4.Instance = TIM4;
 8001ba2:	4813      	ldr	r0, [pc, #76]	; (8001bf0 <MX_TIM4_Init+0x5c>)
 8001ba4:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <MX_TIM4_Init+0x60>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ba6:	2400      	movs	r4, #0
  htim4.Init.Prescaler = 0;
 8001ba8:	e880 0018 	stmia.w	r0, {r3, r4}
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim4.Init.Period = 1000;
 8001bac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001bb0:	60c3      	str	r3, [r0, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bb2:	2303      	movs	r3, #3
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bb4:	2201      	movs	r2, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bb6:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 15;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 15;
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001bb8:	a903      	add	r1, sp, #12
  sConfig.IC1Filter = 15;
 8001bba:	230f      	movs	r3, #15
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bbc:	9401      	str	r4, [sp, #4]
 8001bbe:	9402      	str	r4, [sp, #8]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bc0:	6084      	str	r4, [r0, #8]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bc2:	6104      	str	r4, [r0, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bc4:	6184      	str	r4, [r0, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bc6:	9205      	str	r2, [sp, #20]
  sConfig.IC1Filter = 15;
 8001bc8:	9307      	str	r3, [sp, #28]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bca:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Filter = 15;
 8001bcc:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001bce:	f7ff fb43 	bl	8001258 <HAL_TIM_Encoder_Init>
 8001bd2:	b108      	cbz	r0, 8001bd8 <MX_TIM4_Init+0x44>
  {
    Error_Handler();
 8001bd4:	f7ff feea 	bl	80019ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001bd8:	a901      	add	r1, sp, #4
 8001bda:	4805      	ldr	r0, [pc, #20]	; (8001bf0 <MX_TIM4_Init+0x5c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bdc:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bde:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001be0:	f7ff fc4c 	bl	800147c <HAL_TIMEx_MasterConfigSynchronization>
 8001be4:	b108      	cbz	r0, 8001bea <MX_TIM4_Init+0x56>
  {
    Error_Handler();
 8001be6:	f7ff fee1 	bl	80019ac <Error_Handler>
  }

}
 8001bea:	b00c      	add	sp, #48	; 0x30
 8001bec:	bd10      	pop	{r4, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000534 	.word	0x20000534
 8001bf4:	40000800 	.word	0x40000800

08001bf8 <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001bf8:	b510      	push	{r4, lr}
 8001bfa:	b08c      	sub	sp, #48	; 0x30
  TIM_Encoder_InitTypeDef sConfig = {0};
 8001bfc:	2224      	movs	r2, #36	; 0x24
 8001bfe:	2100      	movs	r1, #0
 8001c00:	a803      	add	r0, sp, #12
 8001c02:	f000 f9b5 	bl	8001f70 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};

  htim8.Instance = TIM8;
 8001c06:	4813      	ldr	r0, [pc, #76]	; (8001c54 <MX_TIM8_Init+0x5c>)
 8001c08:	4b13      	ldr	r3, [pc, #76]	; (8001c58 <MX_TIM8_Init+0x60>)
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c0a:	2400      	movs	r4, #0
  htim8.Init.Prescaler = 0;
 8001c0c:	e880 0018 	stmia.w	r0, {r3, r4}
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
  htim8.Init.Period = 1000;
 8001c10:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001c14:	60c3      	str	r3, [r0, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  htim8.Init.RepetitionCounter = 0;
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c16:	2303      	movs	r3, #3
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c18:	2201      	movs	r2, #1
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c1a:	9303      	str	r3, [sp, #12]
  sConfig.IC1Filter = 15;
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
  sConfig.IC2Filter = 15;
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001c1c:	a903      	add	r1, sp, #12
  sConfig.IC1Filter = 15;
 8001c1e:	230f      	movs	r3, #15
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c20:	9401      	str	r4, [sp, #4]
 8001c22:	9402      	str	r4, [sp, #8]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c24:	6084      	str	r4, [r0, #8]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c26:	6104      	str	r4, [r0, #16]
  htim8.Init.RepetitionCounter = 0;
 8001c28:	6144      	str	r4, [r0, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c2a:	6184      	str	r4, [r0, #24]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c2c:	9205      	str	r2, [sp, #20]
  sConfig.IC1Filter = 15;
 8001c2e:	9307      	str	r3, [sp, #28]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c30:	9209      	str	r2, [sp, #36]	; 0x24
  sConfig.IC2Filter = 15;
 8001c32:	930b      	str	r3, [sp, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001c34:	f7ff fb10 	bl	8001258 <HAL_TIM_Encoder_Init>
 8001c38:	b108      	cbz	r0, 8001c3e <MX_TIM8_Init+0x46>
  {
    Error_Handler();
 8001c3a:	f7ff feb7 	bl	80019ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001c3e:	a901      	add	r1, sp, #4
 8001c40:	4804      	ldr	r0, [pc, #16]	; (8001c54 <MX_TIM8_Init+0x5c>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c42:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c44:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001c46:	f7ff fc19 	bl	800147c <HAL_TIMEx_MasterConfigSynchronization>
 8001c4a:	b108      	cbz	r0, 8001c50 <MX_TIM8_Init+0x58>
  {
    Error_Handler();
 8001c4c:	f7ff feae 	bl	80019ac <Error_Handler>
  }

}
 8001c50:	b00c      	add	sp, #48	; 0x30
 8001c52:	bd10      	pop	{r4, pc}
 8001c54:	200004f4 	.word	0x200004f4
 8001c58:	40010400 	.word	0x40010400

08001c5c <HAL_TIM_Encoder_MspInit>:
  HAL_TIM_MspPostInit(&htim14);

}

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001c5c:	b510      	push	{r4, lr}

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c5e:	2214      	movs	r2, #20
{
 8001c60:	b08a      	sub	sp, #40	; 0x28
 8001c62:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c64:	2100      	movs	r1, #0
 8001c66:	eb0d 0002 	add.w	r0, sp, r2
 8001c6a:	f000 f981 	bl	8001f70 <memset>
  if(tim_encoderHandle->Instance==TIM4)
 8001c6e:	6823      	ldr	r3, [r4, #0]
 8001c70:	4a23      	ldr	r2, [pc, #140]	; (8001d00 <HAL_TIM_Encoder_MspInit+0xa4>)
 8001c72:	4293      	cmp	r3, r2
 8001c74:	d121      	bne.n	8001cba <HAL_TIM_Encoder_MspInit+0x5e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c76:	4b23      	ldr	r3, [pc, #140]	; (8001d04 <HAL_TIM_Encoder_MspInit+0xa8>)
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001c78:	4823      	ldr	r0, [pc, #140]	; (8001d08 <HAL_TIM_Encoder_MspInit+0xac>)
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001c7a:	2100      	movs	r1, #0
 8001c7c:	9101      	str	r1, [sp, #4]
 8001c7e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c80:	f042 0204 	orr.w	r2, r2, #4
 8001c84:	641a      	str	r2, [r3, #64]	; 0x40
 8001c86:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001c88:	f002 0204 	and.w	r2, r2, #4
 8001c8c:	9201      	str	r2, [sp, #4]
 8001c8e:	9a01      	ldr	r2, [sp, #4]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001c90:	9102      	str	r1, [sp, #8]
 8001c92:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001c94:	f042 0208 	orr.w	r2, r2, #8
 8001c98:	631a      	str	r2, [r3, #48]	; 0x30
 8001c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c9c:	f003 0308 	and.w	r3, r3, #8
 8001ca0:	9302      	str	r3, [sp, #8]
 8001ca2:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8001ca4:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001ca8:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001caa:	2302      	movs	r3, #2
 8001cac:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001cae:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001cb0:	a905      	add	r1, sp, #20
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cb2:	f7fe fce3 	bl	800067c <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001cb6:	b00a      	add	sp, #40	; 0x28
 8001cb8:	bd10      	pop	{r4, pc}
  else if(tim_encoderHandle->Instance==TIM8)
 8001cba:	4a14      	ldr	r2, [pc, #80]	; (8001d0c <HAL_TIM_Encoder_MspInit+0xb0>)
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d1fa      	bne.n	8001cb6 <HAL_TIM_Encoder_MspInit+0x5a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001cc0:	4b10      	ldr	r3, [pc, #64]	; (8001d04 <HAL_TIM_Encoder_MspInit+0xa8>)
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cc2:	4813      	ldr	r0, [pc, #76]	; (8001d10 <HAL_TIM_Encoder_MspInit+0xb4>)
    __HAL_RCC_TIM8_CLK_ENABLE();
 8001cc4:	2100      	movs	r1, #0
 8001cc6:	9103      	str	r1, [sp, #12]
 8001cc8:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cca:	f042 0202 	orr.w	r2, r2, #2
 8001cce:	645a      	str	r2, [r3, #68]	; 0x44
 8001cd0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001cd2:	f002 0202 	and.w	r2, r2, #2
 8001cd6:	9203      	str	r2, [sp, #12]
 8001cd8:	9a03      	ldr	r2, [sp, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001cda:	9104      	str	r1, [sp, #16]
 8001cdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001cde:	f042 0204 	orr.w	r2, r2, #4
 8001ce2:	631a      	str	r2, [r3, #48]	; 0x30
 8001ce4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001ce6:	f003 0304 	and.w	r3, r3, #4
 8001cea:	9304      	str	r3, [sp, #16]
 8001cec:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001cee:	23c0      	movs	r3, #192	; 0xc0
 8001cf0:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf2:	2302      	movs	r3, #2
 8001cf4:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8001cf6:	2303      	movs	r3, #3
 8001cf8:	9309      	str	r3, [sp, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001cfa:	a905      	add	r1, sp, #20
 8001cfc:	e7d9      	b.n	8001cb2 <HAL_TIM_Encoder_MspInit+0x56>
 8001cfe:	bf00      	nop
 8001d00:	40000800 	.word	0x40000800
 8001d04:	40023800 	.word	0x40023800
 8001d08:	40020c00 	.word	0x40020c00
 8001d0c:	40010400 	.word	0x40010400
 8001d10:	40020800 	.word	0x40020800

08001d14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{

  if(tim_baseHandle->Instance==TIM13)
 8001d14:	6803      	ldr	r3, [r0, #0]
 8001d16:	4a11      	ldr	r2, [pc, #68]	; (8001d5c <HAL_TIM_Base_MspInit+0x48>)
 8001d18:	4293      	cmp	r3, r2
{
 8001d1a:	b082      	sub	sp, #8
  if(tim_baseHandle->Instance==TIM13)
 8001d1c:	d10d      	bne.n	8001d3a <HAL_TIM_Base_MspInit+0x26>
  {
  /* USER CODE BEGIN TIM13_MspInit 0 */

  /* USER CODE END TIM13_MspInit 0 */
    /* TIM13 clock enable */
    __HAL_RCC_TIM13_CLK_ENABLE();
 8001d1e:	2300      	movs	r3, #0
 8001d20:	9300      	str	r3, [sp, #0]
 8001d22:	4b0f      	ldr	r3, [pc, #60]	; (8001d60 <HAL_TIM_Base_MspInit+0x4c>)
 8001d24:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d26:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8001d2a:	641a      	str	r2, [r3, #64]	; 0x40
 8001d2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d2e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001d32:	9300      	str	r3, [sp, #0]
 8001d34:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM14_CLK_ENABLE();
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
}
 8001d36:	b002      	add	sp, #8
 8001d38:	4770      	bx	lr
  else if(tim_baseHandle->Instance==TIM14)
 8001d3a:	4a0a      	ldr	r2, [pc, #40]	; (8001d64 <HAL_TIM_Base_MspInit+0x50>)
 8001d3c:	4293      	cmp	r3, r2
 8001d3e:	d1fa      	bne.n	8001d36 <HAL_TIM_Base_MspInit+0x22>
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001d40:	2300      	movs	r3, #0
 8001d42:	9301      	str	r3, [sp, #4]
 8001d44:	4b06      	ldr	r3, [pc, #24]	; (8001d60 <HAL_TIM_Base_MspInit+0x4c>)
 8001d46:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001d48:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8001d4c:	641a      	str	r2, [r3, #64]	; 0x40
 8001d4e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d50:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001d54:	9301      	str	r3, [sp, #4]
 8001d56:	9b01      	ldr	r3, [sp, #4]
}
 8001d58:	e7ed      	b.n	8001d36 <HAL_TIM_Base_MspInit+0x22>
 8001d5a:	bf00      	nop
 8001d5c:	40001c00 	.word	0x40001c00
 8001d60:	40023800 	.word	0x40023800
 8001d64:	40002000 	.word	0x40002000

08001d68 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001d68:	b510      	push	{r4, lr}
 8001d6a:	4604      	mov	r4, r0
 8001d6c:	b088      	sub	sp, #32

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6e:	2214      	movs	r2, #20
 8001d70:	2100      	movs	r1, #0
 8001d72:	a803      	add	r0, sp, #12
 8001d74:	f000 f8fc 	bl	8001f70 <memset>
  if(timHandle->Instance==TIM13)
 8001d78:	6823      	ldr	r3, [r4, #0]
 8001d7a:	4a17      	ldr	r2, [pc, #92]	; (8001dd8 <HAL_TIM_MspPostInit+0x70>)
 8001d7c:	4293      	cmp	r3, r2
 8001d7e:	d118      	bne.n	8001db2 <HAL_TIM_MspPostInit+0x4a>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001d80:	2300      	movs	r3, #0
 8001d82:	9301      	str	r3, [sp, #4]
 8001d84:	4b15      	ldr	r3, [pc, #84]	; (8001ddc <HAL_TIM_MspPostInit+0x74>)
 8001d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001d88:	f042 0220 	orr.w	r2, r2, #32
 8001d8c:	631a      	str	r2, [r3, #48]	; 0x30
 8001d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d90:	f003 0320 	and.w	r3, r3, #32
 8001d94:	9301      	str	r3, [sp, #4]
 8001d96:	9b01      	ldr	r3, [sp, #4]
    /**TIM13 GPIO Configuration    
    PF8     ------> TIM13_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001d98:	f44f 7380 	mov.w	r3, #256	; 0x100
  
    __HAL_RCC_GPIOF_CLK_ENABLE();
    /**TIM14 GPIO Configuration    
    PF9     ------> TIM14_CH1 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001d9c:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d9e:	2302      	movs	r3, #2
 8001da0:	9304      	str	r3, [sp, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001da2:	a903      	add	r1, sp, #12
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001da4:	2309      	movs	r3, #9
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001da6:	480e      	ldr	r0, [pc, #56]	; (8001de0 <HAL_TIM_MspPostInit+0x78>)
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM14;
 8001da8:	9307      	str	r3, [sp, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001daa:	f7fe fc67 	bl	800067c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM14_MspPostInit 1 */

  /* USER CODE END TIM14_MspPostInit 1 */
  }

}
 8001dae:	b008      	add	sp, #32
 8001db0:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM14)
 8001db2:	4a0c      	ldr	r2, [pc, #48]	; (8001de4 <HAL_TIM_MspPostInit+0x7c>)
 8001db4:	4293      	cmp	r3, r2
 8001db6:	d1fa      	bne.n	8001dae <HAL_TIM_MspPostInit+0x46>
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8001db8:	2300      	movs	r3, #0
 8001dba:	9302      	str	r3, [sp, #8]
 8001dbc:	4b07      	ldr	r3, [pc, #28]	; (8001ddc <HAL_TIM_MspPostInit+0x74>)
 8001dbe:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001dc0:	f042 0220 	orr.w	r2, r2, #32
 8001dc4:	631a      	str	r2, [r3, #48]	; 0x30
 8001dc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc8:	f003 0320 	and.w	r3, r3, #32
 8001dcc:	9302      	str	r3, [sp, #8]
 8001dce:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001dd0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001dd4:	e7e2      	b.n	8001d9c <HAL_TIM_MspPostInit+0x34>
 8001dd6:	bf00      	nop
 8001dd8:	40001c00 	.word	0x40001c00
 8001ddc:	40023800 	.word	0x40023800
 8001de0:	40021400 	.word	0x40021400
 8001de4:	40002000 	.word	0x40002000

08001de8 <MX_TIM13_Init>:
{
 8001de8:	b500      	push	{lr}
 8001dea:	b089      	sub	sp, #36	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dec:	221c      	movs	r2, #28
 8001dee:	2100      	movs	r1, #0
 8001df0:	a801      	add	r0, sp, #4
 8001df2:	f000 f8bd 	bl	8001f70 <memset>
  htim13.Instance = TIM13;
 8001df6:	4816      	ldr	r0, [pc, #88]	; (8001e50 <MX_TIM13_Init+0x68>)
  htim13.Init.Period = 100;
 8001df8:	4916      	ldr	r1, [pc, #88]	; (8001e54 <MX_TIM13_Init+0x6c>)
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	222c      	movs	r2, #44	; 0x2c
 8001dfe:	f04f 0e64 	mov.w	lr, #100	; 0x64
 8001e02:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001e06:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e0a:	6103      	str	r3, [r0, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e0c:	2380      	movs	r3, #128	; 0x80
 8001e0e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8001e10:	f7ff f9ee 	bl	80011f0 <HAL_TIM_Base_Init>
 8001e14:	b108      	cbz	r0, 8001e1a <MX_TIM13_Init+0x32>
    Error_Handler();
 8001e16:	f7ff fdc9 	bl	80019ac <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8001e1a:	480d      	ldr	r0, [pc, #52]	; (8001e50 <MX_TIM13_Init+0x68>)
 8001e1c:	f7ff fa02 	bl	8001224 <HAL_TIM_PWM_Init>
 8001e20:	b108      	cbz	r0, 8001e26 <MX_TIM13_Init+0x3e>
    Error_Handler();
 8001e22:	f7ff fdc3 	bl	80019ac <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e26:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e28:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e2a:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e2c:	a901      	add	r1, sp, #4
  sConfigOC.Pulse = 80;
 8001e2e:	2350      	movs	r3, #80	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e30:	4807      	ldr	r0, [pc, #28]	; (8001e50 <MX_TIM13_Init+0x68>)
  sConfigOC.Pulse = 80;
 8001e32:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e34:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e36:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e38:	f7ff fa90 	bl	800135c <HAL_TIM_PWM_ConfigChannel>
 8001e3c:	b108      	cbz	r0, 8001e42 <MX_TIM13_Init+0x5a>
    Error_Handler();
 8001e3e:	f7ff fdb5 	bl	80019ac <Error_Handler>
  HAL_TIM_MspPostInit(&htim13);
 8001e42:	4803      	ldr	r0, [pc, #12]	; (8001e50 <MX_TIM13_Init+0x68>)
 8001e44:	f7ff ff90 	bl	8001d68 <HAL_TIM_MspPostInit>
}
 8001e48:	b009      	add	sp, #36	; 0x24
 8001e4a:	f85d fb04 	ldr.w	pc, [sp], #4
 8001e4e:	bf00      	nop
 8001e50:	20000574 	.word	0x20000574
 8001e54:	40001c00 	.word	0x40001c00

08001e58 <MX_TIM14_Init>:
{
 8001e58:	b500      	push	{lr}
 8001e5a:	b089      	sub	sp, #36	; 0x24
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001e5c:	221c      	movs	r2, #28
 8001e5e:	2100      	movs	r1, #0
 8001e60:	a801      	add	r0, sp, #4
 8001e62:	f000 f885 	bl	8001f70 <memset>
  htim14.Instance = TIM14;
 8001e66:	4816      	ldr	r0, [pc, #88]	; (8001ec0 <MX_TIM14_Init+0x68>)
  htim14.Init.Period = 100;
 8001e68:	4916      	ldr	r1, [pc, #88]	; (8001ec4 <MX_TIM14_Init+0x6c>)
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	222c      	movs	r2, #44	; 0x2c
 8001e6e:	f04f 0e64 	mov.w	lr, #100	; 0x64
 8001e72:	e880 400e 	stmia.w	r0, {r1, r2, r3, lr}
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV4;
 8001e76:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e7a:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001e7c:	2380      	movs	r3, #128	; 0x80
 8001e7e:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001e80:	f7ff f9b6 	bl	80011f0 <HAL_TIM_Base_Init>
 8001e84:	b108      	cbz	r0, 8001e8a <MX_TIM14_Init+0x32>
    Error_Handler();
 8001e86:	f7ff fd91 	bl	80019ac <Error_Handler>
  if (HAL_TIM_PWM_Init(&htim14) != HAL_OK)
 8001e8a:	480d      	ldr	r0, [pc, #52]	; (8001ec0 <MX_TIM14_Init+0x68>)
 8001e8c:	f7ff f9ca 	bl	8001224 <HAL_TIM_PWM_Init>
 8001e90:	b108      	cbz	r0, 8001e96 <MX_TIM14_Init+0x3e>
    Error_Handler();
 8001e92:	f7ff fd8b 	bl	80019ac <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e96:	2360      	movs	r3, #96	; 0x60
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e98:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e9a:	9301      	str	r3, [sp, #4]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001e9c:	a901      	add	r1, sp, #4
  sConfigOC.Pulse = 80;
 8001e9e:	2350      	movs	r3, #80	; 0x50
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ea0:	4807      	ldr	r0, [pc, #28]	; (8001ec0 <MX_TIM14_Init+0x68>)
  sConfigOC.Pulse = 80;
 8001ea2:	9302      	str	r3, [sp, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001ea4:	9203      	str	r2, [sp, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001ea6:	9205      	str	r2, [sp, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim14, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001ea8:	f7ff fa58 	bl	800135c <HAL_TIM_PWM_ConfigChannel>
 8001eac:	b108      	cbz	r0, 8001eb2 <MX_TIM14_Init+0x5a>
    Error_Handler();
 8001eae:	f7ff fd7d 	bl	80019ac <Error_Handler>
  HAL_TIM_MspPostInit(&htim14);
 8001eb2:	4803      	ldr	r0, [pc, #12]	; (8001ec0 <MX_TIM14_Init+0x68>)
 8001eb4:	f7ff ff58 	bl	8001d68 <HAL_TIM_MspPostInit>
}
 8001eb8:	b009      	add	sp, #36	; 0x24
 8001eba:	f85d fb04 	ldr.w	pc, [sp], #4
 8001ebe:	bf00      	nop
 8001ec0:	200005b4 	.word	0x200005b4
 8001ec4:	40002000 	.word	0x40002000

08001ec8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler: 
  ldr   sp, =_estack       /* set stack pointer */
 8001ec8:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f00 <LoopFillZerobss+0x14>
 
/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001ecc:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001ece:	e003      	b.n	8001ed8 <LoopCopyDataInit>

08001ed0 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001ed0:	4b0c      	ldr	r3, [pc, #48]	; (8001f04 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001ed2:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001ed4:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001ed6:	3104      	adds	r1, #4

08001ed8 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001ed8:	480b      	ldr	r0, [pc, #44]	; (8001f08 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001eda:	4b0c      	ldr	r3, [pc, #48]	; (8001f0c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001edc:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001ede:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001ee0:	d3f6      	bcc.n	8001ed0 <CopyDataInit>
  ldr  r2, =_sbss
 8001ee2:	4a0b      	ldr	r2, [pc, #44]	; (8001f10 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001ee4:	e002      	b.n	8001eec <LoopFillZerobss>

08001ee6 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001ee6:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001ee8:	f842 3b04 	str.w	r3, [r2], #4

08001eec <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001eec:	4b09      	ldr	r3, [pc, #36]	; (8001f14 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001eee:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001ef0:	d3f9      	bcc.n	8001ee6 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001ef2:	f7ff fe29 	bl	8001b48 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001ef6:	f000 f817 	bl	8001f28 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001efa:	f7ff fd09 	bl	8001910 <main>
  bx  lr    
 8001efe:	4770      	bx	lr
  ldr   sp, =_estack       /* set stack pointer */
 8001f00:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8001f04:	08002960 	.word	0x08002960
  ldr  r0, =_sdata
 8001f08:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001f0c:	20000070 	.word	0x20000070
  ldr  r2, =_sbss
 8001f10:	20000070 	.word	0x20000070
  ldr  r3, = _ebss
 8001f14:	200005f8 	.word	0x200005f8

08001f18 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f18:	e7fe      	b.n	8001f18 <ADC_IRQHandler>
	...

08001f1c <__errno>:
 8001f1c:	4b01      	ldr	r3, [pc, #4]	; (8001f24 <__errno+0x8>)
 8001f1e:	6818      	ldr	r0, [r3, #0]
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	2000000c 	.word	0x2000000c

08001f28 <__libc_init_array>:
 8001f28:	b570      	push	{r4, r5, r6, lr}
 8001f2a:	4e0d      	ldr	r6, [pc, #52]	; (8001f60 <__libc_init_array+0x38>)
 8001f2c:	4c0d      	ldr	r4, [pc, #52]	; (8001f64 <__libc_init_array+0x3c>)
 8001f2e:	1ba4      	subs	r4, r4, r6
 8001f30:	10a4      	asrs	r4, r4, #2
 8001f32:	2500      	movs	r5, #0
 8001f34:	42a5      	cmp	r5, r4
 8001f36:	d109      	bne.n	8001f4c <__libc_init_array+0x24>
 8001f38:	4e0b      	ldr	r6, [pc, #44]	; (8001f68 <__libc_init_array+0x40>)
 8001f3a:	4c0c      	ldr	r4, [pc, #48]	; (8001f6c <__libc_init_array+0x44>)
 8001f3c:	f000 fc8e 	bl	800285c <_init>
 8001f40:	1ba4      	subs	r4, r4, r6
 8001f42:	10a4      	asrs	r4, r4, #2
 8001f44:	2500      	movs	r5, #0
 8001f46:	42a5      	cmp	r5, r4
 8001f48:	d105      	bne.n	8001f56 <__libc_init_array+0x2e>
 8001f4a:	bd70      	pop	{r4, r5, r6, pc}
 8001f4c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f50:	4798      	blx	r3
 8001f52:	3501      	adds	r5, #1
 8001f54:	e7ee      	b.n	8001f34 <__libc_init_array+0xc>
 8001f56:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001f5a:	4798      	blx	r3
 8001f5c:	3501      	adds	r5, #1
 8001f5e:	e7f2      	b.n	8001f46 <__libc_init_array+0x1e>
 8001f60:	08002958 	.word	0x08002958
 8001f64:	08002958 	.word	0x08002958
 8001f68:	08002958 	.word	0x08002958
 8001f6c:	0800295c 	.word	0x0800295c

08001f70 <memset>:
 8001f70:	4402      	add	r2, r0
 8001f72:	4603      	mov	r3, r0
 8001f74:	4293      	cmp	r3, r2
 8001f76:	d100      	bne.n	8001f7a <memset+0xa>
 8001f78:	4770      	bx	lr
 8001f7a:	f803 1b01 	strb.w	r1, [r3], #1
 8001f7e:	e7f9      	b.n	8001f74 <memset+0x4>

08001f80 <_puts_r>:
 8001f80:	b570      	push	{r4, r5, r6, lr}
 8001f82:	460e      	mov	r6, r1
 8001f84:	4605      	mov	r5, r0
 8001f86:	b118      	cbz	r0, 8001f90 <_puts_r+0x10>
 8001f88:	6983      	ldr	r3, [r0, #24]
 8001f8a:	b90b      	cbnz	r3, 8001f90 <_puts_r+0x10>
 8001f8c:	f000 fa0e 	bl	80023ac <__sinit>
 8001f90:	69ab      	ldr	r3, [r5, #24]
 8001f92:	68ac      	ldr	r4, [r5, #8]
 8001f94:	b913      	cbnz	r3, 8001f9c <_puts_r+0x1c>
 8001f96:	4628      	mov	r0, r5
 8001f98:	f000 fa08 	bl	80023ac <__sinit>
 8001f9c:	4b23      	ldr	r3, [pc, #140]	; (800202c <_puts_r+0xac>)
 8001f9e:	429c      	cmp	r4, r3
 8001fa0:	d117      	bne.n	8001fd2 <_puts_r+0x52>
 8001fa2:	686c      	ldr	r4, [r5, #4]
 8001fa4:	89a3      	ldrh	r3, [r4, #12]
 8001fa6:	071b      	lsls	r3, r3, #28
 8001fa8:	d51d      	bpl.n	8001fe6 <_puts_r+0x66>
 8001faa:	6923      	ldr	r3, [r4, #16]
 8001fac:	b1db      	cbz	r3, 8001fe6 <_puts_r+0x66>
 8001fae:	3e01      	subs	r6, #1
 8001fb0:	68a3      	ldr	r3, [r4, #8]
 8001fb2:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8001fb6:	3b01      	subs	r3, #1
 8001fb8:	60a3      	str	r3, [r4, #8]
 8001fba:	b9e9      	cbnz	r1, 8001ff8 <_puts_r+0x78>
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	da2e      	bge.n	800201e <_puts_r+0x9e>
 8001fc0:	4622      	mov	r2, r4
 8001fc2:	210a      	movs	r1, #10
 8001fc4:	4628      	mov	r0, r5
 8001fc6:	f000 f83f 	bl	8002048 <__swbuf_r>
 8001fca:	3001      	adds	r0, #1
 8001fcc:	d011      	beq.n	8001ff2 <_puts_r+0x72>
 8001fce:	200a      	movs	r0, #10
 8001fd0:	bd70      	pop	{r4, r5, r6, pc}
 8001fd2:	4b17      	ldr	r3, [pc, #92]	; (8002030 <_puts_r+0xb0>)
 8001fd4:	429c      	cmp	r4, r3
 8001fd6:	d101      	bne.n	8001fdc <_puts_r+0x5c>
 8001fd8:	68ac      	ldr	r4, [r5, #8]
 8001fda:	e7e3      	b.n	8001fa4 <_puts_r+0x24>
 8001fdc:	4b15      	ldr	r3, [pc, #84]	; (8002034 <_puts_r+0xb4>)
 8001fde:	429c      	cmp	r4, r3
 8001fe0:	bf08      	it	eq
 8001fe2:	68ec      	ldreq	r4, [r5, #12]
 8001fe4:	e7de      	b.n	8001fa4 <_puts_r+0x24>
 8001fe6:	4621      	mov	r1, r4
 8001fe8:	4628      	mov	r0, r5
 8001fea:	f000 f87f 	bl	80020ec <__swsetup_r>
 8001fee:	2800      	cmp	r0, #0
 8001ff0:	d0dd      	beq.n	8001fae <_puts_r+0x2e>
 8001ff2:	f04f 30ff 	mov.w	r0, #4294967295
 8001ff6:	bd70      	pop	{r4, r5, r6, pc}
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	da04      	bge.n	8002006 <_puts_r+0x86>
 8001ffc:	69a2      	ldr	r2, [r4, #24]
 8001ffe:	4293      	cmp	r3, r2
 8002000:	db06      	blt.n	8002010 <_puts_r+0x90>
 8002002:	290a      	cmp	r1, #10
 8002004:	d004      	beq.n	8002010 <_puts_r+0x90>
 8002006:	6823      	ldr	r3, [r4, #0]
 8002008:	1c5a      	adds	r2, r3, #1
 800200a:	6022      	str	r2, [r4, #0]
 800200c:	7019      	strb	r1, [r3, #0]
 800200e:	e7cf      	b.n	8001fb0 <_puts_r+0x30>
 8002010:	4622      	mov	r2, r4
 8002012:	4628      	mov	r0, r5
 8002014:	f000 f818 	bl	8002048 <__swbuf_r>
 8002018:	3001      	adds	r0, #1
 800201a:	d1c9      	bne.n	8001fb0 <_puts_r+0x30>
 800201c:	e7e9      	b.n	8001ff2 <_puts_r+0x72>
 800201e:	6823      	ldr	r3, [r4, #0]
 8002020:	200a      	movs	r0, #10
 8002022:	1c5a      	adds	r2, r3, #1
 8002024:	6022      	str	r2, [r4, #0]
 8002026:	7018      	strb	r0, [r3, #0]
 8002028:	bd70      	pop	{r4, r5, r6, pc}
 800202a:	bf00      	nop
 800202c:	08002910 	.word	0x08002910
 8002030:	08002930 	.word	0x08002930
 8002034:	080028f0 	.word	0x080028f0

08002038 <puts>:
 8002038:	4b02      	ldr	r3, [pc, #8]	; (8002044 <puts+0xc>)
 800203a:	4601      	mov	r1, r0
 800203c:	6818      	ldr	r0, [r3, #0]
 800203e:	f7ff bf9f 	b.w	8001f80 <_puts_r>
 8002042:	bf00      	nop
 8002044:	2000000c 	.word	0x2000000c

08002048 <__swbuf_r>:
 8002048:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800204a:	460e      	mov	r6, r1
 800204c:	4614      	mov	r4, r2
 800204e:	4605      	mov	r5, r0
 8002050:	b118      	cbz	r0, 800205a <__swbuf_r+0x12>
 8002052:	6983      	ldr	r3, [r0, #24]
 8002054:	b90b      	cbnz	r3, 800205a <__swbuf_r+0x12>
 8002056:	f000 f9a9 	bl	80023ac <__sinit>
 800205a:	4b21      	ldr	r3, [pc, #132]	; (80020e0 <__swbuf_r+0x98>)
 800205c:	429c      	cmp	r4, r3
 800205e:	d12a      	bne.n	80020b6 <__swbuf_r+0x6e>
 8002060:	686c      	ldr	r4, [r5, #4]
 8002062:	69a3      	ldr	r3, [r4, #24]
 8002064:	60a3      	str	r3, [r4, #8]
 8002066:	89a3      	ldrh	r3, [r4, #12]
 8002068:	071a      	lsls	r2, r3, #28
 800206a:	d52e      	bpl.n	80020ca <__swbuf_r+0x82>
 800206c:	6923      	ldr	r3, [r4, #16]
 800206e:	b363      	cbz	r3, 80020ca <__swbuf_r+0x82>
 8002070:	6923      	ldr	r3, [r4, #16]
 8002072:	6820      	ldr	r0, [r4, #0]
 8002074:	1ac0      	subs	r0, r0, r3
 8002076:	6963      	ldr	r3, [r4, #20]
 8002078:	b2f6      	uxtb	r6, r6
 800207a:	4298      	cmp	r0, r3
 800207c:	4637      	mov	r7, r6
 800207e:	db04      	blt.n	800208a <__swbuf_r+0x42>
 8002080:	4621      	mov	r1, r4
 8002082:	4628      	mov	r0, r5
 8002084:	f000 f928 	bl	80022d8 <_fflush_r>
 8002088:	bb28      	cbnz	r0, 80020d6 <__swbuf_r+0x8e>
 800208a:	68a3      	ldr	r3, [r4, #8]
 800208c:	3b01      	subs	r3, #1
 800208e:	60a3      	str	r3, [r4, #8]
 8002090:	6823      	ldr	r3, [r4, #0]
 8002092:	1c5a      	adds	r2, r3, #1
 8002094:	6022      	str	r2, [r4, #0]
 8002096:	701e      	strb	r6, [r3, #0]
 8002098:	6963      	ldr	r3, [r4, #20]
 800209a:	3001      	adds	r0, #1
 800209c:	4298      	cmp	r0, r3
 800209e:	d004      	beq.n	80020aa <__swbuf_r+0x62>
 80020a0:	89a3      	ldrh	r3, [r4, #12]
 80020a2:	07db      	lsls	r3, r3, #31
 80020a4:	d519      	bpl.n	80020da <__swbuf_r+0x92>
 80020a6:	2e0a      	cmp	r6, #10
 80020a8:	d117      	bne.n	80020da <__swbuf_r+0x92>
 80020aa:	4621      	mov	r1, r4
 80020ac:	4628      	mov	r0, r5
 80020ae:	f000 f913 	bl	80022d8 <_fflush_r>
 80020b2:	b190      	cbz	r0, 80020da <__swbuf_r+0x92>
 80020b4:	e00f      	b.n	80020d6 <__swbuf_r+0x8e>
 80020b6:	4b0b      	ldr	r3, [pc, #44]	; (80020e4 <__swbuf_r+0x9c>)
 80020b8:	429c      	cmp	r4, r3
 80020ba:	d101      	bne.n	80020c0 <__swbuf_r+0x78>
 80020bc:	68ac      	ldr	r4, [r5, #8]
 80020be:	e7d0      	b.n	8002062 <__swbuf_r+0x1a>
 80020c0:	4b09      	ldr	r3, [pc, #36]	; (80020e8 <__swbuf_r+0xa0>)
 80020c2:	429c      	cmp	r4, r3
 80020c4:	bf08      	it	eq
 80020c6:	68ec      	ldreq	r4, [r5, #12]
 80020c8:	e7cb      	b.n	8002062 <__swbuf_r+0x1a>
 80020ca:	4621      	mov	r1, r4
 80020cc:	4628      	mov	r0, r5
 80020ce:	f000 f80d 	bl	80020ec <__swsetup_r>
 80020d2:	2800      	cmp	r0, #0
 80020d4:	d0cc      	beq.n	8002070 <__swbuf_r+0x28>
 80020d6:	f04f 37ff 	mov.w	r7, #4294967295
 80020da:	4638      	mov	r0, r7
 80020dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80020de:	bf00      	nop
 80020e0:	08002910 	.word	0x08002910
 80020e4:	08002930 	.word	0x08002930
 80020e8:	080028f0 	.word	0x080028f0

080020ec <__swsetup_r>:
 80020ec:	4b32      	ldr	r3, [pc, #200]	; (80021b8 <__swsetup_r+0xcc>)
 80020ee:	b570      	push	{r4, r5, r6, lr}
 80020f0:	681d      	ldr	r5, [r3, #0]
 80020f2:	4606      	mov	r6, r0
 80020f4:	460c      	mov	r4, r1
 80020f6:	b125      	cbz	r5, 8002102 <__swsetup_r+0x16>
 80020f8:	69ab      	ldr	r3, [r5, #24]
 80020fa:	b913      	cbnz	r3, 8002102 <__swsetup_r+0x16>
 80020fc:	4628      	mov	r0, r5
 80020fe:	f000 f955 	bl	80023ac <__sinit>
 8002102:	4b2e      	ldr	r3, [pc, #184]	; (80021bc <__swsetup_r+0xd0>)
 8002104:	429c      	cmp	r4, r3
 8002106:	d10f      	bne.n	8002128 <__swsetup_r+0x3c>
 8002108:	686c      	ldr	r4, [r5, #4]
 800210a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800210e:	b29a      	uxth	r2, r3
 8002110:	0715      	lsls	r5, r2, #28
 8002112:	d42c      	bmi.n	800216e <__swsetup_r+0x82>
 8002114:	06d0      	lsls	r0, r2, #27
 8002116:	d411      	bmi.n	800213c <__swsetup_r+0x50>
 8002118:	2209      	movs	r2, #9
 800211a:	6032      	str	r2, [r6, #0]
 800211c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002120:	81a3      	strh	r3, [r4, #12]
 8002122:	f04f 30ff 	mov.w	r0, #4294967295
 8002126:	bd70      	pop	{r4, r5, r6, pc}
 8002128:	4b25      	ldr	r3, [pc, #148]	; (80021c0 <__swsetup_r+0xd4>)
 800212a:	429c      	cmp	r4, r3
 800212c:	d101      	bne.n	8002132 <__swsetup_r+0x46>
 800212e:	68ac      	ldr	r4, [r5, #8]
 8002130:	e7eb      	b.n	800210a <__swsetup_r+0x1e>
 8002132:	4b24      	ldr	r3, [pc, #144]	; (80021c4 <__swsetup_r+0xd8>)
 8002134:	429c      	cmp	r4, r3
 8002136:	bf08      	it	eq
 8002138:	68ec      	ldreq	r4, [r5, #12]
 800213a:	e7e6      	b.n	800210a <__swsetup_r+0x1e>
 800213c:	0751      	lsls	r1, r2, #29
 800213e:	d512      	bpl.n	8002166 <__swsetup_r+0x7a>
 8002140:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002142:	b141      	cbz	r1, 8002156 <__swsetup_r+0x6a>
 8002144:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002148:	4299      	cmp	r1, r3
 800214a:	d002      	beq.n	8002152 <__swsetup_r+0x66>
 800214c:	4630      	mov	r0, r6
 800214e:	f000 fa1b 	bl	8002588 <_free_r>
 8002152:	2300      	movs	r3, #0
 8002154:	6363      	str	r3, [r4, #52]	; 0x34
 8002156:	89a3      	ldrh	r3, [r4, #12]
 8002158:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800215c:	81a3      	strh	r3, [r4, #12]
 800215e:	2300      	movs	r3, #0
 8002160:	6063      	str	r3, [r4, #4]
 8002162:	6923      	ldr	r3, [r4, #16]
 8002164:	6023      	str	r3, [r4, #0]
 8002166:	89a3      	ldrh	r3, [r4, #12]
 8002168:	f043 0308 	orr.w	r3, r3, #8
 800216c:	81a3      	strh	r3, [r4, #12]
 800216e:	6923      	ldr	r3, [r4, #16]
 8002170:	b94b      	cbnz	r3, 8002186 <__swsetup_r+0x9a>
 8002172:	89a3      	ldrh	r3, [r4, #12]
 8002174:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8002178:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800217c:	d003      	beq.n	8002186 <__swsetup_r+0x9a>
 800217e:	4621      	mov	r1, r4
 8002180:	4630      	mov	r0, r6
 8002182:	f000 f9c1 	bl	8002508 <__smakebuf_r>
 8002186:	89a2      	ldrh	r2, [r4, #12]
 8002188:	f012 0301 	ands.w	r3, r2, #1
 800218c:	d00c      	beq.n	80021a8 <__swsetup_r+0xbc>
 800218e:	2300      	movs	r3, #0
 8002190:	60a3      	str	r3, [r4, #8]
 8002192:	6963      	ldr	r3, [r4, #20]
 8002194:	425b      	negs	r3, r3
 8002196:	61a3      	str	r3, [r4, #24]
 8002198:	6923      	ldr	r3, [r4, #16]
 800219a:	b953      	cbnz	r3, 80021b2 <__swsetup_r+0xc6>
 800219c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80021a0:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80021a4:	d1ba      	bne.n	800211c <__swsetup_r+0x30>
 80021a6:	bd70      	pop	{r4, r5, r6, pc}
 80021a8:	0792      	lsls	r2, r2, #30
 80021aa:	bf58      	it	pl
 80021ac:	6963      	ldrpl	r3, [r4, #20]
 80021ae:	60a3      	str	r3, [r4, #8]
 80021b0:	e7f2      	b.n	8002198 <__swsetup_r+0xac>
 80021b2:	2000      	movs	r0, #0
 80021b4:	e7f7      	b.n	80021a6 <__swsetup_r+0xba>
 80021b6:	bf00      	nop
 80021b8:	2000000c 	.word	0x2000000c
 80021bc:	08002910 	.word	0x08002910
 80021c0:	08002930 	.word	0x08002930
 80021c4:	080028f0 	.word	0x080028f0

080021c8 <__sflush_r>:
 80021c8:	898a      	ldrh	r2, [r1, #12]
 80021ca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80021ce:	4605      	mov	r5, r0
 80021d0:	0710      	lsls	r0, r2, #28
 80021d2:	460c      	mov	r4, r1
 80021d4:	d45a      	bmi.n	800228c <__sflush_r+0xc4>
 80021d6:	684b      	ldr	r3, [r1, #4]
 80021d8:	2b00      	cmp	r3, #0
 80021da:	dc05      	bgt.n	80021e8 <__sflush_r+0x20>
 80021dc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80021de:	2b00      	cmp	r3, #0
 80021e0:	dc02      	bgt.n	80021e8 <__sflush_r+0x20>
 80021e2:	2000      	movs	r0, #0
 80021e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80021e8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80021ea:	2e00      	cmp	r6, #0
 80021ec:	d0f9      	beq.n	80021e2 <__sflush_r+0x1a>
 80021ee:	2300      	movs	r3, #0
 80021f0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80021f4:	682f      	ldr	r7, [r5, #0]
 80021f6:	602b      	str	r3, [r5, #0]
 80021f8:	d033      	beq.n	8002262 <__sflush_r+0x9a>
 80021fa:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80021fc:	89a3      	ldrh	r3, [r4, #12]
 80021fe:	075a      	lsls	r2, r3, #29
 8002200:	d505      	bpl.n	800220e <__sflush_r+0x46>
 8002202:	6863      	ldr	r3, [r4, #4]
 8002204:	1ac0      	subs	r0, r0, r3
 8002206:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002208:	b10b      	cbz	r3, 800220e <__sflush_r+0x46>
 800220a:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800220c:	1ac0      	subs	r0, r0, r3
 800220e:	2300      	movs	r3, #0
 8002210:	4602      	mov	r2, r0
 8002212:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002214:	6a21      	ldr	r1, [r4, #32]
 8002216:	4628      	mov	r0, r5
 8002218:	47b0      	blx	r6
 800221a:	1c43      	adds	r3, r0, #1
 800221c:	89a3      	ldrh	r3, [r4, #12]
 800221e:	d106      	bne.n	800222e <__sflush_r+0x66>
 8002220:	6829      	ldr	r1, [r5, #0]
 8002222:	291d      	cmp	r1, #29
 8002224:	d84b      	bhi.n	80022be <__sflush_r+0xf6>
 8002226:	4a2b      	ldr	r2, [pc, #172]	; (80022d4 <__sflush_r+0x10c>)
 8002228:	40ca      	lsrs	r2, r1
 800222a:	07d6      	lsls	r6, r2, #31
 800222c:	d547      	bpl.n	80022be <__sflush_r+0xf6>
 800222e:	2200      	movs	r2, #0
 8002230:	6062      	str	r2, [r4, #4]
 8002232:	04d9      	lsls	r1, r3, #19
 8002234:	6922      	ldr	r2, [r4, #16]
 8002236:	6022      	str	r2, [r4, #0]
 8002238:	d504      	bpl.n	8002244 <__sflush_r+0x7c>
 800223a:	1c42      	adds	r2, r0, #1
 800223c:	d101      	bne.n	8002242 <__sflush_r+0x7a>
 800223e:	682b      	ldr	r3, [r5, #0]
 8002240:	b903      	cbnz	r3, 8002244 <__sflush_r+0x7c>
 8002242:	6560      	str	r0, [r4, #84]	; 0x54
 8002244:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002246:	602f      	str	r7, [r5, #0]
 8002248:	2900      	cmp	r1, #0
 800224a:	d0ca      	beq.n	80021e2 <__sflush_r+0x1a>
 800224c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002250:	4299      	cmp	r1, r3
 8002252:	d002      	beq.n	800225a <__sflush_r+0x92>
 8002254:	4628      	mov	r0, r5
 8002256:	f000 f997 	bl	8002588 <_free_r>
 800225a:	2000      	movs	r0, #0
 800225c:	6360      	str	r0, [r4, #52]	; 0x34
 800225e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002262:	6a21      	ldr	r1, [r4, #32]
 8002264:	2301      	movs	r3, #1
 8002266:	4628      	mov	r0, r5
 8002268:	47b0      	blx	r6
 800226a:	1c41      	adds	r1, r0, #1
 800226c:	d1c6      	bne.n	80021fc <__sflush_r+0x34>
 800226e:	682b      	ldr	r3, [r5, #0]
 8002270:	2b00      	cmp	r3, #0
 8002272:	d0c3      	beq.n	80021fc <__sflush_r+0x34>
 8002274:	2b1d      	cmp	r3, #29
 8002276:	d001      	beq.n	800227c <__sflush_r+0xb4>
 8002278:	2b16      	cmp	r3, #22
 800227a:	d101      	bne.n	8002280 <__sflush_r+0xb8>
 800227c:	602f      	str	r7, [r5, #0]
 800227e:	e7b0      	b.n	80021e2 <__sflush_r+0x1a>
 8002280:	89a3      	ldrh	r3, [r4, #12]
 8002282:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002286:	81a3      	strh	r3, [r4, #12]
 8002288:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800228c:	690f      	ldr	r7, [r1, #16]
 800228e:	2f00      	cmp	r7, #0
 8002290:	d0a7      	beq.n	80021e2 <__sflush_r+0x1a>
 8002292:	0793      	lsls	r3, r2, #30
 8002294:	680e      	ldr	r6, [r1, #0]
 8002296:	bf08      	it	eq
 8002298:	694b      	ldreq	r3, [r1, #20]
 800229a:	600f      	str	r7, [r1, #0]
 800229c:	bf18      	it	ne
 800229e:	2300      	movne	r3, #0
 80022a0:	eba6 0807 	sub.w	r8, r6, r7
 80022a4:	608b      	str	r3, [r1, #8]
 80022a6:	f1b8 0f00 	cmp.w	r8, #0
 80022aa:	dd9a      	ble.n	80021e2 <__sflush_r+0x1a>
 80022ac:	4643      	mov	r3, r8
 80022ae:	463a      	mov	r2, r7
 80022b0:	6a21      	ldr	r1, [r4, #32]
 80022b2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80022b4:	4628      	mov	r0, r5
 80022b6:	47b0      	blx	r6
 80022b8:	2800      	cmp	r0, #0
 80022ba:	dc07      	bgt.n	80022cc <__sflush_r+0x104>
 80022bc:	89a3      	ldrh	r3, [r4, #12]
 80022be:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80022c2:	81a3      	strh	r3, [r4, #12]
 80022c4:	f04f 30ff 	mov.w	r0, #4294967295
 80022c8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80022cc:	4407      	add	r7, r0
 80022ce:	eba8 0800 	sub.w	r8, r8, r0
 80022d2:	e7e8      	b.n	80022a6 <__sflush_r+0xde>
 80022d4:	20400001 	.word	0x20400001

080022d8 <_fflush_r>:
 80022d8:	b538      	push	{r3, r4, r5, lr}
 80022da:	690b      	ldr	r3, [r1, #16]
 80022dc:	4605      	mov	r5, r0
 80022de:	460c      	mov	r4, r1
 80022e0:	b1db      	cbz	r3, 800231a <_fflush_r+0x42>
 80022e2:	b118      	cbz	r0, 80022ec <_fflush_r+0x14>
 80022e4:	6983      	ldr	r3, [r0, #24]
 80022e6:	b90b      	cbnz	r3, 80022ec <_fflush_r+0x14>
 80022e8:	f000 f860 	bl	80023ac <__sinit>
 80022ec:	4b0c      	ldr	r3, [pc, #48]	; (8002320 <_fflush_r+0x48>)
 80022ee:	429c      	cmp	r4, r3
 80022f0:	d109      	bne.n	8002306 <_fflush_r+0x2e>
 80022f2:	686c      	ldr	r4, [r5, #4]
 80022f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80022f8:	b17b      	cbz	r3, 800231a <_fflush_r+0x42>
 80022fa:	4621      	mov	r1, r4
 80022fc:	4628      	mov	r0, r5
 80022fe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002302:	f7ff bf61 	b.w	80021c8 <__sflush_r>
 8002306:	4b07      	ldr	r3, [pc, #28]	; (8002324 <_fflush_r+0x4c>)
 8002308:	429c      	cmp	r4, r3
 800230a:	d101      	bne.n	8002310 <_fflush_r+0x38>
 800230c:	68ac      	ldr	r4, [r5, #8]
 800230e:	e7f1      	b.n	80022f4 <_fflush_r+0x1c>
 8002310:	4b05      	ldr	r3, [pc, #20]	; (8002328 <_fflush_r+0x50>)
 8002312:	429c      	cmp	r4, r3
 8002314:	bf08      	it	eq
 8002316:	68ec      	ldreq	r4, [r5, #12]
 8002318:	e7ec      	b.n	80022f4 <_fflush_r+0x1c>
 800231a:	2000      	movs	r0, #0
 800231c:	bd38      	pop	{r3, r4, r5, pc}
 800231e:	bf00      	nop
 8002320:	08002910 	.word	0x08002910
 8002324:	08002930 	.word	0x08002930
 8002328:	080028f0 	.word	0x080028f0

0800232c <_cleanup_r>:
 800232c:	4901      	ldr	r1, [pc, #4]	; (8002334 <_cleanup_r+0x8>)
 800232e:	f000 b8a9 	b.w	8002484 <_fwalk_reent>
 8002332:	bf00      	nop
 8002334:	080022d9 	.word	0x080022d9

08002338 <std.isra.0>:
 8002338:	2300      	movs	r3, #0
 800233a:	b510      	push	{r4, lr}
 800233c:	4604      	mov	r4, r0
 800233e:	6003      	str	r3, [r0, #0]
 8002340:	6043      	str	r3, [r0, #4]
 8002342:	6083      	str	r3, [r0, #8]
 8002344:	8181      	strh	r1, [r0, #12]
 8002346:	6643      	str	r3, [r0, #100]	; 0x64
 8002348:	81c2      	strh	r2, [r0, #14]
 800234a:	6103      	str	r3, [r0, #16]
 800234c:	6143      	str	r3, [r0, #20]
 800234e:	6183      	str	r3, [r0, #24]
 8002350:	4619      	mov	r1, r3
 8002352:	2208      	movs	r2, #8
 8002354:	305c      	adds	r0, #92	; 0x5c
 8002356:	f7ff fe0b 	bl	8001f70 <memset>
 800235a:	4b05      	ldr	r3, [pc, #20]	; (8002370 <std.isra.0+0x38>)
 800235c:	6263      	str	r3, [r4, #36]	; 0x24
 800235e:	4b05      	ldr	r3, [pc, #20]	; (8002374 <std.isra.0+0x3c>)
 8002360:	62a3      	str	r3, [r4, #40]	; 0x28
 8002362:	4b05      	ldr	r3, [pc, #20]	; (8002378 <std.isra.0+0x40>)
 8002364:	62e3      	str	r3, [r4, #44]	; 0x2c
 8002366:	4b05      	ldr	r3, [pc, #20]	; (800237c <std.isra.0+0x44>)
 8002368:	6224      	str	r4, [r4, #32]
 800236a:	6323      	str	r3, [r4, #48]	; 0x30
 800236c:	bd10      	pop	{r4, pc}
 800236e:	bf00      	nop
 8002370:	08002701 	.word	0x08002701
 8002374:	08002723 	.word	0x08002723
 8002378:	0800275b 	.word	0x0800275b
 800237c:	0800277f 	.word	0x0800277f

08002380 <__sfmoreglue>:
 8002380:	b570      	push	{r4, r5, r6, lr}
 8002382:	1e4a      	subs	r2, r1, #1
 8002384:	2568      	movs	r5, #104	; 0x68
 8002386:	4355      	muls	r5, r2
 8002388:	460e      	mov	r6, r1
 800238a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800238e:	f000 f949 	bl	8002624 <_malloc_r>
 8002392:	4604      	mov	r4, r0
 8002394:	b140      	cbz	r0, 80023a8 <__sfmoreglue+0x28>
 8002396:	2100      	movs	r1, #0
 8002398:	e880 0042 	stmia.w	r0, {r1, r6}
 800239c:	300c      	adds	r0, #12
 800239e:	60a0      	str	r0, [r4, #8]
 80023a0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80023a4:	f7ff fde4 	bl	8001f70 <memset>
 80023a8:	4620      	mov	r0, r4
 80023aa:	bd70      	pop	{r4, r5, r6, pc}

080023ac <__sinit>:
 80023ac:	6983      	ldr	r3, [r0, #24]
 80023ae:	b510      	push	{r4, lr}
 80023b0:	4604      	mov	r4, r0
 80023b2:	bb33      	cbnz	r3, 8002402 <__sinit+0x56>
 80023b4:	6483      	str	r3, [r0, #72]	; 0x48
 80023b6:	64c3      	str	r3, [r0, #76]	; 0x4c
 80023b8:	6503      	str	r3, [r0, #80]	; 0x50
 80023ba:	4b12      	ldr	r3, [pc, #72]	; (8002404 <__sinit+0x58>)
 80023bc:	4a12      	ldr	r2, [pc, #72]	; (8002408 <__sinit+0x5c>)
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	6282      	str	r2, [r0, #40]	; 0x28
 80023c2:	4298      	cmp	r0, r3
 80023c4:	bf04      	itt	eq
 80023c6:	2301      	moveq	r3, #1
 80023c8:	6183      	streq	r3, [r0, #24]
 80023ca:	f000 f81f 	bl	800240c <__sfp>
 80023ce:	6060      	str	r0, [r4, #4]
 80023d0:	4620      	mov	r0, r4
 80023d2:	f000 f81b 	bl	800240c <__sfp>
 80023d6:	60a0      	str	r0, [r4, #8]
 80023d8:	4620      	mov	r0, r4
 80023da:	f000 f817 	bl	800240c <__sfp>
 80023de:	2200      	movs	r2, #0
 80023e0:	60e0      	str	r0, [r4, #12]
 80023e2:	2104      	movs	r1, #4
 80023e4:	6860      	ldr	r0, [r4, #4]
 80023e6:	f7ff ffa7 	bl	8002338 <std.isra.0>
 80023ea:	2201      	movs	r2, #1
 80023ec:	2109      	movs	r1, #9
 80023ee:	68a0      	ldr	r0, [r4, #8]
 80023f0:	f7ff ffa2 	bl	8002338 <std.isra.0>
 80023f4:	2202      	movs	r2, #2
 80023f6:	2112      	movs	r1, #18
 80023f8:	68e0      	ldr	r0, [r4, #12]
 80023fa:	f7ff ff9d 	bl	8002338 <std.isra.0>
 80023fe:	2301      	movs	r3, #1
 8002400:	61a3      	str	r3, [r4, #24]
 8002402:	bd10      	pop	{r4, pc}
 8002404:	080028ec 	.word	0x080028ec
 8002408:	0800232d 	.word	0x0800232d

0800240c <__sfp>:
 800240c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800240e:	4b1c      	ldr	r3, [pc, #112]	; (8002480 <__sfp+0x74>)
 8002410:	681e      	ldr	r6, [r3, #0]
 8002412:	69b3      	ldr	r3, [r6, #24]
 8002414:	4607      	mov	r7, r0
 8002416:	b913      	cbnz	r3, 800241e <__sfp+0x12>
 8002418:	4630      	mov	r0, r6
 800241a:	f7ff ffc7 	bl	80023ac <__sinit>
 800241e:	3648      	adds	r6, #72	; 0x48
 8002420:	68b4      	ldr	r4, [r6, #8]
 8002422:	6873      	ldr	r3, [r6, #4]
 8002424:	3b01      	subs	r3, #1
 8002426:	d503      	bpl.n	8002430 <__sfp+0x24>
 8002428:	6833      	ldr	r3, [r6, #0]
 800242a:	b133      	cbz	r3, 800243a <__sfp+0x2e>
 800242c:	6836      	ldr	r6, [r6, #0]
 800242e:	e7f7      	b.n	8002420 <__sfp+0x14>
 8002430:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002434:	b16d      	cbz	r5, 8002452 <__sfp+0x46>
 8002436:	3468      	adds	r4, #104	; 0x68
 8002438:	e7f4      	b.n	8002424 <__sfp+0x18>
 800243a:	2104      	movs	r1, #4
 800243c:	4638      	mov	r0, r7
 800243e:	f7ff ff9f 	bl	8002380 <__sfmoreglue>
 8002442:	6030      	str	r0, [r6, #0]
 8002444:	2800      	cmp	r0, #0
 8002446:	d1f1      	bne.n	800242c <__sfp+0x20>
 8002448:	230c      	movs	r3, #12
 800244a:	603b      	str	r3, [r7, #0]
 800244c:	4604      	mov	r4, r0
 800244e:	4620      	mov	r0, r4
 8002450:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002452:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002456:	81e3      	strh	r3, [r4, #14]
 8002458:	2301      	movs	r3, #1
 800245a:	81a3      	strh	r3, [r4, #12]
 800245c:	6665      	str	r5, [r4, #100]	; 0x64
 800245e:	6025      	str	r5, [r4, #0]
 8002460:	60a5      	str	r5, [r4, #8]
 8002462:	6065      	str	r5, [r4, #4]
 8002464:	6125      	str	r5, [r4, #16]
 8002466:	6165      	str	r5, [r4, #20]
 8002468:	61a5      	str	r5, [r4, #24]
 800246a:	2208      	movs	r2, #8
 800246c:	4629      	mov	r1, r5
 800246e:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002472:	f7ff fd7d 	bl	8001f70 <memset>
 8002476:	6365      	str	r5, [r4, #52]	; 0x34
 8002478:	63a5      	str	r5, [r4, #56]	; 0x38
 800247a:	64a5      	str	r5, [r4, #72]	; 0x48
 800247c:	64e5      	str	r5, [r4, #76]	; 0x4c
 800247e:	e7e6      	b.n	800244e <__sfp+0x42>
 8002480:	080028ec 	.word	0x080028ec

08002484 <_fwalk_reent>:
 8002484:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002488:	4680      	mov	r8, r0
 800248a:	4689      	mov	r9, r1
 800248c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002490:	2600      	movs	r6, #0
 8002492:	b914      	cbnz	r4, 800249a <_fwalk_reent+0x16>
 8002494:	4630      	mov	r0, r6
 8002496:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800249a:	68a5      	ldr	r5, [r4, #8]
 800249c:	6867      	ldr	r7, [r4, #4]
 800249e:	3f01      	subs	r7, #1
 80024a0:	d501      	bpl.n	80024a6 <_fwalk_reent+0x22>
 80024a2:	6824      	ldr	r4, [r4, #0]
 80024a4:	e7f5      	b.n	8002492 <_fwalk_reent+0xe>
 80024a6:	89ab      	ldrh	r3, [r5, #12]
 80024a8:	2b01      	cmp	r3, #1
 80024aa:	d907      	bls.n	80024bc <_fwalk_reent+0x38>
 80024ac:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80024b0:	3301      	adds	r3, #1
 80024b2:	d003      	beq.n	80024bc <_fwalk_reent+0x38>
 80024b4:	4629      	mov	r1, r5
 80024b6:	4640      	mov	r0, r8
 80024b8:	47c8      	blx	r9
 80024ba:	4306      	orrs	r6, r0
 80024bc:	3568      	adds	r5, #104	; 0x68
 80024be:	e7ee      	b.n	800249e <_fwalk_reent+0x1a>

080024c0 <__swhatbuf_r>:
 80024c0:	b570      	push	{r4, r5, r6, lr}
 80024c2:	460e      	mov	r6, r1
 80024c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80024c8:	2900      	cmp	r1, #0
 80024ca:	b090      	sub	sp, #64	; 0x40
 80024cc:	4614      	mov	r4, r2
 80024ce:	461d      	mov	r5, r3
 80024d0:	da07      	bge.n	80024e2 <__swhatbuf_r+0x22>
 80024d2:	2300      	movs	r3, #0
 80024d4:	602b      	str	r3, [r5, #0]
 80024d6:	89b3      	ldrh	r3, [r6, #12]
 80024d8:	061a      	lsls	r2, r3, #24
 80024da:	d410      	bmi.n	80024fe <__swhatbuf_r+0x3e>
 80024dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80024e0:	e00e      	b.n	8002500 <__swhatbuf_r+0x40>
 80024e2:	aa01      	add	r2, sp, #4
 80024e4:	f000 f972 	bl	80027cc <_fstat_r>
 80024e8:	2800      	cmp	r0, #0
 80024ea:	dbf2      	blt.n	80024d2 <__swhatbuf_r+0x12>
 80024ec:	9a02      	ldr	r2, [sp, #8]
 80024ee:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80024f2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80024f6:	425a      	negs	r2, r3
 80024f8:	415a      	adcs	r2, r3
 80024fa:	602a      	str	r2, [r5, #0]
 80024fc:	e7ee      	b.n	80024dc <__swhatbuf_r+0x1c>
 80024fe:	2340      	movs	r3, #64	; 0x40
 8002500:	2000      	movs	r0, #0
 8002502:	6023      	str	r3, [r4, #0]
 8002504:	b010      	add	sp, #64	; 0x40
 8002506:	bd70      	pop	{r4, r5, r6, pc}

08002508 <__smakebuf_r>:
 8002508:	898b      	ldrh	r3, [r1, #12]
 800250a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800250c:	079d      	lsls	r5, r3, #30
 800250e:	4606      	mov	r6, r0
 8002510:	460c      	mov	r4, r1
 8002512:	d507      	bpl.n	8002524 <__smakebuf_r+0x1c>
 8002514:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8002518:	6023      	str	r3, [r4, #0]
 800251a:	6123      	str	r3, [r4, #16]
 800251c:	2301      	movs	r3, #1
 800251e:	6163      	str	r3, [r4, #20]
 8002520:	b002      	add	sp, #8
 8002522:	bd70      	pop	{r4, r5, r6, pc}
 8002524:	ab01      	add	r3, sp, #4
 8002526:	466a      	mov	r2, sp
 8002528:	f7ff ffca 	bl	80024c0 <__swhatbuf_r>
 800252c:	9900      	ldr	r1, [sp, #0]
 800252e:	4605      	mov	r5, r0
 8002530:	4630      	mov	r0, r6
 8002532:	f000 f877 	bl	8002624 <_malloc_r>
 8002536:	b948      	cbnz	r0, 800254c <__smakebuf_r+0x44>
 8002538:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800253c:	059a      	lsls	r2, r3, #22
 800253e:	d4ef      	bmi.n	8002520 <__smakebuf_r+0x18>
 8002540:	f023 0303 	bic.w	r3, r3, #3
 8002544:	f043 0302 	orr.w	r3, r3, #2
 8002548:	81a3      	strh	r3, [r4, #12]
 800254a:	e7e3      	b.n	8002514 <__smakebuf_r+0xc>
 800254c:	4b0d      	ldr	r3, [pc, #52]	; (8002584 <__smakebuf_r+0x7c>)
 800254e:	62b3      	str	r3, [r6, #40]	; 0x28
 8002550:	89a3      	ldrh	r3, [r4, #12]
 8002552:	6020      	str	r0, [r4, #0]
 8002554:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002558:	81a3      	strh	r3, [r4, #12]
 800255a:	9b00      	ldr	r3, [sp, #0]
 800255c:	6163      	str	r3, [r4, #20]
 800255e:	9b01      	ldr	r3, [sp, #4]
 8002560:	6120      	str	r0, [r4, #16]
 8002562:	b15b      	cbz	r3, 800257c <__smakebuf_r+0x74>
 8002564:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002568:	4630      	mov	r0, r6
 800256a:	f000 f941 	bl	80027f0 <_isatty_r>
 800256e:	b128      	cbz	r0, 800257c <__smakebuf_r+0x74>
 8002570:	89a3      	ldrh	r3, [r4, #12]
 8002572:	f023 0303 	bic.w	r3, r3, #3
 8002576:	f043 0301 	orr.w	r3, r3, #1
 800257a:	81a3      	strh	r3, [r4, #12]
 800257c:	89a3      	ldrh	r3, [r4, #12]
 800257e:	431d      	orrs	r5, r3
 8002580:	81a5      	strh	r5, [r4, #12]
 8002582:	e7cd      	b.n	8002520 <__smakebuf_r+0x18>
 8002584:	0800232d 	.word	0x0800232d

08002588 <_free_r>:
 8002588:	b538      	push	{r3, r4, r5, lr}
 800258a:	4605      	mov	r5, r0
 800258c:	2900      	cmp	r1, #0
 800258e:	d045      	beq.n	800261c <_free_r+0x94>
 8002590:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002594:	1f0c      	subs	r4, r1, #4
 8002596:	2b00      	cmp	r3, #0
 8002598:	bfb8      	it	lt
 800259a:	18e4      	addlt	r4, r4, r3
 800259c:	f000 f94a 	bl	8002834 <__malloc_lock>
 80025a0:	4a1f      	ldr	r2, [pc, #124]	; (8002620 <_free_r+0x98>)
 80025a2:	6813      	ldr	r3, [r2, #0]
 80025a4:	4610      	mov	r0, r2
 80025a6:	b933      	cbnz	r3, 80025b6 <_free_r+0x2e>
 80025a8:	6063      	str	r3, [r4, #4]
 80025aa:	6014      	str	r4, [r2, #0]
 80025ac:	4628      	mov	r0, r5
 80025ae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80025b2:	f000 b940 	b.w	8002836 <__malloc_unlock>
 80025b6:	42a3      	cmp	r3, r4
 80025b8:	d90c      	bls.n	80025d4 <_free_r+0x4c>
 80025ba:	6821      	ldr	r1, [r4, #0]
 80025bc:	1862      	adds	r2, r4, r1
 80025be:	4293      	cmp	r3, r2
 80025c0:	bf04      	itt	eq
 80025c2:	681a      	ldreq	r2, [r3, #0]
 80025c4:	685b      	ldreq	r3, [r3, #4]
 80025c6:	6063      	str	r3, [r4, #4]
 80025c8:	bf04      	itt	eq
 80025ca:	1852      	addeq	r2, r2, r1
 80025cc:	6022      	streq	r2, [r4, #0]
 80025ce:	6004      	str	r4, [r0, #0]
 80025d0:	e7ec      	b.n	80025ac <_free_r+0x24>
 80025d2:	4613      	mov	r3, r2
 80025d4:	685a      	ldr	r2, [r3, #4]
 80025d6:	b10a      	cbz	r2, 80025dc <_free_r+0x54>
 80025d8:	42a2      	cmp	r2, r4
 80025da:	d9fa      	bls.n	80025d2 <_free_r+0x4a>
 80025dc:	6819      	ldr	r1, [r3, #0]
 80025de:	1858      	adds	r0, r3, r1
 80025e0:	42a0      	cmp	r0, r4
 80025e2:	d10b      	bne.n	80025fc <_free_r+0x74>
 80025e4:	6820      	ldr	r0, [r4, #0]
 80025e6:	4401      	add	r1, r0
 80025e8:	1858      	adds	r0, r3, r1
 80025ea:	4282      	cmp	r2, r0
 80025ec:	6019      	str	r1, [r3, #0]
 80025ee:	d1dd      	bne.n	80025ac <_free_r+0x24>
 80025f0:	6810      	ldr	r0, [r2, #0]
 80025f2:	6852      	ldr	r2, [r2, #4]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	4401      	add	r1, r0
 80025f8:	6019      	str	r1, [r3, #0]
 80025fa:	e7d7      	b.n	80025ac <_free_r+0x24>
 80025fc:	d902      	bls.n	8002604 <_free_r+0x7c>
 80025fe:	230c      	movs	r3, #12
 8002600:	602b      	str	r3, [r5, #0]
 8002602:	e7d3      	b.n	80025ac <_free_r+0x24>
 8002604:	6820      	ldr	r0, [r4, #0]
 8002606:	1821      	adds	r1, r4, r0
 8002608:	428a      	cmp	r2, r1
 800260a:	bf04      	itt	eq
 800260c:	6811      	ldreq	r1, [r2, #0]
 800260e:	6852      	ldreq	r2, [r2, #4]
 8002610:	6062      	str	r2, [r4, #4]
 8002612:	bf04      	itt	eq
 8002614:	1809      	addeq	r1, r1, r0
 8002616:	6021      	streq	r1, [r4, #0]
 8002618:	605c      	str	r4, [r3, #4]
 800261a:	e7c7      	b.n	80025ac <_free_r+0x24>
 800261c:	bd38      	pop	{r3, r4, r5, pc}
 800261e:	bf00      	nop
 8002620:	20000490 	.word	0x20000490

08002624 <_malloc_r>:
 8002624:	b570      	push	{r4, r5, r6, lr}
 8002626:	1ccd      	adds	r5, r1, #3
 8002628:	f025 0503 	bic.w	r5, r5, #3
 800262c:	3508      	adds	r5, #8
 800262e:	2d0c      	cmp	r5, #12
 8002630:	bf38      	it	cc
 8002632:	250c      	movcc	r5, #12
 8002634:	2d00      	cmp	r5, #0
 8002636:	4606      	mov	r6, r0
 8002638:	db01      	blt.n	800263e <_malloc_r+0x1a>
 800263a:	42a9      	cmp	r1, r5
 800263c:	d903      	bls.n	8002646 <_malloc_r+0x22>
 800263e:	230c      	movs	r3, #12
 8002640:	6033      	str	r3, [r6, #0]
 8002642:	2000      	movs	r0, #0
 8002644:	bd70      	pop	{r4, r5, r6, pc}
 8002646:	f000 f8f5 	bl	8002834 <__malloc_lock>
 800264a:	4a23      	ldr	r2, [pc, #140]	; (80026d8 <_malloc_r+0xb4>)
 800264c:	6814      	ldr	r4, [r2, #0]
 800264e:	4621      	mov	r1, r4
 8002650:	b991      	cbnz	r1, 8002678 <_malloc_r+0x54>
 8002652:	4c22      	ldr	r4, [pc, #136]	; (80026dc <_malloc_r+0xb8>)
 8002654:	6823      	ldr	r3, [r4, #0]
 8002656:	b91b      	cbnz	r3, 8002660 <_malloc_r+0x3c>
 8002658:	4630      	mov	r0, r6
 800265a:	f000 f841 	bl	80026e0 <_sbrk_r>
 800265e:	6020      	str	r0, [r4, #0]
 8002660:	4629      	mov	r1, r5
 8002662:	4630      	mov	r0, r6
 8002664:	f000 f83c 	bl	80026e0 <_sbrk_r>
 8002668:	1c43      	adds	r3, r0, #1
 800266a:	d126      	bne.n	80026ba <_malloc_r+0x96>
 800266c:	230c      	movs	r3, #12
 800266e:	6033      	str	r3, [r6, #0]
 8002670:	4630      	mov	r0, r6
 8002672:	f000 f8e0 	bl	8002836 <__malloc_unlock>
 8002676:	e7e4      	b.n	8002642 <_malloc_r+0x1e>
 8002678:	680b      	ldr	r3, [r1, #0]
 800267a:	1b5b      	subs	r3, r3, r5
 800267c:	d41a      	bmi.n	80026b4 <_malloc_r+0x90>
 800267e:	2b0b      	cmp	r3, #11
 8002680:	d90f      	bls.n	80026a2 <_malloc_r+0x7e>
 8002682:	600b      	str	r3, [r1, #0]
 8002684:	50cd      	str	r5, [r1, r3]
 8002686:	18cc      	adds	r4, r1, r3
 8002688:	4630      	mov	r0, r6
 800268a:	f000 f8d4 	bl	8002836 <__malloc_unlock>
 800268e:	f104 000b 	add.w	r0, r4, #11
 8002692:	1d23      	adds	r3, r4, #4
 8002694:	f020 0007 	bic.w	r0, r0, #7
 8002698:	1ac3      	subs	r3, r0, r3
 800269a:	d01b      	beq.n	80026d4 <_malloc_r+0xb0>
 800269c:	425a      	negs	r2, r3
 800269e:	50e2      	str	r2, [r4, r3]
 80026a0:	bd70      	pop	{r4, r5, r6, pc}
 80026a2:	428c      	cmp	r4, r1
 80026a4:	bf0d      	iteet	eq
 80026a6:	6863      	ldreq	r3, [r4, #4]
 80026a8:	684b      	ldrne	r3, [r1, #4]
 80026aa:	6063      	strne	r3, [r4, #4]
 80026ac:	6013      	streq	r3, [r2, #0]
 80026ae:	bf18      	it	ne
 80026b0:	460c      	movne	r4, r1
 80026b2:	e7e9      	b.n	8002688 <_malloc_r+0x64>
 80026b4:	460c      	mov	r4, r1
 80026b6:	6849      	ldr	r1, [r1, #4]
 80026b8:	e7ca      	b.n	8002650 <_malloc_r+0x2c>
 80026ba:	1cc4      	adds	r4, r0, #3
 80026bc:	f024 0403 	bic.w	r4, r4, #3
 80026c0:	42a0      	cmp	r0, r4
 80026c2:	d005      	beq.n	80026d0 <_malloc_r+0xac>
 80026c4:	1a21      	subs	r1, r4, r0
 80026c6:	4630      	mov	r0, r6
 80026c8:	f000 f80a 	bl	80026e0 <_sbrk_r>
 80026cc:	3001      	adds	r0, #1
 80026ce:	d0cd      	beq.n	800266c <_malloc_r+0x48>
 80026d0:	6025      	str	r5, [r4, #0]
 80026d2:	e7d9      	b.n	8002688 <_malloc_r+0x64>
 80026d4:	bd70      	pop	{r4, r5, r6, pc}
 80026d6:	bf00      	nop
 80026d8:	20000490 	.word	0x20000490
 80026dc:	20000494 	.word	0x20000494

080026e0 <_sbrk_r>:
 80026e0:	b538      	push	{r3, r4, r5, lr}
 80026e2:	4c06      	ldr	r4, [pc, #24]	; (80026fc <_sbrk_r+0x1c>)
 80026e4:	2300      	movs	r3, #0
 80026e6:	4605      	mov	r5, r0
 80026e8:	4608      	mov	r0, r1
 80026ea:	6023      	str	r3, [r4, #0]
 80026ec:	f7ff fa06 	bl	8001afc <_sbrk>
 80026f0:	1c43      	adds	r3, r0, #1
 80026f2:	d102      	bne.n	80026fa <_sbrk_r+0x1a>
 80026f4:	6823      	ldr	r3, [r4, #0]
 80026f6:	b103      	cbz	r3, 80026fa <_sbrk_r+0x1a>
 80026f8:	602b      	str	r3, [r5, #0]
 80026fa:	bd38      	pop	{r3, r4, r5, pc}
 80026fc:	200005f4 	.word	0x200005f4

08002700 <__sread>:
 8002700:	b510      	push	{r4, lr}
 8002702:	460c      	mov	r4, r1
 8002704:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002708:	f000 f896 	bl	8002838 <_read_r>
 800270c:	2800      	cmp	r0, #0
 800270e:	bfab      	itete	ge
 8002710:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002712:	89a3      	ldrhlt	r3, [r4, #12]
 8002714:	181b      	addge	r3, r3, r0
 8002716:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800271a:	bfac      	ite	ge
 800271c:	6563      	strge	r3, [r4, #84]	; 0x54
 800271e:	81a3      	strhlt	r3, [r4, #12]
 8002720:	bd10      	pop	{r4, pc}

08002722 <__swrite>:
 8002722:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002726:	461f      	mov	r7, r3
 8002728:	898b      	ldrh	r3, [r1, #12]
 800272a:	05db      	lsls	r3, r3, #23
 800272c:	4605      	mov	r5, r0
 800272e:	460c      	mov	r4, r1
 8002730:	4616      	mov	r6, r2
 8002732:	d505      	bpl.n	8002740 <__swrite+0x1e>
 8002734:	2302      	movs	r3, #2
 8002736:	2200      	movs	r2, #0
 8002738:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800273c:	f000 f868 	bl	8002810 <_lseek_r>
 8002740:	89a3      	ldrh	r3, [r4, #12]
 8002742:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002746:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800274a:	81a3      	strh	r3, [r4, #12]
 800274c:	4632      	mov	r2, r6
 800274e:	463b      	mov	r3, r7
 8002750:	4628      	mov	r0, r5
 8002752:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8002756:	f000 b817 	b.w	8002788 <_write_r>

0800275a <__sseek>:
 800275a:	b510      	push	{r4, lr}
 800275c:	460c      	mov	r4, r1
 800275e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002762:	f000 f855 	bl	8002810 <_lseek_r>
 8002766:	1c43      	adds	r3, r0, #1
 8002768:	89a3      	ldrh	r3, [r4, #12]
 800276a:	bf15      	itete	ne
 800276c:	6560      	strne	r0, [r4, #84]	; 0x54
 800276e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8002772:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8002776:	81a3      	strheq	r3, [r4, #12]
 8002778:	bf18      	it	ne
 800277a:	81a3      	strhne	r3, [r4, #12]
 800277c:	bd10      	pop	{r4, pc}

0800277e <__sclose>:
 800277e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002782:	f000 b813 	b.w	80027ac <_close_r>
	...

08002788 <_write_r>:
 8002788:	b538      	push	{r3, r4, r5, lr}
 800278a:	4c07      	ldr	r4, [pc, #28]	; (80027a8 <_write_r+0x20>)
 800278c:	4605      	mov	r5, r0
 800278e:	4608      	mov	r0, r1
 8002790:	4611      	mov	r1, r2
 8002792:	2200      	movs	r2, #0
 8002794:	6022      	str	r2, [r4, #0]
 8002796:	461a      	mov	r2, r3
 8002798:	f7ff f996 	bl	8001ac8 <_write>
 800279c:	1c43      	adds	r3, r0, #1
 800279e:	d102      	bne.n	80027a6 <_write_r+0x1e>
 80027a0:	6823      	ldr	r3, [r4, #0]
 80027a2:	b103      	cbz	r3, 80027a6 <_write_r+0x1e>
 80027a4:	602b      	str	r3, [r5, #0]
 80027a6:	bd38      	pop	{r3, r4, r5, pc}
 80027a8:	200005f4 	.word	0x200005f4

080027ac <_close_r>:
 80027ac:	b538      	push	{r3, r4, r5, lr}
 80027ae:	4c06      	ldr	r4, [pc, #24]	; (80027c8 <_close_r+0x1c>)
 80027b0:	2300      	movs	r3, #0
 80027b2:	4605      	mov	r5, r0
 80027b4:	4608      	mov	r0, r1
 80027b6:	6023      	str	r3, [r4, #0]
 80027b8:	f7ff f9ba 	bl	8001b30 <_close>
 80027bc:	1c43      	adds	r3, r0, #1
 80027be:	d102      	bne.n	80027c6 <_close_r+0x1a>
 80027c0:	6823      	ldr	r3, [r4, #0]
 80027c2:	b103      	cbz	r3, 80027c6 <_close_r+0x1a>
 80027c4:	602b      	str	r3, [r5, #0]
 80027c6:	bd38      	pop	{r3, r4, r5, pc}
 80027c8:	200005f4 	.word	0x200005f4

080027cc <_fstat_r>:
 80027cc:	b538      	push	{r3, r4, r5, lr}
 80027ce:	4c07      	ldr	r4, [pc, #28]	; (80027ec <_fstat_r+0x20>)
 80027d0:	2300      	movs	r3, #0
 80027d2:	4605      	mov	r5, r0
 80027d4:	4608      	mov	r0, r1
 80027d6:	4611      	mov	r1, r2
 80027d8:	6023      	str	r3, [r4, #0]
 80027da:	f7ff f9ac 	bl	8001b36 <_fstat>
 80027de:	1c43      	adds	r3, r0, #1
 80027e0:	d102      	bne.n	80027e8 <_fstat_r+0x1c>
 80027e2:	6823      	ldr	r3, [r4, #0]
 80027e4:	b103      	cbz	r3, 80027e8 <_fstat_r+0x1c>
 80027e6:	602b      	str	r3, [r5, #0]
 80027e8:	bd38      	pop	{r3, r4, r5, pc}
 80027ea:	bf00      	nop
 80027ec:	200005f4 	.word	0x200005f4

080027f0 <_isatty_r>:
 80027f0:	b538      	push	{r3, r4, r5, lr}
 80027f2:	4c06      	ldr	r4, [pc, #24]	; (800280c <_isatty_r+0x1c>)
 80027f4:	2300      	movs	r3, #0
 80027f6:	4605      	mov	r5, r0
 80027f8:	4608      	mov	r0, r1
 80027fa:	6023      	str	r3, [r4, #0]
 80027fc:	f7ff f9a0 	bl	8001b40 <_isatty>
 8002800:	1c43      	adds	r3, r0, #1
 8002802:	d102      	bne.n	800280a <_isatty_r+0x1a>
 8002804:	6823      	ldr	r3, [r4, #0]
 8002806:	b103      	cbz	r3, 800280a <_isatty_r+0x1a>
 8002808:	602b      	str	r3, [r5, #0]
 800280a:	bd38      	pop	{r3, r4, r5, pc}
 800280c:	200005f4 	.word	0x200005f4

08002810 <_lseek_r>:
 8002810:	b538      	push	{r3, r4, r5, lr}
 8002812:	4c07      	ldr	r4, [pc, #28]	; (8002830 <_lseek_r+0x20>)
 8002814:	4605      	mov	r5, r0
 8002816:	4608      	mov	r0, r1
 8002818:	4611      	mov	r1, r2
 800281a:	2200      	movs	r2, #0
 800281c:	6022      	str	r2, [r4, #0]
 800281e:	461a      	mov	r2, r3
 8002820:	f7ff f990 	bl	8001b44 <_lseek>
 8002824:	1c43      	adds	r3, r0, #1
 8002826:	d102      	bne.n	800282e <_lseek_r+0x1e>
 8002828:	6823      	ldr	r3, [r4, #0]
 800282a:	b103      	cbz	r3, 800282e <_lseek_r+0x1e>
 800282c:	602b      	str	r3, [r5, #0]
 800282e:	bd38      	pop	{r3, r4, r5, pc}
 8002830:	200005f4 	.word	0x200005f4

08002834 <__malloc_lock>:
 8002834:	4770      	bx	lr

08002836 <__malloc_unlock>:
 8002836:	4770      	bx	lr

08002838 <_read_r>:
 8002838:	b538      	push	{r3, r4, r5, lr}
 800283a:	4c07      	ldr	r4, [pc, #28]	; (8002858 <_read_r+0x20>)
 800283c:	4605      	mov	r5, r0
 800283e:	4608      	mov	r0, r1
 8002840:	4611      	mov	r1, r2
 8002842:	2200      	movs	r2, #0
 8002844:	6022      	str	r2, [r4, #0]
 8002846:	461a      	mov	r2, r3
 8002848:	f7ff f930 	bl	8001aac <_read>
 800284c:	1c43      	adds	r3, r0, #1
 800284e:	d102      	bne.n	8002856 <_read_r+0x1e>
 8002850:	6823      	ldr	r3, [r4, #0]
 8002852:	b103      	cbz	r3, 8002856 <_read_r+0x1e>
 8002854:	602b      	str	r3, [r5, #0]
 8002856:	bd38      	pop	{r3, r4, r5, pc}
 8002858:	200005f4 	.word	0x200005f4

0800285c <_init>:
 800285c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800285e:	bf00      	nop
 8002860:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002862:	bc08      	pop	{r3}
 8002864:	469e      	mov	lr, r3
 8002866:	4770      	bx	lr

08002868 <_fini>:
 8002868:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800286a:	bf00      	nop
 800286c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800286e:	bc08      	pop	{r3}
 8002870:	469e      	mov	lr, r3
 8002872:	4770      	bx	lr
