
# ðŸ“˜ Verilog 100 Days â€“ Waveform and Explanation Gallery

This document shows the waveform results and brief explanations of and gate using mux

---

## âœ… Day 39 â€“ and gate using mux

 

![or gate using mux](./images/andmux_schematic.png)

**Description:**  
the schematic of and gate using mux


 
---

### ðŸ”¬ Simulation Result

![Simulation Waveform](./images/andmux_sim.png)

**Description:**  
simulation results of and gate using mux
 
