Timing Analyzer report for top
Tue Oct 18 14:02:26 2022
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clk'
 13. Slow 1200mV 85C Model Setup: 'spi_master:spi_master_m0|sck_x2'
 14. Slow 1200mV 85C Model Hold: 'clk'
 15. Slow 1200mV 85C Model Hold: 'spi_master:spi_master_m0|sck_x2'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'clk'
 24. Slow 1200mV 0C Model Setup: 'spi_master:spi_master_m0|sck_x2'
 25. Slow 1200mV 0C Model Hold: 'clk'
 26. Slow 1200mV 0C Model Hold: 'spi_master:spi_master_m0|sck_x2'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'clk'
 34. Fast 1200mV 0C Model Setup: 'spi_master:spi_master_m0|sck_x2'
 35. Fast 1200mV 0C Model Hold: 'clk'
 36. Fast 1200mV 0C Model Hold: 'spi_master:spi_master_m0|sck_x2'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Input Ports
 51. Unconstrained Output Ports
 52. Unconstrained Input Ports
 53. Unconstrained Output Ports
 54. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; top                                                 ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.04        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
;     Processors 3-6         ;   0.7%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                           ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; Clock Name                      ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                             ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+
; clk                             ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                             ;
; spi_master:spi_master_m0|sck_x2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { spi_master:spi_master_m0|sck_x2 } ;
+---------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------+


+-----------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                    ;
+------------+-----------------+---------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note ;
+------------+-----------------+---------------------------------+------+
; 161.39 MHz ; 161.39 MHz      ; clk                             ;      ;
; 387.0 MHz  ; 387.0 MHz       ; spi_master:spi_master_m0|sck_x2 ;      ;
+------------+-----------------+---------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                      ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -5.196 ; -281.047      ;
; spi_master:spi_master_m0|sck_x2 ; -1.584 ; -22.869       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                      ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clk                             ; 0.433 ; 0.000         ;
; spi_master:spi_master_m0|sck_x2 ; 0.453 ; 0.000         ;
+---------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary        ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -116.012      ;
; spi_master:spi_master_m0|sck_x2 ; -1.487 ; -25.279       ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clk'                                                                                                                         ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.196 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.082     ; 6.115      ;
; -5.196 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 6.115      ;
; -5.193 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.615      ;
; -5.193 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.615      ;
; -5.128 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.052      ;
; -5.128 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.052      ;
; -5.128 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.052      ;
; -5.128 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 6.052      ;
; -5.128 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.052      ;
; -5.119 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.043      ;
; -5.119 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.043      ;
; -5.119 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.043      ;
; -5.119 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 6.043      ;
; -5.119 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.043      ;
; -5.096 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.020      ;
; -5.096 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.020      ;
; -5.096 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.020      ;
; -5.096 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 6.020      ;
; -5.096 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.020      ;
; -5.087 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.509      ;
; -5.087 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.509      ;
; -5.078 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.002      ;
; -5.078 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.002      ;
; -5.078 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.002      ;
; -5.078 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 6.002      ;
; -5.078 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 6.002      ;
; -5.072 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.992      ;
; -5.072 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.992      ;
; -5.072 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.992      ;
; -5.072 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.081     ; 5.992      ;
; -5.072 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.992      ;
; -5.069 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.492      ;
; -5.069 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.492      ;
; -5.069 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.492      ;
; -5.069 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.578     ; 5.492      ;
; -5.069 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.492      ;
; -5.010 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.934      ;
; -5.010 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.934      ;
; -5.010 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.934      ;
; -5.010 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.934      ;
; -5.010 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.934      ;
; -4.988 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.912      ;
; -4.988 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.912      ;
; -4.988 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.912      ;
; -4.988 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.912      ;
; -4.988 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.912      ;
; -4.987 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[2] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.906      ;
; -4.984 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.908      ;
; -4.984 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.908      ;
; -4.984 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.908      ;
; -4.984 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.908      ;
; -4.984 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.908      ;
; -4.984 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[2] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.406      ;
; -4.963 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.386      ;
; -4.963 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.386      ;
; -4.963 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.386      ;
; -4.963 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.578     ; 5.386      ;
; -4.963 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.386      ;
; -4.958 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.877      ;
; -4.958 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.877      ;
; -4.946 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.865      ;
; -4.946 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.865      ;
; -4.944 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.366      ;
; -4.944 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.366      ;
; -4.883 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.306      ;
; -4.883 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.306      ;
; -4.883 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.306      ;
; -4.883 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.578     ; 5.306      ;
; -4.883 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.578     ; 5.306      ;
; -4.878 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|state_main[2] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.300      ;
; -4.866 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.790      ;
; -4.866 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.790      ;
; -4.866 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.790      ;
; -4.866 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.790      ;
; -4.866 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.790      ;
; -4.858 ; oled_ctrl:oled_ctrl_m0|state_sub[0]  ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.778      ;
; -4.858 ; oled_ctrl:oled_ctrl_m0|state_sub[0]  ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.081     ; 5.778      ;
; -4.857 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.781      ;
; -4.857 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.781      ;
; -4.857 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.781      ;
; -4.857 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.781      ;
; -4.857 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.781      ;
; -4.856 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.780      ;
; -4.856 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.780      ;
; -4.856 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.780      ;
; -4.856 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.077     ; 5.780      ;
; -4.856 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.077     ; 5.780      ;
; -4.834 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.754      ;
; -4.834 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.754      ;
; -4.834 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.754      ;
; -4.834 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.081     ; 5.754      ;
; -4.834 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.754      ;
; -4.832 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.254      ;
; -4.832 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.579     ; 5.254      ;
; -4.825 ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.744      ;
; -4.825 ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.082     ; 5.744      ;
; -4.822 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.742      ;
; -4.822 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.742      ;
; -4.822 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.081     ; 5.742      ;
; -4.822 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.081     ; 5.742      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                          ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.584 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.504      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.492 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.525      ;
; -1.353 ; oled_ctrl:oled_ctrl_m0|send_data[3]     ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.430     ; 1.914      ;
; -1.331 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 2.253      ;
; -1.329 ; oled_ctrl:oled_ctrl_m0|send_data[2]     ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.430     ; 1.890      ;
; -1.298 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.050      ; 2.339      ;
; -1.286 ; oled_ctrl:oled_ctrl_m0|send_data[6]     ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.473     ; 1.804      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.284 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.204      ;
; -1.276 ; oled_ctrl:oled_ctrl_m0|send_data[1]     ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.430     ; 1.837      ;
; -1.214 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 2.136      ;
; -1.213 ; oled_ctrl:oled_ctrl_m0|send_data[0]     ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.465     ; 1.739      ;
; -1.211 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 2.131      ;
; -1.180 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 2.102      ;
; -1.141 ; oled_ctrl:oled_ctrl_m0|send_data[7]     ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.429     ; 1.703      ;
; -1.090 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 2.012      ;
; -1.082 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 2.004      ;
; -1.055 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.975      ;
; -1.039 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 1.961      ;
; -1.012 ; oled_ctrl:oled_ctrl_m0|send_dc          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.045      ;
; -1.010 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.050      ; 2.051      ;
; -0.959 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 1.881      ;
; -0.944 ; oled_ctrl:oled_ctrl_m0|send_data[5]     ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.021      ; 1.956      ;
; -0.851 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.050      ; 1.892      ;
; -0.807 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.043      ; 1.841      ;
; -0.779 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.043      ; 1.813      ;
; -0.743 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.663      ;
; -0.729 ; oled_ctrl:oled_ctrl_m0|send_data[4]     ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.021      ; 1.741      ;
; -0.710 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.079     ; 1.632      ;
; -0.608 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.529      ;
; -0.539 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.095     ; 1.445      ;
; -0.508 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.429      ;
; -0.488 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.409      ;
; -0.479 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.400      ;
; -0.479 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.400      ;
; -0.409 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 1.442      ;
; -0.381 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.301      ;
; -0.353 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.273      ;
; -0.312 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.232      ;
; -0.311 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.231      ;
; -0.286 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.206      ;
; -0.266 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.186      ;
; -0.264 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.184      ;
; -0.195 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 1.116      ;
; -0.149 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.069      ;
; -0.147 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 1.067      ;
; -0.038 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.959      ;
; 0.013  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.907      ;
; 0.013  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.907      ;
; 0.062  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.858      ;
; 0.062  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.858      ;
; 0.063  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.858      ;
; 0.098  ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.822      ;
; 0.098  ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.081     ; 0.822      ;
; 0.099  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.080     ; 0.822      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clk'                                                                                                                           ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.433 ; oled_ctrl:oled_ctrl_m0|send_data[0]   ; oled_ctrl:oled_ctrl_m0|send_data[0]   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.433 ; oled_ctrl:oled_ctrl_m0|send_data[6]   ; oled_ctrl:oled_ctrl_m0|send_data[6]   ; clk          ; clk         ; 0.000        ; 0.101      ; 0.746      ;
; 0.453 ; oled_ctrl:oled_ctrl_m0|page_cnt[3]    ; oled_ctrl:oled_ctrl_m0|page_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; oled_ctrl:oled_ctrl_m0|page_cnt[1]    ; oled_ctrl:oled_ctrl_m0|page_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; oled_ctrl:oled_ctrl_m0|page_cnt[2]    ; oled_ctrl:oled_ctrl_m0|page_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; oled_ctrl:oled_ctrl_m0|state_main[2]  ; oled_ctrl:oled_ctrl_m0|state_main[2]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; oled_ctrl:oled_ctrl_m0|state_main[0]  ; oled_ctrl:oled_ctrl_m0|state_main[0]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; oled_ctrl:oled_ctrl_m0|state_main[1]  ; oled_ctrl:oled_ctrl_m0|state_main[1]  ; clk          ; clk         ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|send_dc        ; oled_ctrl:oled_ctrl_m0|send_dc        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|state_rst      ; oled_ctrl:oled_ctrl_m0|state_rst      ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|send_en        ; oled_ctrl:oled_ctrl_m0|send_en        ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|pre_state[1]   ; oled_ctrl:oled_ctrl_m0|pre_state[1]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|state_sub[1]   ; oled_ctrl:oled_ctrl_m0|state_sub[1]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|pre_state[0]   ; oled_ctrl:oled_ctrl_m0|pre_state[0]   ; clk          ; clk         ; 0.000        ; 0.080      ; 0.746      ;
; 0.515 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|clk_delay[9] ; clk          ; clk         ; 0.000        ; 0.081      ; 0.808      ;
; 0.643 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.433      ;
; 0.652 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.442      ;
; 0.704 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]   ; clk          ; clk         ; 0.000        ; 0.081      ; 0.997      ;
; 0.747 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.041      ;
; 0.758 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.071      ;
; 0.760 ; spi_master:spi_master_m0|clk_delay[0] ; spi_master:spi_master_m0|clk_delay[0] ; clk          ; clk         ; 0.000        ; 0.101      ; 1.073      ;
; 0.760 ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.760 ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; oled_ctrl:oled_ctrl_m0|clk_delay[7]   ; oled_ctrl:oled_ctrl_m0|clk_delay[7]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.762 ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.054      ;
; 0.763 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.763 ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.055      ;
; 0.764 ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.764 ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.056      ;
; 0.765 ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.765 ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.057      ;
; 0.766 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.059      ;
; 0.766 ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.766 ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.058      ;
; 0.767 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.767 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.059      ;
; 0.768 ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.081      ;
; 0.772 ; spi_master:spi_master_m0|clk_delay[2] ; spi_master:spi_master_m0|clk_delay[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.065      ;
; 0.776 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.089      ;
; 0.779 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.072      ;
; 0.783 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.573      ;
; 0.792 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.582      ;
; 0.798 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]    ; oled_ctrl:oled_ctrl_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.111      ;
; 0.923 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.713      ;
; 0.941 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.731      ;
; 0.950 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.263      ;
; 0.969 ; oled_ctrl:oled_ctrl_m0|send_cnt[8]    ; oled_ctrl:oled_ctrl_m0|send_cnt[8]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.262      ;
; 0.970 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]    ; oled_ctrl:oled_ctrl_m0|send_cnt[9]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.263      ;
; 0.974 ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.287      ;
; 0.991 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.781      ;
; 0.993 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.081      ; 1.286      ;
; 0.999 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.292      ;
; 1.077 ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.080      ; 1.369      ;
; 1.081 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.871      ;
; 1.099 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.081      ; 1.392      ;
; 1.101 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.101 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.394      ;
; 1.102 ; spi_master:spi_master_m0|clk_delay[1] ; spi_master:spi_master_m0|clk_delay[2] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.395      ;
; 1.109 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[9] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.402      ;
; 1.113 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.426      ;
; 1.115 ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.115 ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.408      ;
; 1.118 ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; clk          ; clk         ; 0.000        ; 0.078      ; 1.408      ;
; 1.118 ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.118 ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.410      ;
; 1.119 ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.119 ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.411      ;
; 1.124 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.418      ;
; 1.125 ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.417      ;
; 1.127 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.420      ;
; 1.127 ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.127 ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.419      ;
; 1.128 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.128 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.420      ;
; 1.131 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.578      ; 1.921      ;
; 1.133 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.081      ; 1.426      ;
; 1.134 ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; clk          ; clk         ; 0.000        ; 0.081      ; 1.427      ;
; 1.136 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.429      ;
; 1.137 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.450      ;
; 1.137 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.137 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.080      ; 1.429      ;
; 1.146 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.101      ; 1.459      ;
; 1.150 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.081      ; 1.443      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                          ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.453 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.746      ;
; 0.454 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.758      ;
; 0.466 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.758      ;
; 0.493 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.786      ;
; 0.493 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.786      ;
; 0.569 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 0.861      ;
; 0.642 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.935      ;
; 0.644 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 0.937      ;
; 0.724 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.016      ;
; 0.740 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.033      ;
; 0.741 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.034      ;
; 0.742 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.035      ;
; 0.742 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.035      ;
; 0.755 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.049      ;
; 0.827 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 1.339      ;
; 0.850 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.142      ;
; 0.850 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.142      ;
; 0.868 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.160      ;
; 1.001 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.293      ;
; 1.002 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.294      ;
; 1.012 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.305      ;
; 1.033 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.081      ; 1.326      ;
; 1.044 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.336      ;
; 1.056 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.079      ; 1.347      ;
; 1.092 ; oled_ctrl:oled_ctrl_m0|send_data[4]     ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.250      ; 1.584      ;
; 1.126 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.418      ;
; 1.129 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.421      ;
; 1.159 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.451      ;
; 1.161 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.453      ;
; 1.174 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 1.686      ;
; 1.185 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.477      ;
; 1.185 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.477      ;
; 1.193 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.278      ; 1.713      ;
; 1.194 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 1.706      ;
; 1.268 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.095      ; 1.575      ;
; 1.309 ; oled_ctrl:oled_ctrl_m0|send_data[5]     ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.250      ; 1.801      ;
; 1.364 ; oled_ctrl:oled_ctrl_m0|send_dc          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 1.876      ;
; 1.380 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.278      ; 1.900      ;
; 1.412 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.094      ; 1.718      ;
; 1.472 ; oled_ctrl:oled_ctrl_m0|send_data[7]     ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.181     ; 1.533      ;
; 1.518 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.810      ;
; 1.546 ; oled_ctrl:oled_ctrl_m0|send_data[0]     ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.216     ; 1.572      ;
; 1.568 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.094      ; 1.874      ;
; 1.621 ; oled_ctrl:oled_ctrl_m0|send_data[6]     ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.224     ; 1.639      ;
; 1.628 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.094      ; 1.934      ;
; 1.649 ; oled_ctrl:oled_ctrl_m0|send_data[1]     ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.182     ; 1.709      ;
; 1.662 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.094      ; 1.968      ;
; 1.662 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.278      ; 2.182      ;
; 1.667 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 1.959      ;
; 1.682 ; oled_ctrl:oled_ctrl_m0|send_data[2]     ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.182     ; 1.742      ;
; 1.714 ; oled_ctrl:oled_ctrl_m0|send_data[3]     ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.182     ; 1.774      ;
; 1.719 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.095      ; 2.026      ;
; 1.745 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.094      ; 2.051      ;
; 1.766 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.094      ; 2.072      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.029 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.270      ; 2.541      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
; 2.174 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.080      ; 2.466      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                               ;
+------------+-----------------+---------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                      ; Note                                           ;
+------------+-----------------+---------------------------------+------------------------------------------------+
; 171.03 MHz ; 171.03 MHz      ; clk                             ;                                                ;
; 417.01 MHz ; 402.09 MHz      ; spi_master:spi_master_m0|sck_x2 ; limit due to minimum period restriction (tmin) ;
+------------+-----------------+---------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -4.847 ; -255.749      ;
; spi_master:spi_master_m0|sck_x2 ; -1.398 ; -20.173       ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clk                             ; 0.383 ; 0.000         ;
; spi_master:spi_master_m0|sck_x2 ; 0.402 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -116.012      ;
; spi_master:spi_master_m0|sck_x2 ; -1.487 ; -25.279       ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clk'                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.847 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.543     ; 5.306      ;
; -4.846 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.543     ; 5.305      ;
; -4.824 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.754      ;
; -4.823 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.753      ;
; -4.749 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.543     ; 5.208      ;
; -4.748 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.543     ; 5.207      ;
; -4.745 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.676      ;
; -4.745 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.676      ;
; -4.745 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.676      ;
; -4.745 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.676      ;
; -4.745 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.676      ;
; -4.737 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.668      ;
; -4.737 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.668      ;
; -4.737 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.668      ;
; -4.737 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.668      ;
; -4.737 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.668      ;
; -4.718 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.543     ; 5.177      ;
; -4.718 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.543     ; 5.177      ;
; -4.718 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.543     ; 5.177      ;
; -4.718 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.543     ; 5.177      ;
; -4.718 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.543     ; 5.177      ;
; -4.714 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.645      ;
; -4.714 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.645      ;
; -4.714 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.645      ;
; -4.714 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.645      ;
; -4.714 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.645      ;
; -4.695 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.625      ;
; -4.695 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.625      ;
; -4.695 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.625      ;
; -4.695 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.072     ; 5.625      ;
; -4.695 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.625      ;
; -4.693 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.624      ;
; -4.693 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.624      ;
; -4.693 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.624      ;
; -4.693 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.624      ;
; -4.693 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.624      ;
; -4.646 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[2] ; clk          ; clk         ; 1.000        ; -0.543     ; 5.105      ;
; -4.628 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.559      ;
; -4.628 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.559      ;
; -4.628 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.559      ;
; -4.628 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.559      ;
; -4.628 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.559      ;
; -4.623 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[2] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.553      ;
; -4.622 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.552      ;
; -4.621 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.551      ;
; -4.620 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.543     ; 5.079      ;
; -4.620 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.543     ; 5.079      ;
; -4.620 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.543     ; 5.079      ;
; -4.620 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.543     ; 5.079      ;
; -4.620 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.543     ; 5.079      ;
; -4.618 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.549      ;
; -4.618 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.549      ;
; -4.618 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.549      ;
; -4.618 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.549      ;
; -4.618 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.549      ;
; -4.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.536      ;
; -4.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.536      ;
; -4.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.536      ;
; -4.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.536      ;
; -4.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.536      ;
; -4.593 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.543     ; 5.052      ;
; -4.592 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.543     ; 5.051      ;
; -4.590 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.520      ;
; -4.589 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.519      ;
; -4.548 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|state_main[2] ; clk          ; clk         ; 1.000        ; -0.543     ; 5.007      ;
; -4.526 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.543     ; 4.985      ;
; -4.525 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.543     ; 4.984      ;
; -4.523 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.543     ; 4.982      ;
; -4.523 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.543     ; 4.982      ;
; -4.523 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.543     ; 4.982      ;
; -4.523 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.543     ; 4.982      ;
; -4.523 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.543     ; 4.982      ;
; -4.509 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.440      ;
; -4.509 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.440      ;
; -4.509 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.440      ;
; -4.509 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.440      ;
; -4.509 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.440      ;
; -4.506 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.437      ;
; -4.506 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.437      ;
; -4.506 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.437      ;
; -4.506 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.437      ;
; -4.506 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.437      ;
; -4.497 ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.427      ;
; -4.496 ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.072     ; 5.426      ;
; -4.493 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.423      ;
; -4.493 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.423      ;
; -4.493 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.423      ;
; -4.493 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.072     ; 5.423      ;
; -4.493 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.423      ;
; -4.491 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.422      ;
; -4.491 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.422      ;
; -4.491 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.422      ;
; -4.491 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.071     ; 5.422      ;
; -4.491 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.071     ; 5.422      ;
; -4.461 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.391      ;
; -4.461 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.391      ;
; -4.461 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.391      ;
; -4.461 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.072     ; 5.391      ;
; -4.461 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.072     ; 5.391      ;
; -4.453 ; oled_ctrl:oled_ctrl_m0|send_cnt[6]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.543     ; 4.912      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.398 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.327      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.362 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 2.388      ;
; -1.251 ; oled_ctrl:oled_ctrl_m0|send_data[3]     ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.405     ; 1.838      ;
; -1.218 ; oled_ctrl:oled_ctrl_m0|send_data[2]     ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.405     ; 1.805      ;
; -1.212 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 2.144      ;
; -1.194 ; oled_ctrl:oled_ctrl_m0|send_data[6]     ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.450     ; 1.736      ;
; -1.190 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 2.224      ;
; -1.165 ; oled_ctrl:oled_ctrl_m0|send_data[1]     ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.405     ; 1.752      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.140 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 2.069      ;
; -1.064 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 1.997      ;
; -1.062 ; oled_ctrl:oled_ctrl_m0|send_data[0]     ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.442     ; 1.612      ;
; -1.057 ; oled_ctrl:oled_ctrl_m0|send_data[7]     ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.405     ; 1.644      ;
; -1.050 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 1.979      ;
; -1.040 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.972      ;
; -0.963 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.895      ;
; -0.953 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.885      ;
; -0.930 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.073     ; 1.859      ;
; -0.926 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.858      ;
; -0.922 ; oled_ctrl:oled_ctrl_m0|send_dc          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 1.948      ;
; -0.918 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 1.952      ;
; -0.870 ; oled_ctrl:oled_ctrl_m0|send_data[5]     ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.014      ; 1.876      ;
; -0.847 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.070     ; 1.779      ;
; -0.759 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.042      ; 1.793      ;
; -0.715 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.035      ; 1.742      ;
; -0.691 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.035      ; 1.718      ;
; -0.665 ; oled_ctrl:oled_ctrl_m0|send_data[4]     ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.014      ; 1.671      ;
; -0.609 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.069     ; 1.542      ;
; -0.567 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.497      ;
; -0.477 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.407      ;
; -0.460 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.085     ; 1.377      ;
; -0.406 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.337      ;
; -0.392 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.071     ; 1.323      ;
; -0.392 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.322      ;
; -0.391 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.321      ;
; -0.348 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.034      ; 1.374      ;
; -0.246 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.176      ;
; -0.221 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.151      ;
; -0.183 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.113      ;
; -0.182 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.112      ;
; -0.160 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.090      ;
; -0.138 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.068      ;
; -0.136 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.066      ;
; -0.094 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 1.024      ;
; -0.039 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.969      ;
; -0.037 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.967      ;
; 0.066  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.864      ;
; 0.104  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.826      ;
; 0.105  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.825      ;
; 0.160  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.770      ;
; 0.160  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.770      ;
; 0.185  ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.745      ;
; 0.185  ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.745      ;
; 0.185  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.072     ; 0.745      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clk'                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.383 ; oled_ctrl:oled_ctrl_m0|send_data[0]   ; oled_ctrl:oled_ctrl_m0|send_data[0]   ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.383 ; oled_ctrl:oled_ctrl_m0|send_data[6]   ; oled_ctrl:oled_ctrl_m0|send_data[6]   ; clk          ; clk         ; 0.000        ; 0.091      ; 0.669      ;
; 0.401 ; oled_ctrl:oled_ctrl_m0|page_cnt[3]    ; oled_ctrl:oled_ctrl_m0|page_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; oled_ctrl:oled_ctrl_m0|page_cnt[1]    ; oled_ctrl:oled_ctrl_m0|page_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; oled_ctrl:oled_ctrl_m0|page_cnt[2]    ; oled_ctrl:oled_ctrl_m0|page_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|send_dc        ; oled_ctrl:oled_ctrl_m0|send_dc        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|state_rst      ; oled_ctrl:oled_ctrl_m0|state_rst      ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|send_en        ; oled_ctrl:oled_ctrl_m0|send_en        ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|state_main[2]  ; oled_ctrl:oled_ctrl_m0|state_main[2]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|state_main[0]  ; oled_ctrl:oled_ctrl_m0|state_main[0]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|state_main[1]  ; oled_ctrl:oled_ctrl_m0|state_main[1]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|pre_state[1]   ; oled_ctrl:oled_ctrl_m0|pre_state[1]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|state_sub[1]   ; oled_ctrl:oled_ctrl_m0|state_sub[1]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|pre_state[0]   ; oled_ctrl:oled_ctrl_m0|pre_state[0]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.669      ;
; 0.477 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|clk_delay[9] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.744      ;
; 0.573 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.311      ;
; 0.588 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.326      ;
; 0.634 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]   ; clk          ; clk         ; 0.000        ; 0.072      ; 0.901      ;
; 0.695 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.433      ;
; 0.696 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.696 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.963      ;
; 0.697 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.964      ;
; 0.703 ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.973      ;
; 0.705 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.991      ;
; 0.706 ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; oled_ctrl:oled_ctrl_m0|clk_delay[7]   ; oled_ctrl:oled_ctrl_m0|clk_delay[7]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.975      ;
; 0.709 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.977      ;
; 0.709 ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.709 ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.976      ;
; 0.710 ; spi_master:spi_master_m0|clk_delay[0] ; spi_master:spi_master_m0|clk_delay[0] ; clk          ; clk         ; 0.000        ; 0.091      ; 0.996      ;
; 0.710 ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; clk          ; clk         ; 0.000        ; 0.073      ; 0.978      ;
; 0.710 ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.977      ;
; 0.710 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.448      ;
; 0.711 ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.712 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; clk          ; clk         ; 0.000        ; 0.072      ; 0.980      ;
; 0.713 ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.091      ; 0.999      ;
; 0.716 ; spi_master:spi_master_m0|clk_delay[2] ; spi_master:spi_master_m0|clk_delay[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 0.983      ;
; 0.719 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.091      ; 1.005      ;
; 0.725 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.072      ; 0.992      ;
; 0.744 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]    ; oled_ctrl:oled_ctrl_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.091      ; 1.030      ;
; 0.817 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.555      ;
; 0.820 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.558      ;
; 0.872 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.091      ; 1.158      ;
; 0.872 ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.091      ; 1.158      ;
; 0.877 ; oled_ctrl:oled_ctrl_m0|send_cnt[8]    ; oled_ctrl:oled_ctrl_m0|send_cnt[8]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.144      ;
; 0.882 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]    ; oled_ctrl:oled_ctrl_m0|send_cnt[9]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.149      ;
; 0.887 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.154      ;
; 0.908 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.646      ;
; 0.916 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.183      ;
; 0.942 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.680      ;
; 0.962 ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.072      ; 1.229      ;
; 0.998 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.072      ; 1.265      ;
; 1.015 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[9] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.282      ;
; 1.018 ; spi_master:spi_master_m0|clk_delay[1] ; spi_master:spi_master_m0|clk_delay[2] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.285      ;
; 1.020 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.287      ;
; 1.021 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.288      ;
; 1.026 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.294      ;
; 1.026 ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.293      ;
; 1.027 ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.295      ;
; 1.027 ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.294      ;
; 1.027 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.091      ; 1.313      ;
; 1.028 ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.295      ;
; 1.029 ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.029 ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.297      ;
; 1.029 ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.297      ;
; 1.030 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.543      ; 1.768      ;
; 1.031 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.031 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.298      ;
; 1.033 ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.033 ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.300      ;
; 1.038 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.091      ; 1.324      ;
; 1.042 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_data[1]   ; clk          ; clk         ; 0.000        ; 0.516      ; 1.753      ;
; 1.043 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.073      ; 1.311      ;
; 1.044 ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; clk          ; clk         ; 0.000        ; 0.073      ; 1.312      ;
; 1.046 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.046 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.313      ;
; 1.047 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.314      ;
; 1.047 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.072      ; 1.314      ;
; 1.052 ; spi_master:spi_master_m0|clk_delay[4] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.072      ; 1.319      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.402 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.669      ;
; 0.417 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.684      ;
; 0.417 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.684      ;
; 0.456 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.723      ;
; 0.457 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.724      ;
; 0.530 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.797      ;
; 0.600 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.867      ;
; 0.602 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.869      ;
; 0.667 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.934      ;
; 0.690 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.957      ;
; 0.690 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.957      ;
; 0.691 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.958      ;
; 0.691 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.958      ;
; 0.704 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.971      ;
; 0.705 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 0.973      ;
; 0.727 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 1.192      ;
; 0.790 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.056      ;
; 0.791 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.057      ;
; 0.792 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.058      ;
; 0.892 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 1.159      ;
; 0.893 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 1.160      ;
; 0.897 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.165      ;
; 0.917 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.073      ; 1.185      ;
; 0.943 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.069      ; 1.207      ;
; 0.966 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.072      ; 1.233      ;
; 0.968 ; oled_ctrl:oled_ctrl_m0|send_data[4]     ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.221      ; 1.414      ;
; 1.032 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.298      ;
; 1.038 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.241      ; 1.504      ;
; 1.047 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.313      ;
; 1.051 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.317      ;
; 1.053 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.319      ;
; 1.054 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.241      ; 1.520      ;
; 1.062 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.248      ; 1.535      ;
; 1.136 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.402      ;
; 1.136 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.402      ;
; 1.136 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.402      ;
; 1.148 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.085      ; 1.428      ;
; 1.169 ; oled_ctrl:oled_ctrl_m0|send_data[5]     ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.221      ; 1.615      ;
; 1.213 ; oled_ctrl:oled_ctrl_m0|send_dc          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 1.678      ;
; 1.226 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.248      ; 1.699      ;
; 1.262 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.084      ; 1.541      ;
; 1.320 ; oled_ctrl:oled_ctrl_m0|send_data[7]     ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.181     ; 1.364      ;
; 1.355 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.621      ;
; 1.399 ; oled_ctrl:oled_ctrl_m0|send_data[0]     ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.217     ; 1.407      ;
; 1.431 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.084      ; 1.710      ;
; 1.462 ; oled_ctrl:oled_ctrl_m0|send_data[6]     ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.225     ; 1.462      ;
; 1.483 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.084      ; 1.762      ;
; 1.487 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.248      ; 1.960      ;
; 1.489 ; oled_ctrl:oled_ctrl_m0|send_data[1]     ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.182     ; 1.532      ;
; 1.494 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 1.760      ;
; 1.518 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.084      ; 1.797      ;
; 1.523 ; oled_ctrl:oled_ctrl_m0|send_data[2]     ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.182     ; 1.566      ;
; 1.544 ; oled_ctrl:oled_ctrl_m0|send_data[3]     ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.182     ; 1.587      ;
; 1.563 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.085      ; 1.843      ;
; 1.586 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.084      ; 1.865      ;
; 1.605 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.084      ; 1.884      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 1.847 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.240      ; 2.312      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
; 2.000 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.071      ; 2.266      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                       ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -1.622 ; -76.712       ;
; spi_master:spi_master_m0|sck_x2 ; -0.122 ; -1.276        ;
+---------------------------------+--------+---------------+


+---------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                       ;
+---------------------------------+-------+---------------+
; Clock                           ; Slack ; End Point TNS ;
+---------------------------------+-------+---------------+
; clk                             ; 0.178 ; 0.000         ;
; spi_master:spi_master_m0|sck_x2 ; 0.187 ; 0.000         ;
+---------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+----------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary         ;
+---------------------------------+--------+---------------+
; Clock                           ; Slack  ; End Point TNS ;
+---------------------------------+--------+---------------+
; clk                             ; -3.000 ; -84.274       ;
; spi_master:spi_master_m0|sck_x2 ; -1.000 ; -17.000       ;
+---------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clk'                                                                                                                          ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                            ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.622 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.574      ;
; -1.622 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.574      ;
; -1.622 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.574      ;
; -1.622 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.574      ;
; -1.622 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.574      ;
; -1.621 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.573      ;
; -1.621 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.573      ;
; -1.621 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.573      ;
; -1.621 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.573      ;
; -1.621 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.573      ;
; -1.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.557      ;
; -1.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.557      ;
; -1.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.557      ;
; -1.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.557      ;
; -1.605 ; oled_ctrl:oled_ctrl_m0|clk_delay[28] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.557      ;
; -1.587 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.539      ;
; -1.587 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.539      ;
; -1.587 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.539      ;
; -1.587 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.539      ;
; -1.587 ; oled_ctrl:oled_ctrl_m0|clk_delay[17] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.539      ;
; -1.578 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.529      ;
; -1.577 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.528      ;
; -1.568 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.520      ;
; -1.568 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.520      ;
; -1.568 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.520      ;
; -1.568 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.520      ;
; -1.568 ; oled_ctrl:oled_ctrl_m0|clk_delay[30] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.520      ;
; -1.564 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.237     ; 2.314      ;
; -1.563 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.237     ; 2.313      ;
; -1.554 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.506      ;
; -1.554 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.506      ;
; -1.554 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.506      ;
; -1.554 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.506      ;
; -1.554 ; oled_ctrl:oled_ctrl_m0|clk_delay[24] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.506      ;
; -1.542 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.494      ;
; -1.542 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.494      ;
; -1.542 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.494      ;
; -1.542 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.494      ;
; -1.542 ; oled_ctrl:oled_ctrl_m0|clk_delay[27] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.494      ;
; -1.526 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.477      ;
; -1.526 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.477      ;
; -1.526 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.477      ;
; -1.526 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.477      ;
; -1.526 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.477      ;
; -1.520 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.237     ; 2.270      ;
; -1.519 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.237     ; 2.269      ;
; -1.512 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.237     ; 2.262      ;
; -1.512 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.237     ; 2.262      ;
; -1.512 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.237     ; 2.262      ;
; -1.512 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.237     ; 2.262      ;
; -1.512 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.237     ; 2.262      ;
; -1.511 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.463      ;
; -1.511 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.463      ;
; -1.511 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.463      ;
; -1.511 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.463      ;
; -1.511 ; oled_ctrl:oled_ctrl_m0|clk_delay[16] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.463      ;
; -1.498 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.450      ;
; -1.498 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.450      ;
; -1.498 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.450      ;
; -1.498 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.450      ;
; -1.498 ; oled_ctrl:oled_ctrl_m0|clk_delay[26] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.450      ;
; -1.495 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; oled_ctrl:oled_ctrl_m0|state_main[2] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.446      ;
; -1.486 ; oled_ctrl:oled_ctrl_m0|state_sub[0]  ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.437      ;
; -1.485 ; oled_ctrl:oled_ctrl_m0|state_sub[0]  ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.436      ;
; -1.481 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]   ; oled_ctrl:oled_ctrl_m0|state_main[2] ; clk          ; clk         ; 1.000        ; -0.237     ; 2.231      ;
; -1.480 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.237     ; 2.230      ;
; -1.480 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.431      ;
; -1.479 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.237     ; 2.229      ;
; -1.479 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.430      ;
; -1.472 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 2.424      ;
; -1.471 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.423      ;
; -1.471 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.423      ;
; -1.471 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.423      ;
; -1.471 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.423      ;
; -1.471 ; oled_ctrl:oled_ctrl_m0|clk_delay[20] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.423      ;
; -1.471 ; oled_ctrl:oled_ctrl_m0|clk_delay[31] ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 2.423      ;
; -1.471 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.035     ; 2.423      ;
; -1.470 ; oled_ctrl:oled_ctrl_m0|clk_delay[29] ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.035     ; 2.422      ;
; -1.468 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.237     ; 2.218      ;
; -1.468 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.237     ; 2.218      ;
; -1.468 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.237     ; 2.218      ;
; -1.468 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.237     ; 2.218      ;
; -1.468 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]   ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.237     ; 2.218      ;
; -1.466 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|state_main[0] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.417      ;
; -1.465 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; oled_ctrl:oled_ctrl_m0|state_main[1] ; clk          ; clk         ; 1.000        ; -0.036     ; 2.416      ;
; -1.462 ; oled_ctrl:oled_ctrl_m0|clk_delay[19] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.414      ;
; -1.462 ; oled_ctrl:oled_ctrl_m0|clk_delay[19] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.414      ;
; -1.462 ; oled_ctrl:oled_ctrl_m0|clk_delay[19] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.414      ;
; -1.462 ; oled_ctrl:oled_ctrl_m0|clk_delay[19] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.414      ;
; -1.462 ; oled_ctrl:oled_ctrl_m0|clk_delay[19] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.414      ;
; -1.456 ; oled_ctrl:oled_ctrl_m0|clk_delay[25] ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.408      ;
; -1.456 ; oled_ctrl:oled_ctrl_m0|clk_delay[25] ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.408      ;
; -1.456 ; oled_ctrl:oled_ctrl_m0|clk_delay[25] ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.408      ;
; -1.456 ; oled_ctrl:oled_ctrl_m0|clk_delay[25] ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.035     ; 2.408      ;
; -1.456 ; oled_ctrl:oled_ctrl_m0|clk_delay[25] ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.035     ; 2.408      ;
; -1.455 ; oled_ctrl:oled_ctrl_m0|clk_delay[9]  ; oled_ctrl:oled_ctrl_m0|send_cnt[8]   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.406      ;
; -1.455 ; oled_ctrl:oled_ctrl_m0|clk_delay[9]  ; oled_ctrl:oled_ctrl_m0|send_cnt[1]   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.406      ;
; -1.455 ; oled_ctrl:oled_ctrl_m0|clk_delay[9]  ; oled_ctrl:oled_ctrl_m0|send_cnt[2]   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.406      ;
; -1.455 ; oled_ctrl:oled_ctrl_m0|clk_delay[9]  ; oled_ctrl:oled_ctrl_m0|send_cnt[10]  ; clk          ; clk         ; 1.000        ; -0.036     ; 2.406      ;
; -1.455 ; oled_ctrl:oled_ctrl_m0|clk_delay[9]  ; oled_ctrl:oled_ctrl_m0|send_cnt[9]   ; clk          ; clk         ; 1.000        ; -0.036     ; 2.406      ;
+--------+--------------------------------------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                           ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack  ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.122 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 1.073      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.109 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 1.085      ;
; -0.067 ; oled_ctrl:oled_ctrl_m0|send_data[3]     ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.195     ; 0.849      ;
; -0.058 ; oled_ctrl:oled_ctrl_m0|send_data[2]     ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.195     ; 0.840      ;
; -0.056 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.002      ; 1.035      ;
; -0.036 ; oled_ctrl:oled_ctrl_m0|send_data[1]     ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.195     ; 0.818      ;
; -0.032 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.982      ;
; -0.032 ; oled_ctrl:oled_ctrl_m0|send_data[6]     ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.211     ; 0.798      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; -0.014 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.965      ;
; 0.003  ; oled_ctrl:oled_ctrl_m0|send_data[0]     ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.208     ; 0.766      ;
; 0.023  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.928      ;
; 0.028  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.922      ;
; 0.039  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.911      ;
; 0.045  ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.002      ; 0.934      ;
; 0.047  ; oled_ctrl:oled_ctrl_m0|send_data[7]     ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.196     ; 0.734      ;
; 0.060  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.890      ;
; 0.068  ; oled_ctrl:oled_ctrl_m0|send_dc          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 0.908      ;
; 0.069  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.881      ;
; 0.080  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.871      ;
; 0.097  ; oled_ctrl:oled_ctrl_m0|send_data[5]     ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.012     ; 0.868      ;
; 0.104  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.846      ;
; 0.115  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.835      ;
; 0.125  ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; 0.002      ; 0.854      ;
; 0.178  ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 0.798      ;
; 0.184  ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 0.792      ;
; 0.196  ; oled_ctrl:oled_ctrl_m0|send_data[4]     ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.012     ; 0.769      ;
; 0.240  ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.711      ;
; 0.240  ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.037     ; 0.710      ;
; 0.297  ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.043     ; 0.647      ;
; 0.320  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.631      ;
; 0.332  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.619      ;
; 0.332  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.619      ;
; 0.342  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.609      ;
; 0.343  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.608      ;
; 0.348  ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.001     ; 0.628      ;
; 0.393  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.558      ;
; 0.407  ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.544      ;
; 0.426  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.525      ;
; 0.427  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.524      ;
; 0.439  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.512      ;
; 0.441  ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.510      ;
; 0.442  ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.509      ;
; 0.501  ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.450      ;
; 0.502  ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.449      ;
; 0.503  ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.448      ;
; 0.541  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.410      ;
; 0.571  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.380      ;
; 0.572  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.379      ;
; 0.592  ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.592  ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.359      ;
; 0.601  ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.350      ;
; 0.601  ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 1.000        ; -0.036     ; 0.350      ;
+--------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clk'                                                                                                                            ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                             ; To Node                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; oled_ctrl:oled_ctrl_m0|send_data[0]   ; oled_ctrl:oled_ctrl_m0|send_data[0]   ; clk          ; clk         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; oled_ctrl:oled_ctrl_m0|send_data[6]   ; oled_ctrl:oled_ctrl_m0|send_data[6]   ; clk          ; clk         ; 0.000        ; 0.044      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|page_cnt[3]    ; oled_ctrl:oled_ctrl_m0|page_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|page_cnt[1]    ; oled_ctrl:oled_ctrl_m0|page_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|page_cnt[2]    ; oled_ctrl:oled_ctrl_m0|page_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|send_dc        ; oled_ctrl:oled_ctrl_m0|send_dc        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|state_rst      ; oled_ctrl:oled_ctrl_m0|state_rst      ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|send_en        ; oled_ctrl:oled_ctrl_m0|send_en        ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|state_main[2]  ; oled_ctrl:oled_ctrl_m0|state_main[2]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|state_main[0]  ; oled_ctrl:oled_ctrl_m0|state_main[0]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|state_main[1]  ; oled_ctrl:oled_ctrl_m0|state_main[1]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|pre_state[1]   ; oled_ctrl:oled_ctrl_m0|pre_state[1]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|state_sub[1]   ; oled_ctrl:oled_ctrl_m0|state_sub[1]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; oled_ctrl:oled_ctrl_m0|pre_state[0]   ; oled_ctrl:oled_ctrl_m0|pre_state[0]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.307      ;
; 0.209 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|clk_delay[9] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.329      ;
; 0.272 ; oled_ctrl:oled_ctrl_m0|send_cnt[10]   ; oled_ctrl:oled_ctrl_m0|send_cnt[10]   ; clk          ; clk         ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.594      ;
; 0.276 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.597      ;
; 0.299 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[5] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.300 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.420      ;
; 0.302 ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.423      ;
; 0.303 ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.424      ;
; 0.304 ; oled_ctrl:oled_ctrl_m0|clk_delay[7]   ; oled_ctrl:oled_ctrl_m0|clk_delay[7]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_master:spi_master_m0|clk_delay[0] ; spi_master:spi_master_m0|clk_delay[0] ; clk          ; clk         ; 0.000        ; 0.045      ; 0.435      ;
; 0.306 ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.426      ;
; 0.307 ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.435      ;
; 0.308 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.428      ;
; 0.310 ; spi_master:spi_master_m0|clk_delay[2] ; spi_master:spi_master_m0|clk_delay[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.438      ;
; 0.314 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.442      ;
; 0.316 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.436      ;
; 0.324 ; oled_ctrl:oled_ctrl_m0|send_cnt[0]    ; oled_ctrl:oled_ctrl_m0|send_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.452      ;
; 0.339 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.660      ;
; 0.342 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.663      ;
; 0.368 ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.496      ;
; 0.375 ; oled_ctrl:oled_ctrl_m0|send_cnt[8]    ; oled_ctrl:oled_ctrl_m0|send_cnt[8]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.495      ;
; 0.376 ; oled_ctrl:oled_ctrl_m0|send_cnt[9]    ; oled_ctrl:oled_ctrl_m0|send_cnt[9]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.496      ;
; 0.377 ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.505      ;
; 0.388 ; spi_master:spi_master_m0|clk_delay[9] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.508      ;
; 0.388 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.508      ;
; 0.399 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[3]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.720      ;
; 0.402 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.723      ;
; 0.405 ; oled_ctrl:oled_ctrl_m0|send_cnt[2]    ; oled_ctrl:oled_ctrl_m0|send_cnt[7]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.726      ;
; 0.422 ; oled_ctrl:oled_ctrl_m0|state_sub[0]   ; oled_ctrl:oled_ctrl_m0|page_cnt[0]    ; clk          ; clk         ; 0.000        ; 0.036      ; 0.542      ;
; 0.448 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|clk_delay[6] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.568      ;
; 0.449 ; spi_master:spi_master_m0|clk_delay[7] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.569      ;
; 0.451 ; spi_master:spi_master_m0|clk_delay[1] ; spi_master:spi_master_m0|clk_delay[2] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.571      ;
; 0.452 ; oled_ctrl:oled_ctrl_m0|clk_delay[1]   ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.573      ;
; 0.452 ; oled_ctrl:oled_ctrl_m0|clk_delay[15]  ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.572      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.574      ;
; 0.455 ; oled_ctrl:oled_ctrl_m0|clk_delay[23]  ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.584      ;
; 0.458 ; spi_master:spi_master_m0|clk_delay[8] ; spi_master:spi_master_m0|clk_delay[9] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; spi_master:spi_master_m0|clk_delay[3] ; spi_master:spi_master_m0|clk_delay[3] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.579      ;
; 0.463 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[3]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; oled_ctrl:oled_ctrl_m0|clk_delay[5]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.584      ;
; 0.463 ; oled_ctrl:oled_ctrl_m0|clk_delay[16]  ; oled_ctrl:oled_ctrl_m0|clk_delay[17]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; oled_ctrl:oled_ctrl_m0|clk_delay[13]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.585      ;
; 0.465 ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; oled_ctrl:oled_ctrl_m0|clk_delay[31]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; oled_ctrl:oled_ctrl_m0|clk_delay[20]  ; oled_ctrl:oled_ctrl_m0|clk_delay[21]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[25]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.786      ;
; 0.466 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[7] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[27]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[29]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.586      ;
; 0.466 ; oled_ctrl:oled_ctrl_m0|clk_delay[2]   ; oled_ctrl:oled_ctrl_m0|clk_delay[4]   ; clk          ; clk         ; 0.000        ; 0.037      ; 0.587      ;
; 0.467 ; oled_ctrl:oled_ctrl_m0|clk_delay[10]  ; oled_ctrl:oled_ctrl_m0|clk_delay[12]  ; clk          ; clk         ; 0.000        ; 0.037      ; 0.588      ;
; 0.468 ; oled_ctrl:oled_ctrl_m0|send_cnt[1]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.237      ; 0.789      ;
; 0.468 ; oled_ctrl:oled_ctrl_m0|clk_delay[24]  ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; spi_master:spi_master_m0|clk_delay[5] ; spi_master:spi_master_m0|sck_x2       ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; spi_master:spi_master_m0|clk_delay[6] ; spi_master:spi_master_m0|clk_delay[8] ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; oled_ctrl:oled_ctrl_m0|clk_delay[30]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; oled_ctrl:oled_ctrl_m0|clk_delay[26]  ; oled_ctrl:oled_ctrl_m0|clk_delay[28]  ; clk          ; clk         ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; oled_ctrl:oled_ctrl_m0|send_cnt[5]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.600      ;
; 0.475 ; oled_ctrl:oled_ctrl_m0|send_cnt[4]    ; oled_ctrl:oled_ctrl_m0|send_cnt[6]    ; clk          ; clk         ; 0.000        ; 0.044      ; 0.603      ;
+-------+---------------------------------------+---------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'spi_master:spi_master_m0|sck_x2'                                                                                                                                           ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; Slack ; From Node                               ; To Node                                 ; Launch Clock                    ; Latch Clock                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+
; 0.187 ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.314      ;
; 0.198 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.318      ;
; 0.199 ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.319      ;
; 0.226 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.346      ;
; 0.254 ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.374      ;
; 0.256 ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.376      ;
; 0.278 ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.398      ;
; 0.295 ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.416      ;
; 0.296 ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.416      ;
; 0.304 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.425      ;
; 0.306 ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.426      ;
; 0.315 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 0.532      ;
; 0.338 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.458      ;
; 0.338 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.458      ;
; 0.339 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.459      ;
; 0.394 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.514      ;
; 0.397 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.517      ;
; 0.397 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.517      ;
; 0.403 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.523      ;
; 0.421 ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.037      ; 0.542      ;
; 0.430 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_cs         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.550      ;
; 0.443 ; oled_ctrl:oled_ctrl_m0|send_data[4]     ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.093      ; 0.650      ;
; 0.446 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.566      ;
; 0.449 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.569      ;
; 0.449 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_cs         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 0.666      ;
; 0.450 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|state[0]       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 0.667      ;
; 0.459 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.106      ; 0.679      ;
; 0.463 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.583      ;
; 0.463 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.583      ;
; 0.465 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.585      ;
; 0.485 ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.043      ; 0.612      ;
; 0.519 ; oled_ctrl:oled_ctrl_m0|send_data[5]     ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.093      ; 0.726      ;
; 0.556 ; oled_ctrl:oled_ctrl_m0|send_dc          ; spi_master:spi_master_m0|spi_dc         ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 0.773      ;
; 0.560 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.106      ; 0.780      ;
; 0.572 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.043      ; 0.699      ;
; 0.594 ; oled_ctrl:oled_ctrl_m0|send_data[0]     ; spi_master:spi_master_m0|send_data_r[0] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.095     ; 0.613      ;
; 0.594 ; oled_ctrl:oled_ctrl_m0|send_data[7]     ; spi_master:spi_master_m0|spi_mosi       ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.084     ; 0.624      ;
; 0.605 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.725      ;
; 0.616 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.043      ; 0.743      ;
; 0.653 ; oled_ctrl:oled_ctrl_m0|send_data[6]     ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.099     ; 0.668      ;
; 0.654 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_dc         ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 0.774      ;
; 0.656 ; spi_master:spi_master_m0|state[1]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.043      ; 0.783      ;
; 0.658 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.043      ; 0.785      ;
; 0.662 ; oled_ctrl:oled_ctrl_m0|send_data[1]     ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.083     ; 0.693      ;
; 0.666 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|spi_sck        ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.106      ; 0.886      ;
; 0.679 ; oled_ctrl:oled_ctrl_m0|send_data[2]     ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.083     ; 0.710      ;
; 0.683 ; oled_ctrl:oled_ctrl_m0|send_data[3]     ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; -0.083     ; 0.714      ;
; 0.702 ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|spi_sck        ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.043      ; 0.829      ;
; 0.716 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[0] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.043      ; 0.843      ;
; 0.721 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|spi_mosi       ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.043      ; 0.848      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[1] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[2] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[3] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[4] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[5] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|send_data_r[6] ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[3]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[1]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[0]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.814 ; oled_ctrl:oled_ctrl_m0|send_en          ; spi_master:spi_master_m0|recv_cnt[2]    ; clk                             ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.103      ; 1.031      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[6] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[5] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[4] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[3] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[2] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|send_data_r[1] ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[2]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[0]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[1]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
; 0.883 ; spi_master:spi_master_m0|state[0]       ; spi_master:spi_master_m0|recv_cnt[3]    ; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 0.000        ; 0.036      ; 1.003      ;
+-------+-----------------------------------------+-----------------------------------------+---------------------------------+---------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                            ;
+----------------------------------+----------+-------+----------+---------+---------------------+
; Clock                            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                 ; -5.196   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clk                             ; -5.196   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  spi_master:spi_master_m0|sck_x2 ; -1.584   ; 0.187 ; N/A      ; N/A     ; -1.487              ;
; Design-wide TNS                  ; -303.916 ; 0.0   ; 0.0      ; 0.0     ; -141.291            ;
;  clk                             ; -281.047 ; 0.000 ; N/A      ; N/A     ; -116.012            ;
;  spi_master:spi_master_m0|sck_x2 ; -22.869  ; 0.000 ; N/A      ; N/A     ; -25.279             ;
+----------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oled_cs       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oled_sck      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oled_rst      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oled_dc       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oled_mosi     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rst_n                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oled_cs       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; oled_sck      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; oled_rst      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; oled_dc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; oled_mosi     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.37 V              ; -0.0346 V           ; 0.198 V                              ; 0.094 V                              ; 3.14e-10 s                  ; 2.92e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.37 V             ; -0.0346 V          ; 0.198 V                             ; 0.094 V                             ; 3.14e-10 s                 ; 2.92e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.57e-09 V                   ; 2.37 V              ; -0.00683 V          ; 0.171 V                              ; 0.018 V                              ; 4.97e-10 s                  ; 6.66e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.57e-09 V                  ; 2.37 V             ; -0.00683 V         ; 0.171 V                             ; 0.018 V                             ; 4.97e-10 s                 ; 6.66e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oled_cs       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; oled_sck      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; oled_rst      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; oled_dc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; oled_mosi     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.55e-07 V                   ; 2.35 V              ; -0.00221 V          ; 0.097 V                              ; 0.005 V                              ; 4.49e-10 s                  ; 3.85e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.55e-07 V                  ; 2.35 V             ; -0.00221 V         ; 0.097 V                             ; 0.005 V                             ; 4.49e-10 s                 ; 3.85e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.54e-07 V                   ; 2.34 V              ; -0.00774 V          ; 0.109 V                              ; 0.026 V                              ; 6.58e-10 s                  ; 8.24e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.54e-07 V                  ; 2.34 V             ; -0.00774 V         ; 0.109 V                             ; 0.026 V                             ; 6.58e-10 s                 ; 8.24e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oled_cs       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oled_sck      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oled_rst      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oled_dc       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oled_mosi     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                               ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk                             ; clk                             ; 5163     ; 0        ; 0        ; 0        ;
; spi_master:spi_master_m0|sck_x2 ; clk                             ; 130      ; 0        ; 0        ; 0        ;
; clk                             ; spi_master:spi_master_m0|sck_x2 ; 25       ; 0        ; 0        ; 0        ;
; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 70       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; From Clock                      ; To Clock                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
; clk                             ; clk                             ; 5163     ; 0        ; 0        ; 0        ;
; spi_master:spi_master_m0|sck_x2 ; clk                             ; 130      ; 0        ; 0        ; 0        ;
; clk                             ; spi_master:spi_master_m0|sck_x2 ; 25       ; 0        ; 0        ; 0        ;
; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; 70       ; 0        ; 0        ; 0        ;
+---------------------------------+---------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 65    ; 65   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 5     ; 5    ;
+---------------------------------+-------+------+


+----------------------------------------------------------------------------------------+
; Clock Status Summary                                                                   ;
+---------------------------------+---------------------------------+------+-------------+
; Target                          ; Clock                           ; Type ; Status      ;
+---------------------------------+---------------------------------+------+-------------+
; clk                             ; clk                             ; Base ; Constrained ;
; spi_master:spi_master_m0|sck_x2 ; spi_master:spi_master_m0|sck_x2 ; Base ; Constrained ;
+---------------------------------+---------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oled_cs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oled_dc     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oled_mosi   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oled_rst    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oled_sck    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; rst_n      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oled_cs     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oled_dc     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oled_mosi   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oled_rst    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oled_sck    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 18 14:02:25 2022
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'top.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name spi_master:spi_master_m0|sck_x2 spi_master:spi_master_m0|sck_x2
    Info (332105): create_clock -period 1.000 -name clk clk
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -5.196
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.196            -281.047 clk 
    Info (332119):    -1.584             -22.869 spi_master:spi_master_m0|sck_x2 
Info (332146): Worst-case hold slack is 0.433
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.433               0.000 clk 
    Info (332119):     0.453               0.000 spi_master:spi_master_m0|sck_x2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -116.012 clk 
    Info (332119):    -1.487             -25.279 spi_master:spi_master_m0|sck_x2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.847
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.847            -255.749 clk 
    Info (332119):    -1.398             -20.173 spi_master:spi_master_m0|sck_x2 
Info (332146): Worst-case hold slack is 0.383
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.383               0.000 clk 
    Info (332119):     0.402               0.000 spi_master:spi_master_m0|sck_x2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -116.012 clk 
    Info (332119):    -1.487             -25.279 spi_master:spi_master_m0|sck_x2 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.622
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.622             -76.712 clk 
    Info (332119):    -0.122              -1.276 spi_master:spi_master_m0|sck_x2 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clk 
    Info (332119):     0.187               0.000 spi_master:spi_master_m0|sck_x2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -84.274 clk 
    Info (332119):    -1.000             -17.000 spi_master:spi_master_m0|sck_x2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4785 megabytes
    Info: Processing ended: Tue Oct 18 14:02:26 2022
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


