read_verilog case5
current_design case5
source case5.sdc
source ../tmp/parallel_execute_file > ../tmp/parallel_execute_file.rpt

exit
