{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418924042947 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418924042947 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 18 14:34:02 2014 " "Processing started: Thu Dec 18 14:34:02 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418924042947 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418924042947 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa " "Command: quartus_map --read_settings_files=on --write_settings_files=off core-musa -c musa" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418924042947 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1418924044191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/reset_delay.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/reset_delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 Reset_Delay " "Found entity 1: Reset_Delay" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/Reset_Delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_read_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_read_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Read_FSM " "Found entity 1: LCD_Read_FSM" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" { { "Info" "ISGN_ENTITY_NAME" "1 sp_ram_with_init " "Found entity 1: sp_ram_with_init" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/sp_ram_with_init.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044425 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v 2 2 " "Found 2 design units, including 2 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin_to_asc_hex " "Found entity 1: bin_to_asc_hex" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044441 ""} { "Info" "ISGN_ENTITY_NAME" "2 bin_to_asc_hex_tb " "Found entity 2: bin_to_asc_hex_tb" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/util/bin_to_asc_hex.v" 90 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_mem_read " "Found entity 1: lcd_mem_read" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044441 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux35.v 1 1 " "Found 1 design units, including 1 entities, in source file mux35.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux35 " "Found entity 1: mux35" {  } { { "mux35.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux35.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux32.v 1 1 " "Found 1 design units, including 1 entities, in source file mux32.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux32 " "Found entity 1: mux32" {  } { { "mux32.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6.v 1 1 " "Found 1 design units, including 1 entities, in source file mux6.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux6 " "Found entity 1: mux6" {  } { { "mux6.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux6.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044472 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux18.v 1 1 " "Found 1 design units, including 1 entities, in source file mux18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux18 " "Found entity 1: mux18" {  } { { "mux18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3_18.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3_18.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3_18 " "Found entity 1: mux3_18" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044503 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(26) " "Verilog HDL information at control_unit_microprogramed.v(26): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418924044519 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "control_unit_microprogramed.v(326) " "Verilog HDL information at control_unit_microprogramed.v(326): always construct contains both blocking and non-blocking assignments" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 326 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1418924044519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit_microprogramed.v 1 1 " "Found 1 design units, including 1 entities, in source file control_unit_microprogramed.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_unit_microprogramed " "Found entity 1: control_unit_microprogramed" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "musa.v 1 1 " "Found 1 design units, including 1 entities, in source file musa.v" { { "Info" "ISGN_ENTITY_NAME" "1 musa " "Found entity 1: musa" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "stack.v 1 1 " "Found 1 design units, including 1 entities, in source file stack.v" { { "Info" "ISGN_ENTITY_NAME" "1 stack " "Found entity 1: stack" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registers_bank.v 1 1 " "Found 1 design units, including 1 entities, in source file registers_bank.v" { { "Info" "ISGN_ENTITY_NAME" "1 registers_bank " "Found entity 1: registers_bank" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_5.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5 " "Found entity 1: mux_5" {  } { { "mux_5.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux_5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador_jpc.v 1 1 " "Found 1 design units, including 1 entities, in source file somador_jpc.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador_jpc " "Found entity 1: somador_jpc" {  } { { "somador_jpc.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/somador_jpc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lcd " "Found entity 1: mux_lcd" {  } { { "mux_lcd.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux_lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924044581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924044581 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "musa.v(295) " "Verilog HDL Instantiation warning at musa.v(295): instance has no name" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 295 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1418924044597 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "musa " "Elaborating entity \"musa\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418924044769 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "flag_reg musa.v(51) " "Verilog HDL warning at musa.v(51): object flag_reg used but never assigned" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1418924044784 "|musa"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "flag_reg 0 musa.v(51) " "Net \"flag_reg\" at musa.v(51) has no driver or initial value, using a default initial value '0'" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 51 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1418924044800 "|musa"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit_microprogramed control_unit_microprogramed:cum01 " "Elaborating entity \"control_unit_microprogramed\" for hierarchy \"control_unit_microprogramed:cum01\"" {  } { { "musa.v" "cum01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924044878 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "brfl_control control_unit_microprogramed.v(26) " "Verilog HDL Always Construct warning at control_unit_microprogramed.v(26): inferring latch(es) for variable \"brfl_control\", which holds its previous value in one or more paths through the always construct" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924044878 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "brfl_control control_unit_microprogramed.v(26) " "Inferred latch for \"brfl_control\" at control_unit_microprogramed.v(26)" {  } { { "control_unit_microprogramed.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/control_unit_microprogramed.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044878 "|musa|control_unit_microprogramed:cum01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu01 " "Elaborating entity \"alu\" for hierarchy \"alu:alu01\"" {  } { { "musa.v" "alu01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924044878 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "alu.v(36) " "Verilog HDL Case Statement warning at alu.v(36): incomplete case statement has no default case item" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "result alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"result\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "flags_out alu.v(36) " "Verilog HDL Always Construct warning at alu.v(36): inferring latch(es) for variable \"flags_out\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu.v(36) " "Inferred latch for \"result\[0\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu.v(36) " "Inferred latch for \"result\[1\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu.v(36) " "Inferred latch for \"result\[2\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu.v(36) " "Inferred latch for \"result\[3\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu.v(36) " "Inferred latch for \"result\[4\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[5\] alu.v(36) " "Inferred latch for \"result\[5\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[6\] alu.v(36) " "Inferred latch for \"result\[6\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[7\] alu.v(36) " "Inferred latch for \"result\[7\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[8\] alu.v(36) " "Inferred latch for \"result\[8\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[9\] alu.v(36) " "Inferred latch for \"result\[9\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[10\] alu.v(36) " "Inferred latch for \"result\[10\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[11\] alu.v(36) " "Inferred latch for \"result\[11\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[12\] alu.v(36) " "Inferred latch for \"result\[12\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[13\] alu.v(36) " "Inferred latch for \"result\[13\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[14\] alu.v(36) " "Inferred latch for \"result\[14\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[15\] alu.v(36) " "Inferred latch for \"result\[15\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[16\] alu.v(36) " "Inferred latch for \"result\[16\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[17\] alu.v(36) " "Inferred latch for \"result\[17\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[18\] alu.v(36) " "Inferred latch for \"result\[18\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[19\] alu.v(36) " "Inferred latch for \"result\[19\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[20\] alu.v(36) " "Inferred latch for \"result\[20\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[21\] alu.v(36) " "Inferred latch for \"result\[21\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[22\] alu.v(36) " "Inferred latch for \"result\[22\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[23\] alu.v(36) " "Inferred latch for \"result\[23\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[24\] alu.v(36) " "Inferred latch for \"result\[24\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[25\] alu.v(36) " "Inferred latch for \"result\[25\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[26\] alu.v(36) " "Inferred latch for \"result\[26\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[27\] alu.v(36) " "Inferred latch for \"result\[27\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[28\] alu.v(36) " "Inferred latch for \"result\[28\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[29\] alu.v(36) " "Inferred latch for \"result\[29\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[30\] alu.v(36) " "Inferred latch for \"result\[30\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[31\] alu.v(36) " "Inferred latch for \"result\[31\]\" at alu.v(36)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[0\] alu.v(60) " "Inferred latch for \"flags_out\[0\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[1\] alu.v(60) " "Inferred latch for \"flags_out\[1\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flags_out\[2\] alu.v(60) " "Inferred latch for \"flags_out\[2\]\" at alu.v(60)" {  } { { "alu.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/alu.v" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924044894 "|musa|alu:alu01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory data_memory:data_memory01 " "Elaborating entity \"data_memory\" for hierarchy \"data_memory:data_memory01\"" {  } { { "musa.v" "data_memory01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924044894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram data_memory:data_memory01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"data_memory:data_memory01\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "altsyncram_component" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_memory:data_memory01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"data_memory:data_memory01\|altsyncram:altsyncram_component\"" {  } { { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_memory:data_memory01\|altsyncram:altsyncram_component " "Instantiated megafunction \"data_memory:data_memory01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file data_memory.mif " "Parameter \"init_file\" = \"data_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045034 ""}  } { { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418924045034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_61i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_61i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_61i1 " "Found entity 1: altsyncram_61i1" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924045284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924045284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_61i1 data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated " "Elaborating entity \"altsyncram_61i1\" for hierarchy \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045300 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instruction_memory.v 1 1 " "Using design file instruction_memory.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory " "Found entity 1: instruction_memory" {  } { { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924045347 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418924045347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_memory instruction_memory:instruction_memory01 " "Elaborating entity \"instruction_memory\" for hierarchy \"instruction_memory:instruction_memory01\"" {  } { { "musa.v" "instruction_memory01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "altsyncram_component" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\"" {  } { { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component " "Instantiated megafunction \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file instruction_memory.mif " "Parameter \"init_file\" = \"instruction_memory.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045394 ""}  } { { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418924045394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hka1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hka1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hka1 " "Found entity 1: altsyncram_hka1" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924045628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418924045628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_hka1 instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated " "Elaborating entity \"altsyncram_hka1\" for hierarchy \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registers_bank registers_bank:rb01 " "Elaborating entity \"registers_bank\" for hierarchy \"registers_bank:rb01\"" {  } { { "musa.v" "rb01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045644 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "write_data registers_bank.v(57) " "Verilog HDL Always Construct warning at registers_bank.v(57): variable \"write_data\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RD registers_bank.v(57) " "Verilog HDL Always Construct warning at registers_bank.v(57): variable \"RD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RS registers_bank.v(60) " "Verilog HDL Always Construct warning at registers_bank.v(60): variable \"RS\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 60 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "RT registers_bank.v(61) " "Verilog HDL Always Construct warning at registers_bank.v(61): variable \"RT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_1 registers_bank.v(54) " "Verilog HDL Always Construct warning at registers_bank.v(54): inferring latch(es) for variable \"data_1\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "data_2 registers_bank.v(54) " "Verilog HDL Always Construct warning at registers_bank.v(54): inferring latch(es) for variable \"data_2\", which holds its previous value in one or more paths through the always construct" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 54 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[0\] registers_bank.v(59) " "Inferred latch for \"data_2\[0\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[1\] registers_bank.v(59) " "Inferred latch for \"data_2\[1\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[2\] registers_bank.v(59) " "Inferred latch for \"data_2\[2\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[3\] registers_bank.v(59) " "Inferred latch for \"data_2\[3\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[4\] registers_bank.v(59) " "Inferred latch for \"data_2\[4\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[5\] registers_bank.v(59) " "Inferred latch for \"data_2\[5\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[6\] registers_bank.v(59) " "Inferred latch for \"data_2\[6\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[7\] registers_bank.v(59) " "Inferred latch for \"data_2\[7\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[8\] registers_bank.v(59) " "Inferred latch for \"data_2\[8\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[9\] registers_bank.v(59) " "Inferred latch for \"data_2\[9\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[10\] registers_bank.v(59) " "Inferred latch for \"data_2\[10\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[11\] registers_bank.v(59) " "Inferred latch for \"data_2\[11\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[12\] registers_bank.v(59) " "Inferred latch for \"data_2\[12\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[13\] registers_bank.v(59) " "Inferred latch for \"data_2\[13\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[14\] registers_bank.v(59) " "Inferred latch for \"data_2\[14\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[15\] registers_bank.v(59) " "Inferred latch for \"data_2\[15\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[16\] registers_bank.v(59) " "Inferred latch for \"data_2\[16\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[17\] registers_bank.v(59) " "Inferred latch for \"data_2\[17\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[18\] registers_bank.v(59) " "Inferred latch for \"data_2\[18\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[19\] registers_bank.v(59) " "Inferred latch for \"data_2\[19\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[20\] registers_bank.v(59) " "Inferred latch for \"data_2\[20\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[21\] registers_bank.v(59) " "Inferred latch for \"data_2\[21\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[22\] registers_bank.v(59) " "Inferred latch for \"data_2\[22\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[23\] registers_bank.v(59) " "Inferred latch for \"data_2\[23\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[24\] registers_bank.v(59) " "Inferred latch for \"data_2\[24\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[25\] registers_bank.v(59) " "Inferred latch for \"data_2\[25\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[26\] registers_bank.v(59) " "Inferred latch for \"data_2\[26\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[27\] registers_bank.v(59) " "Inferred latch for \"data_2\[27\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[28\] registers_bank.v(59) " "Inferred latch for \"data_2\[28\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[29\] registers_bank.v(59) " "Inferred latch for \"data_2\[29\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[30\] registers_bank.v(59) " "Inferred latch for \"data_2\[30\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_2\[31\] registers_bank.v(59) " "Inferred latch for \"data_2\[31\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[0\] registers_bank.v(59) " "Inferred latch for \"data_1\[0\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[1\] registers_bank.v(59) " "Inferred latch for \"data_1\[1\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[2\] registers_bank.v(59) " "Inferred latch for \"data_1\[2\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[3\] registers_bank.v(59) " "Inferred latch for \"data_1\[3\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[4\] registers_bank.v(59) " "Inferred latch for \"data_1\[4\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[5\] registers_bank.v(59) " "Inferred latch for \"data_1\[5\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[6\] registers_bank.v(59) " "Inferred latch for \"data_1\[6\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[7\] registers_bank.v(59) " "Inferred latch for \"data_1\[7\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[8\] registers_bank.v(59) " "Inferred latch for \"data_1\[8\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[9\] registers_bank.v(59) " "Inferred latch for \"data_1\[9\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[10\] registers_bank.v(59) " "Inferred latch for \"data_1\[10\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[11\] registers_bank.v(59) " "Inferred latch for \"data_1\[11\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[12\] registers_bank.v(59) " "Inferred latch for \"data_1\[12\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[13\] registers_bank.v(59) " "Inferred latch for \"data_1\[13\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[14\] registers_bank.v(59) " "Inferred latch for \"data_1\[14\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[15\] registers_bank.v(59) " "Inferred latch for \"data_1\[15\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[16\] registers_bank.v(59) " "Inferred latch for \"data_1\[16\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045659 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[17\] registers_bank.v(59) " "Inferred latch for \"data_1\[17\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[18\] registers_bank.v(59) " "Inferred latch for \"data_1\[18\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[19\] registers_bank.v(59) " "Inferred latch for \"data_1\[19\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[20\] registers_bank.v(59) " "Inferred latch for \"data_1\[20\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[21\] registers_bank.v(59) " "Inferred latch for \"data_1\[21\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[22\] registers_bank.v(59) " "Inferred latch for \"data_1\[22\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[23\] registers_bank.v(59) " "Inferred latch for \"data_1\[23\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[24\] registers_bank.v(59) " "Inferred latch for \"data_1\[24\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[25\] registers_bank.v(59) " "Inferred latch for \"data_1\[25\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[26\] registers_bank.v(59) " "Inferred latch for \"data_1\[26\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[27\] registers_bank.v(59) " "Inferred latch for \"data_1\[27\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[28\] registers_bank.v(59) " "Inferred latch for \"data_1\[28\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[29\] registers_bank.v(59) " "Inferred latch for \"data_1\[29\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[30\] registers_bank.v(59) " "Inferred latch for \"data_1\[30\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_1\[31\] registers_bank.v(59) " "Inferred latch for \"data_1\[31\]\" at registers_bank.v(59)" {  } { { "registers_bank.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/registers_bank.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045675 "|musa|registers_bank:rb01"}
{ "Warning" "WSGN_SEARCH_FILE" "sign_extend.v 1 1 " "Using design file sign_extend.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/sign_extend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924045691 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418924045691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sign_extend sign_extend:sign_extend01 " "Elaborating entity \"sign_extend\" for hierarchy \"sign_extend:sign_extend01\"" {  } { { "musa.v" "sign_extend01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 159 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045706 ""}
{ "Warning" "WSGN_SEARCH_FILE" "program_counter.v 1 1 " "Using design file program_counter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418924045737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter program_counter:pc01 " "Elaborating entity \"program_counter\" for hierarchy \"program_counter:pc01\"" {  } { { "musa.v" "pc01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045737 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "read_adress_out program_counter.v(9) " "Verilog HDL Always Construct warning at program_counter.v(9): inferring latch(es) for variable \"read_adress_out\", which holds its previous value in one or more paths through the always construct" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[0\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[0\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[1\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[1\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[2\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[2\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[3\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[3\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[4\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[4\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[5\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[5\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[6\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[6\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[7\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[7\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[8\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[8\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[9\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[9\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[10\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[10\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[11\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[11\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[12\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[12\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[13\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[13\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[14\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[14\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[15\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[15\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[16\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[16\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_adress_out\[17\] program_counter.v(9) " "Inferred latch for \"read_adress_out\[17\]\" at program_counter.v(9)" {  } { { "program_counter.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/program_counter.v" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045737 "|musa|program_counter:pc01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "stack stack:stack01 " "Elaborating entity \"stack\" for hierarchy \"stack:stack01\"" {  } { { "musa.v" "stack01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045753 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "read_PC stack.v(40) " "Verilog HDL Always Construct warning at stack.v(40): variable \"read_PC\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(40) " "Verilog HDL Always Construct warning at stack.v(40): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 40 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(41) " "Verilog HDL Always Construct warning at stack.v(41): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 41 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(47) " "Verilog HDL Always Construct warning at stack.v(47): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ptr stack.v(48) " "Verilog HDL Always Construct warning at stack.v(48): variable \"ptr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ptr stack.v(36) " "Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"ptr\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "write_PC stack.v(36) " "Verilog HDL Always Construct warning at stack.v(36): inferring latch(es) for variable \"write_PC\", which holds its previous value in one or more paths through the always construct" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[0\] stack.v(36) " "Inferred latch for \"write_PC\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[1\] stack.v(36) " "Inferred latch for \"write_PC\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[2\] stack.v(36) " "Inferred latch for \"write_PC\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[3\] stack.v(36) " "Inferred latch for \"write_PC\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[4\] stack.v(36) " "Inferred latch for \"write_PC\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[5\] stack.v(36) " "Inferred latch for \"write_PC\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[6\] stack.v(36) " "Inferred latch for \"write_PC\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[7\] stack.v(36) " "Inferred latch for \"write_PC\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[8\] stack.v(36) " "Inferred latch for \"write_PC\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[9\] stack.v(36) " "Inferred latch for \"write_PC\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[10\] stack.v(36) " "Inferred latch for \"write_PC\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[11\] stack.v(36) " "Inferred latch for \"write_PC\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[12\] stack.v(36) " "Inferred latch for \"write_PC\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[13\] stack.v(36) " "Inferred latch for \"write_PC\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[14\] stack.v(36) " "Inferred latch for \"write_PC\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[15\] stack.v(36) " "Inferred latch for \"write_PC\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[16\] stack.v(36) " "Inferred latch for \"write_PC\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_PC\[17\] stack.v(36) " "Inferred latch for \"write_PC\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[0\] stack.v(36) " "Inferred latch for \"ptr\[0\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[1\] stack.v(36) " "Inferred latch for \"ptr\[1\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[2\] stack.v(36) " "Inferred latch for \"ptr\[2\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[3\] stack.v(36) " "Inferred latch for \"ptr\[3\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[4\] stack.v(36) " "Inferred latch for \"ptr\[4\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[5\] stack.v(36) " "Inferred latch for \"ptr\[5\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[6\] stack.v(36) " "Inferred latch for \"ptr\[6\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[7\] stack.v(36) " "Inferred latch for \"ptr\[7\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[8\] stack.v(36) " "Inferred latch for \"ptr\[8\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[9\] stack.v(36) " "Inferred latch for \"ptr\[9\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045753 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[10\] stack.v(36) " "Inferred latch for \"ptr\[10\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[11\] stack.v(36) " "Inferred latch for \"ptr\[11\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[12\] stack.v(36) " "Inferred latch for \"ptr\[12\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[13\] stack.v(36) " "Inferred latch for \"ptr\[13\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[14\] stack.v(36) " "Inferred latch for \"ptr\[14\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[15\] stack.v(36) " "Inferred latch for \"ptr\[15\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[16\] stack.v(36) " "Inferred latch for \"ptr\[16\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[17\] stack.v(36) " "Inferred latch for \"ptr\[17\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[18\] stack.v(36) " "Inferred latch for \"ptr\[18\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[19\] stack.v(36) " "Inferred latch for \"ptr\[19\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[20\] stack.v(36) " "Inferred latch for \"ptr\[20\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[21\] stack.v(36) " "Inferred latch for \"ptr\[21\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[22\] stack.v(36) " "Inferred latch for \"ptr\[22\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[23\] stack.v(36) " "Inferred latch for \"ptr\[23\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[24\] stack.v(36) " "Inferred latch for \"ptr\[24\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[25\] stack.v(36) " "Inferred latch for \"ptr\[25\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[26\] stack.v(36) " "Inferred latch for \"ptr\[26\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[27\] stack.v(36) " "Inferred latch for \"ptr\[27\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[28\] stack.v(36) " "Inferred latch for \"ptr\[28\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[29\] stack.v(36) " "Inferred latch for \"ptr\[29\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[30\] stack.v(36) " "Inferred latch for \"ptr\[30\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ptr\[31\] stack.v(36) " "Inferred latch for \"ptr\[31\]\" at stack.v(36)" {  } { { "stack.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/stack.v" 36 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045769 "|musa|stack:stack01"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador somador:somador01 " "Elaborating entity \"somador\" for hierarchy \"somador:somador01\"" {  } { { "musa.v" "somador01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador_jpc somador_jpc:s_jpc01 " "Elaborating entity \"somador_jpc\" for hierarchy \"somador_jpc:s_jpc01\"" {  } { { "musa.v" "s_jpc01" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045769 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux32 mux32:mux_alu " "Elaborating entity \"mux32\" for hierarchy \"mux32:mux_alu\"" {  } { { "musa.v" "mux_alu" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6 mux6:alu_control " "Elaborating entity \"mux6\" for hierarchy \"mux6:alu_control\"" {  } { { "musa.v" "alu_control" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 229 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux3_18 mux3_18:branch_mux " "Elaborating entity \"mux3_18\" for hierarchy \"mux3_18:branch_mux\"" {  } { { "musa.v" "branch_mux" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045800 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "out mux3_18.v(10) " "Verilog HDL Always Construct warning at mux3_18.v(10): inferring latch(es) for variable \"out\", which holds its previous value in one or more paths through the always construct" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[0\] mux3_18.v(10) " "Inferred latch for \"out\[0\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[1\] mux3_18.v(10) " "Inferred latch for \"out\[1\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[2\] mux3_18.v(10) " "Inferred latch for \"out\[2\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[3\] mux3_18.v(10) " "Inferred latch for \"out\[3\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[4\] mux3_18.v(10) " "Inferred latch for \"out\[4\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[5\] mux3_18.v(10) " "Inferred latch for \"out\[5\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[6\] mux3_18.v(10) " "Inferred latch for \"out\[6\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[7\] mux3_18.v(10) " "Inferred latch for \"out\[7\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[8\] mux3_18.v(10) " "Inferred latch for \"out\[8\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[9\] mux3_18.v(10) " "Inferred latch for \"out\[9\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[10\] mux3_18.v(10) " "Inferred latch for \"out\[10\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[11\] mux3_18.v(10) " "Inferred latch for \"out\[11\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[12\] mux3_18.v(10) " "Inferred latch for \"out\[12\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[13\] mux3_18.v(10) " "Inferred latch for \"out\[13\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[14\] mux3_18.v(10) " "Inferred latch for \"out\[14\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[15\] mux3_18.v(10) " "Inferred latch for \"out\[15\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[16\] mux3_18.v(10) " "Inferred latch for \"out\[16\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "out\[17\] mux3_18.v(10) " "Inferred latch for \"out\[17\]\" at mux3_18.v(10)" {  } { { "mux3_18.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/mux3_18.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418924045800 "|musa|mux3_18:branch_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux18 mux18:somador_mux " "Elaborating entity \"mux18\" for hierarchy \"mux18:somador_mux\"" {  } { { "musa.v" "somador_mux" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5 mux_5:registers_bank_mux " "Elaborating entity \"mux_5\" for hierarchy \"mux_5:registers_bank_mux\"" {  } { { "musa.v" "registers_bank_mux" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 263 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_mem_read lcd_mem_read:lcd_mem_read_u0 " "Elaborating entity \"lcd_mem_read\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\"" {  } { { "musa.v" "lcd_mem_read_u0" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 286 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Read_FSM lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0 " "Elaborating entity \"LCD_Read_FSM\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "LCD_Read_FSM_u0" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|LCD_Read_FSM:LCD_Read_FSM_u0\|LCD_Controller:u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" "u0" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd/LCD_Read_FSM.v" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_asc_hex lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u0 " "Elaborating entity \"bin_to_asc_hex\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u0\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "bin_to_asc_hex_u0" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin_to_asc_hex lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u1 " "Elaborating entity \"bin_to_asc_hex\" for hierarchy \"lcd_mem_read:lcd_mem_read_u0\|bin_to_asc_hex:bin_to_asc_hex_u1\"" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "bin_to_asc_hex_u1" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_lcd mux_lcd:comb_119 " "Elaborating entity \"mux_lcd\" for hierarchy \"mux_lcd:comb_119\"" {  } { { "musa.v" "comb_119" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418924045862 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[0\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[1\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[2\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[3\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[4\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[5\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[6\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[7\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[8\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[9\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[10\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[11\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[12\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[13\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[14\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[15\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[16\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[17\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[18\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[19\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[20\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[21\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[22\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[23\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[24\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 562 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[25\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 584 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[26\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 606 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[27\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 628 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[28\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 650 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[29\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 672 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[30\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 694 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[31\] " "Synthesized away node \"instruction_memory:instruction_memory01\|altsyncram:altsyncram_component\|altsyncram_hka1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_hka1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_hka1.tdf" 716 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "instruction_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/instruction_memory.v" 81 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 137 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|instruction_memory:instruction_memory01|altsyncram:altsyncram_component|altsyncram_hka1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[0\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[1\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[2\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 86 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[3\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 111 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[4\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 136 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[5\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 161 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[6\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 186 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[7\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 211 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[8\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 236 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[9\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 261 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[10\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 286 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[11\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 311 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[12\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 336 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[13\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 361 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[14\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[15\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 411 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[16\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 436 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[17\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 461 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[18\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 486 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[19\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 511 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[20\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 536 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[21\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 561 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[22\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 586 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[23\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 611 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[24\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 636 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[25\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[26\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 686 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[27\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 711 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[28\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 736 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[29\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 761 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[30\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 786 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[31\] " "Synthesized away node \"data_memory:data_memory01\|altsyncram:altsyncram_component\|altsyncram_61i1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_61i1.tdf" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/db/altsyncram_61i1.tdf" 811 2 0 } } { "altsyncram.tdf" "" { Text "c:/altera/13.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "data_memory.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/data_memory.v" 85 0 0 } } { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 128 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924046425 "|musa|data_memory:data_memory01|altsyncram:altsyncram_component|altsyncram_61i1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1418924046425 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1418924046425 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1418924048117 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/ip/fpga-lcd-m8k-memory-read/rtl/lcd_mem_read.v" 44 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418924048180 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418924048180 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_on_out VCC " "Pin \"lcd_on_out\" is stuck at VCC" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418924048570 "|musa|lcd_on_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_blon_out VCC " "Pin \"lcd_blon_out\" is stuck at VCC" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418924048570 "|musa|lcd_blon_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw_out GND " "Pin \"lcd_rw_out\" is stuck at GND" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418924048570 "|musa|lcd_rw_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418924048570 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1418924048977 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "12 " "12 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418924051025 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg " "Generated suppressed messages file C:/Users/Matheus/Documents/t02-core-musa/rtl/output_files/musa.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1418924051244 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418924051634 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924051634 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk_50 " "No output dependent on input pin \"clk_50\"" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924051806 "|musa|clk_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "seletor " "No output dependent on input pin \"seletor\"" {  } { { "musa.v" "" { Text "C:/Users/Matheus/Documents/t02-core-musa/rtl/musa.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418924051806 "|musa|seletor"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418924051806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "140 " "Implemented 140 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418924051806 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418924051806 ""} { "Info" "ICUT_CUT_TM_LCELLS" "121 " "Implemented 121 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418924051806 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418924051806 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 99 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was successful. 0 errors, 99 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "393 " "Peak virtual memory: 393 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418924051947 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 18 14:34:11 2014 " "Processing ended: Thu Dec 18 14:34:11 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418924051947 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418924051947 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418924051947 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418924051947 ""}
