// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ==============================================================

// AXI4LiteS
// 0x00 : Control signals
//        bit 0  - ap_start (Read/Write/COH)
//        bit 1  - ap_done (Read/COR)
//        bit 2  - ap_idle (Read)
//        bit 3  - ap_ready (Read)
//        bit 7  - auto_restart (Read/Write)
//        others - reserved
// 0x04 : Global Interrupt Enable Register
//        bit 0  - Global Interrupt Enable (Read/Write)
//        others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//        bit 0  - Channel 0 (ap_done)
//        bit 1  - Channel 1 (ap_ready)
//        others - reserved
// 0x10 : reserved
// 0x14 : Data signal of iteration
//        bit 31~0 - iteration[31:0] (Read/Write)
// 0x18 : reserved
// 0x1c : Data signal of power_addr
//        bit 31~0 - power_addr[31:0] (Read/Write)
// 0x20 : reserved
// 0x24 : Data signal of temp_src_addr
//        bit 31~0 - temp_src_addr[31:0] (Read/Write)
// 0x28 : reserved
// 0x2c : Data signal of temp_dst_addr
//        bit 31~0 - temp_dst_addr[31:0] (Read/Write)
// 0x30 : reserved
// 0x34 : Data signal of grid_cols
//        bit 31~0 - grid_cols[31:0] (Read/Write)
// 0x38 : reserved
// 0x3c : Data signal of grid_rows
//        bit 31~0 - grid_rows[31:0] (Read/Write)
// 0x40 : reserved
// 0x44 : Data signal of border_cols
//        bit 31~0 - border_cols[31:0] (Read/Write)
// 0x48 : reserved
// 0x4c : Data signal of border_rows
//        bit 31~0 - border_rows[31:0] (Read/Write)
// 0x50 : reserved
// 0x54 : Data signal of Cap
//        bit 31~0 - Cap[31:0] (Read/Write)
// 0x58 : reserved
// 0x5c : Data signal of Rx
//        bit 31~0 - Rx[31:0] (Read/Write)
// 0x60 : reserved
// 0x64 : Data signal of Ry
//        bit 31~0 - Ry[31:0] (Read/Write)
// 0x68 : reserved
// 0x6c : Data signal of Rz
//        bit 31~0 - Rz[31:0] (Read/Write)
// 0x70 : reserved
// 0x74 : Data signal of step
//        bit 31~0 - step[31:0] (Read/Write)
// 0x78 : reserved
// 0x7c : Data signal of gridDim_x
//        bit 31~0 - gridDim_x[31:0] (Read/Write)
// 0x80 : reserved
// 0x84 : Data signal of gridDim_y
//        bit 31~0 - gridDim_y[31:0] (Read/Write)
// 0x88 : reserved
// 0x8c : Data signal of blockDim_x
//        bit 31~0 - blockDim_x[31:0] (Read/Write)
// 0x90 : reserved
// 0x94 : Data signal of blockDim_y
//        bit 31~0 - blockDim_y[31:0] (Read/Write)
// 0x98 : reserved
// 0x9c : Data signal of en_fcuda1
//        bit 31~0 - en_fcuda1[31:0] (Read/Write)
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XFCUDA_AXI4LITES_ADDR_AP_CTRL            0x00
#define XFCUDA_AXI4LITES_ADDR_GIE                0x04
#define XFCUDA_AXI4LITES_ADDR_IER                0x08
#define XFCUDA_AXI4LITES_ADDR_ISR                0x0c
#define XFCUDA_AXI4LITES_ADDR_ITERATION_DATA     0x14
#define XFCUDA_AXI4LITES_BITS_ITERATION_DATA     32
#define XFCUDA_AXI4LITES_ADDR_POWER_ADDR_DATA    0x1c
#define XFCUDA_AXI4LITES_BITS_POWER_ADDR_DATA    32
#define XFCUDA_AXI4LITES_ADDR_TEMP_SRC_ADDR_DATA 0x24
#define XFCUDA_AXI4LITES_BITS_TEMP_SRC_ADDR_DATA 32
#define XFCUDA_AXI4LITES_ADDR_TEMP_DST_ADDR_DATA 0x2c
#define XFCUDA_AXI4LITES_BITS_TEMP_DST_ADDR_DATA 32
#define XFCUDA_AXI4LITES_ADDR_GRID_COLS_DATA     0x34
#define XFCUDA_AXI4LITES_BITS_GRID_COLS_DATA     32
#define XFCUDA_AXI4LITES_ADDR_GRID_ROWS_DATA     0x3c
#define XFCUDA_AXI4LITES_BITS_GRID_ROWS_DATA     32
#define XFCUDA_AXI4LITES_ADDR_BORDER_COLS_DATA   0x44
#define XFCUDA_AXI4LITES_BITS_BORDER_COLS_DATA   32
#define XFCUDA_AXI4LITES_ADDR_BORDER_ROWS_DATA   0x4c
#define XFCUDA_AXI4LITES_BITS_BORDER_ROWS_DATA   32
#define XFCUDA_AXI4LITES_ADDR_CAP_DATA           0x54
#define XFCUDA_AXI4LITES_BITS_CAP_DATA           32
#define XFCUDA_AXI4LITES_ADDR_RX_DATA            0x5c
#define XFCUDA_AXI4LITES_BITS_RX_DATA            32
#define XFCUDA_AXI4LITES_ADDR_RY_DATA            0x64
#define XFCUDA_AXI4LITES_BITS_RY_DATA            32
#define XFCUDA_AXI4LITES_ADDR_RZ_DATA            0x6c
#define XFCUDA_AXI4LITES_BITS_RZ_DATA            32
#define XFCUDA_AXI4LITES_ADDR_STEP_DATA          0x74
#define XFCUDA_AXI4LITES_BITS_STEP_DATA          32
#define XFCUDA_AXI4LITES_ADDR_GRIDDIM_X_DATA     0x7c
#define XFCUDA_AXI4LITES_BITS_GRIDDIM_X_DATA     32
#define XFCUDA_AXI4LITES_ADDR_GRIDDIM_Y_DATA     0x84
#define XFCUDA_AXI4LITES_BITS_GRIDDIM_Y_DATA     32
#define XFCUDA_AXI4LITES_ADDR_BLOCKDIM_X_DATA    0x8c
#define XFCUDA_AXI4LITES_BITS_BLOCKDIM_X_DATA    32
#define XFCUDA_AXI4LITES_ADDR_BLOCKDIM_Y_DATA    0x94
#define XFCUDA_AXI4LITES_BITS_BLOCKDIM_Y_DATA    32
#define XFCUDA_AXI4LITES_ADDR_EN_FCUDA1_DATA     0x9c
#define XFCUDA_AXI4LITES_BITS_EN_FCUDA1_DATA     32

