 
****************************************
Report : timing
        -path full
        -delay min
        -max_paths 10
Design : rs_encoder_76_64
Version: W-2024.09-SP5
Date   : Fri Aug  1 20:23:09 2025
****************************************

Operating Conditions: tt0p8v25c   Library: saed14rvt_base_tt0p8v25c
Wire Load Model Mode: top

  Startpoint: parity_symbols_reg[10][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[11][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[10][0]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  parity_symbols_reg[10][0]/QN (SAEDRVT14_FDPRB_V3_2)     0.05       0.05 r
  U1386/X (SAEDRVT14_AN2B_MM_8)                           0.02       0.07 r
  U726/X (SAEDRVT14_NR2_MM_10)                            0.00       0.07 f
  parity_symbols_reg[11][0]/D (SAEDRVT14_FDPRB_V3_2)      0.00       0.07 f
  data arrival time                                                  0.07

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[11][0]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.07
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: parity_symbols_reg[10][2]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[11][2]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[10][2]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  parity_symbols_reg[10][2]/QN (SAEDRVT14_FDPRB_V3_2)     0.05       0.05 f
  U1287/X (SAEDRVT14_EN2_4)                               0.02       0.07 f
  U1435/X (SAEDRVT14_AN2_4)                               0.01       0.08 f
  parity_symbols_reg[11][2]/D (SAEDRVT14_FDPRBQ_V2LP_2)
                                                          0.00       0.08 f
  data arrival time                                                  0.08

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[11][2]/CK (SAEDRVT14_FDPRBQ_V2LP_2)
                                                          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: parity_symbols_reg[10][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[11][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[10][6]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  parity_symbols_reg[10][6]/QN (SAEDRVT14_FDPRB_V3_2)     0.06       0.06 f
  U756/X (SAEDRVT14_INV_S_20)                             0.01       0.07 r
  U755/X (SAEDRVT14_EN2_4)                                0.02       0.09 r
  U759/X (SAEDRVT14_NR2_MM_8)                             0.01       0.10 f
  parity_symbols_reg[11][6]/D (SAEDRVT14_FDPRBQ_V2LP_2)
                                                          0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[11][6]/CK (SAEDRVT14_FDPRBQ_V2LP_2)
                                                          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: parity_symbols_reg[8][6]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[9][6]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[8][6]/CK (SAEDRVT14_FDPRB_V3_2)      0.00       0.00 r
  parity_symbols_reg[8][6]/Q (SAEDRVT14_FDPRB_V3_2)       0.07       0.07 r
  U1594/X (SAEDRVT14_EN2_4)                               0.03       0.09 r
  U1593/X (SAEDRVT14_NR2_MM_8)                            0.01       0.10 f
  parity_symbols_reg[9][6]/D (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[9][6]/CK (SAEDRVT14_FDPRBQ_V2LP_1)
                                                          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: parity_symbols_reg[8][1]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[9][1]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[8][1]/CK (SAEDRVT14_FDPRB_V3_2)      0.00       0.00 r
  parity_symbols_reg[8][1]/Q (SAEDRVT14_FDPRB_V3_2)       0.07       0.07 r
  U1431/X (SAEDRVT14_EN2_4)                               0.03       0.09 r
  U1430/X (SAEDRVT14_NR2_MM_8)                            0.01       0.10 f
  parity_symbols_reg[9][1]/D (SAEDRVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[9][1]/CK (SAEDRVT14_FDPRBQ_V2LP_0P5)
                                                          0.00       0.00 r
  library hold time                                       0.02       0.02
  data required time                                                 0.02
  --------------------------------------------------------------------------
  data required time                                                 0.02
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: state_reg[0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg[0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_1)                 0.00       0.00 r
  state_reg[0]/Q (SAEDRVT14_FDPRBQ_V2_1)                  0.06       0.06 f
  U1894/X (SAEDRVT14_OR2_MM_1)                            0.03       0.09 f
  state_reg[0]/D (SAEDRVT14_FDPRBQ_V2_1)                  0.00       0.09 f
  data arrival time                                                  0.09

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  state_reg[0]/CK (SAEDRVT14_FDPRBQ_V2_1)                 0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.09
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: parity_symbols_reg[10][7]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[11][7]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[10][7]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  parity_symbols_reg[10][7]/Q (SAEDRVT14_FDPRB_V3_2)      0.07       0.07 r
  U1598/X (SAEDRVT14_EN2_4)                               0.03       0.09 r
  U1292/X (SAEDRVT14_NR2_MM_8)                            0.01       0.10 f
  parity_symbols_reg[11][7]/D (SAEDRVT14_FDPRB_V3_2)      0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[11][7]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: parity_symbols_reg[9][0]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[10][0]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[9][0]/CK (SAEDRVT14_FDPRB_V3_2)      0.00       0.00 r
  parity_symbols_reg[9][0]/Q (SAEDRVT14_FDPRB_V3_2)       0.07       0.07 r
  U1601/X (SAEDRVT14_EN2_4)                               0.03       0.09 r
  U1109/X (SAEDRVT14_NR2_MM_8)                            0.01       0.10 f
  parity_symbols_reg[10][0]/D (SAEDRVT14_FDPRB_V3_2)      0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[10][0]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: parity_symbols_reg[10][4]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[11][4]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[10][4]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  parity_symbols_reg[10][4]/Q (SAEDRVT14_FDPRB_V3_2)      0.07       0.07 r
  U1600/X (SAEDRVT14_EN2_4)                               0.03       0.09 r
  U1006/X (SAEDRVT14_NR2_MM_8)                            0.01       0.10 f
  parity_symbols_reg[11][4]/D (SAEDRVT14_FDPRB_V3_2)      0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[11][4]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: parity_symbols_reg[10][3]
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: parity_symbols_reg[11][3]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  rs_encoder_76_64   8000                  saed14rvt_base_tt0p8v25c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[10][3]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  parity_symbols_reg[10][3]/Q (SAEDRVT14_FDPRB_V3_2)      0.07       0.07 r
  U1596/X (SAEDRVT14_EN2_4)                               0.03       0.09 r
  U1014/X (SAEDRVT14_NR2_MM_8)                            0.01       0.10 f
  parity_symbols_reg[11][3]/D (SAEDRVT14_FDPRB_V3_2)      0.00       0.10 f
  data arrival time                                                  0.10

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  parity_symbols_reg[11][3]/CK (SAEDRVT14_FDPRB_V3_2)     0.00       0.00 r
  library hold time                                       0.01       0.01
  data required time                                                 0.01
  --------------------------------------------------------------------------
  data required time                                                 0.01
  data arrival time                                                 -0.10
  --------------------------------------------------------------------------
  slack (MET)                                                        0.08


1
