

================================================================
== Vitis HLS Report for 'forward_node1_Pipeline_VITIS_LOOP_154_1'
================================================================
* Date:           Mon Jun 12 16:50:48 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        cemit_replaced
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.916 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        7|        7|  23.331 ns|  23.331 ns|    7|    7|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_154_1  |        5|        5|         2|          1|          1|     5|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       26|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|        9|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|        9|       71|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln154_fu_97_p2         |         +|   0|  0|  10|           3|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln154_fu_91_p2        |      icmp|   0|  0|   8|           3|           3|
    |or_ln160_fu_144_p2         |        or|   0|  0|   4|           4|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  26|          12|           8|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_6_fu_48                |   9|          2|    3|          6|
    |l_strSum_blk_n           |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_6_fu_48                |  3|   0|    3|          0|
    |i_reg_162                |  3|   0|    3|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|    9|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |              Source Object              |    C Type    |
+------------------+-----+-----+------------+-----------------------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  forward_node1_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  forward_node1_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  forward_node1_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  forward_node1_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  forward_node1_Pipeline_VITIS_LOOP_154_1|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  forward_node1_Pipeline_VITIS_LOOP_154_1|  return value|
|l_strSum_dout     |   in|   64|     ap_fifo|                                 l_strSum|       pointer|
|l_strSum_empty_n  |   in|    1|     ap_fifo|                                 l_strSum|       pointer|
|l_strSum_read     |  out|    1|     ap_fifo|                                 l_strSum|       pointer|
|p_R_address0      |  out|    4|   ap_memory|                                      p_R|         array|
|p_R_ce0           |  out|    1|   ap_memory|                                      p_R|         array|
|p_R_we0           |  out|    1|   ap_memory|                                      p_R|         array|
|p_R_d0            |  out|   32|   ap_memory|                                      p_R|         array|
|p_R_address1      |  out|    4|   ap_memory|                                      p_R|         array|
|p_R_ce1           |  out|    1|   ap_memory|                                      p_R|         array|
|p_R_we1           |  out|    1|   ap_memory|                                      p_R|         array|
|p_R_d1            |  out|   32|   ap_memory|                                      p_R|         array|
+------------------+-----+-----+------------+-----------------------------------------+--------------+

