# simulate_mti.do
# invalid command name "simulate_mti.do"
# invalid command name "simulate_mti.do"
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim-64 vmap 10.4c_3 Lib Mapping Utility 2015.10 Oct 21 2015
# vmap work work 
# Modifying modelsim.ini
# Compiling Core Verilog UNISIM/Behavioral model
# QuestaSim-64 vlog 10.4c_3 Compiler 2015.10 Oct 21 2015
# Start time: 13:40:54 on Oct 26,2016
# vlog -work work ../../../instruction_memory.v 
# -- Compiling module instruction_memory
# 
# Top level modules:
# 	instruction_memory
# End time: 13:40:54 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# QuestaSim-64 vcom 10.4c_3 Compiler 2015.10 Oct 21 2015
# Start time: 13:40:54 on Oct 26,2016
# vcom -work work ../../example_design/instruction_memory_exdes.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# ** Error: ../../example_design/instruction_memory_exdes.vhd(82): Library unisim not found.
# ** Error: ../../example_design/instruction_memory_exdes.vhd(83): (vcom-1136) Unknown identifier "UNISIM".
# ** Error: ../../example_design/instruction_memory_exdes.vhd(88): VHDL Compiler exiting
# End time: 13:40:54 on Oct 26,2016, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: /cae/apps/data/mentor-2016/questasim/v10.4c_3/linux_x86_64/vcom failed.
# Error in macro ./simulate_mti.do line 53
# /cae/apps/data/mentor-2016/questasim/v10.4c_3/linux_x86_64/vcom failed.
#     while executing
# "vcom -work work ../../example_design/instruction_memory_exdes.vhd"
