This folder contains all the design and simulation Verilog files for an ALU as well as a wrapper for implementation in Zybo Z7 board.
