<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<!-- saved from url=(0016)http://localhost -->
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en-us" lang="en-us">
<head>
<meta http-equiv="Content-Type" content="text/html; charset=utf-8"/>
<meta name="DC.Type" content="topic"/>
<meta name="DC.Title" content="Named Constants for CNR Control"/>
<meta name="DC.Relation" scheme="URI" content="GUID-48D42214-B574-4DE9-BC8A-0F2A80C12D0B.html"/>
<meta name="DC.Relation" scheme="URI" content="GUID-412BA6CE-37FC-43BE-9AB3-43A6EC01CD37.html#GUID-412BA6CE-37FC-43BE-9AB3-43A6EC01CD37"/>
<meta name="DC.Relation" scheme="URI" content="http://www.intel.com/software/products/softwaredocs_feedback"/>
<meta name="DC.Format" content="XHTML"/>
<meta name="DC.Identifier" content="GUID-7C1E5669-FA4D-4612-ACCB-BBF39A72CE78"/>
<meta name="DC.Language" content="en-US"/>
<link rel="stylesheet" type="text/css" href="intel_css_styles.css"/>
<title>Named Constants for CNR Control</title>

</head>
<body id="GUID-7C1E5669-FA4D-4612-ACCB-BBF39A72CE78">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; oneAPI Math Kernel Library Developer Reference - Fortran</em></p>


<h1 class="topictitle1">Named Constants for CNR Control</h1>
<div><p>Use the conditional numerical reproducibility (CNR) functionality in 
      Intel&reg; oneAPI Math Kernel Library to obtain reproducible results from MKL routines. When enabling CNR, you choose a specific code branch of 
      Intel&reg; oneAPI Math Kernel Library that corresponds to the instruction set architecture (ISA) that you target. Use these named constants to specify the code branch and other CNR options.
    </p>

<div class="tablenoborder"><table cellpadding="4" summary="" id="TABLE_9CE70D5915D745AB87E1264827D9E2A5" frame="hsides" border="1" rules="all"><thead align="left"><tr><th class="cellrowborder" valign="top" width="33.33333333333333%" id="d918519e33"><p>Named Constant 
              </p>
</th>
<th class="cellrowborder" valign="top" width="NaN%" id="d918519e36"><p>Value 
              </p>
</th>
<th class="row-nocellborder" valign="top" width="50%" id="d918519e39"><p>Description 
              </p>
</th>
</tr>
</thead>
<tbody><tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><strong>CNR Branches</strong></td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "> </td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "> </td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_OFF</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>0 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 ">Disable CNR mode 
            </td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_BRANCH_OFF</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>1 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 ">CNR mode is disabled 
            </td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_AUTO</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>2 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p>Choose branch automatically. CNR mode uses the standard ISA-based dispatching model while ensuring fixed cache sizes, deterministic reductions, and static scheduling 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_COMPATIBLE</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>3 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p>Intel&reg; Streaming SIMD Extensions 2 (Intel&reg; SSE2) without rcpps/rsqrtps instructions 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword"> MKL_CBWR_SSE2</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>4 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p>Intel SSE2 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword"> MKL_CBWR_SSE3</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>5 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p><span>DEPRECATED. 
                </span>Intel&reg; Streaming SIMD Extensions 3 (Intel&reg; SSE3)<span>. This setting is kept for backward compatibility and is equivalent to 
                  <span class="keyword"> MKL_CBWR_SSE2</span>.</span></p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword"> MKL_CBWR_SSSE3</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>6 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p> Supplemental Streaming SIMD Extensions 3 (SSSE3) 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword"> MKL_CBWR_SSE4_1</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>7 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p> Intel&reg; Streaming SIMD Extensions 4-1 (SSE4-1) 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_SSE4_2</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>8 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p>Intel&reg; Streaming SIMD Extensions 4-2 (SSE4-2) 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword"> MKL_CBWR_AVX</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>9 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p>Intel&reg; Advanced Vector Extensions (Intel&reg; AVX) 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword"> MKL_CBWR_AVX2</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>10 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p>Intel&reg; Advanced Vector Extensions 2 (Intel&reg; AVX2) 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_AVX512_MIC</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>11 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p> Intel&reg; Advanced Vector Extensions 512 (Intel&reg; AVX-512) on Intel&reg; Xeon Phi&#8482; processors 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_AVX512</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>12 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p>Intel AVX-512 on Intel&reg; Xeon&reg; processors 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_AVX512_MIC_E1</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>13
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p> Intel&reg; Advanced Vector Extensions 512 (Intel&reg; AVX-512) for Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture) with support of AVX512_4FMAPS and AVX512_4VNNIW instruction groups enabled processors 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_AVX512_E1</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>14
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p> Intel&reg; Advanced Vector Extensions 512 (Intel&reg; AVX-512) with support of Vector Neural Network Instructions enabled processors 
              </p>
</td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><strong>CNR Flags</strong></td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "> </td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "> </td>
</tr>
<tr><td class="cellrowborder" valign="top" width="33.33333333333333%" headers="d918519e33 "><p><span class="keyword">MKL_CBWR_STRICT</span></p>
</td>
<td class="cellrowborder" valign="top" width="NaN%" headers="d918519e36 "><p>64 
              </p>
</td>
<td class="row-nocellborder" valign="top" width="50%" headers="d918519e39 "><p>Strict CNR mode enabled. See 
                <a href="GUID-D5638DE3-7577-4C6D-95FD-8FC62CB5B4ED.html">Reproducibility Conditions</a> for more information. 
              </p>
</td>
</tr>
</tbody>
</table>
</div>
<p>When specifying the CNR branch with the named constants, be aware of the following: 
    </p>
<ul id="GUID-D3E4CFBD-4B91-466E-8A2F-24F64C01E32F"><li id="LI_A47CE12AF7FA4934B15331343B146A0B"><p>Reproducible results are provided under 
          <a href="GUID-D5638DE3-7577-4C6D-95FD-8FC62CB5B4ED.html">Reproducibility Conditions</a>. 
        </p>
</li>
<li id="LI_7138906114394FBCA93184E53697B9C5"><p>Settings other than 
          <span class="keyword">MKL_CBWR_AUTO</span> or 
          <span class="keyword">MKL_CBWR_COMPATIBLE</span> are available only for Intel processors. 
        </p>
</li>
<li id="LI_B0592311FD7D4F5090ABC69F9CC37C4F"><p>Intel and Intel compatible CPUs have a few instructions, such as approximation instructions rcpps/rsqrtps, that may return different results. Setting the branch to 
          <span class="keyword">MKL_CBWR_COMPATIBLE</span>ensures that 
          Intel&reg; oneAPI Math Kernel Library does not use these instructions and forces a single Intel SSE2-only code path to be executed.
        </p>
</li>
</ul>
<p id="P_CF_12869800235462">
<div class="tablenoborder"><table cellpadding="4" summary="" id="d433e46" frame="border" border="1" cellspacing="0" rules="all"><thead align="left"><tr><th class="cellrowborder" align="left" valign="top" width="100%" id="d918519e276"><p id="d433e52">Optimization Notice 
              </p>
</th>
</tr>
</thead>
<tbody><tr><td class="bgcolor(#f5f5f5)" bgcolor="#f5f5f5" valign="top" width="100%" headers="d918519e276 "><p>Intel's compilers may or may not optimize to the same degree for non-Intel microprocessors for optimizations that are not unique to Intel microprocessors. These optimizations include SSE2, SSE3, and SSSE3 instruction sets and other optimizations. Intel does not guarantee the availability, functionality, or effectiveness of any optimization on microprocessors not manufactured by Intel. Microprocessor-dependent optimizations in this product are intended for use with Intel microprocessors. Certain optimizations not specific to Intel microarchitecture are reserved for Intel microprocessors. Please refer to the applicable product User and Reference Guides for more information regarding the specific instruction sets covered by this notice. 
              </p>
<p> Notice revision #20110804 
              </p>
</td>
</tr>
</tbody>
</table>
</div>
 This notice covers the following instruction sets: SSE2, SSE4.2, AVX2, AVX-512. 
    </p>
</div>

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong> <a href="GUID-48D42214-B574-4DE9-BC8A-0F2A80C12D0B.html">Conditional Numerical Reproducibility Control</a></div>
</div>
<div class="See Also"><h2>See Also</h2>
<div class="linklist">
<div><a href="GUID-412BA6CE-37FC-43BE-9AB3-43A6EC01CD37.html#GUID-412BA6CE-37FC-43BE-9AB3-43A6EC01CD37">Usage Examples for CNR Support Functions</a></div></div></div>
</body>
</html>
