# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir /MYSTUFF/SV-Independent-Study/sim_build -DCOCOTB_SIM=1 --top-module I2C_main --vpi --public-flat-rw --prefix Vtop -o I2C_main -LDFLAGS -Wl,-rpath,/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -L/tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --assert -Wall -Wno-DECLFILENAME --trace-fst --trace-structs -DSIMULATION -I/MYSTUFF/SV-Independent-Study /tools/oss-cad-suite/lib/python3.11/site-packages/cocotb/share/lib/verilator/verilator.cpp /MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
S     13680 4222124650841600  1745263610   659480100  1745263610   659480100 "/MYSTUFF/SV-Independent-Study/TestVerilogZ.sv"
T      5406 1407374883717401  1745263613    90364700  1745263613    90364700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.cpp"
T      3858 844424930296087  1745263613    90364700  1745263613    90364700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.h"
T      2300 844424930296104  1745263613   101456400  1745263613   101456400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop.mk"
T       669 1407374883717398  1745263613    86844400  1745263613    86844400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.cpp"
T       520 844424930296085  1745263613    85339000  1745263613    85339000 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Dpi.h"
T      7155 844424930296083  1745263613    80883600  1745263613    80883600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.cpp"
T      1293 844424930296084  1745263613    80883600  1745263613    80883600 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Syms.h"
T       290 844424930296101  1745263613   101456400  1745263613   101456400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      4355 844424930296102  1745263613   101456400  1745263613   101456400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0.cpp"
T     13470 844424930296100  1745263613   101456400  1745263613   101456400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__Trace__0__Slow.cpp"
T      2799 844424930296091  1745263613    90364700  1745263613    90364700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root.h"
T      1707 1407374883717410  1745263613    95833900  1745263613    95833900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       896 1407374883717408  1745263613    95833900  1745263613    95833900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     25930 844424930296099  1745263613   101456400  1745263613   101456400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      9136 844424930296097  1745263613    95833900  1745263613    95833900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       736 844424930296093  1745263613    95833900  1745263613    95833900 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop___024root__Slow.cpp"
T       773 844424930296090  1745263613    90364700  1745263613    90364700 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__pch.h"
T      1477 844424930296105  1745263613   101456400  1745263613   101456400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__ver.d"
T         0        0  1745263613   101456400  1745263613   101456400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop__verFiles.dat"
T      1758 844424930296103  1745263613   101456400  1745263613   101456400 "/MYSTUFF/SV-Independent-Study/sim_build/Vtop_classes.mk"
S     14474 44191571343581495  1745263322   306324600  1745246341   714083100 "/MYSTUFF/SV-Independent-Study/txuartlite.v"
S  13716000    66948  1737993248   736705071  1736302248           0 "/tools/oss-cad-suite/libexec/verilator_bin"
S      5345    75666  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    75667  1737993251    46705001  1736302248           0 "/tools/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
