Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Fri Jan  5 07:41:34 2018
| Host         : LAPTOP-QH5RPP8J running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file MIPS_CPU_control_sets_placed.rpt
| Design       : MIPS_CPU
| Device       : xc7a100t
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    51 |
| Unused register locations in slices containing registers |   112 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             421 |          165 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             323 |          131 |
| Yes          | No                    | No                     |              41 |           11 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             839 |          343 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|                Clock Signal                |                        Enable Signal                       |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------------+------------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  MEM_CONTROLL_0/inst_pause_o_reg_i_2_n_11  |                                                            | CP0_REG_0/AR[0]                                |                1 |              1 |
|  MEM_CONTROLL_0/mem_pause_o_reg_i_2_n_11   |                                                            | CP0_REG_0/AR[0]                                |                1 |              1 |
|  clk_uart_IBUF_BUFG                        | SERIAL_RECEIVER/tickgen/OversamplingTick                   |                                                |                1 |              1 |
|  MEM_to_WB_0/cause_o_reg[3]_0              |                                                            | CP0_REG_0/AR[0]                                |                1 |              1 |
|  MEM_CONTROLL_0/state_reg[1]_i_2_n_11      |                                                            |                                                |                2 |              2 |
|  CLOCK/inst/clk_out1                       |                                                            |                                                |                2 |              2 |
|  clk_uart_IBUF_BUFG                        | SERIAL_RECEIVER/tickgen/FSM_sequential_RxD_state_reg[0][0] |                                                |                2 |              4 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/cause_o_reg[22][0]                             | CP0_REG_0/AR[0]                                |                3 |              4 |
|  CLOCK/inst/clk_out1                       | EX_to_MEM_0/cause_o_reg[2][0]                              | CP0_REG_0/AR[0]                                |                2 |              4 |
|  clk_uart_IBUF_BUFG                        | SERIAL_TRANSMITTER//i__n_11                                |                                                |                2 |              4 |
|  ID_to_EX_0/reg_wt_data_o_reg[22][0]       |                                                            |                                                |                2 |              5 |
|  clk_uart_IBUF_BUFG                        | SERIAL_RECEIVER/tickgen/E[0]                               | SERIAL_RECEIVER/GapCnt[5]_i_1_n_11             |                1 |              6 |
|  MEM_CONTROLL_0/TxD_data_reg[7]            |                                                            | CP0_REG_0/AR[0]                                |                2 |              8 |
|  clk_uart_IBUF_BUFG                        | MEM_CONTROLL_0/TxD_data_reg[7]_3[0]                        |                                                |                1 |              8 |
|  clk_uart_IBUF_BUFG                        | SERIAL_RECEIVER/tickgen/RxD_data_reg[0][0]                 |                                                |                1 |              8 |
|  clk_uart_IBUF_BUFG                        | SERIAL_TRANSMITTER/tickgen/E[0]                            |                                                |                3 |              8 |
|  clk_uart_IBUF_BUFG                        | SERIAL_CONTROLL_0/data_from_serial_o[7]_i_1_n_11           |                                                |                1 |              8 |
|  clk_uart_IBUF_BUFG                        |                                                            | SERIAL_TRANSMITTER//i___0_n_11                 |                4 |             16 |
| ~n_0_2548_BUFG                             |                                                            |                                                |                5 |             20 |
|  MEM_CONTROLL_0/ram1_addr_o[0][0]          |                                                            |                                                |                6 |             20 |
|  MEM_CONTROLL_0/ram2_addr_o[0][0]          |                                                            |                                                |               12 |             20 |
|  clk_uart_IBUF_BUFG                        |                                                            |                                                |                9 |             27 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/status_o_reg[2][0]                             | CP0_REG_0/AR[0]                                |                9 |             31 |
|  MEM_CONTROLL_0/data_o_reg[31]_i_2__0_n_11 |                                                            | MEM_CONTROLL_0/data_o_reg[31]_i_3__0_n_11      |               15 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_0[0]         |                                                            |                                                |               10 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_1[0]         |                                                            |                                                |                9 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[0]_2[0]         |                                                            |                                                |               11 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_0[0]        |                                                            |                                                |               12 |             32 |
|  n_10_113_BUFG                             |                                                            | CP0_REG_0/AR[0]                                |                9 |             32 |
|  n_2_115_BUFG                              |                                                            | CP0_REG_0/AR[0]                                |               12 |             32 |
|  n_5_2383_BUFG                             |                                                            | CP0_REG_0/AR[0]                                |               15 |             32 |
|  n_6_2826_BUFG                             |                                                            | CP0_REG_0/AR[0]                                |                9 |             32 |
|  n_7_2739_BUFG                             |                                                            | CP0_REG_0/AR[0]                                |               26 |             32 |
|  n_8_2381_BUFG                             |                                                            | CP0_REG_0/AR[0]                                |               16 |             32 |
|  n_9_2211_BUFG                             |                                                            |                                                |               12 |             32 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/epc_o_reg[31]_0[0]                             | CP0_REG_0/AR[0]                                |               18 |             32 |
|  CLOCK/inst/clk_out1                       | EX_to_MEM_0/E[0]                                           | PC_0/p_0_in                                    |               10 |             32 |
|  IF_to_ID_0/E[0]                           |                                                            |                                                |               13 |             32 |
|  MEM_CONTROLL_0/inst_o_reg[31]_1[0]        |                                                            |                                                |               10 |             32 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/compare_o_reg[31][0]                           | CP0_REG_0/AR[0]                                |               11 |             32 |
|  n_3_3431_BUFG                             |                                                            |                                                |               19 |             33 |
|  n_4_3463_BUFG                             |                                                            |                                                |               18 |             33 |
|  CLOCK/inst/clk_out1                       |                                                            | CP0_REG_0/AR[0]                                |                8 |             34 |
|  CLOCK/inst/locked                         |                                                            |                                                |               13 |             35 |
|  n_1_2346_BUFG                             |                                                            | MEM_CONTROLL_0/ce_o_reg_i_2_n_11               |               12 |             38 |
|  CLOCK/inst/clk_out1                       | EX_to_MEM_0/pc_o_reg[31]_6[0]                              | EX_to_MEM_0/SR[0]                              |               24 |             64 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/hilo_en_to_hilo                                | CP0_REG_0/AR[0]                                |               34 |             64 |
|  CLOCK/inst/clk_out1                       | MEM_to_WB_0/p_0_in2_out                                    |                                                |               12 |             96 |
|  CLOCK/inst/clk_out1                       | MEM_CONTROLL_0/wb_cp0_reg_data_o_reg[0][0]                 | EX_to_MEM_0/wb_cp0_reg_data_o_reg[0]_0         |               59 |            141 |
|  CLOCK/inst/clk_out1                       | EX_to_MEM_0/pc_o_reg[31]_6[0]                              | EX_to_MEM_0/current_inst_address_o_reg[0]_0[0] |               65 |            183 |
|  CLOCK/inst/clk_out1                       | MEM_CONTROLL_0/reg_wt_en_o_reg[0]                          | EX_to_MEM_0/reg_wt_en_o_i_1__1_n_11            |              107 |            246 |
+--------------------------------------------+------------------------------------------------------------+------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     2 |
| 4      |                     4 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                     5 |
| 16+    |                    34 |
+--------+-----------------------+


