Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Mar 22 15:57:10 2023
| Host         : GdF-intercettazioni running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7a35t
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   139 |
|    Minimum number of control sets                        |   139 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   139 |
| >= 0 to < 4        |     5 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |    67 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     2 |
| >= 16              |    49 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             556 |          204 |
| No           | No                    | Yes                    |             731 |          234 |
| No           | Yes                   | No                     |             104 |           46 |
| Yes          | No                    | No                     |              28 |           10 |
| Yes          | No                    | Yes                    |            1073 |          443 |
| Yes          | Yes                   | No                     |             152 |           40 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                    Clock Signal                                    |                                               Enable Signal                                              |                                                                   Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter[3]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_reg_i_1__0_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/data_counter_reg_n_0_[0] |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_reg_i_1__3_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/data_counter[1]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_reg_i_1__2_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/data_counter[2]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_reg_i_1__1_n_0                                                                      |                1 |              1 |         1.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/data_counter[4]          |                                                                                                          | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_reg_i_1_n_0                                                                         |                1 |              1 |         1.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/sync_counter[3]_i_1__0_n_0                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/rx_baud_tick__0                              |                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/sync_counter[3]_i_1_n_0                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int                                                                                                       |                2 |              4 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/data_counter[3]_i_1__0_n_0                      | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0 |                3 |              4 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/data_counter[4]_i_1_n_0                                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/data_counter[4]_i_1_n_0                                             | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/FSM_onehot_state[4]_i_1_n_0                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/rst_clk_wiz_100M/U0/SEQ/seq_cnt_en                                                            | design_1_i/rst_clk_wiz_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                 |                1 |              6 |         6.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/delay_counter_0                                                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[15][0]_12                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[16][1]_21                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[10][0]_34                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[2][0]_38                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[30][1]_57                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[3][0]_6                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[3][1]_7                                                    | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[4][0]_46                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[29][0]_48                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[1][1]_31                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[20][1]_45                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[14][1]_59                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[1][0]_30                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[22][1]_61                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[6][1]_63                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[8][0]_18                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/out_data[7]_i_1_n_0                                                 |                                                                                                                                                      |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[23][1]_9                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[31][0]_14                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[9][0]_26                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[9][1]_27                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[23][0]_8                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[24][1]_17                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[5][0]_54                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |              8 |         1.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[19][0]_4                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[25][1]_25                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[2][1]_39                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[7][0]_10                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[7][1]_11                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[20][0]_44                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[27][0]_0                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[31][1]_15                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[18][0]_36                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[21][0]_52                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[28][0]_40                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[30][0]_56                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |              8 |         1.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[27][1]_1                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[6][0]_62                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[19][1]_5                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[26][0]_32                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/data_stream_in[7]_i_1_n_0                              | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[8][1]_19                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[5][1]_55                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[22][0]_60                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[24][0]_16                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[26][1]_33                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[28][1]_41                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[18][1]_37                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[21][1]_53                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[25][0]_24                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[29][1]_49                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/E[0]                                         | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[4][1]_47                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[14][0]_58                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[0][1]_23                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[10][1]_35                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[15][1]_13                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[16][0]_20                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[12][1]_43                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[17][0]_28                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |              8 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[17][1]_29                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |              8 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[0][0]_22                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[11][1]_3                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |              8 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[12][0]_42                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[13][1]_51                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[11][0]_2                                                   | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/input_buf[13][0]_50                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_tx_count[2]_i_1_n_0                     | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             10 |         3.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/UART_Manager_inst/Inst_uart/uart_rx_data_vec                             | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             11 |         3.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                5 |             12 |         2.40 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                7 |             15 |         2.14 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             15 |         2.50 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[1][1]_16                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[2][1]_15                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[0][1]_13                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[20][1]_10                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[4][1]_12                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[28][1]_7                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[24][1]_1                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[13][1]_22                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Input_Interface_0/U0/Output_reg[1]0                                                       |                                                                                                                                                      |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[18][1]_26                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[17][1]_19                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[22][1]_17                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[25][1]_31                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[27][1]_27                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[16][1]_11                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[21][1]_23                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[23][1]_4                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[6][1]_25                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[9][1]_14                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[8][1]_9                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[12][1]_8                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[19][1]_18                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               11 |             16 |         1.45 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[31][1]_5                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[5][1]_24                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[7][1]_2                                                  | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[11][1]_28                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[15][1]_3                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[26][1]_30                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[10][1]_32                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                3 |             16 |         5.33 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[14][1]_6                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[29][1]_21                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                6 |             16 |         2.67 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[3][1]_20                                                 | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                9 |             16 |         1.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI_Output_Interface_0/U0/output_buf[30][1]_29                                                | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |                5 |             16 |         3.20 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |         3.83 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]          | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                  |                6 |             23 |         3.83 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               20 |             32 |         1.60 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               12 |             32 |         2.67 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[5].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               13 |             32 |         2.46 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[4].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               20 |             32 |         1.60 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               16 |             32 |         2.00 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               12 |             32 |         2.67 |
| ~design_1_i/SDF_Top_0/U0/SDF_stage_wrap[1].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               14 |             32 |         2.29 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[3].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               11 |             32 |         2.91 |
|  design_1_i/SDF_Top_0/U0/SDF_stage_wrap[2].SDF_stage_inst/halfway_pp1_BUFG         |                                                                                                          |                                                                                                                                                      |               13 |             32 |         2.46 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_RX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |                9 |             34 |         3.78 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0] | design_1_i/AXI4Stream_UART_0/U0/FIFO_DATA_TX/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                        |               12 |             45 |         3.75 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          |                                                                                                                                                      |               60 |            285 |         4.75 |
|  design_1_i/clk_wiz/inst/clk_out1                                                  |                                                                                                          | design_1_i/rst_clk_wiz_100M/U0/peripheral_reset[0]                                                                                                   |              246 |            764 |         3.11 |
+------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


