#-----------------------------------------------------------
# Vivado v2018.3.1 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Apr  2 19:58:17 2024
# Process ID: 5048
# Current directory: C:/Users/terefeil/audio_vocoder_W1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11632 C:\Users\terefeil\audio_vocoder_W1\audio_vocoder.xpr
# Log file: C:/Users/terefeil/audio_vocoder_W1/vivado.log
# Journal file: C:/Users/terefeil/audio_vocoder_W1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd}
copy_bd_objs /  [get_bd_cells {xfft_INV fwdFFT_0 xfft_0_FWD invFFT_0 dataPath_0}]
startgroup
set_property location {3 1309 -323} [get_bd_cells xfft_0_FWD1]
set_property location {3 1289 -1013} [get_bd_cells fwdFFT_1]
set_property location {3 1289 -793} [get_bd_cells invFFT_1]
set_property location {3 1289 -563} [get_bd_cells xfft_INV1]
set_property location {3 1289 -93} [get_bd_cells dataPath_1]
endgroup
set_property location {2 674 -257} [get_bd_cells xfft_0_FWD1]
set_property location {2 637 -551} [get_bd_cells xfft_INV1]
set_property location {2 519 -90} [get_bd_cells xfft_0_FWD1]
set_property location {2 554 -412} [get_bd_cells xfft_INV1]
set_property location {2 535 -3} [get_bd_cells xfft_0_FWD1]
set_property location {2 535 -272} [get_bd_cells xfft_INV1]
set_property location {3 1199 21} [get_bd_cells dataPath_1]
set_property location {3 1184 -516} [get_bd_cells invFFT_1]
undo
undo
undo
undo
undo
undo
undo
undo
undo
undo
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {xfft_INV xfft_0_FWD fwdFFT_0 dataPath_0 invFFT_0}]
set_property location {4 1400 -399} [get_bd_cells xfft_INV1]
set_property location {4 1504 -126} [get_bd_cells dataPath_1]
undo
undo
undo
undo
regenerate_bd_layout
copy_bd_objs /  [get_bd_cells {xfft_INV xfft_0_FWD fwdFFT_0 invFFT_0 dataPath_0}] [get_bd_nets {invFFT_0_mIFFTSValid dataPath_0_ifftIn xfft_0_m_axis_data_tlast dataPath_0_fftIn invFFT_0_dataOut invFFT_0_configData_IFFT xfft_0_m_axis_data_tvalid xfft_INV_s_axis_data_tready fwdFFT_0_configValidFFT invFFT_0_sIFFTMReady fwdFFT_0_dataOut xfft_0_s_axis_config_tready xfft_0_m_axis_data_tdata xfft_INV_s_axis_config_tready xfft_INV_m_axis_data_tvalid fwdFFT_0_configDataFFT invFFT_0_mIFFTSData fwdFFT_0_mFFTSLast xfft_INV_m_axis_data_tdata xfft_0_s_axis_data_tready processingPath_0_axi_clk fwdFFT_0_mFFTSValid fwdFFT_0_mFFTSData fwdFFT_0_sFFTMReady xfft_INV_m_axis_data_tlast invFFT_0_configValid_IFFT invFFT_0_mIFFTSLast}]
startgroup
set_property location {4 961 -1113} [get_bd_cells xfft_0_FWD1]
set_property location {4 961 -1383} [get_bd_cells invFFT_1]
set_property location {4 961 -793} [get_bd_cells xfft_INV1]
set_property location {4 961 -523} [get_bd_cells dataPath_1]
set_property location {4 961 -1603} [get_bd_cells fwdFFT_1]
endgroup
connect_bd_net [get_bd_pins dataPath_1/processingVal] [get_bd_pins axi_child_v1_0_S00_A_0/multiplier]
connect_bd_net [get_bd_pins dataPath_1/windowVal] [get_bd_pins axi_child_v1_0_S00_A_0/windowVal]
connect_bd_net [get_bd_pins dataPath_1/windowFreqEn] [get_bd_pins axi_child_v1_0_S00_A_0/windowEnable]
disconnect_bd_net /processingPath_0_axi_clk1 [get_bd_pins dataPath_1/aclk_48k]
connect_bd_net [get_bd_pins xfft_INV1/aclk] [get_bd_pins dataPath_0/aclk_48k]
connect_bd_net [get_bd_pins dataPath_1/clk_12] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:c_addsub:12.0 c_addsub_0
endgroup
set_property -dict [list CONFIG.A_Width.VALUE_SRC USER CONFIG.B_Width.VALUE_SRC USER] [get_bd_cells c_addsub_0]
set_property -dict [list CONFIG.A_Width {24} CONFIG.B_Width {24} CONFIG.CE {false} CONFIG.Out_Width {24} CONFIG.Latency {1} CONFIG.B_Value {000000000000000000000000}] [get_bd_cells c_addsub_0]
connect_bd_net [get_bd_pins c_addsub_0/CLK] [get_bd_pins dataPath_0/aclk_48k]
connect_bd_net [get_bd_pins dataPath_1/audiodataOut] [get_bd_pins c_addsub_0/B]
delete_bd_objs [get_bd_nets dataPath_0_audiodataOut]
connect_bd_net [get_bd_pins c_addsub_0/A] [get_bd_pins dataPath_0/audiodataOut]
connect_bd_net [get_bd_pins c_addsub_0/S] [get_bd_pins filterBP_0_postProcessing/filter_in]
save_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
endgroup
set_property location {3 266 -603} [get_bd_cells fifo_generator_0]
connect_bd_net [get_bd_pins fifo_generator_0/clk] [get_bd_pins dataPath_0/aclk_48k]
connect_bd_net [get_bd_pins fifo_generator_0/srst] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
launch_sdk -workspace C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.sdk -hwspec C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.sdk/design_1_wrapper.hdf
close [ open C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.srcs/sources_1/new/fifo_ctrl.v w ]
add_files C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.srcs/sources_1/new/fifo_ctrl.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference audio_mux audio_mux_0
set_property location {3 190 -796} [get_bd_cells audio_mux_0]
delete_bd_objs [get_bd_cells audio_mux_0]
create_bd_cell -type module -reference fifo_ctrl fifo_ctrl_0
set_property location {2 -28 -713} [get_bd_cells fifo_ctrl_0]
connect_bd_net [get_bd_pins fifo_ctrl_0/read_en] [get_bd_pins fifo_generator_0/rd_en]
connect_bd_net [get_bd_pins fifo_ctrl_0/write_en] [get_bd_pins fifo_generator_0/wr_en]
connect_bd_net [get_bd_pins fifo_ctrl_0/write_full] [get_bd_pins fifo_generator_0/full]
connect_bd_net [get_bd_pins fifo_generator_0/dout] [get_bd_pins dataPath_1/audiodataIn]
connect_bd_net [get_bd_pins fifo_generator_0/din] [get_bd_pins i2s_rx_tx_0/to_datapath]
startgroup
set_property -dict [list CONFIG.Input_Data_Width {24} CONFIG.Input_Depth {512} CONFIG.Output_Data_Width {24} CONFIG.Output_Depth {512} CONFIG.Data_Count_Width {9} CONFIG.Write_Data_Count_Width {9} CONFIG.Read_Data_Count_Width {9} CONFIG.Full_Threshold_Assert_Value {510} CONFIG.Full_Threshold_Negate_Value {509}] [get_bd_cells fifo_generator_0]
endgroup
regenerate_bd_layout
open_bd_design {C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.srcs/sources_1/bd/design_1/design_1.bd}
regenerate_bd_layout
save_bd_design
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
file copy -force C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.runs/impl_1/design_1_wrapper.sysdef C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.sdk/design_1_wrapper.hdf

file copy -force C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.runs/impl_1/design_1_wrapper.sysdef C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.sdk/design_1_wrapper.hdf

launch_sdk -workspace C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.sdk -hwspec C:/Users/terefeil/audio_vocoder_W1/audio_vocoder.sdk/design_1_wrapper.hdf
