
250703_RTOS_StopWatch.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006e2c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000164  08006fcc  08006fcc  00007fcc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007130  08007130  000090c0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08007130  08007130  00008130  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007138  08007138  000090c0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007138  08007138  00008138  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800713c  0800713c  0000813c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000c0  20000000  08007140  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000429c  200000c0  08007200  000090c0  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000435c  08007200  0000935c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000090c0  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016e4f  00000000  00000000  000090f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000041fb  00000000  00000000  0001ff3f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001510  00000000  00000000  00024140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001013  00000000  00000000  00025650  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001a70c  00000000  00000000  00026663  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c812  00000000  00000000  00040d6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000980f0  00000000  00000000  0005d581  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000f5671  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005940  00000000  00000000  000f56b4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000051  00000000  00000000  000faff4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000c0 	.word	0x200000c0
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006fb4 	.word	0x08006fb4

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000c4 	.word	0x200000c4
 80001dc:	08006fb4 	.word	0x08006fb4

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_uldivmod>:
 8000280:	b953      	cbnz	r3, 8000298 <__aeabi_uldivmod+0x18>
 8000282:	b94a      	cbnz	r2, 8000298 <__aeabi_uldivmod+0x18>
 8000284:	2900      	cmp	r1, #0
 8000286:	bf08      	it	eq
 8000288:	2800      	cmpeq	r0, #0
 800028a:	bf1c      	itt	ne
 800028c:	f04f 31ff 	movne.w	r1, #4294967295
 8000290:	f04f 30ff 	movne.w	r0, #4294967295
 8000294:	f000 b988 	b.w	80005a8 <__aeabi_idiv0>
 8000298:	f1ad 0c08 	sub.w	ip, sp, #8
 800029c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002a0:	f000 f806 	bl	80002b0 <__udivmoddi4>
 80002a4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002a8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ac:	b004      	add	sp, #16
 80002ae:	4770      	bx	lr

080002b0 <__udivmoddi4>:
 80002b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002b4:	9d08      	ldr	r5, [sp, #32]
 80002b6:	468e      	mov	lr, r1
 80002b8:	4604      	mov	r4, r0
 80002ba:	4688      	mov	r8, r1
 80002bc:	2b00      	cmp	r3, #0
 80002be:	d14a      	bne.n	8000356 <__udivmoddi4+0xa6>
 80002c0:	428a      	cmp	r2, r1
 80002c2:	4617      	mov	r7, r2
 80002c4:	d962      	bls.n	800038c <__udivmoddi4+0xdc>
 80002c6:	fab2 f682 	clz	r6, r2
 80002ca:	b14e      	cbz	r6, 80002e0 <__udivmoddi4+0x30>
 80002cc:	f1c6 0320 	rsb	r3, r6, #32
 80002d0:	fa01 f806 	lsl.w	r8, r1, r6
 80002d4:	fa20 f303 	lsr.w	r3, r0, r3
 80002d8:	40b7      	lsls	r7, r6
 80002da:	ea43 0808 	orr.w	r8, r3, r8
 80002de:	40b4      	lsls	r4, r6
 80002e0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002e4:	fa1f fc87 	uxth.w	ip, r7
 80002e8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002ec:	0c23      	lsrs	r3, r4, #16
 80002ee:	fb0e 8811 	mls	r8, lr, r1, r8
 80002f2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002f6:	fb01 f20c 	mul.w	r2, r1, ip
 80002fa:	429a      	cmp	r2, r3
 80002fc:	d909      	bls.n	8000312 <__udivmoddi4+0x62>
 80002fe:	18fb      	adds	r3, r7, r3
 8000300:	f101 30ff 	add.w	r0, r1, #4294967295
 8000304:	f080 80ea 	bcs.w	80004dc <__udivmoddi4+0x22c>
 8000308:	429a      	cmp	r2, r3
 800030a:	f240 80e7 	bls.w	80004dc <__udivmoddi4+0x22c>
 800030e:	3902      	subs	r1, #2
 8000310:	443b      	add	r3, r7
 8000312:	1a9a      	subs	r2, r3, r2
 8000314:	b2a3      	uxth	r3, r4
 8000316:	fbb2 f0fe 	udiv	r0, r2, lr
 800031a:	fb0e 2210 	mls	r2, lr, r0, r2
 800031e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000322:	fb00 fc0c 	mul.w	ip, r0, ip
 8000326:	459c      	cmp	ip, r3
 8000328:	d909      	bls.n	800033e <__udivmoddi4+0x8e>
 800032a:	18fb      	adds	r3, r7, r3
 800032c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000330:	f080 80d6 	bcs.w	80004e0 <__udivmoddi4+0x230>
 8000334:	459c      	cmp	ip, r3
 8000336:	f240 80d3 	bls.w	80004e0 <__udivmoddi4+0x230>
 800033a:	443b      	add	r3, r7
 800033c:	3802      	subs	r0, #2
 800033e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000342:	eba3 030c 	sub.w	r3, r3, ip
 8000346:	2100      	movs	r1, #0
 8000348:	b11d      	cbz	r5, 8000352 <__udivmoddi4+0xa2>
 800034a:	40f3      	lsrs	r3, r6
 800034c:	2200      	movs	r2, #0
 800034e:	e9c5 3200 	strd	r3, r2, [r5]
 8000352:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000356:	428b      	cmp	r3, r1
 8000358:	d905      	bls.n	8000366 <__udivmoddi4+0xb6>
 800035a:	b10d      	cbz	r5, 8000360 <__udivmoddi4+0xb0>
 800035c:	e9c5 0100 	strd	r0, r1, [r5]
 8000360:	2100      	movs	r1, #0
 8000362:	4608      	mov	r0, r1
 8000364:	e7f5      	b.n	8000352 <__udivmoddi4+0xa2>
 8000366:	fab3 f183 	clz	r1, r3
 800036a:	2900      	cmp	r1, #0
 800036c:	d146      	bne.n	80003fc <__udivmoddi4+0x14c>
 800036e:	4573      	cmp	r3, lr
 8000370:	d302      	bcc.n	8000378 <__udivmoddi4+0xc8>
 8000372:	4282      	cmp	r2, r0
 8000374:	f200 8105 	bhi.w	8000582 <__udivmoddi4+0x2d2>
 8000378:	1a84      	subs	r4, r0, r2
 800037a:	eb6e 0203 	sbc.w	r2, lr, r3
 800037e:	2001      	movs	r0, #1
 8000380:	4690      	mov	r8, r2
 8000382:	2d00      	cmp	r5, #0
 8000384:	d0e5      	beq.n	8000352 <__udivmoddi4+0xa2>
 8000386:	e9c5 4800 	strd	r4, r8, [r5]
 800038a:	e7e2      	b.n	8000352 <__udivmoddi4+0xa2>
 800038c:	2a00      	cmp	r2, #0
 800038e:	f000 8090 	beq.w	80004b2 <__udivmoddi4+0x202>
 8000392:	fab2 f682 	clz	r6, r2
 8000396:	2e00      	cmp	r6, #0
 8000398:	f040 80a4 	bne.w	80004e4 <__udivmoddi4+0x234>
 800039c:	1a8a      	subs	r2, r1, r2
 800039e:	0c03      	lsrs	r3, r0, #16
 80003a0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003a4:	b280      	uxth	r0, r0
 80003a6:	b2bc      	uxth	r4, r7
 80003a8:	2101      	movs	r1, #1
 80003aa:	fbb2 fcfe 	udiv	ip, r2, lr
 80003ae:	fb0e 221c 	mls	r2, lr, ip, r2
 80003b2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003b6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ba:	429a      	cmp	r2, r3
 80003bc:	d907      	bls.n	80003ce <__udivmoddi4+0x11e>
 80003be:	18fb      	adds	r3, r7, r3
 80003c0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003c4:	d202      	bcs.n	80003cc <__udivmoddi4+0x11c>
 80003c6:	429a      	cmp	r2, r3
 80003c8:	f200 80e0 	bhi.w	800058c <__udivmoddi4+0x2dc>
 80003cc:	46c4      	mov	ip, r8
 80003ce:	1a9b      	subs	r3, r3, r2
 80003d0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003d4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003d8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003dc:	fb02 f404 	mul.w	r4, r2, r4
 80003e0:	429c      	cmp	r4, r3
 80003e2:	d907      	bls.n	80003f4 <__udivmoddi4+0x144>
 80003e4:	18fb      	adds	r3, r7, r3
 80003e6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003ea:	d202      	bcs.n	80003f2 <__udivmoddi4+0x142>
 80003ec:	429c      	cmp	r4, r3
 80003ee:	f200 80ca 	bhi.w	8000586 <__udivmoddi4+0x2d6>
 80003f2:	4602      	mov	r2, r0
 80003f4:	1b1b      	subs	r3, r3, r4
 80003f6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003fa:	e7a5      	b.n	8000348 <__udivmoddi4+0x98>
 80003fc:	f1c1 0620 	rsb	r6, r1, #32
 8000400:	408b      	lsls	r3, r1
 8000402:	fa22 f706 	lsr.w	r7, r2, r6
 8000406:	431f      	orrs	r7, r3
 8000408:	fa0e f401 	lsl.w	r4, lr, r1
 800040c:	fa20 f306 	lsr.w	r3, r0, r6
 8000410:	fa2e fe06 	lsr.w	lr, lr, r6
 8000414:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000418:	4323      	orrs	r3, r4
 800041a:	fa00 f801 	lsl.w	r8, r0, r1
 800041e:	fa1f fc87 	uxth.w	ip, r7
 8000422:	fbbe f0f9 	udiv	r0, lr, r9
 8000426:	0c1c      	lsrs	r4, r3, #16
 8000428:	fb09 ee10 	mls	lr, r9, r0, lr
 800042c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000430:	fb00 fe0c 	mul.w	lr, r0, ip
 8000434:	45a6      	cmp	lr, r4
 8000436:	fa02 f201 	lsl.w	r2, r2, r1
 800043a:	d909      	bls.n	8000450 <__udivmoddi4+0x1a0>
 800043c:	193c      	adds	r4, r7, r4
 800043e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000442:	f080 809c 	bcs.w	800057e <__udivmoddi4+0x2ce>
 8000446:	45a6      	cmp	lr, r4
 8000448:	f240 8099 	bls.w	800057e <__udivmoddi4+0x2ce>
 800044c:	3802      	subs	r0, #2
 800044e:	443c      	add	r4, r7
 8000450:	eba4 040e 	sub.w	r4, r4, lr
 8000454:	fa1f fe83 	uxth.w	lr, r3
 8000458:	fbb4 f3f9 	udiv	r3, r4, r9
 800045c:	fb09 4413 	mls	r4, r9, r3, r4
 8000460:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000464:	fb03 fc0c 	mul.w	ip, r3, ip
 8000468:	45a4      	cmp	ip, r4
 800046a:	d908      	bls.n	800047e <__udivmoddi4+0x1ce>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000472:	f080 8082 	bcs.w	800057a <__udivmoddi4+0x2ca>
 8000476:	45a4      	cmp	ip, r4
 8000478:	d97f      	bls.n	800057a <__udivmoddi4+0x2ca>
 800047a:	3b02      	subs	r3, #2
 800047c:	443c      	add	r4, r7
 800047e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000482:	eba4 040c 	sub.w	r4, r4, ip
 8000486:	fba0 ec02 	umull	lr, ip, r0, r2
 800048a:	4564      	cmp	r4, ip
 800048c:	4673      	mov	r3, lr
 800048e:	46e1      	mov	r9, ip
 8000490:	d362      	bcc.n	8000558 <__udivmoddi4+0x2a8>
 8000492:	d05f      	beq.n	8000554 <__udivmoddi4+0x2a4>
 8000494:	b15d      	cbz	r5, 80004ae <__udivmoddi4+0x1fe>
 8000496:	ebb8 0203 	subs.w	r2, r8, r3
 800049a:	eb64 0409 	sbc.w	r4, r4, r9
 800049e:	fa04 f606 	lsl.w	r6, r4, r6
 80004a2:	fa22 f301 	lsr.w	r3, r2, r1
 80004a6:	431e      	orrs	r6, r3
 80004a8:	40cc      	lsrs	r4, r1
 80004aa:	e9c5 6400 	strd	r6, r4, [r5]
 80004ae:	2100      	movs	r1, #0
 80004b0:	e74f      	b.n	8000352 <__udivmoddi4+0xa2>
 80004b2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004b6:	0c01      	lsrs	r1, r0, #16
 80004b8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004bc:	b280      	uxth	r0, r0
 80004be:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004c2:	463b      	mov	r3, r7
 80004c4:	4638      	mov	r0, r7
 80004c6:	463c      	mov	r4, r7
 80004c8:	46b8      	mov	r8, r7
 80004ca:	46be      	mov	lr, r7
 80004cc:	2620      	movs	r6, #32
 80004ce:	fbb1 f1f7 	udiv	r1, r1, r7
 80004d2:	eba2 0208 	sub.w	r2, r2, r8
 80004d6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004da:	e766      	b.n	80003aa <__udivmoddi4+0xfa>
 80004dc:	4601      	mov	r1, r0
 80004de:	e718      	b.n	8000312 <__udivmoddi4+0x62>
 80004e0:	4610      	mov	r0, r2
 80004e2:	e72c      	b.n	800033e <__udivmoddi4+0x8e>
 80004e4:	f1c6 0220 	rsb	r2, r6, #32
 80004e8:	fa2e f302 	lsr.w	r3, lr, r2
 80004ec:	40b7      	lsls	r7, r6
 80004ee:	40b1      	lsls	r1, r6
 80004f0:	fa20 f202 	lsr.w	r2, r0, r2
 80004f4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004f8:	430a      	orrs	r2, r1
 80004fa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004fe:	b2bc      	uxth	r4, r7
 8000500:	fb0e 3318 	mls	r3, lr, r8, r3
 8000504:	0c11      	lsrs	r1, r2, #16
 8000506:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800050a:	fb08 f904 	mul.w	r9, r8, r4
 800050e:	40b0      	lsls	r0, r6
 8000510:	4589      	cmp	r9, r1
 8000512:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000516:	b280      	uxth	r0, r0
 8000518:	d93e      	bls.n	8000598 <__udivmoddi4+0x2e8>
 800051a:	1879      	adds	r1, r7, r1
 800051c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000520:	d201      	bcs.n	8000526 <__udivmoddi4+0x276>
 8000522:	4589      	cmp	r9, r1
 8000524:	d81f      	bhi.n	8000566 <__udivmoddi4+0x2b6>
 8000526:	eba1 0109 	sub.w	r1, r1, r9
 800052a:	fbb1 f9fe 	udiv	r9, r1, lr
 800052e:	fb09 f804 	mul.w	r8, r9, r4
 8000532:	fb0e 1119 	mls	r1, lr, r9, r1
 8000536:	b292      	uxth	r2, r2
 8000538:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800053c:	4542      	cmp	r2, r8
 800053e:	d229      	bcs.n	8000594 <__udivmoddi4+0x2e4>
 8000540:	18ba      	adds	r2, r7, r2
 8000542:	f109 31ff 	add.w	r1, r9, #4294967295
 8000546:	d2c4      	bcs.n	80004d2 <__udivmoddi4+0x222>
 8000548:	4542      	cmp	r2, r8
 800054a:	d2c2      	bcs.n	80004d2 <__udivmoddi4+0x222>
 800054c:	f1a9 0102 	sub.w	r1, r9, #2
 8000550:	443a      	add	r2, r7
 8000552:	e7be      	b.n	80004d2 <__udivmoddi4+0x222>
 8000554:	45f0      	cmp	r8, lr
 8000556:	d29d      	bcs.n	8000494 <__udivmoddi4+0x1e4>
 8000558:	ebbe 0302 	subs.w	r3, lr, r2
 800055c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000560:	3801      	subs	r0, #1
 8000562:	46e1      	mov	r9, ip
 8000564:	e796      	b.n	8000494 <__udivmoddi4+0x1e4>
 8000566:	eba7 0909 	sub.w	r9, r7, r9
 800056a:	4449      	add	r1, r9
 800056c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000570:	fbb1 f9fe 	udiv	r9, r1, lr
 8000574:	fb09 f804 	mul.w	r8, r9, r4
 8000578:	e7db      	b.n	8000532 <__udivmoddi4+0x282>
 800057a:	4673      	mov	r3, lr
 800057c:	e77f      	b.n	800047e <__udivmoddi4+0x1ce>
 800057e:	4650      	mov	r0, sl
 8000580:	e766      	b.n	8000450 <__udivmoddi4+0x1a0>
 8000582:	4608      	mov	r0, r1
 8000584:	e6fd      	b.n	8000382 <__udivmoddi4+0xd2>
 8000586:	443b      	add	r3, r7
 8000588:	3a02      	subs	r2, #2
 800058a:	e733      	b.n	80003f4 <__udivmoddi4+0x144>
 800058c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000590:	443b      	add	r3, r7
 8000592:	e71c      	b.n	80003ce <__udivmoddi4+0x11e>
 8000594:	4649      	mov	r1, r9
 8000596:	e79c      	b.n	80004d2 <__udivmoddi4+0x222>
 8000598:	eba1 0109 	sub.w	r1, r1, r9
 800059c:	46c4      	mov	ip, r8
 800059e:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a2:	fb09 f804 	mul.w	r8, r9, r4
 80005a6:	e7c4      	b.n	8000532 <__udivmoddi4+0x282>

080005a8 <__aeabi_idiv0>:
 80005a8:	4770      	bx	lr
 80005aa:	bf00      	nop

080005ac <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory(StaticTask_t **ppxIdleTaskTCBBuffer,
		StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80005ac:	b480      	push	{r7}
 80005ae:	b085      	sub	sp, #20
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
	*ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80005b8:	68fb      	ldr	r3, [r7, #12]
 80005ba:	4a07      	ldr	r2, [pc, #28]	@ (80005d8 <vApplicationGetIdleTaskMemory+0x2c>)
 80005bc:	601a      	str	r2, [r3, #0]
	*ppxIdleTaskStackBuffer = &xIdleStack[0];
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	4a06      	ldr	r2, [pc, #24]	@ (80005dc <vApplicationGetIdleTaskMemory+0x30>)
 80005c2:	601a      	str	r2, [r3, #0]
	*pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80005c4:	687b      	ldr	r3, [r7, #4]
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	601a      	str	r2, [r3, #0]
	/* place for user code */
}
 80005ca:	bf00      	nop
 80005cc:	3714      	adds	r7, #20
 80005ce:	46bd      	mov	sp, r7
 80005d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d4:	4770      	bx	lr
 80005d6:	bf00      	nop
 80005d8:	200000ec 	.word	0x200000ec
 80005dc:	2000018c 	.word	0x2000018c

080005e0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005e0:	b5b0      	push	{r4, r5, r7, lr}
 80005e2:	b09c      	sub	sp, #112	@ 0x70
 80005e4:	af00      	add	r7, sp, #0
	/* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 80005e6:	4b29      	ldr	r3, [pc, #164]	@ (800068c <MX_FREERTOS_Init+0xac>)
 80005e8:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 80005ec:	461d      	mov	r5, r3
 80005ee:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80005f0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80005f2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80005f6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 80005fa:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 80005fe:	2100      	movs	r1, #0
 8000600:	4618      	mov	r0, r3
 8000602:	f003 faf6 	bl	8003bf2 <osThreadCreate>
 8000606:	4603      	mov	r3, r0
 8000608:	4a21      	ldr	r2, [pc, #132]	@ (8000690 <MX_FREERTOS_Init+0xb0>)
 800060a:	6013      	str	r3, [r2, #0]

  /* definition and creation of myListenerTask */
  osThreadDef(myListenerTask, StartListenerTask, osPriorityNormal, 0, 128);
 800060c:	4b21      	ldr	r3, [pc, #132]	@ (8000694 <MX_FREERTOS_Init+0xb4>)
 800060e:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8000612:	461d      	mov	r5, r3
 8000614:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000616:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000618:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800061c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myListenerTaskHandle = osThreadCreate(osThread(myListenerTask), NULL);
 8000620:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8000624:	2100      	movs	r1, #0
 8000626:	4618      	mov	r0, r3
 8000628:	f003 fae3 	bl	8003bf2 <osThreadCreate>
 800062c:	4603      	mov	r3, r0
 800062e:	4a1a      	ldr	r2, [pc, #104]	@ (8000698 <MX_FREERTOS_Init+0xb8>)
 8000630:	6013      	str	r3, [r2, #0]

  /* definition and creation of myControllerTas */
  osThreadDef(myControllerTas, StartControllerTask, osPriorityNormal, 0, 128);
 8000632:	4b1a      	ldr	r3, [pc, #104]	@ (800069c <MX_FREERTOS_Init+0xbc>)
 8000634:	f107 041c 	add.w	r4, r7, #28
 8000638:	461d      	mov	r5, r3
 800063a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800063c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800063e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000642:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myControllerTasHandle = osThreadCreate(osThread(myControllerTas), NULL);
 8000646:	f107 031c 	add.w	r3, r7, #28
 800064a:	2100      	movs	r1, #0
 800064c:	4618      	mov	r0, r3
 800064e:	f003 fad0 	bl	8003bf2 <osThreadCreate>
 8000652:	4603      	mov	r3, r0
 8000654:	4a12      	ldr	r2, [pc, #72]	@ (80006a0 <MX_FREERTOS_Init+0xc0>)
 8000656:	6013      	str	r3, [r2, #0]

  /* definition and creation of myPresenterTask */
  osThreadDef(myPresenterTask, StartPresenterTask, osPriorityNormal, 0, 128);
 8000658:	4b12      	ldr	r3, [pc, #72]	@ (80006a4 <MX_FREERTOS_Init+0xc4>)
 800065a:	463c      	mov	r4, r7
 800065c:	461d      	mov	r5, r3
 800065e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000660:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000662:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000666:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  myPresenterTaskHandle = osThreadCreate(osThread(myPresenterTask), NULL);
 800066a:	463b      	mov	r3, r7
 800066c:	2100      	movs	r1, #0
 800066e:	4618      	mov	r0, r3
 8000670:	f003 fabf 	bl	8003bf2 <osThreadCreate>
 8000674:	4603      	mov	r3, r0
 8000676:	4a0c      	ldr	r2, [pc, #48]	@ (80006a8 <MX_FREERTOS_Init+0xc8>)
 8000678:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  Model_StopWatch_Init();
 800067a:	f000 fd2f 	bl	80010dc <Model_StopWatch_Init>
  HAL_TIM_Base_Start_IT(&htim2);
 800067e:	480b      	ldr	r0, [pc, #44]	@ (80006ac <MX_FREERTOS_Init+0xcc>)
 8000680:	f002 fea2 	bl	80033c8 <HAL_TIM_Base_Start_IT>
	/* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000684:	bf00      	nop
 8000686:	3770      	adds	r7, #112	@ 0x70
 8000688:	46bd      	mov	sp, r7
 800068a:	bdb0      	pop	{r4, r5, r7, pc}
 800068c:	08006fd8 	.word	0x08006fd8
 8000690:	200000dc 	.word	0x200000dc
 8000694:	08007004 	.word	0x08007004
 8000698:	200000e0 	.word	0x200000e0
 800069c:	08007030 	.word	0x08007030
 80006a0:	200000e4 	.word	0x200000e4
 80006a4:	0800705c 	.word	0x0800705c
 80006a8:	200000e8 	.word	0x200000e8
 80006ac:	2000042c 	.word	0x2000042c

080006b0 <StartDefaultTask>:
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
	/* Infinite loop */
	for (;;) {
		osDelay(1);
 80006b8:	2001      	movs	r0, #1
 80006ba:	f003 fae6 	bl	8003c8a <osDelay>
 80006be:	e7fb      	b.n	80006b8 <StartDefaultTask+0x8>

080006c0 <StartListenerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartListenerTask */
void StartListenerTask(void const * argument)
{
 80006c0:	b580      	push	{r7, lr}
 80006c2:	b082      	sub	sp, #8
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartListenerTask */
	Listener_Init();
 80006c8:	f000 fcb8 	bl	800103c <Listener_Init>
  /* Infinite loop */
  for(;;)
  {
	  Listener_Excute();
 80006cc:	f000 fcbc 	bl	8001048 <Listener_Excute>
    osDelay(1);
 80006d0:	2001      	movs	r0, #1
 80006d2:	f003 fada 	bl	8003c8a <osDelay>
	  Listener_Excute();
 80006d6:	bf00      	nop
 80006d8:	e7f8      	b.n	80006cc <StartListenerTask+0xc>

080006da <StartControllerTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartControllerTask */
void StartControllerTask(void const * argument)
{
 80006da:	b580      	push	{r7, lr}
 80006dc:	b082      	sub	sp, #8
 80006de:	af00      	add	r7, sp, #0
 80006e0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartControllerTask */
	Controller_Init();
 80006e2:	f000 fb7e 	bl	8000de2 <Controller_Init>
  /* Infinite loop */
  for(;;)
  {
	  Controller_Excute();
 80006e6:	f000 fb82 	bl	8000dee <Controller_Excute>
    osDelay(1);
 80006ea:	2001      	movs	r0, #1
 80006ec:	f003 facd 	bl	8003c8a <osDelay>
	  Controller_Excute();
 80006f0:	bf00      	nop
 80006f2:	e7f8      	b.n	80006e6 <StartControllerTask+0xc>

080006f4 <StartPresenterTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPresenterTask */
void StartPresenterTask(void const * argument)
{
 80006f4:	b580      	push	{r7, lr}
 80006f6:	b082      	sub	sp, #8
 80006f8:	af00      	add	r7, sp, #0
 80006fa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartPresenterTask */
	Presenter_Init();
 80006fc:	f000 fd24 	bl	8001148 <Presenter_Init>
  /* Infinite loop */
  for(;;)
  {
	  Presenter_Excute();
 8000700:	f000 fd28 	bl	8001154 <Presenter_Excute>
    osDelay(1);
 8000704:	2001      	movs	r0, #1
 8000706:	f003 fac0 	bl	8003c8a <osDelay>
	  Presenter_Excute();
 800070a:	bf00      	nop
 800070c:	e7f8      	b.n	8000700 <StartPresenterTask+0xc>
	...

08000710 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000710:	b580      	push	{r7, lr}
 8000712:	b08a      	sub	sp, #40	@ 0x28
 8000714:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000716:	f107 0314 	add.w	r3, r7, #20
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
 8000724:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000726:	2300      	movs	r3, #0
 8000728:	613b      	str	r3, [r7, #16]
 800072a:	4b49      	ldr	r3, [pc, #292]	@ (8000850 <MX_GPIO_Init+0x140>)
 800072c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072e:	4a48      	ldr	r2, [pc, #288]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000730:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000734:	6313      	str	r3, [r2, #48]	@ 0x30
 8000736:	4b46      	ldr	r3, [pc, #280]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000738:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800073a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800073e:	613b      	str	r3, [r7, #16]
 8000740:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000742:	2300      	movs	r3, #0
 8000744:	60fb      	str	r3, [r7, #12]
 8000746:	4b42      	ldr	r3, [pc, #264]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000748:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800074a:	4a41      	ldr	r2, [pc, #260]	@ (8000850 <MX_GPIO_Init+0x140>)
 800074c:	f043 0304 	orr.w	r3, r3, #4
 8000750:	6313      	str	r3, [r2, #48]	@ 0x30
 8000752:	4b3f      	ldr	r3, [pc, #252]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000754:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000756:	f003 0304 	and.w	r3, r3, #4
 800075a:	60fb      	str	r3, [r7, #12]
 800075c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075e:	2300      	movs	r3, #0
 8000760:	60bb      	str	r3, [r7, #8]
 8000762:	4b3b      	ldr	r3, [pc, #236]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000764:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000766:	4a3a      	ldr	r2, [pc, #232]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000768:	f043 0301 	orr.w	r3, r3, #1
 800076c:	6313      	str	r3, [r2, #48]	@ 0x30
 800076e:	4b38      	ldr	r3, [pc, #224]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000770:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000772:	f003 0301 	and.w	r3, r3, #1
 8000776:	60bb      	str	r3, [r7, #8]
 8000778:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800077a:	2300      	movs	r3, #0
 800077c:	607b      	str	r3, [r7, #4]
 800077e:	4b34      	ldr	r3, [pc, #208]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000780:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000782:	4a33      	ldr	r2, [pc, #204]	@ (8000850 <MX_GPIO_Init+0x140>)
 8000784:	f043 0302 	orr.w	r3, r3, #2
 8000788:	6313      	str	r3, [r2, #48]	@ 0x30
 800078a:	4b31      	ldr	r3, [pc, #196]	@ (8000850 <MX_GPIO_Init+0x140>)
 800078c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800078e:	f003 0302 	and.w	r3, r3, #2
 8000792:	607b      	str	r3, [r7, #4]
 8000794:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8000796:	2200      	movs	r2, #0
 8000798:	f240 117f 	movw	r1, #383	@ 0x17f
 800079c:	482d      	ldr	r0, [pc, #180]	@ (8000854 <MX_GPIO_Init+0x144>)
 800079e:	f001 fc41 	bl	8002024 <HAL_GPIO_WritePin>
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 80007a2:	2200      	movs	r2, #0
 80007a4:	f641 0113 	movw	r1, #6163	@ 0x1813
 80007a8:	482b      	ldr	r0, [pc, #172]	@ (8000858 <MX_GPIO_Init+0x148>)
 80007aa:	f001 fc3b 	bl	8002024 <HAL_GPIO_WritePin>
                          |GPIO_PIN_12, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 80007ae:	2200      	movs	r2, #0
 80007b0:	f24f 0107 	movw	r1, #61447	@ 0xf007
 80007b4:	4829      	ldr	r0, [pc, #164]	@ (800085c <MX_GPIO_Init+0x14c>)
 80007b6:	f001 fc35 	bl	8002024 <HAL_GPIO_WritePin>
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15, GPIO_PIN_RESET);

  /*Configure GPIO pins : PC0 PC1 PC2 PC3
                           PC4 PC5 PC6 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 80007ba:	f240 137f 	movw	r3, #383	@ 0x17f
 80007be:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_8;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007c0:	2301      	movs	r3, #1
 80007c2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007c4:	2300      	movs	r3, #0
 80007c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007c8:	2300      	movs	r3, #0
 80007ca:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80007cc:	f107 0314 	add.w	r3, r7, #20
 80007d0:	4619      	mov	r1, r3
 80007d2:	4820      	ldr	r0, [pc, #128]	@ (8000854 <MX_GPIO_Init+0x144>)
 80007d4:	f001 fa8a 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PA0 PA1 PA4 PA11
                           PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_11
 80007d8:	f641 0313 	movw	r3, #6163	@ 0x1813
 80007dc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007de:	2301      	movs	r3, #1
 80007e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	2300      	movs	r3, #0
 80007e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007e6:	2300      	movs	r3, #0
 80007e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80007ea:	f107 0314 	add.w	r3, r7, #20
 80007ee:	4619      	mov	r1, r3
 80007f0:	4819      	ldr	r0, [pc, #100]	@ (8000858 <MX_GPIO_Init+0x148>)
 80007f2:	f001 fa7b 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB0 PB1 PB2 PB12
                           PB13 PB14 PB15 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_12
 80007f6:	f24f 0307 	movw	r3, #61447	@ 0xf007
 80007fa:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fc:	2301      	movs	r3, #1
 80007fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000800:	2300      	movs	r3, #0
 8000802:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000804:	2300      	movs	r3, #0
 8000806:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000808:	f107 0314 	add.w	r3, r7, #20
 800080c:	4619      	mov	r1, r3
 800080e:	4813      	ldr	r0, [pc, #76]	@ (800085c <MX_GPIO_Init+0x14c>)
 8000810:	f001 fa6c 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pin : PA10 */
  GPIO_InitStruct.Pin = GPIO_PIN_10;
 8000814:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000818:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800081a:	2300      	movs	r3, #0
 800081c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081e:	2300      	movs	r3, #0
 8000820:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000822:	f107 0314 	add.w	r3, r7, #20
 8000826:	4619      	mov	r1, r3
 8000828:	480b      	ldr	r0, [pc, #44]	@ (8000858 <MX_GPIO_Init+0x148>)
 800082a:	f001 fa5f 	bl	8001cec <HAL_GPIO_Init>

  /*Configure GPIO pins : PB3 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 800082e:	2328      	movs	r3, #40	@ 0x28
 8000830:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000832:	2300      	movs	r3, #0
 8000834:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800083a:	f107 0314 	add.w	r3, r7, #20
 800083e:	4619      	mov	r1, r3
 8000840:	4806      	ldr	r0, [pc, #24]	@ (800085c <MX_GPIO_Init+0x14c>)
 8000842:	f001 fa53 	bl	8001cec <HAL_GPIO_Init>

}
 8000846:	bf00      	nop
 8000848:	3728      	adds	r7, #40	@ 0x28
 800084a:	46bd      	mov	sp, r7
 800084c:	bd80      	pop	{r7, pc}
 800084e:	bf00      	nop
 8000850:	40023800 	.word	0x40023800
 8000854:	40020800 	.word	0x40020800
 8000858:	40020000 	.word	0x40020000
 800085c:	40020400 	.word	0x40020400

08000860 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8000860:	b580      	push	{r7, lr}
 8000862:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000864:	4b12      	ldr	r3, [pc, #72]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000866:	4a13      	ldr	r2, [pc, #76]	@ (80008b4 <MX_I2C1_Init+0x54>)
 8000868:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800086a:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <MX_I2C1_Init+0x50>)
 800086c:	4a12      	ldr	r2, [pc, #72]	@ (80008b8 <MX_I2C1_Init+0x58>)
 800086e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000870:	4b0f      	ldr	r3, [pc, #60]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000872:	2200      	movs	r2, #0
 8000874:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000876:	4b0e      	ldr	r3, [pc, #56]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000878:	2200      	movs	r2, #0
 800087a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800087c:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <MX_I2C1_Init+0x50>)
 800087e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000882:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000884:	4b0a      	ldr	r3, [pc, #40]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000886:	2200      	movs	r2, #0
 8000888:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800088a:	4b09      	ldr	r3, [pc, #36]	@ (80008b0 <MX_I2C1_Init+0x50>)
 800088c:	2200      	movs	r2, #0
 800088e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000890:	4b07      	ldr	r3, [pc, #28]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000892:	2200      	movs	r2, #0
 8000894:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000896:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <MX_I2C1_Init+0x50>)
 8000898:	2200      	movs	r2, #0
 800089a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800089c:	4804      	ldr	r0, [pc, #16]	@ (80008b0 <MX_I2C1_Init+0x50>)
 800089e:	f001 fbdb 	bl	8002058 <HAL_I2C_Init>
 80008a2:	4603      	mov	r3, r0
 80008a4:	2b00      	cmp	r3, #0
 80008a6:	d001      	beq.n	80008ac <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 80008a8:	f000 f8e4 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80008ac:	bf00      	nop
 80008ae:	bd80      	pop	{r7, pc}
 80008b0:	2000038c 	.word	0x2000038c
 80008b4:	40005400 	.word	0x40005400
 80008b8:	000186a0 	.word	0x000186a0

080008bc <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80008bc:	b580      	push	{r7, lr}
 80008be:	b08a      	sub	sp, #40	@ 0x28
 80008c0:	af00      	add	r7, sp, #0
 80008c2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008c4:	f107 0314 	add.w	r3, r7, #20
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80008d4:	687b      	ldr	r3, [r7, #4]
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	4a19      	ldr	r2, [pc, #100]	@ (8000940 <HAL_I2C_MspInit+0x84>)
 80008da:	4293      	cmp	r3, r2
 80008dc:	d12c      	bne.n	8000938 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	613b      	str	r3, [r7, #16]
 80008e2:	4b18      	ldr	r3, [pc, #96]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 80008e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008e6:	4a17      	ldr	r2, [pc, #92]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 80008e8:	f043 0302 	orr.w	r3, r3, #2
 80008ec:	6313      	str	r3, [r2, #48]	@ 0x30
 80008ee:	4b15      	ldr	r3, [pc, #84]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 80008f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80008f2:	f003 0302 	and.w	r3, r3, #2
 80008f6:	613b      	str	r3, [r7, #16]
 80008f8:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80008fa:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80008fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8000900:	2312      	movs	r3, #18
 8000902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000904:	2300      	movs	r3, #0
 8000906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000908:	2303      	movs	r3, #3
 800090a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800090c:	2304      	movs	r3, #4
 800090e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000910:	f107 0314 	add.w	r3, r7, #20
 8000914:	4619      	mov	r1, r3
 8000916:	480c      	ldr	r0, [pc, #48]	@ (8000948 <HAL_I2C_MspInit+0x8c>)
 8000918:	f001 f9e8 	bl	8001cec <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800091c:	2300      	movs	r3, #0
 800091e:	60fb      	str	r3, [r7, #12]
 8000920:	4b08      	ldr	r3, [pc, #32]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 8000922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000924:	4a07      	ldr	r2, [pc, #28]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 8000926:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800092a:	6413      	str	r3, [r2, #64]	@ 0x40
 800092c:	4b05      	ldr	r3, [pc, #20]	@ (8000944 <HAL_I2C_MspInit+0x88>)
 800092e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000930:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000934:	60fb      	str	r3, [r7, #12]
 8000936:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8000938:	bf00      	nop
 800093a:	3728      	adds	r7, #40	@ 0x28
 800093c:	46bd      	mov	sp, r7
 800093e:	bd80      	pop	{r7, pc}
 8000940:	40005400 	.word	0x40005400
 8000944:	40023800 	.word	0x40023800
 8000948:	40020400 	.word	0x40020400

0800094c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800094c:	b580      	push	{r7, lr}
 800094e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000950:	f001 f884 	bl	8001a5c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000954:	f000 f80c 	bl	8000970 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000958:	f7ff feda 	bl	8000710 <MX_GPIO_Init>
  MX_I2C1_Init();
 800095c:	f7ff ff80 	bl	8000860 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000960:	f000 f9a4 	bl	8000cac <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000964:	f7ff fe3c 	bl	80005e0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000968:	f003 f93c 	bl	8003be4 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	while (1) {
 800096c:	bf00      	nop
 800096e:	e7fd      	b.n	800096c <main+0x20>

08000970 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000970:	b580      	push	{r7, lr}
 8000972:	b094      	sub	sp, #80	@ 0x50
 8000974:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000976:	f107 0320 	add.w	r3, r7, #32
 800097a:	2230      	movs	r2, #48	@ 0x30
 800097c:	2100      	movs	r1, #0
 800097e:	4618      	mov	r0, r3
 8000980:	f005 fe3c 	bl	80065fc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000984:	f107 030c 	add.w	r3, r7, #12
 8000988:	2200      	movs	r2, #0
 800098a:	601a      	str	r2, [r3, #0]
 800098c:	605a      	str	r2, [r3, #4]
 800098e:	609a      	str	r2, [r3, #8]
 8000990:	60da      	str	r2, [r3, #12]
 8000992:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000994:	2300      	movs	r3, #0
 8000996:	60bb      	str	r3, [r7, #8]
 8000998:	4b27      	ldr	r3, [pc, #156]	@ (8000a38 <SystemClock_Config+0xc8>)
 800099a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800099c:	4a26      	ldr	r2, [pc, #152]	@ (8000a38 <SystemClock_Config+0xc8>)
 800099e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80009a2:	6413      	str	r3, [r2, #64]	@ 0x40
 80009a4:	4b24      	ldr	r3, [pc, #144]	@ (8000a38 <SystemClock_Config+0xc8>)
 80009a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009a8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80009ac:	60bb      	str	r3, [r7, #8]
 80009ae:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80009b0:	2300      	movs	r3, #0
 80009b2:	607b      	str	r3, [r7, #4]
 80009b4:	4b21      	ldr	r3, [pc, #132]	@ (8000a3c <SystemClock_Config+0xcc>)
 80009b6:	681b      	ldr	r3, [r3, #0]
 80009b8:	4a20      	ldr	r2, [pc, #128]	@ (8000a3c <SystemClock_Config+0xcc>)
 80009ba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80009be:	6013      	str	r3, [r2, #0]
 80009c0:	4b1e      	ldr	r3, [pc, #120]	@ (8000a3c <SystemClock_Config+0xcc>)
 80009c2:	681b      	ldr	r3, [r3, #0]
 80009c4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80009c8:	607b      	str	r3, [r7, #4]
 80009ca:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80009cc:	2301      	movs	r3, #1
 80009ce:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80009d0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80009d4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80009d6:	2302      	movs	r3, #2
 80009d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80009da:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80009de:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80009e0:	2304      	movs	r3, #4
 80009e2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80009e4:	2364      	movs	r3, #100	@ 0x64
 80009e6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80009e8:	2302      	movs	r3, #2
 80009ea:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80009ec:	2304      	movs	r3, #4
 80009ee:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80009f0:	f107 0320 	add.w	r3, r7, #32
 80009f4:	4618      	mov	r0, r3
 80009f6:	f001 ffcd 	bl	8002994 <HAL_RCC_OscConfig>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8000a00:	f000 f838 	bl	8000a74 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000a04:	230f      	movs	r3, #15
 8000a06:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000a08:	2302      	movs	r3, #2
 8000a0a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000a10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000a14:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000a16:	2300      	movs	r3, #0
 8000a18:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000a1a:	f107 030c 	add.w	r3, r7, #12
 8000a1e:	2103      	movs	r1, #3
 8000a20:	4618      	mov	r0, r3
 8000a22:	f002 fa2f 	bl	8002e84 <HAL_RCC_ClockConfig>
 8000a26:	4603      	mov	r3, r0
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	d001      	beq.n	8000a30 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 8000a2c:	f000 f822 	bl	8000a74 <Error_Handler>
  }
}
 8000a30:	bf00      	nop
 8000a32:	3750      	adds	r7, #80	@ 0x50
 8000a34:	46bd      	mov	sp, r7
 8000a36:	bd80      	pop	{r7, pc}
 8000a38:	40023800 	.word	0x40023800
 8000a3c:	40007000 	.word	0x40007000

08000a40 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a40:	b580      	push	{r7, lr}
 8000a42:	b082      	sub	sp, #8
 8000a44:	af00      	add	r7, sp, #0
 8000a46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM11)
 8000a48:	687b      	ldr	r3, [r7, #4]
 8000a4a:	681b      	ldr	r3, [r3, #0]
 8000a4c:	4a08      	ldr	r2, [pc, #32]	@ (8000a70 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000a4e:	4293      	cmp	r3, r2
 8000a50:	d101      	bne.n	8000a56 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8000a52:	f001 f825 	bl	8001aa0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */
  if (htim->Instance == TIM2){
 8000a56:	687b      	ldr	r3, [r7, #4]
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000a5e:	d103      	bne.n	8000a68 <HAL_TIM_PeriodElapsedCallback+0x28>
	  FND_DispDataCallBack();
 8000a60:	f000 fd06 	bl	8001470 <FND_DispDataCallBack>

	  StopWatch_IncTimeCallBack();
 8000a64:	f000 faa4 	bl	8000fb0 <StopWatch_IncTimeCallBack>
  }
  /* USER CODE END Callback 1 */
}
 8000a68:	bf00      	nop
 8000a6a:	3708      	adds	r7, #8
 8000a6c:	46bd      	mov	sp, r7
 8000a6e:	bd80      	pop	{r7, pc}
 8000a70:	40014800 	.word	0x40014800

08000a74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a74:	b480      	push	{r7}
 8000a76:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000a78:	b672      	cpsid	i
}
 8000a7a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000a7c:	bf00      	nop
 8000a7e:	e7fd      	b.n	8000a7c <Error_Handler+0x8>

08000a80 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a86:	2300      	movs	r3, #0
 8000a88:	607b      	str	r3, [r7, #4]
 8000a8a:	4b12      	ldr	r3, [pc, #72]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000a8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a8e:	4a11      	ldr	r2, [pc, #68]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000a90:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a94:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a96:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	603b      	str	r3, [r7, #0]
 8000aa6:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000aa8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aaa:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000aac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab2:	4b08      	ldr	r3, [pc, #32]	@ (8000ad4 <HAL_MspInit+0x54>)
 8000ab4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ab6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000abe:	2200      	movs	r2, #0
 8000ac0:	210f      	movs	r1, #15
 8000ac2:	f06f 0001 	mvn.w	r0, #1
 8000ac6:	f001 f8e7 	bl	8001c98 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aca:	bf00      	nop
 8000acc:	3708      	adds	r7, #8
 8000ace:	46bd      	mov	sp, r7
 8000ad0:	bd80      	pop	{r7, pc}
 8000ad2:	bf00      	nop
 8000ad4:	40023800 	.word	0x40023800

08000ad8 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000ad8:	b580      	push	{r7, lr}
 8000ada:	b08c      	sub	sp, #48	@ 0x30
 8000adc:	af00      	add	r7, sp, #0
 8000ade:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM11 clock */
  __HAL_RCC_TIM11_CLK_ENABLE();
 8000ae8:	2300      	movs	r3, #0
 8000aea:	60bb      	str	r3, [r7, #8]
 8000aec:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba8 <HAL_InitTick+0xd0>)
 8000aee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000af0:	4a2d      	ldr	r2, [pc, #180]	@ (8000ba8 <HAL_InitTick+0xd0>)
 8000af2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000af6:	6453      	str	r3, [r2, #68]	@ 0x44
 8000af8:	4b2b      	ldr	r3, [pc, #172]	@ (8000ba8 <HAL_InitTick+0xd0>)
 8000afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000afc:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000b00:	60bb      	str	r3, [r7, #8]
 8000b02:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b04:	f107 020c 	add.w	r2, r7, #12
 8000b08:	f107 0310 	add.w	r3, r7, #16
 8000b0c:	4611      	mov	r1, r2
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f002 fbd8 	bl	80032c4 <HAL_RCC_GetClockConfig>

  /* Compute TIM11 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 8000b14:	f002 fbc2 	bl	800329c <HAL_RCC_GetPCLK2Freq>
 8000b18:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM11 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b1c:	4a23      	ldr	r2, [pc, #140]	@ (8000bac <HAL_InitTick+0xd4>)
 8000b1e:	fba2 2303 	umull	r2, r3, r2, r3
 8000b22:	0c9b      	lsrs	r3, r3, #18
 8000b24:	3b01      	subs	r3, #1
 8000b26:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM11 */
  htim11.Instance = TIM11;
 8000b28:	4b21      	ldr	r3, [pc, #132]	@ (8000bb0 <HAL_InitTick+0xd8>)
 8000b2a:	4a22      	ldr	r2, [pc, #136]	@ (8000bb4 <HAL_InitTick+0xdc>)
 8000b2c:	601a      	str	r2, [r3, #0]
   * Period = [(TIM11CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim11.Init.Period = (1000000U / 1000U) - 1U;
 8000b2e:	4b20      	ldr	r3, [pc, #128]	@ (8000bb0 <HAL_InitTick+0xd8>)
 8000b30:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b34:	60da      	str	r2, [r3, #12]
  htim11.Init.Prescaler = uwPrescalerValue;
 8000b36:	4a1e      	ldr	r2, [pc, #120]	@ (8000bb0 <HAL_InitTick+0xd8>)
 8000b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b3a:	6053      	str	r3, [r2, #4]
  htim11.Init.ClockDivision = 0;
 8000b3c:	4b1c      	ldr	r3, [pc, #112]	@ (8000bb0 <HAL_InitTick+0xd8>)
 8000b3e:	2200      	movs	r2, #0
 8000b40:	611a      	str	r2, [r3, #16]
  htim11.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b42:	4b1b      	ldr	r3, [pc, #108]	@ (8000bb0 <HAL_InitTick+0xd8>)
 8000b44:	2200      	movs	r2, #0
 8000b46:	609a      	str	r2, [r3, #8]
  htim11.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b48:	4b19      	ldr	r3, [pc, #100]	@ (8000bb0 <HAL_InitTick+0xd8>)
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim11);
 8000b4e:	4818      	ldr	r0, [pc, #96]	@ (8000bb0 <HAL_InitTick+0xd8>)
 8000b50:	f002 fbea 	bl	8003328 <HAL_TIM_Base_Init>
 8000b54:	4603      	mov	r3, r0
 8000b56:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8000b5a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d11b      	bne.n	8000b9a <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim11);
 8000b62:	4813      	ldr	r0, [pc, #76]	@ (8000bb0 <HAL_InitTick+0xd8>)
 8000b64:	f002 fc30 	bl	80033c8 <HAL_TIM_Base_Start_IT>
 8000b68:	4603      	mov	r3, r0
 8000b6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8000b6e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8000b72:	2b00      	cmp	r3, #0
 8000b74:	d111      	bne.n	8000b9a <HAL_InitTick+0xc2>
    {
    /* Enable the TIM11 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8000b76:	201a      	movs	r0, #26
 8000b78:	f001 f8aa 	bl	8001cd0 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	2b0f      	cmp	r3, #15
 8000b80:	d808      	bhi.n	8000b94 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, TickPriority, 0U);
 8000b82:	2200      	movs	r2, #0
 8000b84:	6879      	ldr	r1, [r7, #4]
 8000b86:	201a      	movs	r0, #26
 8000b88:	f001 f886 	bl	8001c98 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000b8c:	4a0a      	ldr	r2, [pc, #40]	@ (8000bb8 <HAL_InitTick+0xe0>)
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	6013      	str	r3, [r2, #0]
 8000b92:	e002      	b.n	8000b9a <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8000b94:	2301      	movs	r3, #1
 8000b96:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8000b9a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8000b9e:	4618      	mov	r0, r3
 8000ba0:	3730      	adds	r7, #48	@ 0x30
 8000ba2:	46bd      	mov	sp, r7
 8000ba4:	bd80      	pop	{r7, pc}
 8000ba6:	bf00      	nop
 8000ba8:	40023800 	.word	0x40023800
 8000bac:	431bde83 	.word	0x431bde83
 8000bb0:	200003e0 	.word	0x200003e0
 8000bb4:	40014800 	.word	0x40014800
 8000bb8:	20000064 	.word	0x20000064

08000bbc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bbc:	b480      	push	{r7}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bc0:	bf00      	nop
 8000bc2:	e7fd      	b.n	8000bc0 <NMI_Handler+0x4>

08000bc4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bc8:	bf00      	nop
 8000bca:	e7fd      	b.n	8000bc8 <HardFault_Handler+0x4>

08000bcc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bcc:	b480      	push	{r7}
 8000bce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bd0:	bf00      	nop
 8000bd2:	e7fd      	b.n	8000bd0 <MemManage_Handler+0x4>

08000bd4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <BusFault_Handler+0x4>

08000bdc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <UsageFault_Handler+0x4>

08000be4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000be8:	bf00      	nop
 8000bea:	46bd      	mov	sp, r7
 8000bec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf0:	4770      	bx	lr
	...

08000bf4 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 8000bf4:	b580      	push	{r7, lr}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim11);
 8000bf8:	4802      	ldr	r0, [pc, #8]	@ (8000c04 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8000bfa:	f002 fc47 	bl	800348c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8000bfe:	bf00      	nop
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	200003e0 	.word	0x200003e0

08000c08 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000c0c:	4802      	ldr	r0, [pc, #8]	@ (8000c18 <TIM2_IRQHandler+0x10>)
 8000c0e:	f002 fc3d 	bl	800348c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000c12:	bf00      	nop
 8000c14:	bd80      	pop	{r7, pc}
 8000c16:	bf00      	nop
 8000c18:	2000042c 	.word	0x2000042c

08000c1c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	b086      	sub	sp, #24
 8000c20:	af00      	add	r7, sp, #0
 8000c22:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c24:	4a14      	ldr	r2, [pc, #80]	@ (8000c78 <_sbrk+0x5c>)
 8000c26:	4b15      	ldr	r3, [pc, #84]	@ (8000c7c <_sbrk+0x60>)
 8000c28:	1ad3      	subs	r3, r2, r3
 8000c2a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c2c:	697b      	ldr	r3, [r7, #20]
 8000c2e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c30:	4b13      	ldr	r3, [pc, #76]	@ (8000c80 <_sbrk+0x64>)
 8000c32:	681b      	ldr	r3, [r3, #0]
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d102      	bne.n	8000c3e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c38:	4b11      	ldr	r3, [pc, #68]	@ (8000c80 <_sbrk+0x64>)
 8000c3a:	4a12      	ldr	r2, [pc, #72]	@ (8000c84 <_sbrk+0x68>)
 8000c3c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c3e:	4b10      	ldr	r3, [pc, #64]	@ (8000c80 <_sbrk+0x64>)
 8000c40:	681a      	ldr	r2, [r3, #0]
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	4413      	add	r3, r2
 8000c46:	693a      	ldr	r2, [r7, #16]
 8000c48:	429a      	cmp	r2, r3
 8000c4a:	d207      	bcs.n	8000c5c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c4c:	f005 fd3c 	bl	80066c8 <__errno>
 8000c50:	4603      	mov	r3, r0
 8000c52:	220c      	movs	r2, #12
 8000c54:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c56:	f04f 33ff 	mov.w	r3, #4294967295
 8000c5a:	e009      	b.n	8000c70 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c5c:	4b08      	ldr	r3, [pc, #32]	@ (8000c80 <_sbrk+0x64>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000c62:	4b07      	ldr	r3, [pc, #28]	@ (8000c80 <_sbrk+0x64>)
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	687b      	ldr	r3, [r7, #4]
 8000c68:	4413      	add	r3, r2
 8000c6a:	4a05      	ldr	r2, [pc, #20]	@ (8000c80 <_sbrk+0x64>)
 8000c6c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000c6e:	68fb      	ldr	r3, [r7, #12]
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3718      	adds	r7, #24
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	20020000 	.word	0x20020000
 8000c7c:	00000400 	.word	0x00000400
 8000c80:	20000428 	.word	0x20000428
 8000c84:	20004360 	.word	0x20004360

08000c88 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c88:	b480      	push	{r7}
 8000c8a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000c8c:	4b06      	ldr	r3, [pc, #24]	@ (8000ca8 <SystemInit+0x20>)
 8000c8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000c92:	4a05      	ldr	r2, [pc, #20]	@ (8000ca8 <SystemInit+0x20>)
 8000c94:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000c98:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000c9c:	bf00      	nop
 8000c9e:	46bd      	mov	sp, r7
 8000ca0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop
 8000ca8:	e000ed00 	.word	0xe000ed00

08000cac <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	b086      	sub	sp, #24
 8000cb0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000cb2:	f107 0308 	add.w	r3, r7, #8
 8000cb6:	2200      	movs	r2, #0
 8000cb8:	601a      	str	r2, [r3, #0]
 8000cba:	605a      	str	r2, [r3, #4]
 8000cbc:	609a      	str	r2, [r3, #8]
 8000cbe:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000cc0:	463b      	mov	r3, r7
 8000cc2:	2200      	movs	r2, #0
 8000cc4:	601a      	str	r2, [r3, #0]
 8000cc6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000cc8:	4b1d      	ldr	r3, [pc, #116]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000cca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000cce:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 100-1;
 8000cd0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000cd2:	2263      	movs	r2, #99	@ 0x63
 8000cd4:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000cd6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000cd8:	2200      	movs	r2, #0
 8000cda:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8000cdc:	4b18      	ldr	r3, [pc, #96]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000cde:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000ce2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000ce4:	4b16      	ldr	r3, [pc, #88]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000ce6:	2200      	movs	r2, #0
 8000ce8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8000cea:	4b15      	ldr	r3, [pc, #84]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000cec:	2280      	movs	r2, #128	@ 0x80
 8000cee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8000cf0:	4813      	ldr	r0, [pc, #76]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000cf2:	f002 fb19 	bl	8003328 <HAL_TIM_Base_Init>
 8000cf6:	4603      	mov	r3, r0
 8000cf8:	2b00      	cmp	r3, #0
 8000cfa:	d001      	beq.n	8000d00 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 8000cfc:	f7ff feba 	bl	8000a74 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000d00:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d04:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000d06:	f107 0308 	add.w	r3, r7, #8
 8000d0a:	4619      	mov	r1, r3
 8000d0c:	480c      	ldr	r0, [pc, #48]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000d0e:	f002 fcad 	bl	800366c <HAL_TIM_ConfigClockSource>
 8000d12:	4603      	mov	r3, r0
 8000d14:	2b00      	cmp	r3, #0
 8000d16:	d001      	beq.n	8000d1c <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 8000d18:	f7ff feac 	bl	8000a74 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d20:	2300      	movs	r3, #0
 8000d22:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8000d24:	463b      	mov	r3, r7
 8000d26:	4619      	mov	r1, r3
 8000d28:	4805      	ldr	r0, [pc, #20]	@ (8000d40 <MX_TIM2_Init+0x94>)
 8000d2a:	f002 feaf 	bl	8003a8c <HAL_TIMEx_MasterConfigSynchronization>
 8000d2e:	4603      	mov	r3, r0
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d001      	beq.n	8000d38 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 8000d34:	f7ff fe9e 	bl	8000a74 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8000d38:	bf00      	nop
 8000d3a:	3718      	adds	r7, #24
 8000d3c:	46bd      	mov	sp, r7
 8000d3e:	bd80      	pop	{r7, pc}
 8000d40:	2000042c 	.word	0x2000042c

08000d44 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000d44:	b580      	push	{r7, lr}
 8000d46:	b084      	sub	sp, #16
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	681b      	ldr	r3, [r3, #0]
 8000d50:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d54:	d115      	bne.n	8000d82 <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8000d56:	2300      	movs	r3, #0
 8000d58:	60fb      	str	r3, [r7, #12]
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <HAL_TIM_Base_MspInit+0x48>)
 8000d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d5e:	4a0b      	ldr	r2, [pc, #44]	@ (8000d8c <HAL_TIM_Base_MspInit+0x48>)
 8000d60:	f043 0301 	orr.w	r3, r3, #1
 8000d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d66:	4b09      	ldr	r3, [pc, #36]	@ (8000d8c <HAL_TIM_Base_MspInit+0x48>)
 8000d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d6a:	f003 0301 	and.w	r3, r3, #1
 8000d6e:	60fb      	str	r3, [r7, #12]
 8000d70:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 8000d72:	2200      	movs	r2, #0
 8000d74:	2105      	movs	r1, #5
 8000d76:	201c      	movs	r0, #28
 8000d78:	f000 ff8e 	bl	8001c98 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8000d7c:	201c      	movs	r0, #28
 8000d7e:	f000 ffa7 	bl	8001cd0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8000d82:	bf00      	nop
 8000d84:	3710      	adds	r7, #16
 8000d86:	46bd      	mov	sp, r7
 8000d88:	bd80      	pop	{r7, pc}
 8000d8a:	bf00      	nop
 8000d8c:	40023800 	.word	0x40023800

08000d90 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8000d90:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dc8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8000d94:	f7ff ff78 	bl	8000c88 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000d98:	480c      	ldr	r0, [pc, #48]	@ (8000dcc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000d9a:	490d      	ldr	r1, [pc, #52]	@ (8000dd0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000d9c:	4a0d      	ldr	r2, [pc, #52]	@ (8000dd4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000d9e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da0:	e002      	b.n	8000da8 <LoopCopyDataInit>

08000da2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000da2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000da4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000da6:	3304      	adds	r3, #4

08000da8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000da8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000daa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dac:	d3f9      	bcc.n	8000da2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dae:	4a0a      	ldr	r2, [pc, #40]	@ (8000dd8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000db0:	4c0a      	ldr	r4, [pc, #40]	@ (8000ddc <LoopFillZerobss+0x22>)
  movs r3, #0
 8000db2:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000db4:	e001      	b.n	8000dba <LoopFillZerobss>

08000db6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000db6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000db8:	3204      	adds	r2, #4

08000dba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dbc:	d3fb      	bcc.n	8000db6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dbe:	f005 fc89 	bl	80066d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000dc2:	f7ff fdc3 	bl	800094c <main>
  bx  lr    
 8000dc6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8000dc8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000dcc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd0:	200000c0 	.word	0x200000c0
  ldr r2, =_sidata
 8000dd4:	08007140 	.word	0x08007140
  ldr r2, =_sbss
 8000dd8:	200000c0 	.word	0x200000c0
  ldr r4, =_ebss
 8000ddc:	2000435c 	.word	0x2000435c

08000de0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000de0:	e7fe      	b.n	8000de0 <ADC_IRQHandler>

08000de2 <Controller_Init>:
#include "Controller.h"

void Controller_Init()
{
 8000de2:	b580      	push	{r7, lr}
 8000de4:	af00      	add	r7, sp, #0
	StopWatch_Init();
 8000de6:	f000 f809 	bl	8000dfc <StopWatch_Init>
}
 8000dea:	bf00      	nop
 8000dec:	bd80      	pop	{r7, pc}

08000dee <Controller_Excute>:


void Controller_Excute()
{
 8000dee:	b580      	push	{r7, lr}
 8000df0:	af00      	add	r7, sp, #0
	StopWatch_Excute();
 8000df2:	f000 f82d 	bl	8000e50 <StopWatch_Excute>
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
	...

08000dfc <StopWatch_Init>:

stopWatch_t stopWatchData;


void StopWatch_Init()
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
	stopWatchData.hour = 0;
 8000e02:	4b11      	ldr	r3, [pc, #68]	@ (8000e48 <StopWatch_Init+0x4c>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	711a      	strb	r2, [r3, #4]
	stopWatchData.min  = 0;
 8000e08:	4b0f      	ldr	r3, [pc, #60]	@ (8000e48 <StopWatch_Init+0x4c>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	70da      	strb	r2, [r3, #3]
	stopWatchData.sec  = 0;
 8000e0e:	4b0e      	ldr	r3, [pc, #56]	@ (8000e48 <StopWatch_Init+0x4c>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	709a      	strb	r2, [r3, #2]
	stopWatchData.msec = 0;
 8000e14:	4b0c      	ldr	r3, [pc, #48]	@ (8000e48 <StopWatch_Init+0x4c>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	801a      	strh	r2, [r3, #0]

	//FND  QUEUE(mail)  
	stopWatch_t *pStopWatchData = osMailAlloc(stopWatchDataMailBox,0);
 8000e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8000e4c <StopWatch_Init+0x50>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	2100      	movs	r1, #0
 8000e20:	4618      	mov	r0, r3
 8000e22:	f003 f97b 	bl	800411c <osMailAlloc>
 8000e26:	6078      	str	r0, [r7, #4]
	memcpy(pStopWatchData , &stopWatchData, sizeof(stopWatch_t));
 8000e28:	2206      	movs	r2, #6
 8000e2a:	4907      	ldr	r1, [pc, #28]	@ (8000e48 <StopWatch_Init+0x4c>)
 8000e2c:	6878      	ldr	r0, [r7, #4]
 8000e2e:	f005 fc77 	bl	8006720 <memcpy>
	osMailPut(stopWatchDataMailBox, pStopWatchData);
 8000e32:	4b06      	ldr	r3, [pc, #24]	@ (8000e4c <StopWatch_Init+0x50>)
 8000e34:	681b      	ldr	r3, [r3, #0]
 8000e36:	6879      	ldr	r1, [r7, #4]
 8000e38:	4618      	mov	r0, r3
 8000e3a:	f003 f985 	bl	8004148 <osMailPut>
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bd80      	pop	{r7, pc}
 8000e46:	bf00      	nop
 8000e48:	20000474 	.word	0x20000474
 8000e4c:	200004a4 	.word	0x200004a4

08000e50 <StopWatch_Excute>:


void StopWatch_Excute()
{
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
	estopWatchState_t state = Model_Get_StopWatchState();
 8000e56:	f000 f96b 	bl	8001130 <Model_Get_StopWatchState>
 8000e5a:	4603      	mov	r3, r0
 8000e5c:	71fb      	strb	r3, [r7, #7]

	switch(state)
 8000e5e:	79fb      	ldrb	r3, [r7, #7]
 8000e60:	2b02      	cmp	r3, #2
 8000e62:	d00c      	beq.n	8000e7e <StopWatch_Excute+0x2e>
 8000e64:	2b02      	cmp	r3, #2
 8000e66:	dc0d      	bgt.n	8000e84 <StopWatch_Excute+0x34>
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	d002      	beq.n	8000e72 <StopWatch_Excute+0x22>
 8000e6c:	2b01      	cmp	r3, #1
 8000e6e:	d003      	beq.n	8000e78 <StopWatch_Excute+0x28>
		case S_STOPWATCH_CLEAR :
			StopWatch_Clear();
			break;

		default :
			break;
 8000e70:	e008      	b.n	8000e84 <StopWatch_Excute+0x34>
			StopWatch_Stop();
 8000e72:	f000 f80d 	bl	8000e90 <StopWatch_Stop>
			break;
 8000e76:	e006      	b.n	8000e86 <StopWatch_Excute+0x36>
			StopWatch_Run();
 8000e78:	f000 f82c 	bl	8000ed4 <StopWatch_Run>
			break;
 8000e7c:	e003      	b.n	8000e86 <StopWatch_Excute+0x36>
			StopWatch_Clear();
 8000e7e:	f000 f86b 	bl	8000f58 <StopWatch_Clear>
			break;
 8000e82:	e000      	b.n	8000e86 <StopWatch_Excute+0x36>
			break;
 8000e84:	bf00      	nop
	}
}
 8000e86:	bf00      	nop
 8000e88:	3708      	adds	r7, #8
 8000e8a:	46bd      	mov	sp, r7
 8000e8c:	bd80      	pop	{r7, pc}
	...

08000e90 <StopWatch_Stop>:

void StopWatch_Stop()
{
 8000e90:	b580      	push	{r7, lr}
 8000e92:	b084      	sub	sp, #16
 8000e94:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(stopWatchEventMsgBox, 0); //non-blocking
 8000e96:	4b0e      	ldr	r3, [pc, #56]	@ (8000ed0 <StopWatch_Stop+0x40>)
 8000e98:	6819      	ldr	r1, [r3, #0]
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	4618      	mov	r0, r3
 8000ea0:	f003 f870 	bl	8003f84 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 8000ea4:	683b      	ldr	r3, [r7, #0]
 8000ea6:	2b10      	cmp	r3, #16
 8000ea8:	d10e      	bne.n	8000ec8 <StopWatch_Stop+0x38>
		evtState = evt.value.v;
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	81fb      	strh	r3, [r7, #14]

		if(evtState == EVENT_RUN_STOP){
 8000eae:	89fb      	ldrh	r3, [r7, #14]
 8000eb0:	2b00      	cmp	r3, #0
 8000eb2:	d103      	bne.n	8000ebc <StopWatch_Stop+0x2c>
			Model_Set_StopWatchState(S_STOPWATCH_RUN);
 8000eb4:	2001      	movs	r0, #1
 8000eb6:	f000 f92b 	bl	8001110 <Model_Set_StopWatchState>
		}
		else if(evtState == EVENT_CLEAR){
			Model_Set_StopWatchState(S_STOPWATCH_CLEAR);
		}
	}
}
 8000eba:	e005      	b.n	8000ec8 <StopWatch_Stop+0x38>
		else if(evtState == EVENT_CLEAR){
 8000ebc:	89fb      	ldrh	r3, [r7, #14]
 8000ebe:	2b01      	cmp	r3, #1
 8000ec0:	d102      	bne.n	8000ec8 <StopWatch_Stop+0x38>
			Model_Set_StopWatchState(S_STOPWATCH_CLEAR);
 8000ec2:	2002      	movs	r0, #2
 8000ec4:	f000 f924 	bl	8001110 <Model_Set_StopWatchState>
}
 8000ec8:	bf00      	nop
 8000eca:	3710      	adds	r7, #16
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	200004a0 	.word	0x200004a0

08000ed4 <StopWatch_Run>:

void StopWatch_Run()
{
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	b086      	sub	sp, #24
 8000ed8:	af00      	add	r7, sp, #0
	osEvent evt = osMessageGet(stopWatchEventMsgBox, 0); //non-blocking
 8000eda:	4b1b      	ldr	r3, [pc, #108]	@ (8000f48 <StopWatch_Run+0x74>)
 8000edc:	6819      	ldr	r1, [r3, #0]
 8000ede:	1d3b      	adds	r3, r7, #4
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	4618      	mov	r0, r3
 8000ee4:	f003 f84e 	bl	8003f84 <osMessageGet>
	uint16_t evtState;

	if(evt.status == osEventMessage){
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	2b10      	cmp	r3, #16
 8000eec:	d107      	bne.n	8000efe <StopWatch_Run+0x2a>
		evtState = evt.value.v;
 8000eee:	68bb      	ldr	r3, [r7, #8]
 8000ef0:	82fb      	strh	r3, [r7, #22]

		if(evtState == EVENT_RUN_STOP){
 8000ef2:	8afb      	ldrh	r3, [r7, #22]
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d102      	bne.n	8000efe <StopWatch_Run+0x2a>
		Model_Set_StopWatchState(S_STOPWATCH_STOP);
 8000ef8:	2000      	movs	r0, #0
 8000efa:	f000 f909 	bl	8001110 <Model_Set_StopWatchState>
		}
	}

	static stopWatch_t prevStopWatchData;
	//    QUEUE 
	if (memcmp(&stopWatchData, &prevStopWatchData, sizeof(stopWatch_t))){ //stopWatchData prevStopWatchData  
 8000efe:	2206      	movs	r2, #6
 8000f00:	4912      	ldr	r1, [pc, #72]	@ (8000f4c <StopWatch_Run+0x78>)
 8000f02:	4813      	ldr	r0, [pc, #76]	@ (8000f50 <StopWatch_Run+0x7c>)
 8000f04:	f005 fb6a 	bl	80065dc <memcmp>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d018      	beq.n	8000f40 <StopWatch_Run+0x6c>
		memcpy(&prevStopWatchData, &stopWatchData, sizeof(stopWatch_t));
 8000f0e:	4b0f      	ldr	r3, [pc, #60]	@ (8000f4c <StopWatch_Run+0x78>)
 8000f10:	4a0f      	ldr	r2, [pc, #60]	@ (8000f50 <StopWatch_Run+0x7c>)
 8000f12:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f16:	6018      	str	r0, [r3, #0]
 8000f18:	3304      	adds	r3, #4
 8000f1a:	8019      	strh	r1, [r3, #0]
		stopWatch_t *pStopWatchData = osMailAlloc(stopWatchDataMailBox,0);
 8000f1c:	4b0d      	ldr	r3, [pc, #52]	@ (8000f54 <StopWatch_Run+0x80>)
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	2100      	movs	r1, #0
 8000f22:	4618      	mov	r0, r3
 8000f24:	f003 f8fa 	bl	800411c <osMailAlloc>
 8000f28:	6138      	str	r0, [r7, #16]
		memcpy(pStopWatchData , &stopWatchData, sizeof(stopWatch_t));
 8000f2a:	2206      	movs	r2, #6
 8000f2c:	4908      	ldr	r1, [pc, #32]	@ (8000f50 <StopWatch_Run+0x7c>)
 8000f2e:	6938      	ldr	r0, [r7, #16]
 8000f30:	f005 fbf6 	bl	8006720 <memcpy>
		osMailPut(stopWatchDataMailBox, pStopWatchData);
 8000f34:	4b07      	ldr	r3, [pc, #28]	@ (8000f54 <StopWatch_Run+0x80>)
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	6939      	ldr	r1, [r7, #16]
 8000f3a:	4618      	mov	r0, r3
 8000f3c:	f003 f904 	bl	8004148 <osMailPut>
	}
}
 8000f40:	bf00      	nop
 8000f42:	3718      	adds	r7, #24
 8000f44:	46bd      	mov	sp, r7
 8000f46:	bd80      	pop	{r7, pc}
 8000f48:	200004a0 	.word	0x200004a0
 8000f4c:	2000047c 	.word	0x2000047c
 8000f50:	20000474 	.word	0x20000474
 8000f54:	200004a4 	.word	0x200004a4

08000f58 <StopWatch_Clear>:


void StopWatch_Clear()
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
	Model_Set_StopWatchState(S_STOPWATCH_STOP);
 8000f5e:	2000      	movs	r0, #0
 8000f60:	f000 f8d6 	bl	8001110 <Model_Set_StopWatchState>

	stopWatchData.hour = 0;
 8000f64:	4b10      	ldr	r3, [pc, #64]	@ (8000fa8 <StopWatch_Clear+0x50>)
 8000f66:	2200      	movs	r2, #0
 8000f68:	711a      	strb	r2, [r3, #4]
	stopWatchData.min  = 0;
 8000f6a:	4b0f      	ldr	r3, [pc, #60]	@ (8000fa8 <StopWatch_Clear+0x50>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	70da      	strb	r2, [r3, #3]
	stopWatchData.sec  = 0;
 8000f70:	4b0d      	ldr	r3, [pc, #52]	@ (8000fa8 <StopWatch_Clear+0x50>)
 8000f72:	2200      	movs	r2, #0
 8000f74:	709a      	strb	r2, [r3, #2]
	stopWatchData.msec = 0;
 8000f76:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa8 <StopWatch_Clear+0x50>)
 8000f78:	2200      	movs	r2, #0
 8000f7a:	801a      	strh	r2, [r3, #0]

	//Mailbox  
	stopWatch_t *pStopWatchData = osMailAlloc(stopWatchDataMailBox,0);
 8000f7c:	4b0b      	ldr	r3, [pc, #44]	@ (8000fac <StopWatch_Clear+0x54>)
 8000f7e:	681b      	ldr	r3, [r3, #0]
 8000f80:	2100      	movs	r1, #0
 8000f82:	4618      	mov	r0, r3
 8000f84:	f003 f8ca 	bl	800411c <osMailAlloc>
 8000f88:	6078      	str	r0, [r7, #4]
	memcpy(pStopWatchData , &stopWatchData, sizeof(stopWatch_t));
 8000f8a:	2206      	movs	r2, #6
 8000f8c:	4906      	ldr	r1, [pc, #24]	@ (8000fa8 <StopWatch_Clear+0x50>)
 8000f8e:	6878      	ldr	r0, [r7, #4]
 8000f90:	f005 fbc6 	bl	8006720 <memcpy>
	osMailPut(stopWatchDataMailBox, pStopWatchData);
 8000f94:	4b05      	ldr	r3, [pc, #20]	@ (8000fac <StopWatch_Clear+0x54>)
 8000f96:	681b      	ldr	r3, [r3, #0]
 8000f98:	6879      	ldr	r1, [r7, #4]
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	f003 f8d4 	bl	8004148 <osMailPut>
}
 8000fa0:	bf00      	nop
 8000fa2:	3708      	adds	r7, #8
 8000fa4:	46bd      	mov	sp, r7
 8000fa6:	bd80      	pop	{r7, pc}
 8000fa8:	20000474 	.word	0x20000474
 8000fac:	200004a4 	.word	0x200004a4

08000fb0 <StopWatch_IncTimeCallBack>:

void StopWatch_IncTimeCallBack() //1ms Callback
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
	if(Model_Get_StopWatchState() != S_STOPWATCH_RUN){
 8000fb4:	f000 f8bc 	bl	8001130 <Model_Get_StopWatchState>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d13a      	bne.n	8001034 <StopWatch_IncTimeCallBack+0x84>
		return;
	}

	if(stopWatchData.msec != 1000-1){
 8000fbe:	4b1e      	ldr	r3, [pc, #120]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000fc0:	881b      	ldrh	r3, [r3, #0]
 8000fc2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d006      	beq.n	8000fd8 <StopWatch_IncTimeCallBack+0x28>
		stopWatchData.msec++;
 8000fca:	4b1b      	ldr	r3, [pc, #108]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000fcc:	881b      	ldrh	r3, [r3, #0]
 8000fce:	3301      	adds	r3, #1
 8000fd0:	b29a      	uxth	r2, r3
 8000fd2:	4b19      	ldr	r3, [pc, #100]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000fd4:	801a      	strh	r2, [r3, #0]
		return;
 8000fd6:	e02e      	b.n	8001036 <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.msec = 0;
 8000fd8:	4b17      	ldr	r3, [pc, #92]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000fda:	2200      	movs	r2, #0
 8000fdc:	801a      	strh	r2, [r3, #0]

	if(stopWatchData.sec != 60-1){
 8000fde:	4b16      	ldr	r3, [pc, #88]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000fe0:	789b      	ldrb	r3, [r3, #2]
 8000fe2:	2b3b      	cmp	r3, #59	@ 0x3b
 8000fe4:	d006      	beq.n	8000ff4 <StopWatch_IncTimeCallBack+0x44>
		stopWatchData.sec++;
 8000fe6:	4b14      	ldr	r3, [pc, #80]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000fe8:	789b      	ldrb	r3, [r3, #2]
 8000fea:	3301      	adds	r3, #1
 8000fec:	b2da      	uxtb	r2, r3
 8000fee:	4b12      	ldr	r3, [pc, #72]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000ff0:	709a      	strb	r2, [r3, #2]
		return;
 8000ff2:	e020      	b.n	8001036 <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.sec = 0;
 8000ff4:	4b10      	ldr	r3, [pc, #64]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000ff6:	2200      	movs	r2, #0
 8000ff8:	709a      	strb	r2, [r3, #2]

	if(stopWatchData.min != 60-1){
 8000ffa:	4b0f      	ldr	r3, [pc, #60]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8000ffc:	78db      	ldrb	r3, [r3, #3]
 8000ffe:	2b3b      	cmp	r3, #59	@ 0x3b
 8001000:	d006      	beq.n	8001010 <StopWatch_IncTimeCallBack+0x60>
		stopWatchData.min++;
 8001002:	4b0d      	ldr	r3, [pc, #52]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8001004:	78db      	ldrb	r3, [r3, #3]
 8001006:	3301      	adds	r3, #1
 8001008:	b2da      	uxtb	r2, r3
 800100a:	4b0b      	ldr	r3, [pc, #44]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 800100c:	70da      	strb	r2, [r3, #3]
		return;
 800100e:	e012      	b.n	8001036 <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.min = 0;
 8001010:	4b09      	ldr	r3, [pc, #36]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8001012:	2200      	movs	r2, #0
 8001014:	70da      	strb	r2, [r3, #3]


	if(stopWatchData.hour != 24-1){
 8001016:	4b08      	ldr	r3, [pc, #32]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8001018:	791b      	ldrb	r3, [r3, #4]
 800101a:	2b17      	cmp	r3, #23
 800101c:	d006      	beq.n	800102c <StopWatch_IncTimeCallBack+0x7c>
		stopWatchData.hour++;
 800101e:	4b06      	ldr	r3, [pc, #24]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8001020:	791b      	ldrb	r3, [r3, #4]
 8001022:	3301      	adds	r3, #1
 8001024:	b2da      	uxtb	r2, r3
 8001026:	4b04      	ldr	r3, [pc, #16]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 8001028:	711a      	strb	r2, [r3, #4]
		return;
 800102a:	e004      	b.n	8001036 <StopWatch_IncTimeCallBack+0x86>
	}
	stopWatchData.hour = 0;
 800102c:	4b02      	ldr	r3, [pc, #8]	@ (8001038 <StopWatch_IncTimeCallBack+0x88>)
 800102e:	2200      	movs	r2, #0
 8001030:	711a      	strb	r2, [r3, #4]
 8001032:	e000      	b.n	8001036 <StopWatch_IncTimeCallBack+0x86>
		return;
 8001034:	bf00      	nop
}
 8001036:	bd80      	pop	{r7, pc}
 8001038:	20000474 	.word	0x20000474

0800103c <Listener_Init>:
#include "Listener.h"

void Listener_Init()
{
 800103c:	b580      	push	{r7, lr}
 800103e:	af00      	add	r7, sp, #0
	Listener_StopWatchInit();
 8001040:	f000 f808 	bl	8001054 <Listener_StopWatchInit>
}
 8001044:	bf00      	nop
 8001046:	bd80      	pop	{r7, pc}

08001048 <Listener_Excute>:


void Listener_Excute()
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
	Listener_StopWatchExcute();
 800104c:	f000 f81a 	bl	8001084 <Listener_StopWatchExcute>
}
 8001050:	bf00      	nop
 8001052:	bd80      	pop	{r7, pc}

08001054 <Listener_StopWatchInit>:
Button_Handler_t hbtnClear;

static void Listener_StopWatch_CheckButton();

void Listener_StopWatchInit()
{
 8001054:	b580      	push	{r7, lr}
 8001056:	af00      	add	r7, sp, #0
	//Button_Init()
	Button_Init(&hbtnRunStop, GPIOB, GPIO_PIN_3);
 8001058:	2208      	movs	r2, #8
 800105a:	4906      	ldr	r1, [pc, #24]	@ (8001074 <Listener_StopWatchInit+0x20>)
 800105c:	4806      	ldr	r0, [pc, #24]	@ (8001078 <Listener_StopWatchInit+0x24>)
 800105e:	f000 f987 	bl	8001370 <Button_Init>
	Button_Init(&hbtnClear, GPIOA, GPIO_PIN_10);
 8001062:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001066:	4905      	ldr	r1, [pc, #20]	@ (800107c <Listener_StopWatchInit+0x28>)
 8001068:	4805      	ldr	r0, [pc, #20]	@ (8001080 <Listener_StopWatchInit+0x2c>)
 800106a:	f000 f981 	bl	8001370 <Button_Init>
}
 800106e:	bf00      	nop
 8001070:	bd80      	pop	{r7, pc}
 8001072:	bf00      	nop
 8001074:	40020400 	.word	0x40020400
 8001078:	20000484 	.word	0x20000484
 800107c:	40020000 	.word	0x40020000
 8001080:	20000490 	.word	0x20000490

08001084 <Listener_StopWatchExcute>:

void Listener_StopWatchExcute()
{
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	//check Button
	Listener_StopWatch_CheckButton();
 8001088:	f000 f802 	bl	8001090 <Listener_StopWatch_CheckButton>
}
 800108c:	bf00      	nop
 800108e:	bd80      	pop	{r7, pc}

08001090 <Listener_StopWatch_CheckButton>:

void Listener_StopWatch_CheckButton()
{
 8001090:	b580      	push	{r7, lr}
 8001092:	af00      	add	r7, sp, #0
	if(Button_GetState(&hbtnRunStop) == ACT_PUSHED){
 8001094:	480e      	ldr	r0, [pc, #56]	@ (80010d0 <Listener_StopWatch_CheckButton+0x40>)
 8001096:	f000 f981 	bl	800139c <Button_GetState>
 800109a:	4603      	mov	r3, r0
 800109c:	2b01      	cmp	r3, #1
 800109e:	d107      	bne.n	80010b0 <Listener_StopWatch_CheckButton+0x20>
		osMessagePut(stopWatchEventMsgBox, EVENT_RUN_STOP, 0);  //QUEUE 
 80010a0:	4b0c      	ldr	r3, [pc, #48]	@ (80010d4 <Listener_StopWatch_CheckButton+0x44>)
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	2200      	movs	r2, #0
 80010a6:	2100      	movs	r1, #0
 80010a8:	4618      	mov	r0, r3
 80010aa:	f002 ff2b 	bl	8003f04 <osMessagePut>
	}
	else if(Button_GetState(&hbtnClear) == ACT_PUSHED){
		osMessagePut(stopWatchEventMsgBox, EVENT_CLEAR, 0);  //QUEUE 
	}
}
 80010ae:	e00c      	b.n	80010ca <Listener_StopWatch_CheckButton+0x3a>
	else if(Button_GetState(&hbtnClear) == ACT_PUSHED){
 80010b0:	4809      	ldr	r0, [pc, #36]	@ (80010d8 <Listener_StopWatch_CheckButton+0x48>)
 80010b2:	f000 f973 	bl	800139c <Button_GetState>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b01      	cmp	r3, #1
 80010ba:	d106      	bne.n	80010ca <Listener_StopWatch_CheckButton+0x3a>
		osMessagePut(stopWatchEventMsgBox, EVENT_CLEAR, 0);  //QUEUE 
 80010bc:	4b05      	ldr	r3, [pc, #20]	@ (80010d4 <Listener_StopWatch_CheckButton+0x44>)
 80010be:	681b      	ldr	r3, [r3, #0]
 80010c0:	2200      	movs	r2, #0
 80010c2:	2101      	movs	r1, #1
 80010c4:	4618      	mov	r0, r3
 80010c6:	f002 ff1d 	bl	8003f04 <osMessagePut>
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	20000484 	.word	0x20000484
 80010d4:	200004a0 	.word	0x200004a0
 80010d8:	20000490 	.word	0x20000490

080010dc <Model_StopWatch_Init>:
osMailQId stopWatchDataMailBox;  // 
osMailQDef(stopWatchDataQueue, 4, stopWatch_t);


 void Model_StopWatch_Init()
 {
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	 //CREAT QUEUE
	 stopWatchEventMsgBox = osMessageCreate(osMessageQ(stopWatchEventQueue), NULL);
 80010e0:	2100      	movs	r1, #0
 80010e2:	4807      	ldr	r0, [pc, #28]	@ (8001100 <Model_StopWatch_Init+0x24>)
 80010e4:	f002 fee5 	bl	8003eb2 <osMessageCreate>
 80010e8:	4603      	mov	r3, r0
 80010ea:	4a06      	ldr	r2, [pc, #24]	@ (8001104 <Model_StopWatch_Init+0x28>)
 80010ec:	6013      	str	r3, [r2, #0]
	 stopWatchDataMailBox = osMailCreate(osMailQ(stopWatchDataQueue), NULL);
 80010ee:	2100      	movs	r1, #0
 80010f0:	4805      	ldr	r0, [pc, #20]	@ (8001108 <Model_StopWatch_Init+0x2c>)
 80010f2:	f002 ffbb 	bl	800406c <osMailCreate>
 80010f6:	4603      	mov	r3, r0
 80010f8:	4a04      	ldr	r2, [pc, #16]	@ (800110c <Model_StopWatch_Init+0x30>)
 80010fa:	6013      	str	r3, [r2, #0]
 }
 80010fc:	bf00      	nop
 80010fe:	bd80      	pop	{r7, pc}
 8001100:	080070e0 	.word	0x080070e0
 8001104:	200004a0 	.word	0x200004a0
 8001108:	080070f0 	.word	0x080070f0
 800110c:	200004a4 	.word	0x200004a4

08001110 <Model_Set_StopWatchState>:


 void Model_Set_StopWatchState(estopWatchState_t state)
 {
 8001110:	b480      	push	{r7}
 8001112:	b083      	sub	sp, #12
 8001114:	af00      	add	r7, sp, #0
 8001116:	4603      	mov	r3, r0
 8001118:	71fb      	strb	r3, [r7, #7]
	 stopWatchState = state;
 800111a:	4a04      	ldr	r2, [pc, #16]	@ (800112c <Model_Set_StopWatchState+0x1c>)
 800111c:	79fb      	ldrb	r3, [r7, #7]
 800111e:	7013      	strb	r3, [r2, #0]
 }
 8001120:	bf00      	nop
 8001122:	370c      	adds	r7, #12
 8001124:	46bd      	mov	sp, r7
 8001126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800112a:	4770      	bx	lr
 800112c:	2000049c 	.word	0x2000049c

08001130 <Model_Get_StopWatchState>:

 estopWatchState_t Model_Get_StopWatchState() //get   state
 {
 8001130:	b480      	push	{r7}
 8001132:	af00      	add	r7, sp, #0
	 return stopWatchState;
 8001134:	4b03      	ldr	r3, [pc, #12]	@ (8001144 <Model_Get_StopWatchState+0x14>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 }
 8001138:	4618      	mov	r0, r3
 800113a:	46bd      	mov	sp, r7
 800113c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001140:	4770      	bx	lr
 8001142:	bf00      	nop
 8001144:	2000049c 	.word	0x2000049c

08001148 <Presenter_Init>:
#include "Presenter.h"

void Presenter_Init()
{
 8001148:	b580      	push	{r7, lr}
 800114a:	af00      	add	r7, sp, #0
	//FND_INIT
	Presenter_StopWatch_Init();
 800114c:	f000 f808 	bl	8001160 <Presenter_StopWatch_Init>
}
 8001150:	bf00      	nop
 8001152:	bd80      	pop	{r7, pc}

08001154 <Presenter_Excute>:


void Presenter_Excute()
{
 8001154:	b580      	push	{r7, lr}
 8001156:	af00      	add	r7, sp, #0
	//FND EXCUTE
	Presenter_StopWatch_Excute();
 8001158:	f000 f80c 	bl	8001174 <Presenter_StopWatch_Excute>
}
 800115c:	bf00      	nop
 800115e:	bd80      	pop	{r7, pc}

08001160 <Presenter_StopWatch_Init>:
#include "Presenter_StopWatch.h"


void Presenter_StopWatch_Init()
{
 8001160:	b580      	push	{r7, lr}
 8001162:	af00      	add	r7, sp, #0
	LCD_Init(&hi2c1);
 8001164:	4802      	ldr	r0, [pc, #8]	@ (8001170 <Presenter_StopWatch_Init+0x10>)
 8001166:	f000 fb15 	bl	8001794 <LCD_Init>
}
 800116a:	bf00      	nop
 800116c:	bd80      	pop	{r7, pc}
 800116e:	bf00      	nop
 8001170:	2000038c 	.word	0x2000038c

08001174 <Presenter_StopWatch_Excute>:

void Presenter_StopWatch_Excute()
{
 8001174:	b580      	push	{r7, lr}
 8001176:	b086      	sub	sp, #24
 8001178:	af00      	add	r7, sp, #0
	stopWatch_t stopWatchData;
	stopWatch_t *pStopWatchData;

	osEvent evt = osMailGet(stopWatchDataMailBox, osWaitForever);
 800117a:	4b15      	ldr	r3, [pc, #84]	@ (80011d0 <Presenter_StopWatch_Excute+0x5c>)
 800117c:	6819      	ldr	r1, [r3, #0]
 800117e:	463b      	mov	r3, r7
 8001180:	f04f 32ff 	mov.w	r2, #4294967295
 8001184:	4618      	mov	r0, r3
 8001186:	f003 f81d 	bl	80041c4 <osMailGet>
	if(evt.status == osEventMail){
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	2b20      	cmp	r3, #32
 800118e:	d10e      	bne.n	80011ae <Presenter_StopWatch_Excute+0x3a>
		pStopWatchData = evt.value.p;
 8001190:	687b      	ldr	r3, [r7, #4]
 8001192:	617b      	str	r3, [r7, #20]
		memcpy(&stopWatchData, pStopWatchData, sizeof(stopWatch_t));
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	2206      	movs	r2, #6
 800119a:	6979      	ldr	r1, [r7, #20]
 800119c:	4618      	mov	r0, r3
 800119e:	f005 fabf 	bl	8006720 <memcpy>
		osMailFree(stopWatchDataMailBox, pStopWatchData); //Free mem
 80011a2:	4b0b      	ldr	r3, [pc, #44]	@ (80011d0 <Presenter_StopWatch_Excute+0x5c>)
 80011a4:	681b      	ldr	r3, [r3, #0]
 80011a6:	6979      	ldr	r1, [r7, #20]
 80011a8:	4618      	mov	r0, r3
 80011aa:	f003 f87f 	bl	80042ac <osMailFree>
	}
		Presenter_StopWatch_FND(stopWatchData);
 80011ae:	f107 030c 	add.w	r3, r7, #12
 80011b2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011b6:	f000 f80d 	bl	80011d4 <Presenter_StopWatch_FND>
		Presenter_StopWatch_LCD(stopWatchData);
 80011ba:	f107 030c 	add.w	r3, r7, #12
 80011be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80011c2:	f000 f865 	bl	8001290 <Presenter_StopWatch_LCD>
}
 80011c6:	bf00      	nop
 80011c8:	3718      	adds	r7, #24
 80011ca:	46bd      	mov	sp, r7
 80011cc:	bd80      	pop	{r7, pc}
 80011ce:	bf00      	nop
 80011d0:	200004a4 	.word	0x200004a4

080011d4 <Presenter_StopWatch_FND>:



void Presenter_StopWatch_FND(stopWatch_t stopWatchData)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b082      	sub	sp, #8
 80011d8:	af00      	add	r7, sp, #0
 80011da:	463b      	mov	r3, r7
 80011dc:	e883 0003 	stmia.w	r3, {r0, r1}
	FND_WriteData(stopWatchData.min%10*1000 + stopWatchData.sec%100 *10 + stopWatchData.msec/100);
 80011e0:	78fa      	ldrb	r2, [r7, #3]
 80011e2:	4b29      	ldr	r3, [pc, #164]	@ (8001288 <Presenter_StopWatch_FND+0xb4>)
 80011e4:	fba3 1302 	umull	r1, r3, r3, r2
 80011e8:	08d9      	lsrs	r1, r3, #3
 80011ea:	460b      	mov	r3, r1
 80011ec:	009b      	lsls	r3, r3, #2
 80011ee:	440b      	add	r3, r1
 80011f0:	005b      	lsls	r3, r3, #1
 80011f2:	1ad3      	subs	r3, r2, r3
 80011f4:	b2db      	uxtb	r3, r3
 80011f6:	461a      	mov	r2, r3
 80011f8:	0152      	lsls	r2, r2, #5
 80011fa:	1ad2      	subs	r2, r2, r3
 80011fc:	0092      	lsls	r2, r2, #2
 80011fe:	4413      	add	r3, r2
 8001200:	00db      	lsls	r3, r3, #3
 8001202:	b29a      	uxth	r2, r3
 8001204:	78bb      	ldrb	r3, [r7, #2]
 8001206:	4921      	ldr	r1, [pc, #132]	@ (800128c <Presenter_StopWatch_FND+0xb8>)
 8001208:	fba1 0103 	umull	r0, r1, r1, r3
 800120c:	0949      	lsrs	r1, r1, #5
 800120e:	2064      	movs	r0, #100	@ 0x64
 8001210:	fb00 f101 	mul.w	r1, r0, r1
 8001214:	1a5b      	subs	r3, r3, r1
 8001216:	b2db      	uxtb	r3, r3
 8001218:	4619      	mov	r1, r3
 800121a:	0089      	lsls	r1, r1, #2
 800121c:	440b      	add	r3, r1
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	b29b      	uxth	r3, r3
 8001222:	4413      	add	r3, r2
 8001224:	b29a      	uxth	r2, r3
 8001226:	883b      	ldrh	r3, [r7, #0]
 8001228:	4918      	ldr	r1, [pc, #96]	@ (800128c <Presenter_StopWatch_FND+0xb8>)
 800122a:	fba1 1303 	umull	r1, r3, r1, r3
 800122e:	095b      	lsrs	r3, r3, #5
 8001230:	b29b      	uxth	r3, r3
 8001232:	4413      	add	r3, r2
 8001234:	b29b      	uxth	r3, r3
 8001236:	4618      	mov	r0, r3
 8001238:	f000 f90a 	bl	8001450 <FND_WriteData>

	if(stopWatchData.msec%100 <50){
 800123c:	883b      	ldrh	r3, [r7, #0]
 800123e:	4a13      	ldr	r2, [pc, #76]	@ (800128c <Presenter_StopWatch_FND+0xb8>)
 8001240:	fba2 1203 	umull	r1, r2, r2, r3
 8001244:	0952      	lsrs	r2, r2, #5
 8001246:	2164      	movs	r1, #100	@ 0x64
 8001248:	fb01 f202 	mul.w	r2, r1, r2
 800124c:	1a9b      	subs	r3, r3, r2
 800124e:	b29b      	uxth	r3, r3
 8001250:	2b31      	cmp	r3, #49	@ 0x31
 8001252:	d804      	bhi.n	800125e <Presenter_StopWatch_FND+0x8a>
		FND_WriteDp(FND_DP_10, FND_DP_ON);
 8001254:	2101      	movs	r1, #1
 8001256:	2002      	movs	r0, #2
 8001258:	f000 f8d2 	bl	8001400 <FND_WriteDp>
 800125c:	e003      	b.n	8001266 <Presenter_StopWatch_FND+0x92>
	}
	else{
		FND_WriteDp(FND_DP_10,FND_DP_OFF);
 800125e:	2100      	movs	r1, #0
 8001260:	2002      	movs	r0, #2
 8001262:	f000 f8cd 	bl	8001400 <FND_WriteDp>
	}

	if(stopWatchData.msec <500){
 8001266:	883b      	ldrh	r3, [r7, #0]
 8001268:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 800126c:	d204      	bcs.n	8001278 <Presenter_StopWatch_FND+0xa4>
		FND_WriteDp(FND_DP_1000, FND_DP_ON);
 800126e:	2101      	movs	r1, #1
 8001270:	2008      	movs	r0, #8
 8001272:	f000 f8c5 	bl	8001400 <FND_WriteDp>
	}
	else{
		FND_WriteDp(FND_DP_1000,FND_DP_OFF);
	}
}
 8001276:	e003      	b.n	8001280 <Presenter_StopWatch_FND+0xac>
		FND_WriteDp(FND_DP_1000,FND_DP_OFF);
 8001278:	2100      	movs	r1, #0
 800127a:	2008      	movs	r0, #8
 800127c:	f000 f8c0 	bl	8001400 <FND_WriteDp>
}
 8001280:	bf00      	nop
 8001282:	3708      	adds	r7, #8
 8001284:	46bd      	mov	sp, r7
 8001286:	bd80      	pop	{r7, pc}
 8001288:	cccccccd 	.word	0xcccccccd
 800128c:	51eb851f 	.word	0x51eb851f

08001290 <Presenter_StopWatch_LCD>:

void Presenter_StopWatch_LCD(stopWatch_t stopWatchData)
{
 8001290:	b590      	push	{r4, r7, lr}
 8001292:	b0a5      	sub	sp, #148	@ 0x94
 8001294:	af02      	add	r7, sp, #8
 8001296:	463b      	mov	r3, r7
 8001298:	e883 0003 	stmia.w	r3, {r0, r1}
	char str1[30];
	char str2[30];
	char str3[30];

	 static estopWatchState_t prevlcdState;
	 estopWatchState_t lcdState = Model_Get_StopWatchState(); //get   state
 800129c:	f7ff ff48 	bl	8001130 <Model_Get_StopWatchState>
 80012a0:	4603      	mov	r3, r0
 80012a2:	f887 3087 	strb.w	r3, [r7, #135]	@ 0x87
	 if(lcdState != prevlcdState){
 80012a6:	4b2b      	ldr	r3, [pc, #172]	@ (8001354 <Presenter_StopWatch_LCD+0xc4>)
 80012a8:	781b      	ldrb	r3, [r3, #0]
 80012aa:	f897 2087 	ldrb.w	r2, [r7, #135]	@ 0x87
 80012ae:	429a      	cmp	r2, r3
 80012b0:	d02f      	beq.n	8001312 <Presenter_StopWatch_LCD+0x82>
		 prevlcdState = lcdState;
 80012b2:	4a28      	ldr	r2, [pc, #160]	@ (8001354 <Presenter_StopWatch_LCD+0xc4>)
 80012b4:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80012b8:	7013      	strb	r3, [r2, #0]
		 if(lcdState == S_STOPWATCH_STOP){
 80012ba:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d106      	bne.n	80012d0 <Presenter_StopWatch_LCD+0x40>
			 sprintf(str, "STOP");
 80012c2:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80012c6:	4924      	ldr	r1, [pc, #144]	@ (8001358 <Presenter_StopWatch_LCD+0xc8>)
 80012c8:	4618      	mov	r0, r3
 80012ca:	f005 f965 	bl	8006598 <siprintf>
 80012ce:	e014      	b.n	80012fa <Presenter_StopWatch_LCD+0x6a>
		 } else if (lcdState == S_STOPWATCH_RUN){
 80012d0:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80012d4:	2b01      	cmp	r3, #1
 80012d6:	d106      	bne.n	80012e6 <Presenter_StopWatch_LCD+0x56>
			 sprintf(str, "RUN");
 80012d8:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80012dc:	491f      	ldr	r1, [pc, #124]	@ (800135c <Presenter_StopWatch_LCD+0xcc>)
 80012de:	4618      	mov	r0, r3
 80012e0:	f005 f95a 	bl	8006598 <siprintf>
 80012e4:	e009      	b.n	80012fa <Presenter_StopWatch_LCD+0x6a>
		 } else if (lcdState == S_STOPWATCH_CLEAR){
 80012e6:	f897 3087 	ldrb.w	r3, [r7, #135]	@ 0x87
 80012ea:	2b02      	cmp	r3, #2
 80012ec:	d105      	bne.n	80012fa <Presenter_StopWatch_LCD+0x6a>
			 sprintf(str, "CLEAR");
 80012ee:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80012f2:	491b      	ldr	r1, [pc, #108]	@ (8001360 <Presenter_StopWatch_LCD+0xd0>)
 80012f4:	4618      	mov	r0, r3
 80012f6:	f005 f94f 	bl	8006598 <siprintf>
		 }
		 LCD_writeStringXY(0, 0, "                ");  //  
 80012fa:	4a1a      	ldr	r2, [pc, #104]	@ (8001364 <Presenter_StopWatch_LCD+0xd4>)
 80012fc:	2100      	movs	r1, #0
 80012fe:	2000      	movs	r0, #0
 8001300:	f000 fb97 	bl	8001a32 <LCD_writeStringXY>
		 LCD_writeStringXY(0, 0, str);
 8001304:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001308:	461a      	mov	r2, r3
 800130a:	2100      	movs	r1, #0
 800130c:	2000      	movs	r0, #0
 800130e:	f000 fb90 	bl	8001a32 <LCD_writeStringXY>
	 }
	 if(stopWatchData.msec <500){
 8001312:	883b      	ldrh	r3, [r7, #0]
 8001314:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 8001318:	d218      	bcs.n	800134c <Presenter_StopWatch_LCD+0xbc>
		sprintf(str, "stp:%02d:%02d:%02d", stopWatchData.min, stopWatchData.sec, stopWatchData.msec/10);
 800131a:	78fb      	ldrb	r3, [r7, #3]
 800131c:	4619      	mov	r1, r3
 800131e:	78bb      	ldrb	r3, [r7, #2]
 8001320:	461c      	mov	r4, r3
 8001322:	883b      	ldrh	r3, [r7, #0]
 8001324:	4a10      	ldr	r2, [pc, #64]	@ (8001368 <Presenter_StopWatch_LCD+0xd8>)
 8001326:	fba2 2303 	umull	r2, r3, r2, r3
 800132a:	08db      	lsrs	r3, r3, #3
 800132c:	b29b      	uxth	r3, r3
 800132e:	f107 0068 	add.w	r0, r7, #104	@ 0x68
 8001332:	9300      	str	r3, [sp, #0]
 8001334:	4623      	mov	r3, r4
 8001336:	460a      	mov	r2, r1
 8001338:	490c      	ldr	r1, [pc, #48]	@ (800136c <Presenter_StopWatch_LCD+0xdc>)
 800133a:	f005 f92d 	bl	8006598 <siprintf>
		LCD_writeStringXY(1, 0, str);
 800133e:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8001342:	461a      	mov	r2, r3
 8001344:	2100      	movs	r1, #0
 8001346:	2001      	movs	r0, #1
 8001348:	f000 fb73 	bl	8001a32 <LCD_writeStringXY>
	 }
}
 800134c:	bf00      	nop
 800134e:	378c      	adds	r7, #140	@ 0x8c
 8001350:	46bd      	mov	sp, r7
 8001352:	bd90      	pop	{r4, r7, pc}
 8001354:	200004ac 	.word	0x200004ac
 8001358:	08007078 	.word	0x08007078
 800135c:	08007080 	.word	0x08007080
 8001360:	08007084 	.word	0x08007084
 8001364:	0800708c 	.word	0x0800708c
 8001368:	cccccccd 	.word	0xcccccccd
 800136c:	080070a0 	.word	0x080070a0

08001370 <Button_Init>:

enum {PUSHED=0, RELEASED};


void Button_Init(Button_Handler_t *hbtn, GPIO_TypeDef * GPIOx, uint16_t pinNum)
{
 8001370:	b480      	push	{r7}
 8001372:	b085      	sub	sp, #20
 8001374:	af00      	add	r7, sp, #0
 8001376:	60f8      	str	r0, [r7, #12]
 8001378:	60b9      	str	r1, [r7, #8]
 800137a:	4613      	mov	r3, r2
 800137c:	80fb      	strh	r3, [r7, #6]
	hbtn->GPIOx = GPIOx;
 800137e:	68fb      	ldr	r3, [r7, #12]
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	601a      	str	r2, [r3, #0]
	hbtn->pinNum = pinNum;
 8001384:	68fb      	ldr	r3, [r7, #12]
 8001386:	88fa      	ldrh	r2, [r7, #6]
 8001388:	809a      	strh	r2, [r3, #4]
	hbtn->prevState = RELEASED;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	2201      	movs	r2, #1
 800138e:	609a      	str	r2, [r3, #8]
}
 8001390:	bf00      	nop
 8001392:	3714      	adds	r7, #20
 8001394:	46bd      	mov	sp, r7
 8001396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800139a:	4770      	bx	lr

0800139c <Button_GetState>:

button_state_t Button_GetState(Button_Handler_t *hbtn)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b084      	sub	sp, #16
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
	uint32_t curState;
	curState = HAL_GPIO_ReadPin(hbtn->GPIOx, hbtn->pinNum); // normal state is high.
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	681a      	ldr	r2, [r3, #0]
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	889b      	ldrh	r3, [r3, #4]
 80013ac:	4619      	mov	r1, r3
 80013ae:	4610      	mov	r0, r2
 80013b0:	f000 fe20 	bl	8001ff4 <HAL_GPIO_ReadPin>
 80013b4:	4603      	mov	r3, r0
 80013b6:	60fb      	str	r3, [r7, #12]

	if ((hbtn->prevState == RELEASED) && (curState == PUSHED)) { // button released -> pushed
 80013b8:	687b      	ldr	r3, [r7, #4]
 80013ba:	689b      	ldr	r3, [r3, #8]
 80013bc:	2b01      	cmp	r3, #1
 80013be:	d10a      	bne.n	80013d6 <Button_GetState+0x3a>
 80013c0:	68fb      	ldr	r3, [r7, #12]
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d107      	bne.n	80013d6 <Button_GetState+0x3a>
		HAL_Delay(2); // debounce
 80013c6:	2002      	movs	r0, #2
 80013c8:	f000 fb8a 	bl	8001ae0 <HAL_Delay>
		hbtn->prevState = PUSHED;
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	2200      	movs	r2, #0
 80013d0:	609a      	str	r2, [r3, #8]
		return ACT_PUSHED;
 80013d2:	2301      	movs	r3, #1
 80013d4:	e00f      	b.n	80013f6 <Button_GetState+0x5a>
	}
	else if ((hbtn->prevState == PUSHED) && (curState == RELEASED)) { // button pushed -> released
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	2b00      	cmp	r3, #0
 80013dc:	d10a      	bne.n	80013f4 <Button_GetState+0x58>
 80013de:	68fb      	ldr	r3, [r7, #12]
 80013e0:	2b01      	cmp	r3, #1
 80013e2:	d107      	bne.n	80013f4 <Button_GetState+0x58>
		HAL_Delay(2); // debounce
 80013e4:	2002      	movs	r0, #2
 80013e6:	f000 fb7b 	bl	8001ae0 <HAL_Delay>
		hbtn->prevState = RELEASED;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	2201      	movs	r2, #1
 80013ee:	609a      	str	r2, [r3, #8]
		return ACT_RELEASED;
 80013f0:	2302      	movs	r3, #2
 80013f2:	e000      	b.n	80013f6 <Button_GetState+0x5a>
	}
	return NO_ACT;
 80013f4:	2300      	movs	r3, #0
}
 80013f6:	4618      	mov	r0, r3
 80013f8:	3710      	adds	r7, #16
 80013fa:	46bd      	mov	sp, r7
 80013fc:	bd80      	pop	{r7, pc}
	...

08001400 <FND_WriteDp>:
static uint16_t fndDispNum = 0; // FND display main data(  XXX)

// write fndDisNum


void FND_WriteDp(uint8_t dpData, uint8_t dpState){
 8001400:	b480      	push	{r7}
 8001402:	b083      	sub	sp, #12
 8001404:	af00      	add	r7, sp, #0
 8001406:	4603      	mov	r3, r0
 8001408:	460a      	mov	r2, r1
 800140a:	71fb      	strb	r3, [r7, #7]
 800140c:	4613      	mov	r3, r2
 800140e:	71bb      	strb	r3, [r7, #6]
	if (dpState == FND_DP_ON) {
 8001410:	79bb      	ldrb	r3, [r7, #6]
 8001412:	2b01      	cmp	r3, #1
 8001414:	d107      	bne.n	8001426 <FND_WriteDp+0x26>
		fndDispDp |= dpData;
 8001416:	4b0d      	ldr	r3, [pc, #52]	@ (800144c <FND_WriteDp+0x4c>)
 8001418:	781a      	ldrb	r2, [r3, #0]
 800141a:	79fb      	ldrb	r3, [r7, #7]
 800141c:	4313      	orrs	r3, r2
 800141e:	b2da      	uxtb	r2, r3
 8001420:	4b0a      	ldr	r3, [pc, #40]	@ (800144c <FND_WriteDp+0x4c>)
 8001422:	701a      	strb	r2, [r3, #0]
	} else{
		fndDispDp &= ~dpData;
	}
}
 8001424:	e00b      	b.n	800143e <FND_WriteDp+0x3e>
		fndDispDp &= ~dpData;
 8001426:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800142a:	43db      	mvns	r3, r3
 800142c:	b25a      	sxtb	r2, r3
 800142e:	4b07      	ldr	r3, [pc, #28]	@ (800144c <FND_WriteDp+0x4c>)
 8001430:	781b      	ldrb	r3, [r3, #0]
 8001432:	b25b      	sxtb	r3, r3
 8001434:	4013      	ands	r3, r2
 8001436:	b25b      	sxtb	r3, r3
 8001438:	b2da      	uxtb	r2, r3
 800143a:	4b04      	ldr	r3, [pc, #16]	@ (800144c <FND_WriteDp+0x4c>)
 800143c:	701a      	strb	r2, [r3, #0]
}
 800143e:	bf00      	nop
 8001440:	370c      	adds	r7, #12
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	200004ad 	.word	0x200004ad

08001450 <FND_WriteData>:

void FND_WriteData(uint16_t data)
{
 8001450:	b480      	push	{r7}
 8001452:	b083      	sub	sp, #12
 8001454:	af00      	add	r7, sp, #0
 8001456:	4603      	mov	r3, r0
 8001458:	80fb      	strh	r3, [r7, #6]
	fndDispNum = data;
 800145a:	4a04      	ldr	r2, [pc, #16]	@ (800146c <FND_WriteData+0x1c>)
 800145c:	88fb      	ldrh	r3, [r7, #6]
 800145e:	8013      	strh	r3, [r2, #0]
}
 8001460:	bf00      	nop
 8001462:	370c      	adds	r7, #12
 8001464:	46bd      	mov	sp, r7
 8001466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800146a:	4770      	bx	lr
 800146c:	200004ae 	.word	0x200004ae

08001470 <FND_DispDataCallBack>:
	return fndDispNum;
}

// display fndDisNum
void FND_DispDataCallBack()
{
 8001470:	b580      	push	{r7, lr}
 8001472:	af00      	add	r7, sp, #0
	static int digitPos = 0; // digit   
	// interrupt    .
	digitPos = (digitPos + 1) % 8; // 0~3  
 8001474:	4b80      	ldr	r3, [pc, #512]	@ (8001678 <FND_DispDataCallBack+0x208>)
 8001476:	681b      	ldr	r3, [r3, #0]
 8001478:	3301      	adds	r3, #1
 800147a:	425a      	negs	r2, r3
 800147c:	f003 0307 	and.w	r3, r3, #7
 8001480:	f002 0207 	and.w	r2, r2, #7
 8001484:	bf58      	it	pl
 8001486:	4253      	negpl	r3, r2
 8001488:	4a7b      	ldr	r2, [pc, #492]	@ (8001678 <FND_DispDataCallBack+0x208>)
 800148a:	6013      	str	r3, [r2, #0]

	switch(digitPos)
 800148c:	4b7a      	ldr	r3, [pc, #488]	@ (8001678 <FND_DispDataCallBack+0x208>)
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	2b07      	cmp	r3, #7
 8001492:	f200 80ee 	bhi.w	8001672 <FND_DispDataCallBack+0x202>
 8001496:	a201      	add	r2, pc, #4	@ (adr r2, 800149c <FND_DispDataCallBack+0x2c>)
 8001498:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800149c:	080014bd 	.word	0x080014bd
 80014a0:	080014eb 	.word	0x080014eb
 80014a4:	08001523 	.word	0x08001523
 80014a8:	0800155b 	.word	0x0800155b
 80014ac:	08001593 	.word	0x08001593
 80014b0:	080015cb 	.word	0x080015cb
 80014b4:	08001603 	.word	0x08001603
 80014b8:	0800163b 	.word	0x0800163b
	{
	//   FND      
	// -> FND     .
	case DIGIT_1:
		FND_DispOffALL();
 80014bc:	f000 f900 	bl	80016c0 <FND_DispOffALL>
		FND_DispDigit(fndDispNum%10);
 80014c0:	4b6e      	ldr	r3, [pc, #440]	@ (800167c <FND_DispDataCallBack+0x20c>)
 80014c2:	881a      	ldrh	r2, [r3, #0]
 80014c4:	4b6e      	ldr	r3, [pc, #440]	@ (8001680 <FND_DispDataCallBack+0x210>)
 80014c6:	fba3 1302 	umull	r1, r3, r3, r2
 80014ca:	08d9      	lsrs	r1, r3, #3
 80014cc:	460b      	mov	r3, r1
 80014ce:	009b      	lsls	r3, r3, #2
 80014d0:	440b      	add	r3, r1
 80014d2:	005b      	lsls	r3, r3, #1
 80014d4:	1ad3      	subs	r3, r2, r3
 80014d6:	b29b      	uxth	r3, r3
 80014d8:	4618      	mov	r0, r3
 80014da:	f000 f913 	bl	8001704 <FND_DispDigit>
		FND_DispOn(digitPos);
 80014de:	4b66      	ldr	r3, [pc, #408]	@ (8001678 <FND_DispDataCallBack+0x208>)
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4618      	mov	r0, r3
 80014e4:	f000 f8d4 	bl	8001690 <FND_DispOn>
		break;
 80014e8:	e0c3      	b.n	8001672 <FND_DispDataCallBack+0x202>
	case DIGIT_10:
		FND_DispOffALL();
 80014ea:	f000 f8e9 	bl	80016c0 <FND_DispOffALL>
		FND_DispDigit((fndDispNum/10)%10);
 80014ee:	4b63      	ldr	r3, [pc, #396]	@ (800167c <FND_DispDataCallBack+0x20c>)
 80014f0:	881b      	ldrh	r3, [r3, #0]
 80014f2:	4a63      	ldr	r2, [pc, #396]	@ (8001680 <FND_DispDataCallBack+0x210>)
 80014f4:	fba2 2303 	umull	r2, r3, r2, r3
 80014f8:	08db      	lsrs	r3, r3, #3
 80014fa:	b29a      	uxth	r2, r3
 80014fc:	4b60      	ldr	r3, [pc, #384]	@ (8001680 <FND_DispDataCallBack+0x210>)
 80014fe:	fba3 1302 	umull	r1, r3, r3, r2
 8001502:	08d9      	lsrs	r1, r3, #3
 8001504:	460b      	mov	r3, r1
 8001506:	009b      	lsls	r3, r3, #2
 8001508:	440b      	add	r3, r1
 800150a:	005b      	lsls	r3, r3, #1
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	b29b      	uxth	r3, r3
 8001510:	4618      	mov	r0, r3
 8001512:	f000 f8f7 	bl	8001704 <FND_DispDigit>
		FND_DispOn(digitPos);
 8001516:	4b58      	ldr	r3, [pc, #352]	@ (8001678 <FND_DispDataCallBack+0x208>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	4618      	mov	r0, r3
 800151c:	f000 f8b8 	bl	8001690 <FND_DispOn>
		break;
 8001520:	e0a7      	b.n	8001672 <FND_DispDataCallBack+0x202>
	case DIGIT_100:
		FND_DispOffALL();
 8001522:	f000 f8cd 	bl	80016c0 <FND_DispOffALL>
		FND_DispDigit((fndDispNum /100)%10);
 8001526:	4b55      	ldr	r3, [pc, #340]	@ (800167c <FND_DispDataCallBack+0x20c>)
 8001528:	881b      	ldrh	r3, [r3, #0]
 800152a:	4a56      	ldr	r2, [pc, #344]	@ (8001684 <FND_DispDataCallBack+0x214>)
 800152c:	fba2 2303 	umull	r2, r3, r2, r3
 8001530:	095b      	lsrs	r3, r3, #5
 8001532:	b29a      	uxth	r2, r3
 8001534:	4b52      	ldr	r3, [pc, #328]	@ (8001680 <FND_DispDataCallBack+0x210>)
 8001536:	fba3 1302 	umull	r1, r3, r3, r2
 800153a:	08d9      	lsrs	r1, r3, #3
 800153c:	460b      	mov	r3, r1
 800153e:	009b      	lsls	r3, r3, #2
 8001540:	440b      	add	r3, r1
 8001542:	005b      	lsls	r3, r3, #1
 8001544:	1ad3      	subs	r3, r2, r3
 8001546:	b29b      	uxth	r3, r3
 8001548:	4618      	mov	r0, r3
 800154a:	f000 f8db 	bl	8001704 <FND_DispDigit>
		FND_DispOn(digitPos);
 800154e:	4b4a      	ldr	r3, [pc, #296]	@ (8001678 <FND_DispDataCallBack+0x208>)
 8001550:	681b      	ldr	r3, [r3, #0]
 8001552:	4618      	mov	r0, r3
 8001554:	f000 f89c 	bl	8001690 <FND_DispOn>
		break;
 8001558:	e08b      	b.n	8001672 <FND_DispDataCallBack+0x202>
	case DIGIT_1000:
		FND_DispOffALL();
 800155a:	f000 f8b1 	bl	80016c0 <FND_DispOffALL>
		FND_DispDigit((fndDispNum/1000)%10);
 800155e:	4b47      	ldr	r3, [pc, #284]	@ (800167c <FND_DispDataCallBack+0x20c>)
 8001560:	881b      	ldrh	r3, [r3, #0]
 8001562:	4a49      	ldr	r2, [pc, #292]	@ (8001688 <FND_DispDataCallBack+0x218>)
 8001564:	fba2 2303 	umull	r2, r3, r2, r3
 8001568:	099b      	lsrs	r3, r3, #6
 800156a:	b29a      	uxth	r2, r3
 800156c:	4b44      	ldr	r3, [pc, #272]	@ (8001680 <FND_DispDataCallBack+0x210>)
 800156e:	fba3 1302 	umull	r1, r3, r3, r2
 8001572:	08d9      	lsrs	r1, r3, #3
 8001574:	460b      	mov	r3, r1
 8001576:	009b      	lsls	r3, r3, #2
 8001578:	440b      	add	r3, r1
 800157a:	005b      	lsls	r3, r3, #1
 800157c:	1ad3      	subs	r3, r2, r3
 800157e:	b29b      	uxth	r3, r3
 8001580:	4618      	mov	r0, r3
 8001582:	f000 f8bf 	bl	8001704 <FND_DispDigit>
		FND_DispOn(digitPos);
 8001586:	4b3c      	ldr	r3, [pc, #240]	@ (8001678 <FND_DispDataCallBack+0x208>)
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	4618      	mov	r0, r3
 800158c:	f000 f880 	bl	8001690 <FND_DispOn>
		break;
 8001590:	e06f      	b.n	8001672 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1:
		FND_DispOffALL();
 8001592:	f000 f895 	bl	80016c0 <FND_DispOffALL>
		if (fndDispDp & (1<<0)) {
 8001596:	4b3d      	ldr	r3, [pc, #244]	@ (800168c <FND_DispDataCallBack+0x21c>)
 8001598:	781b      	ldrb	r3, [r3, #0]
 800159a:	f003 0301 	and.w	r3, r3, #1
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d003      	beq.n	80015aa <FND_DispDataCallBack+0x13a>
			FND_DispDigit(10);//   10   11   Digit  (   )
 80015a2:	200a      	movs	r0, #10
 80015a4:	f000 f8ae 	bl	8001704 <FND_DispDigit>
 80015a8:	e002      	b.n	80015b0 <FND_DispDataCallBack+0x140>
		}else {
			FND_DispDigit(11);
 80015aa:	200b      	movs	r0, #11
 80015ac:	f000 f8aa 	bl	8001704 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80015b0:	4b31      	ldr	r3, [pc, #196]	@ (8001678 <FND_DispDataCallBack+0x208>)
 80015b2:	681b      	ldr	r3, [r3, #0]
 80015b4:	425a      	negs	r2, r3
 80015b6:	f003 0303 	and.w	r3, r3, #3
 80015ba:	f002 0203 	and.w	r2, r2, #3
 80015be:	bf58      	it	pl
 80015c0:	4253      	negpl	r3, r2
 80015c2:	4618      	mov	r0, r3
 80015c4:	f000 f864 	bl	8001690 <FND_DispOn>
		break;
 80015c8:	e053      	b.n	8001672 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_10:
		FND_DispOffALL();
 80015ca:	f000 f879 	bl	80016c0 <FND_DispOffALL>
		if (fndDispDp & (1<<1)) {
 80015ce:	4b2f      	ldr	r3, [pc, #188]	@ (800168c <FND_DispDataCallBack+0x21c>)
 80015d0:	781b      	ldrb	r3, [r3, #0]
 80015d2:	f003 0302 	and.w	r3, r3, #2
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d003      	beq.n	80015e2 <FND_DispDataCallBack+0x172>
			FND_DispDigit(10);//   10   11   Digit  (   )
 80015da:	200a      	movs	r0, #10
 80015dc:	f000 f892 	bl	8001704 <FND_DispDigit>
 80015e0:	e002      	b.n	80015e8 <FND_DispDataCallBack+0x178>
		}else {
			FND_DispDigit(11);
 80015e2:	200b      	movs	r0, #11
 80015e4:	f000 f88e 	bl	8001704 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 80015e8:	4b23      	ldr	r3, [pc, #140]	@ (8001678 <FND_DispDataCallBack+0x208>)
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	425a      	negs	r2, r3
 80015ee:	f003 0303 	and.w	r3, r3, #3
 80015f2:	f002 0203 	and.w	r2, r2, #3
 80015f6:	bf58      	it	pl
 80015f8:	4253      	negpl	r3, r2
 80015fa:	4618      	mov	r0, r3
 80015fc:	f000 f848 	bl	8001690 <FND_DispOn>
		break;
 8001600:	e037      	b.n	8001672 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_100:
		FND_DispOffALL();
 8001602:	f000 f85d 	bl	80016c0 <FND_DispOffALL>
		if (fndDispDp & (1<<2)) {
 8001606:	4b21      	ldr	r3, [pc, #132]	@ (800168c <FND_DispDataCallBack+0x21c>)
 8001608:	781b      	ldrb	r3, [r3, #0]
 800160a:	f003 0304 	and.w	r3, r3, #4
 800160e:	2b00      	cmp	r3, #0
 8001610:	d003      	beq.n	800161a <FND_DispDataCallBack+0x1aa>
			FND_DispDigit(10);//   10   11   Digit  (   )
 8001612:	200a      	movs	r0, #10
 8001614:	f000 f876 	bl	8001704 <FND_DispDigit>
 8001618:	e002      	b.n	8001620 <FND_DispDataCallBack+0x1b0>
		}else {
			FND_DispDigit(11);
 800161a:	200b      	movs	r0, #11
 800161c:	f000 f872 	bl	8001704 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001620:	4b15      	ldr	r3, [pc, #84]	@ (8001678 <FND_DispDataCallBack+0x208>)
 8001622:	681b      	ldr	r3, [r3, #0]
 8001624:	425a      	negs	r2, r3
 8001626:	f003 0303 	and.w	r3, r3, #3
 800162a:	f002 0203 	and.w	r2, r2, #3
 800162e:	bf58      	it	pl
 8001630:	4253      	negpl	r3, r2
 8001632:	4618      	mov	r0, r3
 8001634:	f000 f82c 	bl	8001690 <FND_DispOn>
		break;
 8001638:	e01b      	b.n	8001672 <FND_DispDataCallBack+0x202>
	case DIGIT_DP_1000:
		FND_DispOffALL();
 800163a:	f000 f841 	bl	80016c0 <FND_DispOffALL>
		if (fndDispDp & (1<<3)) {
 800163e:	4b13      	ldr	r3, [pc, #76]	@ (800168c <FND_DispDataCallBack+0x21c>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	f003 0308 	and.w	r3, r3, #8
 8001646:	2b00      	cmp	r3, #0
 8001648:	d003      	beq.n	8001652 <FND_DispDataCallBack+0x1e2>
			FND_DispDigit(10);//   10   11   Digit  (   )
 800164a:	200a      	movs	r0, #10
 800164c:	f000 f85a 	bl	8001704 <FND_DispDigit>
 8001650:	e002      	b.n	8001658 <FND_DispDataCallBack+0x1e8>
		}else {
			FND_DispDigit(11);
 8001652:	200b      	movs	r0, #11
 8001654:	f000 f856 	bl	8001704 <FND_DispDigit>
		}
		FND_DispOn(digitPos%4);
 8001658:	4b07      	ldr	r3, [pc, #28]	@ (8001678 <FND_DispDataCallBack+0x208>)
 800165a:	681b      	ldr	r3, [r3, #0]
 800165c:	425a      	negs	r2, r3
 800165e:	f003 0303 	and.w	r3, r3, #3
 8001662:	f002 0203 	and.w	r2, r2, #3
 8001666:	bf58      	it	pl
 8001668:	4253      	negpl	r3, r2
 800166a:	4618      	mov	r0, r3
 800166c:	f000 f810 	bl	8001690 <FND_DispOn>
		break;
 8001670:	bf00      	nop
	}
}
 8001672:	bf00      	nop
 8001674:	bd80      	pop	{r7, pc}
 8001676:	bf00      	nop
 8001678:	200004b0 	.word	0x200004b0
 800167c:	200004ae 	.word	0x200004ae
 8001680:	cccccccd 	.word	0xcccccccd
 8001684:	51eb851f 	.word	0x51eb851f
 8001688:	10624dd3 	.word	0x10624dd3
 800168c:	200004ad 	.word	0x200004ad

08001690 <FND_DispOn>:
//   // GPIO_WritePin(GPIOx, PiNum, SET); - Cathode type(Anode type )
//   HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
//}

void FND_DispOn(int fndPos)
{
 8001690:	b580      	push	{r7, lr}
 8001692:	b082      	sub	sp, #8
 8001694:	af00      	add	r7, sp, #0
 8001696:	6078      	str	r0, [r7, #4]
	// GPIO_WritePin(GPIOx, PiNum, RESET); - Cathode type(Anode type )
	HAL_GPIO_WritePin(fndDigitCom[fndPos].GPIOx, fndDigitCom[fndPos].pinNum, SET);
 8001698:	4a08      	ldr	r2, [pc, #32]	@ (80016bc <FND_DispOn+0x2c>)
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80016a0:	4a06      	ldr	r2, [pc, #24]	@ (80016bc <FND_DispOn+0x2c>)
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	00db      	lsls	r3, r3, #3
 80016a6:	4413      	add	r3, r2
 80016a8:	685b      	ldr	r3, [r3, #4]
 80016aa:	b29b      	uxth	r3, r3
 80016ac:	2201      	movs	r2, #1
 80016ae:	4619      	mov	r1, r3
 80016b0:	f000 fcb8 	bl	8002024 <HAL_GPIO_WritePin>
}
 80016b4:	bf00      	nop
 80016b6:	3708      	adds	r7, #8
 80016b8:	46bd      	mov	sp, r7
 80016ba:	bd80      	pop	{r7, pc}
 80016bc:	20000004 	.word	0x20000004

080016c0 <FND_DispOffALL>:

void FND_DispOffALL()
{
 80016c0:	b580      	push	{r7, lr}
 80016c2:	b082      	sub	sp, #8
 80016c4:	af00      	add	r7, sp, #0
	for(int i=0; i<4; i++){
 80016c6:	2300      	movs	r3, #0
 80016c8:	607b      	str	r3, [r7, #4]
 80016ca:	e010      	b.n	80016ee <FND_DispOffALL+0x2e>
		HAL_GPIO_WritePin(fndDigitCom[i].GPIOx, fndDigitCom[i].pinNum, RESET);
 80016cc:	4a0c      	ldr	r2, [pc, #48]	@ (8001700 <FND_DispOffALL+0x40>)
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 80016d4:	4a0a      	ldr	r2, [pc, #40]	@ (8001700 <FND_DispOffALL+0x40>)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	00db      	lsls	r3, r3, #3
 80016da:	4413      	add	r3, r2
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	b29b      	uxth	r3, r3
 80016e0:	2200      	movs	r2, #0
 80016e2:	4619      	mov	r1, r3
 80016e4:	f000 fc9e 	bl	8002024 <HAL_GPIO_WritePin>
	for(int i=0; i<4; i++){
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	3301      	adds	r3, #1
 80016ec:	607b      	str	r3, [r7, #4]
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	2b03      	cmp	r3, #3
 80016f2:	ddeb      	ble.n	80016cc <FND_DispOffALL+0xc>
	}
}
 80016f4:	bf00      	nop
 80016f6:	bf00      	nop
 80016f8:	3708      	adds	r7, #8
 80016fa:	46bd      	mov	sp, r7
 80016fc:	bd80      	pop	{r7, pc}
 80016fe:	bf00      	nop
 8001700:	20000004 	.word	0x20000004

08001704 <FND_DispDigit>:

void FND_DispDigit(uint16_t digit)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b086      	sub	sp, #24
 8001708:	af00      	add	r7, sp, #0
 800170a:	4603      	mov	r3, r0
 800170c:	80fb      	strh	r3, [r7, #6]
	const uint8_t segFont[12] = {
 800170e:	4a1f      	ldr	r2, [pc, #124]	@ (800178c <FND_DispDigit+0x88>)
 8001710:	f107 0308 	add.w	r3, r7, #8
 8001714:	ca07      	ldmia	r2, {r0, r1, r2}
 8001716:	e883 0007 	stmia.w	r3, {r0, r1, r2}
			0x7F, // 8
			0x6F,  // 9
			0x80, //dp => 10000000
			0x00 // dp => 00000000
	};
	for(int i=0; i<8; i++){
 800171a:	2300      	movs	r3, #0
 800171c:	617b      	str	r3, [r7, #20]
 800171e:	e02c      	b.n	800177a <FND_DispDigit+0x76>
		if(!(segFont[digit] & (1<<i))){
 8001720:	88fb      	ldrh	r3, [r7, #6]
 8001722:	3318      	adds	r3, #24
 8001724:	443b      	add	r3, r7
 8001726:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 800172a:	461a      	mov	r2, r3
 800172c:	697b      	ldr	r3, [r7, #20]
 800172e:	fa42 f303 	asr.w	r3, r2, r3
 8001732:	f003 0301 	and.w	r3, r3, #1
 8001736:	2b00      	cmp	r3, #0
 8001738:	d10e      	bne.n	8001758 <FND_DispDigit+0x54>
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, SET);    // data = 0 -> offCathode type(Anode type )
 800173a:	4a15      	ldr	r2, [pc, #84]	@ (8001790 <FND_DispDigit+0x8c>)
 800173c:	697b      	ldr	r3, [r7, #20]
 800173e:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001742:	4a13      	ldr	r2, [pc, #76]	@ (8001790 <FND_DispDigit+0x8c>)
 8001744:	697b      	ldr	r3, [r7, #20]
 8001746:	00db      	lsls	r3, r3, #3
 8001748:	4413      	add	r3, r2
 800174a:	685b      	ldr	r3, [r3, #4]
 800174c:	b29b      	uxth	r3, r3
 800174e:	2201      	movs	r2, #1
 8001750:	4619      	mov	r1, r3
 8001752:	f000 fc67 	bl	8002024 <HAL_GPIO_WritePin>
 8001756:	e00d      	b.n	8001774 <FND_DispDigit+0x70>
		}
		else{
			HAL_GPIO_WritePin(fndPin[i].GPIOx, fndPin[i].pinNum, RESET);      // data = 1 -> onCathode type(Anode type )
 8001758:	4a0d      	ldr	r2, [pc, #52]	@ (8001790 <FND_DispDigit+0x8c>)
 800175a:	697b      	ldr	r3, [r7, #20]
 800175c:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8001760:	4a0b      	ldr	r2, [pc, #44]	@ (8001790 <FND_DispDigit+0x8c>)
 8001762:	697b      	ldr	r3, [r7, #20]
 8001764:	00db      	lsls	r3, r3, #3
 8001766:	4413      	add	r3, r2
 8001768:	685b      	ldr	r3, [r3, #4]
 800176a:	b29b      	uxth	r3, r3
 800176c:	2200      	movs	r2, #0
 800176e:	4619      	mov	r1, r3
 8001770:	f000 fc58 	bl	8002024 <HAL_GPIO_WritePin>
	for(int i=0; i<8; i++){
 8001774:	697b      	ldr	r3, [r7, #20]
 8001776:	3301      	adds	r3, #1
 8001778:	617b      	str	r3, [r7, #20]
 800177a:	697b      	ldr	r3, [r7, #20]
 800177c:	2b07      	cmp	r3, #7
 800177e:	ddcf      	ble.n	8001720 <FND_DispDigit+0x1c>
		}
	}
}
 8001780:	bf00      	nop
 8001782:	bf00      	nop
 8001784:	3718      	adds	r7, #24
 8001786:	46bd      	mov	sp, r7
 8001788:	bd80      	pop	{r7, pc}
 800178a:	bf00      	nop
 800178c:	080070b4 	.word	0x080070b4
 8001790:	20000024 	.word	0x20000024

08001794 <LCD_Init>:

static uint8_t lcdData = 0;
static I2C_HandleTypeDef *hLcdI2C;

void LCD_Init(I2C_HandleTypeDef *hI2C)
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	6078      	str	r0, [r7, #4]
	hLcdI2C = hI2C;
 800179c:	4a18      	ldr	r2, [pc, #96]	@ (8001800 <LCD_Init+0x6c>)
 800179e:	687b      	ldr	r3, [r7, #4]
 80017a0:	6013      	str	r3, [r2, #0]
	HAL_Delay(50);
 80017a2:	2032      	movs	r0, #50	@ 0x32
 80017a4:	f000 f99c 	bl	8001ae0 <HAL_Delay>
	LCD_cmdMode();
 80017a8:	f000 f852 	bl	8001850 <LCD_cmdMode>
	LCD_writeMode();
 80017ac:	f000 f874 	bl	8001898 <LCD_writeMode>
	LCD_sendNibbleData(0x30);
 80017b0:	2030      	movs	r0, #48	@ 0x30
 80017b2:	f000 f8a7 	bl	8001904 <LCD_sendNibbleData>
	HAL_Delay(5);
 80017b6:	2005      	movs	r0, #5
 80017b8:	f000 f992 	bl	8001ae0 <HAL_Delay>
	LCD_sendNibbleData(0x30);
 80017bc:	2030      	movs	r0, #48	@ 0x30
 80017be:	f000 f8a1 	bl	8001904 <LCD_sendNibbleData>
	HAL_Delay(1);
 80017c2:	2001      	movs	r0, #1
 80017c4:	f000 f98c 	bl	8001ae0 <HAL_Delay>
	LCD_sendNibbleData(0x30);
 80017c8:	2030      	movs	r0, #48	@ 0x30
 80017ca:	f000 f89b 	bl	8001904 <LCD_sendNibbleData>
	LCD_sendNibbleData(0x20);
 80017ce:	2020      	movs	r0, #32
 80017d0:	f000 f898 	bl	8001904 <LCD_sendNibbleData>
	LCD_sendData(LCD_4BIT_FUNC_SET);
 80017d4:	2028      	movs	r0, #40	@ 0x28
 80017d6:	f000 f8b9 	bl	800194c <LCD_sendData>
	LCD_sendData(LCD_DISP_OFF);
 80017da:	2008      	movs	r0, #8
 80017dc:	f000 f8b6 	bl	800194c <LCD_sendData>
	LCD_sendData(LCD_DISP_CLEAR);
 80017e0:	2001      	movs	r0, #1
 80017e2:	f000 f8b3 	bl	800194c <LCD_sendData>
	LCD_sendData(LCD_ENTRY_MODE_SET);
 80017e6:	2006      	movs	r0, #6
 80017e8:	f000 f8b0 	bl	800194c <LCD_sendData>
	LCD_sendData(LCD_DISP_ON);
 80017ec:	200c      	movs	r0, #12
 80017ee:	f000 f8ad 	bl	800194c <LCD_sendData>
	LCD_backLightOn();
 80017f2:	f000 f81d 	bl	8001830 <LCD_backLightOn>
}
 80017f6:	bf00      	nop
 80017f8:	3708      	adds	r7, #8
 80017fa:	46bd      	mov	sp, r7
 80017fc:	bd80      	pop	{r7, pc}
 80017fe:	bf00      	nop
 8001800:	200004b8 	.word	0x200004b8

08001804 <LCD_sendI2C>:

void LCD_sendI2C(uint8_t data)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	b084      	sub	sp, #16
 8001808:	af02      	add	r7, sp, #8
 800180a:	4603      	mov	r3, r0
 800180c:	71fb      	strb	r3, [r7, #7]
	HAL_I2C_Master_Transmit(hLcdI2C, LCD_DEV_ADDR<<1, &data, 1, 1000);
 800180e:	4b07      	ldr	r3, [pc, #28]	@ (800182c <LCD_sendI2C+0x28>)
 8001810:	6818      	ldr	r0, [r3, #0]
 8001812:	1dfa      	adds	r2, r7, #7
 8001814:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001818:	9300      	str	r3, [sp, #0]
 800181a:	2301      	movs	r3, #1
 800181c:	214e      	movs	r1, #78	@ 0x4e
 800181e:	f000 fd5f 	bl	80022e0 <HAL_I2C_Master_Transmit>
}
 8001822:	bf00      	nop
 8001824:	3708      	adds	r7, #8
 8001826:	46bd      	mov	sp, r7
 8001828:	bd80      	pop	{r7, pc}
 800182a:	bf00      	nop
 800182c:	200004b8 	.word	0x200004b8

08001830 <LCD_backLightOn>:

void LCD_backLightOn()
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_BL);
 8001834:	4b05      	ldr	r3, [pc, #20]	@ (800184c <LCD_backLightOn+0x1c>)
 8001836:	781b      	ldrb	r3, [r3, #0]
 8001838:	f043 0308 	orr.w	r3, r3, #8
 800183c:	b2da      	uxtb	r2, r3
 800183e:	4b03      	ldr	r3, [pc, #12]	@ (800184c <LCD_backLightOn+0x1c>)
 8001840:	701a      	strb	r2, [r3, #0]
}
 8001842:	bf00      	nop
 8001844:	46bd      	mov	sp, r7
 8001846:	f85d 7b04 	ldr.w	r7, [sp], #4
 800184a:	4770      	bx	lr
 800184c:	200004b4 	.word	0x200004b4

08001850 <LCD_cmdMode>:
{
	lcdData &= ~(1<<LCD_BL);
}

void LCD_cmdMode()
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RS);
 8001854:	4b06      	ldr	r3, [pc, #24]	@ (8001870 <LCD_cmdMode+0x20>)
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	f023 0301 	bic.w	r3, r3, #1
 800185c:	b2da      	uxtb	r2, r3
 800185e:	4b04      	ldr	r3, [pc, #16]	@ (8001870 <LCD_cmdMode+0x20>)
 8001860:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 8001862:	4b03      	ldr	r3, [pc, #12]	@ (8001870 <LCD_cmdMode+0x20>)
 8001864:	781b      	ldrb	r3, [r3, #0]
 8001866:	4618      	mov	r0, r3
 8001868:	f7ff ffcc 	bl	8001804 <LCD_sendI2C>
}
 800186c:	bf00      	nop
 800186e:	bd80      	pop	{r7, pc}
 8001870:	200004b4 	.word	0x200004b4

08001874 <LCD_charMode>:

void LCD_charMode()
{
 8001874:	b580      	push	{r7, lr}
 8001876:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_RS);
 8001878:	4b06      	ldr	r3, [pc, #24]	@ (8001894 <LCD_charMode+0x20>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	f043 0301 	orr.w	r3, r3, #1
 8001880:	b2da      	uxtb	r2, r3
 8001882:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <LCD_charMode+0x20>)
 8001884:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 8001886:	4b03      	ldr	r3, [pc, #12]	@ (8001894 <LCD_charMode+0x20>)
 8001888:	781b      	ldrb	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff ffba 	bl	8001804 <LCD_sendI2C>
}
 8001890:	bf00      	nop
 8001892:	bd80      	pop	{r7, pc}
 8001894:	200004b4 	.word	0x200004b4

08001898 <LCD_writeMode>:

void LCD_writeMode()
{
 8001898:	b580      	push	{r7, lr}
 800189a:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_RW);
 800189c:	4b06      	ldr	r3, [pc, #24]	@ (80018b8 <LCD_writeMode+0x20>)
 800189e:	781b      	ldrb	r3, [r3, #0]
 80018a0:	f023 0302 	bic.w	r3, r3, #2
 80018a4:	b2da      	uxtb	r2, r3
 80018a6:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <LCD_writeMode+0x20>)
 80018a8:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80018aa:	4b03      	ldr	r3, [pc, #12]	@ (80018b8 <LCD_writeMode+0x20>)
 80018ac:	781b      	ldrb	r3, [r3, #0]
 80018ae:	4618      	mov	r0, r3
 80018b0:	f7ff ffa8 	bl	8001804 <LCD_sendI2C>
}
 80018b4:	bf00      	nop
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200004b4 	.word	0x200004b4

080018bc <LCD_E_High>:

void LCD_E_High()
{
 80018bc:	b580      	push	{r7, lr}
 80018be:	af00      	add	r7, sp, #0
	lcdData |= (1<<LCD_E);
 80018c0:	4b06      	ldr	r3, [pc, #24]	@ (80018dc <LCD_E_High+0x20>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	f043 0304 	orr.w	r3, r3, #4
 80018c8:	b2da      	uxtb	r2, r3
 80018ca:	4b04      	ldr	r3, [pc, #16]	@ (80018dc <LCD_E_High+0x20>)
 80018cc:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80018ce:	4b03      	ldr	r3, [pc, #12]	@ (80018dc <LCD_E_High+0x20>)
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	4618      	mov	r0, r3
 80018d4:	f7ff ff96 	bl	8001804 <LCD_sendI2C>
}
 80018d8:	bf00      	nop
 80018da:	bd80      	pop	{r7, pc}
 80018dc:	200004b4 	.word	0x200004b4

080018e0 <LCD_E_Low>:

void LCD_E_Low()
{
 80018e0:	b580      	push	{r7, lr}
 80018e2:	af00      	add	r7, sp, #0
	lcdData &= ~(1<<LCD_E);
 80018e4:	4b06      	ldr	r3, [pc, #24]	@ (8001900 <LCD_E_Low+0x20>)
 80018e6:	781b      	ldrb	r3, [r3, #0]
 80018e8:	f023 0304 	bic.w	r3, r3, #4
 80018ec:	b2da      	uxtb	r2, r3
 80018ee:	4b04      	ldr	r3, [pc, #16]	@ (8001900 <LCD_E_Low+0x20>)
 80018f0:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 80018f2:	4b03      	ldr	r3, [pc, #12]	@ (8001900 <LCD_E_Low+0x20>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	4618      	mov	r0, r3
 80018f8:	f7ff ff84 	bl	8001804 <LCD_sendI2C>
}
 80018fc:	bf00      	nop
 80018fe:	bd80      	pop	{r7, pc}
 8001900:	200004b4 	.word	0x200004b4

08001904 <LCD_sendNibbleData>:

void LCD_sendNibbleData(uint8_t data)
{
 8001904:	b580      	push	{r7, lr}
 8001906:	b082      	sub	sp, #8
 8001908:	af00      	add	r7, sp, #0
 800190a:	4603      	mov	r3, r0
 800190c:	71fb      	strb	r3, [r7, #7]
	LCD_E_High();
 800190e:	f7ff ffd5 	bl	80018bc <LCD_E_High>
	lcdData = (data & 0xf0) | (lcdData & 0x0f);
 8001912:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001916:	f023 030f 	bic.w	r3, r3, #15
 800191a:	b25a      	sxtb	r2, r3
 800191c:	4b0a      	ldr	r3, [pc, #40]	@ (8001948 <LCD_sendNibbleData+0x44>)
 800191e:	781b      	ldrb	r3, [r3, #0]
 8001920:	b25b      	sxtb	r3, r3
 8001922:	f003 030f 	and.w	r3, r3, #15
 8001926:	b25b      	sxtb	r3, r3
 8001928:	4313      	orrs	r3, r2
 800192a:	b25b      	sxtb	r3, r3
 800192c:	b2da      	uxtb	r2, r3
 800192e:	4b06      	ldr	r3, [pc, #24]	@ (8001948 <LCD_sendNibbleData+0x44>)
 8001930:	701a      	strb	r2, [r3, #0]
	LCD_sendI2C(lcdData);
 8001932:	4b05      	ldr	r3, [pc, #20]	@ (8001948 <LCD_sendNibbleData+0x44>)
 8001934:	781b      	ldrb	r3, [r3, #0]
 8001936:	4618      	mov	r0, r3
 8001938:	f7ff ff64 	bl	8001804 <LCD_sendI2C>
	LCD_E_Low();
 800193c:	f7ff ffd0 	bl	80018e0 <LCD_E_Low>
}
 8001940:	bf00      	nop
 8001942:	3708      	adds	r7, #8
 8001944:	46bd      	mov	sp, r7
 8001946:	bd80      	pop	{r7, pc}
 8001948:	200004b4 	.word	0x200004b4

0800194c <LCD_sendData>:

void LCD_sendData(uint8_t data)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	4603      	mov	r3, r0
 8001954:	71fb      	strb	r3, [r7, #7]
	// High 4bit
	LCD_sendNibbleData(data);
 8001956:	79fb      	ldrb	r3, [r7, #7]
 8001958:	4618      	mov	r0, r3
 800195a:	f7ff ffd3 	bl	8001904 <LCD_sendNibbleData>

	data = data << 4;
 800195e:	79fb      	ldrb	r3, [r7, #7]
 8001960:	011b      	lsls	r3, r3, #4
 8001962:	71fb      	strb	r3, [r7, #7]
	// Low 4bit
	LCD_sendNibbleData(data);
 8001964:	79fb      	ldrb	r3, [r7, #7]
 8001966:	4618      	mov	r0, r3
 8001968:	f7ff ffcc 	bl	8001904 <LCD_sendNibbleData>
}
 800196c:	bf00      	nop
 800196e:	3708      	adds	r7, #8
 8001970:	46bd      	mov	sp, r7
 8001972:	bd80      	pop	{r7, pc}

08001974 <LCD_writeCmdData>:

void LCD_writeCmdData(uint8_t data)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]
	LCD_writeMode();
 800197e:	f7ff ff8b 	bl	8001898 <LCD_writeMode>
	LCD_cmdMode();
 8001982:	f7ff ff65 	bl	8001850 <LCD_cmdMode>
	LCD_sendData(data);
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	4618      	mov	r0, r3
 800198a:	f7ff ffdf 	bl	800194c <LCD_sendData>
}
 800198e:	bf00      	nop
 8001990:	3708      	adds	r7, #8
 8001992:	46bd      	mov	sp, r7
 8001994:	bd80      	pop	{r7, pc}

08001996 <LCD_writeCharData>:

void LCD_writeCharData(uint8_t data)
{
 8001996:	b580      	push	{r7, lr}
 8001998:	b082      	sub	sp, #8
 800199a:	af00      	add	r7, sp, #0
 800199c:	4603      	mov	r3, r0
 800199e:	71fb      	strb	r3, [r7, #7]
	LCD_writeMode();
 80019a0:	f7ff ff7a 	bl	8001898 <LCD_writeMode>
	LCD_charMode();
 80019a4:	f7ff ff66 	bl	8001874 <LCD_charMode>
	LCD_sendData(data);
 80019a8:	79fb      	ldrb	r3, [r7, #7]
 80019aa:	4618      	mov	r0, r3
 80019ac:	f7ff ffce 	bl	800194c <LCD_sendData>
}
 80019b0:	bf00      	nop
 80019b2:	3708      	adds	r7, #8
 80019b4:	46bd      	mov	sp, r7
 80019b6:	bd80      	pop	{r7, pc}

080019b8 <LCD_writeString>:

void LCD_writeString(char *str)
{
 80019b8:	b580      	push	{r7, lr}
 80019ba:	b084      	sub	sp, #16
 80019bc:	af00      	add	r7, sp, #0
 80019be:	6078      	str	r0, [r7, #4]
	for (int i=0; str[i]; i++) {
 80019c0:	2300      	movs	r3, #0
 80019c2:	60fb      	str	r3, [r7, #12]
 80019c4:	e009      	b.n	80019da <LCD_writeString+0x22>
		LCD_writeCharData(str[i]);
 80019c6:	68fb      	ldr	r3, [r7, #12]
 80019c8:	687a      	ldr	r2, [r7, #4]
 80019ca:	4413      	add	r3, r2
 80019cc:	781b      	ldrb	r3, [r3, #0]
 80019ce:	4618      	mov	r0, r3
 80019d0:	f7ff ffe1 	bl	8001996 <LCD_writeCharData>
	for (int i=0; str[i]; i++) {
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	3301      	adds	r3, #1
 80019d8:	60fb      	str	r3, [r7, #12]
 80019da:	68fb      	ldr	r3, [r7, #12]
 80019dc:	687a      	ldr	r2, [r7, #4]
 80019de:	4413      	add	r3, r2
 80019e0:	781b      	ldrb	r3, [r3, #0]
 80019e2:	2b00      	cmp	r3, #0
 80019e4:	d1ef      	bne.n	80019c6 <LCD_writeString+0xe>
	}
}
 80019e6:	bf00      	nop
 80019e8:	bf00      	nop
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <LCD_gotoXY>:

void LCD_gotoXY(uint8_t row, uint8_t col)
{
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	4603      	mov	r3, r0
 80019f8:	460a      	mov	r2, r1
 80019fa:	71fb      	strb	r3, [r7, #7]
 80019fc:	4613      	mov	r3, r2
 80019fe:	71bb      	strb	r3, [r7, #6]
	col %= 16;
 8001a00:	79bb      	ldrb	r3, [r7, #6]
 8001a02:	f003 030f 	and.w	r3, r3, #15
 8001a06:	71bb      	strb	r3, [r7, #6]
	row %= 2;
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	71fb      	strb	r3, [r7, #7]

	uint8_t lcdRegAddr = (0x40 * row) +col;
 8001a10:	79fb      	ldrb	r3, [r7, #7]
 8001a12:	019b      	lsls	r3, r3, #6
 8001a14:	b2da      	uxtb	r2, r3
 8001a16:	79bb      	ldrb	r3, [r7, #6]
 8001a18:	4413      	add	r3, r2
 8001a1a:	73fb      	strb	r3, [r7, #15]
	uint8_t command = 0x80 + lcdRegAddr;
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	3b80      	subs	r3, #128	@ 0x80
 8001a20:	73bb      	strb	r3, [r7, #14]
	LCD_writeCmdData(command);
 8001a22:	7bbb      	ldrb	r3, [r7, #14]
 8001a24:	4618      	mov	r0, r3
 8001a26:	f7ff ffa5 	bl	8001974 <LCD_writeCmdData>
}
 8001a2a:	bf00      	nop
 8001a2c:	3710      	adds	r7, #16
 8001a2e:	46bd      	mov	sp, r7
 8001a30:	bd80      	pop	{r7, pc}

08001a32 <LCD_writeStringXY>:

void LCD_writeStringXY(uint8_t row, uint8_t col, char *str)
{
 8001a32:	b580      	push	{r7, lr}
 8001a34:	b082      	sub	sp, #8
 8001a36:	af00      	add	r7, sp, #0
 8001a38:	4603      	mov	r3, r0
 8001a3a:	603a      	str	r2, [r7, #0]
 8001a3c:	71fb      	strb	r3, [r7, #7]
 8001a3e:	460b      	mov	r3, r1
 8001a40:	71bb      	strb	r3, [r7, #6]
	LCD_gotoXY(row, col);
 8001a42:	79ba      	ldrb	r2, [r7, #6]
 8001a44:	79fb      	ldrb	r3, [r7, #7]
 8001a46:	4611      	mov	r1, r2
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f7ff ffd1 	bl	80019f0 <LCD_gotoXY>
	LCD_writeString(str);
 8001a4e:	6838      	ldr	r0, [r7, #0]
 8001a50:	f7ff ffb2 	bl	80019b8 <LCD_writeString>
}
 8001a54:	bf00      	nop
 8001a56:	3708      	adds	r7, #8
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001a60:	4b0e      	ldr	r3, [pc, #56]	@ (8001a9c <HAL_Init+0x40>)
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	4a0d      	ldr	r2, [pc, #52]	@ (8001a9c <HAL_Init+0x40>)
 8001a66:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001a6a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001a6c:	4b0b      	ldr	r3, [pc, #44]	@ (8001a9c <HAL_Init+0x40>)
 8001a6e:	681b      	ldr	r3, [r3, #0]
 8001a70:	4a0a      	ldr	r2, [pc, #40]	@ (8001a9c <HAL_Init+0x40>)
 8001a72:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a76:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001a78:	4b08      	ldr	r3, [pc, #32]	@ (8001a9c <HAL_Init+0x40>)
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	4a07      	ldr	r2, [pc, #28]	@ (8001a9c <HAL_Init+0x40>)
 8001a7e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a82:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a84:	2003      	movs	r0, #3
 8001a86:	f000 f8fc 	bl	8001c82 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001a8a:	200f      	movs	r0, #15
 8001a8c:	f7ff f824 	bl	8000ad8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001a90:	f7fe fff6 	bl	8000a80 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001a94:	2300      	movs	r3, #0
}
 8001a96:	4618      	mov	r0, r3
 8001a98:	bd80      	pop	{r7, pc}
 8001a9a:	bf00      	nop
 8001a9c:	40023c00 	.word	0x40023c00

08001aa0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aa0:	b480      	push	{r7}
 8001aa2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001aa4:	4b06      	ldr	r3, [pc, #24]	@ (8001ac0 <HAL_IncTick+0x20>)
 8001aa6:	781b      	ldrb	r3, [r3, #0]
 8001aa8:	461a      	mov	r2, r3
 8001aaa:	4b06      	ldr	r3, [pc, #24]	@ (8001ac4 <HAL_IncTick+0x24>)
 8001aac:	681b      	ldr	r3, [r3, #0]
 8001aae:	4413      	add	r3, r2
 8001ab0:	4a04      	ldr	r2, [pc, #16]	@ (8001ac4 <HAL_IncTick+0x24>)
 8001ab2:	6013      	str	r3, [r2, #0]
}
 8001ab4:	bf00      	nop
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001abc:	4770      	bx	lr
 8001abe:	bf00      	nop
 8001ac0:	20000068 	.word	0x20000068
 8001ac4:	200004bc 	.word	0x200004bc

08001ac8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ac8:	b480      	push	{r7}
 8001aca:	af00      	add	r7, sp, #0
  return uwTick;
 8001acc:	4b03      	ldr	r3, [pc, #12]	@ (8001adc <HAL_GetTick+0x14>)
 8001ace:	681b      	ldr	r3, [r3, #0]
}
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	200004bc 	.word	0x200004bc

08001ae0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b084      	sub	sp, #16
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ae8:	f7ff ffee 	bl	8001ac8 <HAL_GetTick>
 8001aec:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001af2:	68fb      	ldr	r3, [r7, #12]
 8001af4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001af8:	d005      	beq.n	8001b06 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001afa:	4b0a      	ldr	r3, [pc, #40]	@ (8001b24 <HAL_Delay+0x44>)
 8001afc:	781b      	ldrb	r3, [r3, #0]
 8001afe:	461a      	mov	r2, r3
 8001b00:	68fb      	ldr	r3, [r7, #12]
 8001b02:	4413      	add	r3, r2
 8001b04:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001b06:	bf00      	nop
 8001b08:	f7ff ffde 	bl	8001ac8 <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	68bb      	ldr	r3, [r7, #8]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	429a      	cmp	r2, r3
 8001b16:	d8f7      	bhi.n	8001b08 <HAL_Delay+0x28>
  {
  }
}
 8001b18:	bf00      	nop
 8001b1a:	bf00      	nop
 8001b1c:	3710      	adds	r7, #16
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	20000068 	.word	0x20000068

08001b28 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b28:	b480      	push	{r7}
 8001b2a:	b085      	sub	sp, #20
 8001b2c:	af00      	add	r7, sp, #0
 8001b2e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f003 0307 	and.w	r3, r3, #7
 8001b36:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b38:	4b0c      	ldr	r3, [pc, #48]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b3a:	68db      	ldr	r3, [r3, #12]
 8001b3c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b3e:	68ba      	ldr	r2, [r7, #8]
 8001b40:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b44:	4013      	ands	r3, r2
 8001b46:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b48:	68fb      	ldr	r3, [r7, #12]
 8001b4a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b4c:	68bb      	ldr	r3, [r7, #8]
 8001b4e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b50:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b54:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b58:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5a:	4a04      	ldr	r2, [pc, #16]	@ (8001b6c <__NVIC_SetPriorityGrouping+0x44>)
 8001b5c:	68bb      	ldr	r3, [r7, #8]
 8001b5e:	60d3      	str	r3, [r2, #12]
}
 8001b60:	bf00      	nop
 8001b62:	3714      	adds	r7, #20
 8001b64:	46bd      	mov	sp, r7
 8001b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6a:	4770      	bx	lr
 8001b6c:	e000ed00 	.word	0xe000ed00

08001b70 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b70:	b480      	push	{r7}
 8001b72:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b74:	4b04      	ldr	r3, [pc, #16]	@ (8001b88 <__NVIC_GetPriorityGrouping+0x18>)
 8001b76:	68db      	ldr	r3, [r3, #12]
 8001b78:	0a1b      	lsrs	r3, r3, #8
 8001b7a:	f003 0307 	and.w	r3, r3, #7
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	46bd      	mov	sp, r7
 8001b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b86:	4770      	bx	lr
 8001b88:	e000ed00 	.word	0xe000ed00

08001b8c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001b8c:	b480      	push	{r7}
 8001b8e:	b083      	sub	sp, #12
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	4603      	mov	r3, r0
 8001b94:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b9a:	2b00      	cmp	r3, #0
 8001b9c:	db0b      	blt.n	8001bb6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001b9e:	79fb      	ldrb	r3, [r7, #7]
 8001ba0:	f003 021f 	and.w	r2, r3, #31
 8001ba4:	4907      	ldr	r1, [pc, #28]	@ (8001bc4 <__NVIC_EnableIRQ+0x38>)
 8001ba6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001baa:	095b      	lsrs	r3, r3, #5
 8001bac:	2001      	movs	r0, #1
 8001bae:	fa00 f202 	lsl.w	r2, r0, r2
 8001bb2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001bb6:	bf00      	nop
 8001bb8:	370c      	adds	r7, #12
 8001bba:	46bd      	mov	sp, r7
 8001bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc0:	4770      	bx	lr
 8001bc2:	bf00      	nop
 8001bc4:	e000e100 	.word	0xe000e100

08001bc8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001bc8:	b480      	push	{r7}
 8001bca:	b083      	sub	sp, #12
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	4603      	mov	r3, r0
 8001bd0:	6039      	str	r1, [r7, #0]
 8001bd2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001bd4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bd8:	2b00      	cmp	r3, #0
 8001bda:	db0a      	blt.n	8001bf2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bdc:	683b      	ldr	r3, [r7, #0]
 8001bde:	b2da      	uxtb	r2, r3
 8001be0:	490c      	ldr	r1, [pc, #48]	@ (8001c14 <__NVIC_SetPriority+0x4c>)
 8001be2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001be6:	0112      	lsls	r2, r2, #4
 8001be8:	b2d2      	uxtb	r2, r2
 8001bea:	440b      	add	r3, r1
 8001bec:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bf0:	e00a      	b.n	8001c08 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bf2:	683b      	ldr	r3, [r7, #0]
 8001bf4:	b2da      	uxtb	r2, r3
 8001bf6:	4908      	ldr	r1, [pc, #32]	@ (8001c18 <__NVIC_SetPriority+0x50>)
 8001bf8:	79fb      	ldrb	r3, [r7, #7]
 8001bfa:	f003 030f 	and.w	r3, r3, #15
 8001bfe:	3b04      	subs	r3, #4
 8001c00:	0112      	lsls	r2, r2, #4
 8001c02:	b2d2      	uxtb	r2, r2
 8001c04:	440b      	add	r3, r1
 8001c06:	761a      	strb	r2, [r3, #24]
}
 8001c08:	bf00      	nop
 8001c0a:	370c      	adds	r7, #12
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c12:	4770      	bx	lr
 8001c14:	e000e100 	.word	0xe000e100
 8001c18:	e000ed00 	.word	0xe000ed00

08001c1c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c1c:	b480      	push	{r7}
 8001c1e:	b089      	sub	sp, #36	@ 0x24
 8001c20:	af00      	add	r7, sp, #0
 8001c22:	60f8      	str	r0, [r7, #12]
 8001c24:	60b9      	str	r1, [r7, #8]
 8001c26:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c28:	68fb      	ldr	r3, [r7, #12]
 8001c2a:	f003 0307 	and.w	r3, r3, #7
 8001c2e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c30:	69fb      	ldr	r3, [r7, #28]
 8001c32:	f1c3 0307 	rsb	r3, r3, #7
 8001c36:	2b04      	cmp	r3, #4
 8001c38:	bf28      	it	cs
 8001c3a:	2304      	movcs	r3, #4
 8001c3c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c3e:	69fb      	ldr	r3, [r7, #28]
 8001c40:	3304      	adds	r3, #4
 8001c42:	2b06      	cmp	r3, #6
 8001c44:	d902      	bls.n	8001c4c <NVIC_EncodePriority+0x30>
 8001c46:	69fb      	ldr	r3, [r7, #28]
 8001c48:	3b03      	subs	r3, #3
 8001c4a:	e000      	b.n	8001c4e <NVIC_EncodePriority+0x32>
 8001c4c:	2300      	movs	r3, #0
 8001c4e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c50:	f04f 32ff 	mov.w	r2, #4294967295
 8001c54:	69bb      	ldr	r3, [r7, #24]
 8001c56:	fa02 f303 	lsl.w	r3, r2, r3
 8001c5a:	43da      	mvns	r2, r3
 8001c5c:	68bb      	ldr	r3, [r7, #8]
 8001c5e:	401a      	ands	r2, r3
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c64:	f04f 31ff 	mov.w	r1, #4294967295
 8001c68:	697b      	ldr	r3, [r7, #20]
 8001c6a:	fa01 f303 	lsl.w	r3, r1, r3
 8001c6e:	43d9      	mvns	r1, r3
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c74:	4313      	orrs	r3, r2
         );
}
 8001c76:	4618      	mov	r0, r3
 8001c78:	3724      	adds	r7, #36	@ 0x24
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c80:	4770      	bx	lr

08001c82 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c82:	b580      	push	{r7, lr}
 8001c84:	b082      	sub	sp, #8
 8001c86:	af00      	add	r7, sp, #0
 8001c88:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c8a:	6878      	ldr	r0, [r7, #4]
 8001c8c:	f7ff ff4c 	bl	8001b28 <__NVIC_SetPriorityGrouping>
}
 8001c90:	bf00      	nop
 8001c92:	3708      	adds	r7, #8
 8001c94:	46bd      	mov	sp, r7
 8001c96:	bd80      	pop	{r7, pc}

08001c98 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	60b9      	str	r1, [r7, #8]
 8001ca2:	607a      	str	r2, [r7, #4]
 8001ca4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001caa:	f7ff ff61 	bl	8001b70 <__NVIC_GetPriorityGrouping>
 8001cae:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	68b9      	ldr	r1, [r7, #8]
 8001cb4:	6978      	ldr	r0, [r7, #20]
 8001cb6:	f7ff ffb1 	bl	8001c1c <NVIC_EncodePriority>
 8001cba:	4602      	mov	r2, r0
 8001cbc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cc0:	4611      	mov	r1, r2
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f7ff ff80 	bl	8001bc8 <__NVIC_SetPriority>
}
 8001cc8:	bf00      	nop
 8001cca:	3718      	adds	r7, #24
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b082      	sub	sp, #8
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	4603      	mov	r3, r0
 8001cd8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001cda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cde:	4618      	mov	r0, r3
 8001ce0:	f7ff ff54 	bl	8001b8c <__NVIC_EnableIRQ>
}
 8001ce4:	bf00      	nop
 8001ce6:	3708      	adds	r7, #8
 8001ce8:	46bd      	mov	sp, r7
 8001cea:	bd80      	pop	{r7, pc}

08001cec <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cec:	b480      	push	{r7}
 8001cee:	b089      	sub	sp, #36	@ 0x24
 8001cf0:	af00      	add	r7, sp, #0
 8001cf2:	6078      	str	r0, [r7, #4]
 8001cf4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001cf6:	2300      	movs	r3, #0
 8001cf8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001d02:	2300      	movs	r3, #0
 8001d04:	61fb      	str	r3, [r7, #28]
 8001d06:	e159      	b.n	8001fbc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001d08:	2201      	movs	r2, #1
 8001d0a:	69fb      	ldr	r3, [r7, #28]
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001d12:	683b      	ldr	r3, [r7, #0]
 8001d14:	681b      	ldr	r3, [r3, #0]
 8001d16:	697a      	ldr	r2, [r7, #20]
 8001d18:	4013      	ands	r3, r2
 8001d1a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001d1c:	693a      	ldr	r2, [r7, #16]
 8001d1e:	697b      	ldr	r3, [r7, #20]
 8001d20:	429a      	cmp	r2, r3
 8001d22:	f040 8148 	bne.w	8001fb6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d26:	683b      	ldr	r3, [r7, #0]
 8001d28:	685b      	ldr	r3, [r3, #4]
 8001d2a:	f003 0303 	and.w	r3, r3, #3
 8001d2e:	2b01      	cmp	r3, #1
 8001d30:	d005      	beq.n	8001d3e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d32:	683b      	ldr	r3, [r7, #0]
 8001d34:	685b      	ldr	r3, [r3, #4]
 8001d36:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001d3a:	2b02      	cmp	r3, #2
 8001d3c:	d130      	bne.n	8001da0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	689b      	ldr	r3, [r3, #8]
 8001d42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001d44:	69fb      	ldr	r3, [r7, #28]
 8001d46:	005b      	lsls	r3, r3, #1
 8001d48:	2203      	movs	r2, #3
 8001d4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4e:	43db      	mvns	r3, r3
 8001d50:	69ba      	ldr	r2, [r7, #24]
 8001d52:	4013      	ands	r3, r2
 8001d54:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	68da      	ldr	r2, [r3, #12]
 8001d5a:	69fb      	ldr	r3, [r7, #28]
 8001d5c:	005b      	lsls	r3, r3, #1
 8001d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d62:	69ba      	ldr	r2, [r7, #24]
 8001d64:	4313      	orrs	r3, r2
 8001d66:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	69ba      	ldr	r2, [r7, #24]
 8001d6c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	685b      	ldr	r3, [r3, #4]
 8001d72:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d74:	2201      	movs	r2, #1
 8001d76:	69fb      	ldr	r3, [r7, #28]
 8001d78:	fa02 f303 	lsl.w	r3, r2, r3
 8001d7c:	43db      	mvns	r3, r3
 8001d7e:	69ba      	ldr	r2, [r7, #24]
 8001d80:	4013      	ands	r3, r2
 8001d82:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d84:	683b      	ldr	r3, [r7, #0]
 8001d86:	685b      	ldr	r3, [r3, #4]
 8001d88:	091b      	lsrs	r3, r3, #4
 8001d8a:	f003 0201 	and.w	r2, r3, #1
 8001d8e:	69fb      	ldr	r3, [r7, #28]
 8001d90:	fa02 f303 	lsl.w	r3, r2, r3
 8001d94:	69ba      	ldr	r2, [r7, #24]
 8001d96:	4313      	orrs	r3, r2
 8001d98:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	69ba      	ldr	r2, [r7, #24]
 8001d9e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001da0:	683b      	ldr	r3, [r7, #0]
 8001da2:	685b      	ldr	r3, [r3, #4]
 8001da4:	f003 0303 	and.w	r3, r3, #3
 8001da8:	2b03      	cmp	r3, #3
 8001daa:	d017      	beq.n	8001ddc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	68db      	ldr	r3, [r3, #12]
 8001db0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	005b      	lsls	r3, r3, #1
 8001db6:	2203      	movs	r2, #3
 8001db8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dbc:	43db      	mvns	r3, r3
 8001dbe:	69ba      	ldr	r2, [r7, #24]
 8001dc0:	4013      	ands	r3, r2
 8001dc2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dc4:	683b      	ldr	r3, [r7, #0]
 8001dc6:	689a      	ldr	r2, [r3, #8]
 8001dc8:	69fb      	ldr	r3, [r7, #28]
 8001dca:	005b      	lsls	r3, r3, #1
 8001dcc:	fa02 f303 	lsl.w	r3, r2, r3
 8001dd0:	69ba      	ldr	r2, [r7, #24]
 8001dd2:	4313      	orrs	r3, r2
 8001dd4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	69ba      	ldr	r2, [r7, #24]
 8001dda:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001ddc:	683b      	ldr	r3, [r7, #0]
 8001dde:	685b      	ldr	r3, [r3, #4]
 8001de0:	f003 0303 	and.w	r3, r3, #3
 8001de4:	2b02      	cmp	r3, #2
 8001de6:	d123      	bne.n	8001e30 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001de8:	69fb      	ldr	r3, [r7, #28]
 8001dea:	08da      	lsrs	r2, r3, #3
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	3208      	adds	r2, #8
 8001df0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001df4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001df6:	69fb      	ldr	r3, [r7, #28]
 8001df8:	f003 0307 	and.w	r3, r3, #7
 8001dfc:	009b      	lsls	r3, r3, #2
 8001dfe:	220f      	movs	r2, #15
 8001e00:	fa02 f303 	lsl.w	r3, r2, r3
 8001e04:	43db      	mvns	r3, r3
 8001e06:	69ba      	ldr	r2, [r7, #24]
 8001e08:	4013      	ands	r3, r2
 8001e0a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	691a      	ldr	r2, [r3, #16]
 8001e10:	69fb      	ldr	r3, [r7, #28]
 8001e12:	f003 0307 	and.w	r3, r3, #7
 8001e16:	009b      	lsls	r3, r3, #2
 8001e18:	fa02 f303 	lsl.w	r3, r2, r3
 8001e1c:	69ba      	ldr	r2, [r7, #24]
 8001e1e:	4313      	orrs	r3, r2
 8001e20:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001e22:	69fb      	ldr	r3, [r7, #28]
 8001e24:	08da      	lsrs	r2, r3, #3
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	3208      	adds	r2, #8
 8001e2a:	69b9      	ldr	r1, [r7, #24]
 8001e2c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001e36:	69fb      	ldr	r3, [r7, #28]
 8001e38:	005b      	lsls	r3, r3, #1
 8001e3a:	2203      	movs	r2, #3
 8001e3c:	fa02 f303 	lsl.w	r3, r2, r3
 8001e40:	43db      	mvns	r3, r3
 8001e42:	69ba      	ldr	r2, [r7, #24]
 8001e44:	4013      	ands	r3, r2
 8001e46:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e48:	683b      	ldr	r3, [r7, #0]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	f003 0203 	and.w	r2, r3, #3
 8001e50:	69fb      	ldr	r3, [r7, #28]
 8001e52:	005b      	lsls	r3, r3, #1
 8001e54:	fa02 f303 	lsl.w	r3, r2, r3
 8001e58:	69ba      	ldr	r2, [r7, #24]
 8001e5a:	4313      	orrs	r3, r2
 8001e5c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	69ba      	ldr	r2, [r7, #24]
 8001e62:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001e64:	683b      	ldr	r3, [r7, #0]
 8001e66:	685b      	ldr	r3, [r3, #4]
 8001e68:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	f000 80a2 	beq.w	8001fb6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e72:	2300      	movs	r3, #0
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	4b57      	ldr	r3, [pc, #348]	@ (8001fd4 <HAL_GPIO_Init+0x2e8>)
 8001e78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e7a:	4a56      	ldr	r2, [pc, #344]	@ (8001fd4 <HAL_GPIO_Init+0x2e8>)
 8001e7c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e80:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e82:	4b54      	ldr	r3, [pc, #336]	@ (8001fd4 <HAL_GPIO_Init+0x2e8>)
 8001e84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e86:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e8a:	60fb      	str	r3, [r7, #12]
 8001e8c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e8e:	4a52      	ldr	r2, [pc, #328]	@ (8001fd8 <HAL_GPIO_Init+0x2ec>)
 8001e90:	69fb      	ldr	r3, [r7, #28]
 8001e92:	089b      	lsrs	r3, r3, #2
 8001e94:	3302      	adds	r3, #2
 8001e96:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e9a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001e9c:	69fb      	ldr	r3, [r7, #28]
 8001e9e:	f003 0303 	and.w	r3, r3, #3
 8001ea2:	009b      	lsls	r3, r3, #2
 8001ea4:	220f      	movs	r2, #15
 8001ea6:	fa02 f303 	lsl.w	r3, r2, r3
 8001eaa:	43db      	mvns	r3, r3
 8001eac:	69ba      	ldr	r2, [r7, #24]
 8001eae:	4013      	ands	r3, r2
 8001eb0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	4a49      	ldr	r2, [pc, #292]	@ (8001fdc <HAL_GPIO_Init+0x2f0>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d019      	beq.n	8001eee <HAL_GPIO_Init+0x202>
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	4a48      	ldr	r2, [pc, #288]	@ (8001fe0 <HAL_GPIO_Init+0x2f4>)
 8001ebe:	4293      	cmp	r3, r2
 8001ec0:	d013      	beq.n	8001eea <HAL_GPIO_Init+0x1fe>
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	4a47      	ldr	r2, [pc, #284]	@ (8001fe4 <HAL_GPIO_Init+0x2f8>)
 8001ec6:	4293      	cmp	r3, r2
 8001ec8:	d00d      	beq.n	8001ee6 <HAL_GPIO_Init+0x1fa>
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	4a46      	ldr	r2, [pc, #280]	@ (8001fe8 <HAL_GPIO_Init+0x2fc>)
 8001ece:	4293      	cmp	r3, r2
 8001ed0:	d007      	beq.n	8001ee2 <HAL_GPIO_Init+0x1f6>
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	4a45      	ldr	r2, [pc, #276]	@ (8001fec <HAL_GPIO_Init+0x300>)
 8001ed6:	4293      	cmp	r3, r2
 8001ed8:	d101      	bne.n	8001ede <HAL_GPIO_Init+0x1f2>
 8001eda:	2304      	movs	r3, #4
 8001edc:	e008      	b.n	8001ef0 <HAL_GPIO_Init+0x204>
 8001ede:	2307      	movs	r3, #7
 8001ee0:	e006      	b.n	8001ef0 <HAL_GPIO_Init+0x204>
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	e004      	b.n	8001ef0 <HAL_GPIO_Init+0x204>
 8001ee6:	2302      	movs	r3, #2
 8001ee8:	e002      	b.n	8001ef0 <HAL_GPIO_Init+0x204>
 8001eea:	2301      	movs	r3, #1
 8001eec:	e000      	b.n	8001ef0 <HAL_GPIO_Init+0x204>
 8001eee:	2300      	movs	r3, #0
 8001ef0:	69fa      	ldr	r2, [r7, #28]
 8001ef2:	f002 0203 	and.w	r2, r2, #3
 8001ef6:	0092      	lsls	r2, r2, #2
 8001ef8:	4093      	lsls	r3, r2
 8001efa:	69ba      	ldr	r2, [r7, #24]
 8001efc:	4313      	orrs	r3, r2
 8001efe:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f00:	4935      	ldr	r1, [pc, #212]	@ (8001fd8 <HAL_GPIO_Init+0x2ec>)
 8001f02:	69fb      	ldr	r3, [r7, #28]
 8001f04:	089b      	lsrs	r3, r3, #2
 8001f06:	3302      	adds	r3, #2
 8001f08:	69ba      	ldr	r2, [r7, #24]
 8001f0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001f0e:	4b38      	ldr	r3, [pc, #224]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001f10:	689b      	ldr	r3, [r3, #8]
 8001f12:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f14:	693b      	ldr	r3, [r7, #16]
 8001f16:	43db      	mvns	r3, r3
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f1e:	683b      	ldr	r3, [r7, #0]
 8001f20:	685b      	ldr	r3, [r3, #4]
 8001f22:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d003      	beq.n	8001f32 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8001f2a:	69ba      	ldr	r2, [r7, #24]
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4313      	orrs	r3, r2
 8001f30:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001f32:	4a2f      	ldr	r2, [pc, #188]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001f34:	69bb      	ldr	r3, [r7, #24]
 8001f36:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001f38:	4b2d      	ldr	r3, [pc, #180]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001f3a:	68db      	ldr	r3, [r3, #12]
 8001f3c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f3e:	693b      	ldr	r3, [r7, #16]
 8001f40:	43db      	mvns	r3, r3
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	4013      	ands	r3, r2
 8001f46:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f48:	683b      	ldr	r3, [r7, #0]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d003      	beq.n	8001f5c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001f54:	69ba      	ldr	r2, [r7, #24]
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	4313      	orrs	r3, r2
 8001f5a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f5c:	4a24      	ldr	r2, [pc, #144]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001f5e:	69bb      	ldr	r3, [r7, #24]
 8001f60:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f62:	4b23      	ldr	r3, [pc, #140]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001f64:	685b      	ldr	r3, [r3, #4]
 8001f66:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f68:	693b      	ldr	r3, [r7, #16]
 8001f6a:	43db      	mvns	r3, r3
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	4013      	ands	r3, r2
 8001f70:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f72:	683b      	ldr	r3, [r7, #0]
 8001f74:	685b      	ldr	r3, [r3, #4]
 8001f76:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d003      	beq.n	8001f86 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001f7e:	69ba      	ldr	r2, [r7, #24]
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f86:	4a1a      	ldr	r2, [pc, #104]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001f88:	69bb      	ldr	r3, [r7, #24]
 8001f8a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f8c:	4b18      	ldr	r3, [pc, #96]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f92:	693b      	ldr	r3, [r7, #16]
 8001f94:	43db      	mvns	r3, r3
 8001f96:	69ba      	ldr	r2, [r7, #24]
 8001f98:	4013      	ands	r3, r2
 8001f9a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	685b      	ldr	r3, [r3, #4]
 8001fa0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d003      	beq.n	8001fb0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001fa8:	69ba      	ldr	r2, [r7, #24]
 8001faa:	693b      	ldr	r3, [r7, #16]
 8001fac:	4313      	orrs	r3, r2
 8001fae:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001fb0:	4a0f      	ldr	r2, [pc, #60]	@ (8001ff0 <HAL_GPIO_Init+0x304>)
 8001fb2:	69bb      	ldr	r3, [r7, #24]
 8001fb4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001fb6:	69fb      	ldr	r3, [r7, #28]
 8001fb8:	3301      	adds	r3, #1
 8001fba:	61fb      	str	r3, [r7, #28]
 8001fbc:	69fb      	ldr	r3, [r7, #28]
 8001fbe:	2b0f      	cmp	r3, #15
 8001fc0:	f67f aea2 	bls.w	8001d08 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001fc4:	bf00      	nop
 8001fc6:	bf00      	nop
 8001fc8:	3724      	adds	r7, #36	@ 0x24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd0:	4770      	bx	lr
 8001fd2:	bf00      	nop
 8001fd4:	40023800 	.word	0x40023800
 8001fd8:	40013800 	.word	0x40013800
 8001fdc:	40020000 	.word	0x40020000
 8001fe0:	40020400 	.word	0x40020400
 8001fe4:	40020800 	.word	0x40020800
 8001fe8:	40020c00 	.word	0x40020c00
 8001fec:	40021000 	.word	0x40021000
 8001ff0:	40013c00 	.word	0x40013c00

08001ff4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
 8001ffc:	460b      	mov	r3, r1
 8001ffe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	691a      	ldr	r2, [r3, #16]
 8002004:	887b      	ldrh	r3, [r7, #2]
 8002006:	4013      	ands	r3, r2
 8002008:	2b00      	cmp	r3, #0
 800200a:	d002      	beq.n	8002012 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800200c:	2301      	movs	r3, #1
 800200e:	73fb      	strb	r3, [r7, #15]
 8002010:	e001      	b.n	8002016 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002012:	2300      	movs	r3, #0
 8002014:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002016:	7bfb      	ldrb	r3, [r7, #15]
}
 8002018:	4618      	mov	r0, r3
 800201a:	3714      	adds	r7, #20
 800201c:	46bd      	mov	sp, r7
 800201e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002022:	4770      	bx	lr

08002024 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
 800202c:	460b      	mov	r3, r1
 800202e:	807b      	strh	r3, [r7, #2]
 8002030:	4613      	mov	r3, r2
 8002032:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002034:	787b      	ldrb	r3, [r7, #1]
 8002036:	2b00      	cmp	r3, #0
 8002038:	d003      	beq.n	8002042 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800203a:	887a      	ldrh	r2, [r7, #2]
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002040:	e003      	b.n	800204a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002042:	887b      	ldrh	r3, [r7, #2]
 8002044:	041a      	lsls	r2, r3, #16
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	619a      	str	r2, [r3, #24]
}
 800204a:	bf00      	nop
 800204c:	370c      	adds	r7, #12
 800204e:	46bd      	mov	sp, r7
 8002050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002054:	4770      	bx	lr
	...

08002058 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002058:	b580      	push	{r7, lr}
 800205a:	b084      	sub	sp, #16
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	2b00      	cmp	r3, #0
 8002064:	d101      	bne.n	800206a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002066:	2301      	movs	r3, #1
 8002068:	e12b      	b.n	80022c2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002070:	b2db      	uxtb	r3, r3
 8002072:	2b00      	cmp	r3, #0
 8002074:	d106      	bne.n	8002084 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	2200      	movs	r2, #0
 800207a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800207e:	6878      	ldr	r0, [r7, #4]
 8002080:	f7fe fc1c 	bl	80008bc <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002084:	687b      	ldr	r3, [r7, #4]
 8002086:	2224      	movs	r2, #36	@ 0x24
 8002088:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	681a      	ldr	r2, [r3, #0]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	f022 0201 	bic.w	r2, r2, #1
 800209a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	681b      	ldr	r3, [r3, #0]
 80020a0:	681a      	ldr	r2, [r3, #0]
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80020aa:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	681a      	ldr	r2, [r3, #0]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020ba:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80020bc:	f001 f8da 	bl	8003274 <HAL_RCC_GetPCLK1Freq>
 80020c0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	685b      	ldr	r3, [r3, #4]
 80020c6:	4a81      	ldr	r2, [pc, #516]	@ (80022cc <HAL_I2C_Init+0x274>)
 80020c8:	4293      	cmp	r3, r2
 80020ca:	d807      	bhi.n	80020dc <HAL_I2C_Init+0x84>
 80020cc:	68fb      	ldr	r3, [r7, #12]
 80020ce:	4a80      	ldr	r2, [pc, #512]	@ (80022d0 <HAL_I2C_Init+0x278>)
 80020d0:	4293      	cmp	r3, r2
 80020d2:	bf94      	ite	ls
 80020d4:	2301      	movls	r3, #1
 80020d6:	2300      	movhi	r3, #0
 80020d8:	b2db      	uxtb	r3, r3
 80020da:	e006      	b.n	80020ea <HAL_I2C_Init+0x92>
 80020dc:	68fb      	ldr	r3, [r7, #12]
 80020de:	4a7d      	ldr	r2, [pc, #500]	@ (80022d4 <HAL_I2C_Init+0x27c>)
 80020e0:	4293      	cmp	r3, r2
 80020e2:	bf94      	ite	ls
 80020e4:	2301      	movls	r3, #1
 80020e6:	2300      	movhi	r3, #0
 80020e8:	b2db      	uxtb	r3, r3
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d001      	beq.n	80020f2 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80020ee:	2301      	movs	r3, #1
 80020f0:	e0e7      	b.n	80022c2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80020f2:	68fb      	ldr	r3, [r7, #12]
 80020f4:	4a78      	ldr	r2, [pc, #480]	@ (80022d8 <HAL_I2C_Init+0x280>)
 80020f6:	fba2 2303 	umull	r2, r3, r2, r3
 80020fa:	0c9b      	lsrs	r3, r3, #18
 80020fc:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	681b      	ldr	r3, [r3, #0]
 800210c:	68ba      	ldr	r2, [r7, #8]
 800210e:	430a      	orrs	r2, r1
 8002110:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	681b      	ldr	r3, [r3, #0]
 8002116:	6a1b      	ldr	r3, [r3, #32]
 8002118:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	685b      	ldr	r3, [r3, #4]
 8002120:	4a6a      	ldr	r2, [pc, #424]	@ (80022cc <HAL_I2C_Init+0x274>)
 8002122:	4293      	cmp	r3, r2
 8002124:	d802      	bhi.n	800212c <HAL_I2C_Init+0xd4>
 8002126:	68bb      	ldr	r3, [r7, #8]
 8002128:	3301      	adds	r3, #1
 800212a:	e009      	b.n	8002140 <HAL_I2C_Init+0xe8>
 800212c:	68bb      	ldr	r3, [r7, #8]
 800212e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002132:	fb02 f303 	mul.w	r3, r2, r3
 8002136:	4a69      	ldr	r2, [pc, #420]	@ (80022dc <HAL_I2C_Init+0x284>)
 8002138:	fba2 2303 	umull	r2, r3, r2, r3
 800213c:	099b      	lsrs	r3, r3, #6
 800213e:	3301      	adds	r3, #1
 8002140:	687a      	ldr	r2, [r7, #4]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	430b      	orrs	r3, r1
 8002146:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	69db      	ldr	r3, [r3, #28]
 800214e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002152:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	495c      	ldr	r1, [pc, #368]	@ (80022cc <HAL_I2C_Init+0x274>)
 800215c:	428b      	cmp	r3, r1
 800215e:	d819      	bhi.n	8002194 <HAL_I2C_Init+0x13c>
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	1e59      	subs	r1, r3, #1
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	685b      	ldr	r3, [r3, #4]
 8002168:	005b      	lsls	r3, r3, #1
 800216a:	fbb1 f3f3 	udiv	r3, r1, r3
 800216e:	1c59      	adds	r1, r3, #1
 8002170:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002174:	400b      	ands	r3, r1
 8002176:	2b00      	cmp	r3, #0
 8002178:	d00a      	beq.n	8002190 <HAL_I2C_Init+0x138>
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	1e59      	subs	r1, r3, #1
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	685b      	ldr	r3, [r3, #4]
 8002182:	005b      	lsls	r3, r3, #1
 8002184:	fbb1 f3f3 	udiv	r3, r1, r3
 8002188:	3301      	adds	r3, #1
 800218a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800218e:	e051      	b.n	8002234 <HAL_I2C_Init+0x1dc>
 8002190:	2304      	movs	r3, #4
 8002192:	e04f      	b.n	8002234 <HAL_I2C_Init+0x1dc>
 8002194:	687b      	ldr	r3, [r7, #4]
 8002196:	689b      	ldr	r3, [r3, #8]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d111      	bne.n	80021c0 <HAL_I2C_Init+0x168>
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	1e58      	subs	r0, r3, #1
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	6859      	ldr	r1, [r3, #4]
 80021a4:	460b      	mov	r3, r1
 80021a6:	005b      	lsls	r3, r3, #1
 80021a8:	440b      	add	r3, r1
 80021aa:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ae:	3301      	adds	r3, #1
 80021b0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021b4:	2b00      	cmp	r3, #0
 80021b6:	bf0c      	ite	eq
 80021b8:	2301      	moveq	r3, #1
 80021ba:	2300      	movne	r3, #0
 80021bc:	b2db      	uxtb	r3, r3
 80021be:	e012      	b.n	80021e6 <HAL_I2C_Init+0x18e>
 80021c0:	68fb      	ldr	r3, [r7, #12]
 80021c2:	1e58      	subs	r0, r3, #1
 80021c4:	687b      	ldr	r3, [r7, #4]
 80021c6:	6859      	ldr	r1, [r3, #4]
 80021c8:	460b      	mov	r3, r1
 80021ca:	009b      	lsls	r3, r3, #2
 80021cc:	440b      	add	r3, r1
 80021ce:	0099      	lsls	r1, r3, #2
 80021d0:	440b      	add	r3, r1
 80021d2:	fbb0 f3f3 	udiv	r3, r0, r3
 80021d6:	3301      	adds	r3, #1
 80021d8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021dc:	2b00      	cmp	r3, #0
 80021de:	bf0c      	ite	eq
 80021e0:	2301      	moveq	r3, #1
 80021e2:	2300      	movne	r3, #0
 80021e4:	b2db      	uxtb	r3, r3
 80021e6:	2b00      	cmp	r3, #0
 80021e8:	d001      	beq.n	80021ee <HAL_I2C_Init+0x196>
 80021ea:	2301      	movs	r3, #1
 80021ec:	e022      	b.n	8002234 <HAL_I2C_Init+0x1dc>
 80021ee:	687b      	ldr	r3, [r7, #4]
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	2b00      	cmp	r3, #0
 80021f4:	d10e      	bne.n	8002214 <HAL_I2C_Init+0x1bc>
 80021f6:	68fb      	ldr	r3, [r7, #12]
 80021f8:	1e58      	subs	r0, r3, #1
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	6859      	ldr	r1, [r3, #4]
 80021fe:	460b      	mov	r3, r1
 8002200:	005b      	lsls	r3, r3, #1
 8002202:	440b      	add	r3, r1
 8002204:	fbb0 f3f3 	udiv	r3, r0, r3
 8002208:	3301      	adds	r3, #1
 800220a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800220e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002212:	e00f      	b.n	8002234 <HAL_I2C_Init+0x1dc>
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	1e58      	subs	r0, r3, #1
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	6859      	ldr	r1, [r3, #4]
 800221c:	460b      	mov	r3, r1
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	440b      	add	r3, r1
 8002222:	0099      	lsls	r1, r3, #2
 8002224:	440b      	add	r3, r1
 8002226:	fbb0 f3f3 	udiv	r3, r0, r3
 800222a:	3301      	adds	r3, #1
 800222c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002230:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002234:	6879      	ldr	r1, [r7, #4]
 8002236:	6809      	ldr	r1, [r1, #0]
 8002238:	4313      	orrs	r3, r2
 800223a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	69da      	ldr	r2, [r3, #28]
 800224a:	687b      	ldr	r3, [r7, #4]
 800224c:	6a1b      	ldr	r3, [r3, #32]
 800224e:	431a      	orrs	r2, r3
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	430a      	orrs	r2, r1
 8002256:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	689b      	ldr	r3, [r3, #8]
 800225e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002262:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002266:	687a      	ldr	r2, [r7, #4]
 8002268:	6911      	ldr	r1, [r2, #16]
 800226a:	687a      	ldr	r2, [r7, #4]
 800226c:	68d2      	ldr	r2, [r2, #12]
 800226e:	4311      	orrs	r1, r2
 8002270:	687a      	ldr	r2, [r7, #4]
 8002272:	6812      	ldr	r2, [r2, #0]
 8002274:	430b      	orrs	r3, r1
 8002276:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	68db      	ldr	r3, [r3, #12]
 800227e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	695a      	ldr	r2, [r3, #20]
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	699b      	ldr	r3, [r3, #24]
 800228a:	431a      	orrs	r2, r3
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	430a      	orrs	r2, r1
 8002292:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	681b      	ldr	r3, [r3, #0]
 8002298:	681a      	ldr	r2, [r3, #0]
 800229a:	687b      	ldr	r3, [r7, #4]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	f042 0201 	orr.w	r2, r2, #1
 80022a2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	2200      	movs	r2, #0
 80022a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	2220      	movs	r2, #32
 80022ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	2200      	movs	r2, #0
 80022b6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80022b8:	687b      	ldr	r3, [r7, #4]
 80022ba:	2200      	movs	r2, #0
 80022bc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80022c0:	2300      	movs	r3, #0
}
 80022c2:	4618      	mov	r0, r3
 80022c4:	3710      	adds	r7, #16
 80022c6:	46bd      	mov	sp, r7
 80022c8:	bd80      	pop	{r7, pc}
 80022ca:	bf00      	nop
 80022cc:	000186a0 	.word	0x000186a0
 80022d0:	001e847f 	.word	0x001e847f
 80022d4:	003d08ff 	.word	0x003d08ff
 80022d8:	431bde83 	.word	0x431bde83
 80022dc:	10624dd3 	.word	0x10624dd3

080022e0 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b088      	sub	sp, #32
 80022e4:	af02      	add	r7, sp, #8
 80022e6:	60f8      	str	r0, [r7, #12]
 80022e8:	607a      	str	r2, [r7, #4]
 80022ea:	461a      	mov	r2, r3
 80022ec:	460b      	mov	r3, r1
 80022ee:	817b      	strh	r3, [r7, #10]
 80022f0:	4613      	mov	r3, r2
 80022f2:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80022f4:	f7ff fbe8 	bl	8001ac8 <HAL_GetTick>
 80022f8:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 80022fa:	68fb      	ldr	r3, [r7, #12]
 80022fc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002300:	b2db      	uxtb	r3, r3
 8002302:	2b20      	cmp	r3, #32
 8002304:	f040 80e0 	bne.w	80024c8 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002308:	697b      	ldr	r3, [r7, #20]
 800230a:	9300      	str	r3, [sp, #0]
 800230c:	2319      	movs	r3, #25
 800230e:	2201      	movs	r2, #1
 8002310:	4970      	ldr	r1, [pc, #448]	@ (80024d4 <HAL_I2C_Master_Transmit+0x1f4>)
 8002312:	68f8      	ldr	r0, [r7, #12]
 8002314:	f000 f964 	bl	80025e0 <I2C_WaitOnFlagUntilTimeout>
 8002318:	4603      	mov	r3, r0
 800231a:	2b00      	cmp	r3, #0
 800231c:	d001      	beq.n	8002322 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800231e:	2302      	movs	r3, #2
 8002320:	e0d3      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002328:	2b01      	cmp	r3, #1
 800232a:	d101      	bne.n	8002330 <HAL_I2C_Master_Transmit+0x50>
 800232c:	2302      	movs	r3, #2
 800232e:	e0cc      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ea>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	2201      	movs	r2, #1
 8002334:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f003 0301 	and.w	r3, r3, #1
 8002342:	2b01      	cmp	r3, #1
 8002344:	d007      	beq.n	8002356 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	f042 0201 	orr.w	r2, r2, #1
 8002354:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	681b      	ldr	r3, [r3, #0]
 800235a:	681a      	ldr	r2, [r3, #0]
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	681b      	ldr	r3, [r3, #0]
 8002360:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002364:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2221      	movs	r2, #33	@ 0x21
 800236a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2210      	movs	r2, #16
 8002372:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	2200      	movs	r2, #0
 800237a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002382:	68fb      	ldr	r3, [r7, #12]
 8002384:	893a      	ldrh	r2, [r7, #8]
 8002386:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800238c:	b29a      	uxth	r2, r3
 800238e:	68fb      	ldr	r3, [r7, #12]
 8002390:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	4a50      	ldr	r2, [pc, #320]	@ (80024d8 <HAL_I2C_Master_Transmit+0x1f8>)
 8002396:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002398:	8979      	ldrh	r1, [r7, #10]
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	6a3a      	ldr	r2, [r7, #32]
 800239e:	68f8      	ldr	r0, [r7, #12]
 80023a0:	f000 f89c 	bl	80024dc <I2C_MasterRequestWrite>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e08d      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023ae:	2300      	movs	r3, #0
 80023b0:	613b      	str	r3, [r7, #16]
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	695b      	ldr	r3, [r3, #20]
 80023b8:	613b      	str	r3, [r7, #16]
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	699b      	ldr	r3, [r3, #24]
 80023c0:	613b      	str	r3, [r7, #16]
 80023c2:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 80023c4:	e066      	b.n	8002494 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023c6:	697a      	ldr	r2, [r7, #20]
 80023c8:	6a39      	ldr	r1, [r7, #32]
 80023ca:	68f8      	ldr	r0, [r7, #12]
 80023cc:	f000 fa22 	bl	8002814 <I2C_WaitOnTXEFlagUntilTimeout>
 80023d0:	4603      	mov	r3, r0
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d00d      	beq.n	80023f2 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023da:	2b04      	cmp	r3, #4
 80023dc:	d107      	bne.n	80023ee <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	681b      	ldr	r3, [r3, #0]
 80023e2:	681a      	ldr	r2, [r3, #0]
 80023e4:	68fb      	ldr	r3, [r7, #12]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80023ec:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80023ee:	2301      	movs	r3, #1
 80023f0:	e06b      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80023f2:	68fb      	ldr	r3, [r7, #12]
 80023f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80023f6:	781a      	ldrb	r2, [r3, #0]
 80023f8:	68fb      	ldr	r3, [r7, #12]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80023fe:	68fb      	ldr	r3, [r7, #12]
 8002400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	68fb      	ldr	r3, [r7, #12]
 8002406:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800240c:	b29b      	uxth	r3, r3
 800240e:	3b01      	subs	r3, #1
 8002410:	b29a      	uxth	r2, r3
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800241a:	3b01      	subs	r3, #1
 800241c:	b29a      	uxth	r2, r3
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	681b      	ldr	r3, [r3, #0]
 8002426:	695b      	ldr	r3, [r3, #20]
 8002428:	f003 0304 	and.w	r3, r3, #4
 800242c:	2b04      	cmp	r3, #4
 800242e:	d11b      	bne.n	8002468 <HAL_I2C_Master_Transmit+0x188>
 8002430:	68fb      	ldr	r3, [r7, #12]
 8002432:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002434:	2b00      	cmp	r3, #0
 8002436:	d017      	beq.n	8002468 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002438:	68fb      	ldr	r3, [r7, #12]
 800243a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800243c:	781a      	ldrb	r2, [r3, #0]
 800243e:	68fb      	ldr	r3, [r7, #12]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002448:	1c5a      	adds	r2, r3, #1
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800244e:	68fb      	ldr	r3, [r7, #12]
 8002450:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002452:	b29b      	uxth	r3, r3
 8002454:	3b01      	subs	r3, #1
 8002456:	b29a      	uxth	r2, r3
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 800245c:	68fb      	ldr	r3, [r7, #12]
 800245e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002460:	3b01      	subs	r3, #1
 8002462:	b29a      	uxth	r2, r3
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002468:	697a      	ldr	r2, [r7, #20]
 800246a:	6a39      	ldr	r1, [r7, #32]
 800246c:	68f8      	ldr	r0, [r7, #12]
 800246e:	f000 fa19 	bl	80028a4 <I2C_WaitOnBTFFlagUntilTimeout>
 8002472:	4603      	mov	r3, r0
 8002474:	2b00      	cmp	r3, #0
 8002476:	d00d      	beq.n	8002494 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247c:	2b04      	cmp	r3, #4
 800247e:	d107      	bne.n	8002490 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	681b      	ldr	r3, [r3, #0]
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800248e:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002490:	2301      	movs	r3, #1
 8002492:	e01a      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002494:	68fb      	ldr	r3, [r7, #12]
 8002496:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002498:	2b00      	cmp	r3, #0
 800249a:	d194      	bne.n	80023c6 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800249c:	68fb      	ldr	r3, [r7, #12]
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	681a      	ldr	r2, [r3, #0]
 80024a2:	68fb      	ldr	r3, [r7, #12]
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80024aa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	2220      	movs	r2, #32
 80024b0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	2200      	movs	r2, #0
 80024c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80024c4:	2300      	movs	r3, #0
 80024c6:	e000      	b.n	80024ca <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 80024c8:	2302      	movs	r3, #2
  }
}
 80024ca:	4618      	mov	r0, r3
 80024cc:	3718      	adds	r7, #24
 80024ce:	46bd      	mov	sp, r7
 80024d0:	bd80      	pop	{r7, pc}
 80024d2:	bf00      	nop
 80024d4:	00100002 	.word	0x00100002
 80024d8:	ffff0000 	.word	0xffff0000

080024dc <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	b088      	sub	sp, #32
 80024e0:	af02      	add	r7, sp, #8
 80024e2:	60f8      	str	r0, [r7, #12]
 80024e4:	607a      	str	r2, [r7, #4]
 80024e6:	603b      	str	r3, [r7, #0]
 80024e8:	460b      	mov	r3, r1
 80024ea:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80024ec:	68fb      	ldr	r3, [r7, #12]
 80024ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80024f0:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80024f2:	697b      	ldr	r3, [r7, #20]
 80024f4:	2b08      	cmp	r3, #8
 80024f6:	d006      	beq.n	8002506 <I2C_MasterRequestWrite+0x2a>
 80024f8:	697b      	ldr	r3, [r7, #20]
 80024fa:	2b01      	cmp	r3, #1
 80024fc:	d003      	beq.n	8002506 <I2C_MasterRequestWrite+0x2a>
 80024fe:	697b      	ldr	r3, [r7, #20]
 8002500:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8002504:	d108      	bne.n	8002518 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002506:	68fb      	ldr	r3, [r7, #12]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002514:	601a      	str	r2, [r3, #0]
 8002516:	e00b      	b.n	8002530 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800251c:	2b12      	cmp	r3, #18
 800251e:	d107      	bne.n	8002530 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	681a      	ldr	r2, [r3, #0]
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800252e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8002530:	683b      	ldr	r3, [r7, #0]
 8002532:	9300      	str	r3, [sp, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2200      	movs	r2, #0
 8002538:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800253c:	68f8      	ldr	r0, [r7, #12]
 800253e:	f000 f84f 	bl	80025e0 <I2C_WaitOnFlagUntilTimeout>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d00d      	beq.n	8002564 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002552:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002556:	d103      	bne.n	8002560 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800255e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8002560:	2303      	movs	r3, #3
 8002562:	e035      	b.n	80025d0 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	691b      	ldr	r3, [r3, #16]
 8002568:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800256c:	d108      	bne.n	8002580 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800256e:	897b      	ldrh	r3, [r7, #10]
 8002570:	b2db      	uxtb	r3, r3
 8002572:	461a      	mov	r2, r3
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 800257c:	611a      	str	r2, [r3, #16]
 800257e:	e01b      	b.n	80025b8 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8002580:	897b      	ldrh	r3, [r7, #10]
 8002582:	11db      	asrs	r3, r3, #7
 8002584:	b2db      	uxtb	r3, r3
 8002586:	f003 0306 	and.w	r3, r3, #6
 800258a:	b2db      	uxtb	r3, r3
 800258c:	f063 030f 	orn	r3, r3, #15
 8002590:	b2da      	uxtb	r2, r3
 8002592:	68fb      	ldr	r3, [r7, #12]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8002598:	683b      	ldr	r3, [r7, #0]
 800259a:	687a      	ldr	r2, [r7, #4]
 800259c:	490e      	ldr	r1, [pc, #56]	@ (80025d8 <I2C_MasterRequestWrite+0xfc>)
 800259e:	68f8      	ldr	r0, [r7, #12]
 80025a0:	f000 f898 	bl	80026d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025a4:	4603      	mov	r3, r0
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d001      	beq.n	80025ae <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80025aa:	2301      	movs	r3, #1
 80025ac:	e010      	b.n	80025d0 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80025ae:	897b      	ldrh	r3, [r7, #10]
 80025b0:	b2da      	uxtb	r2, r3
 80025b2:	68fb      	ldr	r3, [r7, #12]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80025b8:	683b      	ldr	r3, [r7, #0]
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	4907      	ldr	r1, [pc, #28]	@ (80025dc <I2C_MasterRequestWrite+0x100>)
 80025be:	68f8      	ldr	r0, [r7, #12]
 80025c0:	f000 f888 	bl	80026d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025c4:	4603      	mov	r3, r0
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d001      	beq.n	80025ce <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80025ca:	2301      	movs	r3, #1
 80025cc:	e000      	b.n	80025d0 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80025ce:	2300      	movs	r3, #0
}
 80025d0:	4618      	mov	r0, r3
 80025d2:	3718      	adds	r7, #24
 80025d4:	46bd      	mov	sp, r7
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	00010008 	.word	0x00010008
 80025dc:	00010002 	.word	0x00010002

080025e0 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	b084      	sub	sp, #16
 80025e4:	af00      	add	r7, sp, #0
 80025e6:	60f8      	str	r0, [r7, #12]
 80025e8:	60b9      	str	r1, [r7, #8]
 80025ea:	603b      	str	r3, [r7, #0]
 80025ec:	4613      	mov	r3, r2
 80025ee:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80025f0:	e048      	b.n	8002684 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80025f2:	683b      	ldr	r3, [r7, #0]
 80025f4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025f8:	d044      	beq.n	8002684 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025fa:	f7ff fa65 	bl	8001ac8 <HAL_GetTick>
 80025fe:	4602      	mov	r2, r0
 8002600:	69bb      	ldr	r3, [r7, #24]
 8002602:	1ad3      	subs	r3, r2, r3
 8002604:	683a      	ldr	r2, [r7, #0]
 8002606:	429a      	cmp	r2, r3
 8002608:	d302      	bcc.n	8002610 <I2C_WaitOnFlagUntilTimeout+0x30>
 800260a:	683b      	ldr	r3, [r7, #0]
 800260c:	2b00      	cmp	r3, #0
 800260e:	d139      	bne.n	8002684 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	0c1b      	lsrs	r3, r3, #16
 8002614:	b2db      	uxtb	r3, r3
 8002616:	2b01      	cmp	r3, #1
 8002618:	d10d      	bne.n	8002636 <I2C_WaitOnFlagUntilTimeout+0x56>
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	695b      	ldr	r3, [r3, #20]
 8002620:	43da      	mvns	r2, r3
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	4013      	ands	r3, r2
 8002626:	b29b      	uxth	r3, r3
 8002628:	2b00      	cmp	r3, #0
 800262a:	bf0c      	ite	eq
 800262c:	2301      	moveq	r3, #1
 800262e:	2300      	movne	r3, #0
 8002630:	b2db      	uxtb	r3, r3
 8002632:	461a      	mov	r2, r3
 8002634:	e00c      	b.n	8002650 <I2C_WaitOnFlagUntilTimeout+0x70>
 8002636:	68fb      	ldr	r3, [r7, #12]
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	699b      	ldr	r3, [r3, #24]
 800263c:	43da      	mvns	r2, r3
 800263e:	68bb      	ldr	r3, [r7, #8]
 8002640:	4013      	ands	r3, r2
 8002642:	b29b      	uxth	r3, r3
 8002644:	2b00      	cmp	r3, #0
 8002646:	bf0c      	ite	eq
 8002648:	2301      	moveq	r3, #1
 800264a:	2300      	movne	r3, #0
 800264c:	b2db      	uxtb	r3, r3
 800264e:	461a      	mov	r2, r3
 8002650:	79fb      	ldrb	r3, [r7, #7]
 8002652:	429a      	cmp	r2, r3
 8002654:	d116      	bne.n	8002684 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	2200      	movs	r2, #0
 800265a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 800265c:	68fb      	ldr	r3, [r7, #12]
 800265e:	2220      	movs	r2, #32
 8002660:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	2200      	movs	r2, #0
 8002668:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002670:	f043 0220 	orr.w	r2, r3, #32
 8002674:	68fb      	ldr	r3, [r7, #12]
 8002676:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	2200      	movs	r2, #0
 800267c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002680:	2301      	movs	r3, #1
 8002682:	e023      	b.n	80026cc <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002684:	68bb      	ldr	r3, [r7, #8]
 8002686:	0c1b      	lsrs	r3, r3, #16
 8002688:	b2db      	uxtb	r3, r3
 800268a:	2b01      	cmp	r3, #1
 800268c:	d10d      	bne.n	80026aa <I2C_WaitOnFlagUntilTimeout+0xca>
 800268e:	68fb      	ldr	r3, [r7, #12]
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	695b      	ldr	r3, [r3, #20]
 8002694:	43da      	mvns	r2, r3
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	4013      	ands	r3, r2
 800269a:	b29b      	uxth	r3, r3
 800269c:	2b00      	cmp	r3, #0
 800269e:	bf0c      	ite	eq
 80026a0:	2301      	moveq	r3, #1
 80026a2:	2300      	movne	r3, #0
 80026a4:	b2db      	uxtb	r3, r3
 80026a6:	461a      	mov	r2, r3
 80026a8:	e00c      	b.n	80026c4 <I2C_WaitOnFlagUntilTimeout+0xe4>
 80026aa:	68fb      	ldr	r3, [r7, #12]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	699b      	ldr	r3, [r3, #24]
 80026b0:	43da      	mvns	r2, r3
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	4013      	ands	r3, r2
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	bf0c      	ite	eq
 80026bc:	2301      	moveq	r3, #1
 80026be:	2300      	movne	r3, #0
 80026c0:	b2db      	uxtb	r3, r3
 80026c2:	461a      	mov	r2, r3
 80026c4:	79fb      	ldrb	r3, [r7, #7]
 80026c6:	429a      	cmp	r2, r3
 80026c8:	d093      	beq.n	80025f2 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80026ca:	2300      	movs	r3, #0
}
 80026cc:	4618      	mov	r0, r3
 80026ce:	3710      	adds	r7, #16
 80026d0:	46bd      	mov	sp, r7
 80026d2:	bd80      	pop	{r7, pc}

080026d4 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80026d4:	b580      	push	{r7, lr}
 80026d6:	b084      	sub	sp, #16
 80026d8:	af00      	add	r7, sp, #0
 80026da:	60f8      	str	r0, [r7, #12]
 80026dc:	60b9      	str	r1, [r7, #8]
 80026de:	607a      	str	r2, [r7, #4]
 80026e0:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80026e2:	e071      	b.n	80027c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	695b      	ldr	r3, [r3, #20]
 80026ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80026f2:	d123      	bne.n	800273c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	681a      	ldr	r2, [r3, #0]
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002702:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800270c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	2200      	movs	r2, #0
 8002712:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	2220      	movs	r2, #32
 8002718:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2200      	movs	r2, #0
 8002720:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	f043 0204 	orr.w	r2, r3, #4
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	2200      	movs	r2, #0
 8002734:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8002738:	2301      	movs	r3, #1
 800273a:	e067      	b.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002742:	d041      	beq.n	80027c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002744:	f7ff f9c0 	bl	8001ac8 <HAL_GetTick>
 8002748:	4602      	mov	r2, r0
 800274a:	683b      	ldr	r3, [r7, #0]
 800274c:	1ad3      	subs	r3, r2, r3
 800274e:	687a      	ldr	r2, [r7, #4]
 8002750:	429a      	cmp	r2, r3
 8002752:	d302      	bcc.n	800275a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	2b00      	cmp	r3, #0
 8002758:	d136      	bne.n	80027c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 800275a:	68bb      	ldr	r3, [r7, #8]
 800275c:	0c1b      	lsrs	r3, r3, #16
 800275e:	b2db      	uxtb	r3, r3
 8002760:	2b01      	cmp	r3, #1
 8002762:	d10c      	bne.n	800277e <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8002764:	68fb      	ldr	r3, [r7, #12]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	695b      	ldr	r3, [r3, #20]
 800276a:	43da      	mvns	r2, r3
 800276c:	68bb      	ldr	r3, [r7, #8]
 800276e:	4013      	ands	r3, r2
 8002770:	b29b      	uxth	r3, r3
 8002772:	2b00      	cmp	r3, #0
 8002774:	bf14      	ite	ne
 8002776:	2301      	movne	r3, #1
 8002778:	2300      	moveq	r3, #0
 800277a:	b2db      	uxtb	r3, r3
 800277c:	e00b      	b.n	8002796 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	681b      	ldr	r3, [r3, #0]
 8002782:	699b      	ldr	r3, [r3, #24]
 8002784:	43da      	mvns	r2, r3
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	4013      	ands	r3, r2
 800278a:	b29b      	uxth	r3, r3
 800278c:	2b00      	cmp	r3, #0
 800278e:	bf14      	ite	ne
 8002790:	2301      	movne	r3, #1
 8002792:	2300      	moveq	r3, #0
 8002794:	b2db      	uxtb	r3, r3
 8002796:	2b00      	cmp	r3, #0
 8002798:	d016      	beq.n	80027c8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	2200      	movs	r2, #0
 800279e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	2220      	movs	r2, #32
 80027a4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	2200      	movs	r2, #0
 80027ac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80027b0:	68fb      	ldr	r3, [r7, #12]
 80027b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b4:	f043 0220 	orr.w	r2, r3, #32
 80027b8:	68fb      	ldr	r3, [r7, #12]
 80027ba:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	2200      	movs	r2, #0
 80027c0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80027c4:	2301      	movs	r3, #1
 80027c6:	e021      	b.n	800280c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80027c8:	68bb      	ldr	r3, [r7, #8]
 80027ca:	0c1b      	lsrs	r3, r3, #16
 80027cc:	b2db      	uxtb	r3, r3
 80027ce:	2b01      	cmp	r3, #1
 80027d0:	d10c      	bne.n	80027ec <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 80027d2:	68fb      	ldr	r3, [r7, #12]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	695b      	ldr	r3, [r3, #20]
 80027d8:	43da      	mvns	r2, r3
 80027da:	68bb      	ldr	r3, [r7, #8]
 80027dc:	4013      	ands	r3, r2
 80027de:	b29b      	uxth	r3, r3
 80027e0:	2b00      	cmp	r3, #0
 80027e2:	bf14      	ite	ne
 80027e4:	2301      	movne	r3, #1
 80027e6:	2300      	moveq	r3, #0
 80027e8:	b2db      	uxtb	r3, r3
 80027ea:	e00b      	b.n	8002804 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	43da      	mvns	r2, r3
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	4013      	ands	r3, r2
 80027f8:	b29b      	uxth	r3, r3
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	bf14      	ite	ne
 80027fe:	2301      	movne	r3, #1
 8002800:	2300      	moveq	r3, #0
 8002802:	b2db      	uxtb	r3, r3
 8002804:	2b00      	cmp	r3, #0
 8002806:	f47f af6d 	bne.w	80026e4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800280a:	2300      	movs	r3, #0
}
 800280c:	4618      	mov	r0, r3
 800280e:	3710      	adds	r7, #16
 8002810:	46bd      	mov	sp, r7
 8002812:	bd80      	pop	{r7, pc}

08002814 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002814:	b580      	push	{r7, lr}
 8002816:	b084      	sub	sp, #16
 8002818:	af00      	add	r7, sp, #0
 800281a:	60f8      	str	r0, [r7, #12]
 800281c:	60b9      	str	r1, [r7, #8]
 800281e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002820:	e034      	b.n	800288c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002822:	68f8      	ldr	r0, [r7, #12]
 8002824:	f000 f886 	bl	8002934 <I2C_IsAcknowledgeFailed>
 8002828:	4603      	mov	r3, r0
 800282a:	2b00      	cmp	r3, #0
 800282c:	d001      	beq.n	8002832 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800282e:	2301      	movs	r3, #1
 8002830:	e034      	b.n	800289c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002832:	68bb      	ldr	r3, [r7, #8]
 8002834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002838:	d028      	beq.n	800288c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800283a:	f7ff f945 	bl	8001ac8 <HAL_GetTick>
 800283e:	4602      	mov	r2, r0
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	1ad3      	subs	r3, r2, r3
 8002844:	68ba      	ldr	r2, [r7, #8]
 8002846:	429a      	cmp	r2, r3
 8002848:	d302      	bcc.n	8002850 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800284a:	68bb      	ldr	r3, [r7, #8]
 800284c:	2b00      	cmp	r3, #0
 800284e:	d11d      	bne.n	800288c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8002850:	68fb      	ldr	r3, [r7, #12]
 8002852:	681b      	ldr	r3, [r3, #0]
 8002854:	695b      	ldr	r3, [r3, #20]
 8002856:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800285a:	2b80      	cmp	r3, #128	@ 0x80
 800285c:	d016      	beq.n	800288c <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	2200      	movs	r2, #0
 8002862:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2220      	movs	r2, #32
 8002868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800286c:	68fb      	ldr	r3, [r7, #12]
 800286e:	2200      	movs	r2, #0
 8002870:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002878:	f043 0220 	orr.w	r2, r3, #32
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	2200      	movs	r2, #0
 8002884:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002888:	2301      	movs	r3, #1
 800288a:	e007      	b.n	800289c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800288c:	68fb      	ldr	r3, [r7, #12]
 800288e:	681b      	ldr	r3, [r3, #0]
 8002890:	695b      	ldr	r3, [r3, #20]
 8002892:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002896:	2b80      	cmp	r3, #128	@ 0x80
 8002898:	d1c3      	bne.n	8002822 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800289a:	2300      	movs	r3, #0
}
 800289c:	4618      	mov	r0, r3
 800289e:	3710      	adds	r7, #16
 80028a0:	46bd      	mov	sp, r7
 80028a2:	bd80      	pop	{r7, pc}

080028a4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	60f8      	str	r0, [r7, #12]
 80028ac:	60b9      	str	r1, [r7, #8]
 80028ae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80028b0:	e034      	b.n	800291c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 f83e 	bl	8002934 <I2C_IsAcknowledgeFailed>
 80028b8:	4603      	mov	r3, r0
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	d001      	beq.n	80028c2 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80028be:	2301      	movs	r3, #1
 80028c0:	e034      	b.n	800292c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80028c2:	68bb      	ldr	r3, [r7, #8]
 80028c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c8:	d028      	beq.n	800291c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80028ca:	f7ff f8fd 	bl	8001ac8 <HAL_GetTick>
 80028ce:	4602      	mov	r2, r0
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	1ad3      	subs	r3, r2, r3
 80028d4:	68ba      	ldr	r2, [r7, #8]
 80028d6:	429a      	cmp	r2, r3
 80028d8:	d302      	bcc.n	80028e0 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80028da:	68bb      	ldr	r3, [r7, #8]
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d11d      	bne.n	800291c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 80028e0:	68fb      	ldr	r3, [r7, #12]
 80028e2:	681b      	ldr	r3, [r3, #0]
 80028e4:	695b      	ldr	r3, [r3, #20]
 80028e6:	f003 0304 	and.w	r3, r3, #4
 80028ea:	2b04      	cmp	r3, #4
 80028ec:	d016      	beq.n	800291c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	2220      	movs	r2, #32
 80028f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	2200      	movs	r2, #0
 8002900:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002908:	f043 0220 	orr.w	r2, r3, #32
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8002918:	2301      	movs	r3, #1
 800291a:	e007      	b.n	800292c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800291c:	68fb      	ldr	r3, [r7, #12]
 800291e:	681b      	ldr	r3, [r3, #0]
 8002920:	695b      	ldr	r3, [r3, #20]
 8002922:	f003 0304 	and.w	r3, r3, #4
 8002926:	2b04      	cmp	r3, #4
 8002928:	d1c3      	bne.n	80028b2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800292a:	2300      	movs	r3, #0
}
 800292c:	4618      	mov	r0, r3
 800292e:	3710      	adds	r7, #16
 8002930:	46bd      	mov	sp, r7
 8002932:	bd80      	pop	{r7, pc}

08002934 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002934:	b480      	push	{r7}
 8002936:	b083      	sub	sp, #12
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	695b      	ldr	r3, [r3, #20]
 8002942:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002946:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800294a:	d11b      	bne.n	8002984 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8002954:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	2200      	movs	r2, #0
 800295a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	2220      	movs	r2, #32
 8002960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2200      	movs	r2, #0
 8002968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002970:	f043 0204 	orr.w	r2, r3, #4
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	2200      	movs	r2, #0
 800297c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8002980:	2301      	movs	r3, #1
 8002982:	e000      	b.n	8002986 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8002984:	2300      	movs	r3, #0
}
 8002986:	4618      	mov	r0, r3
 8002988:	370c      	adds	r7, #12
 800298a:	46bd      	mov	sp, r7
 800298c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002990:	4770      	bx	lr
	...

08002994 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b086      	sub	sp, #24
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	2b00      	cmp	r3, #0
 80029a0:	d101      	bne.n	80029a6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80029a2:	2301      	movs	r3, #1
 80029a4:	e267      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029a6:	687b      	ldr	r3, [r7, #4]
 80029a8:	681b      	ldr	r3, [r3, #0]
 80029aa:	f003 0301 	and.w	r3, r3, #1
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	d075      	beq.n	8002a9e <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029b2:	4b88      	ldr	r3, [pc, #544]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029b4:	689b      	ldr	r3, [r3, #8]
 80029b6:	f003 030c 	and.w	r3, r3, #12
 80029ba:	2b04      	cmp	r3, #4
 80029bc:	d00c      	beq.n	80029d8 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029be:	4b85      	ldr	r3, [pc, #532]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029c0:	689b      	ldr	r3, [r3, #8]
 80029c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80029c6:	2b08      	cmp	r3, #8
 80029c8:	d112      	bne.n	80029f0 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80029ca:	4b82      	ldr	r3, [pc, #520]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80029d2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80029d6:	d10b      	bne.n	80029f0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80029d8:	4b7e      	ldr	r3, [pc, #504]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d05b      	beq.n	8002a9c <HAL_RCC_OscConfig+0x108>
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	2b00      	cmp	r3, #0
 80029ea:	d157      	bne.n	8002a9c <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e242      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	685b      	ldr	r3, [r3, #4]
 80029f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029f8:	d106      	bne.n	8002a08 <HAL_RCC_OscConfig+0x74>
 80029fa:	4b76      	ldr	r3, [pc, #472]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	4a75      	ldr	r2, [pc, #468]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a04:	6013      	str	r3, [r2, #0]
 8002a06:	e01d      	b.n	8002a44 <HAL_RCC_OscConfig+0xb0>
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	685b      	ldr	r3, [r3, #4]
 8002a0c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002a10:	d10c      	bne.n	8002a2c <HAL_RCC_OscConfig+0x98>
 8002a12:	4b70      	ldr	r3, [pc, #448]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	4a6f      	ldr	r2, [pc, #444]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a18:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002a1c:	6013      	str	r3, [r2, #0]
 8002a1e:	4b6d      	ldr	r3, [pc, #436]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	4a6c      	ldr	r2, [pc, #432]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a24:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002a28:	6013      	str	r3, [r2, #0]
 8002a2a:	e00b      	b.n	8002a44 <HAL_RCC_OscConfig+0xb0>
 8002a2c:	4b69      	ldr	r3, [pc, #420]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	4a68      	ldr	r2, [pc, #416]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a32:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a36:	6013      	str	r3, [r2, #0]
 8002a38:	4b66      	ldr	r3, [pc, #408]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	4a65      	ldr	r2, [pc, #404]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a3e:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002a42:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	685b      	ldr	r3, [r3, #4]
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d013      	beq.n	8002a74 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a4c:	f7ff f83c 	bl	8001ac8 <HAL_GetTick>
 8002a50:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a52:	e008      	b.n	8002a66 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a54:	f7ff f838 	bl	8001ac8 <HAL_GetTick>
 8002a58:	4602      	mov	r2, r0
 8002a5a:	693b      	ldr	r3, [r7, #16]
 8002a5c:	1ad3      	subs	r3, r2, r3
 8002a5e:	2b64      	cmp	r3, #100	@ 0x64
 8002a60:	d901      	bls.n	8002a66 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002a62:	2303      	movs	r3, #3
 8002a64:	e207      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002a66:	4b5b      	ldr	r3, [pc, #364]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a68:	681b      	ldr	r3, [r3, #0]
 8002a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d0f0      	beq.n	8002a54 <HAL_RCC_OscConfig+0xc0>
 8002a72:	e014      	b.n	8002a9e <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a74:	f7ff f828 	bl	8001ac8 <HAL_GetTick>
 8002a78:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a7a:	e008      	b.n	8002a8e <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a7c:	f7ff f824 	bl	8001ac8 <HAL_GetTick>
 8002a80:	4602      	mov	r2, r0
 8002a82:	693b      	ldr	r3, [r7, #16]
 8002a84:	1ad3      	subs	r3, r2, r3
 8002a86:	2b64      	cmp	r3, #100	@ 0x64
 8002a88:	d901      	bls.n	8002a8e <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002a8a:	2303      	movs	r3, #3
 8002a8c:	e1f3      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002a8e:	4b51      	ldr	r3, [pc, #324]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a96:	2b00      	cmp	r3, #0
 8002a98:	d1f0      	bne.n	8002a7c <HAL_RCC_OscConfig+0xe8>
 8002a9a:	e000      	b.n	8002a9e <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a9c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	681b      	ldr	r3, [r3, #0]
 8002aa2:	f003 0302 	and.w	r3, r3, #2
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d063      	beq.n	8002b72 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002aaa:	4b4a      	ldr	r3, [pc, #296]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002aac:	689b      	ldr	r3, [r3, #8]
 8002aae:	f003 030c 	and.w	r3, r3, #12
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d00b      	beq.n	8002ace <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ab6:	4b47      	ldr	r3, [pc, #284]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ab8:	689b      	ldr	r3, [r3, #8]
 8002aba:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8002abe:	2b08      	cmp	r3, #8
 8002ac0:	d11c      	bne.n	8002afc <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002ac2:	4b44      	ldr	r3, [pc, #272]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ac4:	685b      	ldr	r3, [r3, #4]
 8002ac6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d116      	bne.n	8002afc <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002ace:	4b41      	ldr	r3, [pc, #260]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	f003 0302 	and.w	r3, r3, #2
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d005      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x152>
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	68db      	ldr	r3, [r3, #12]
 8002ade:	2b01      	cmp	r3, #1
 8002ae0:	d001      	beq.n	8002ae6 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002ae2:	2301      	movs	r3, #1
 8002ae4:	e1c7      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ae6:	4b3b      	ldr	r3, [pc, #236]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ae8:	681b      	ldr	r3, [r3, #0]
 8002aea:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	691b      	ldr	r3, [r3, #16]
 8002af2:	00db      	lsls	r3, r3, #3
 8002af4:	4937      	ldr	r1, [pc, #220]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002af6:	4313      	orrs	r3, r2
 8002af8:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002afa:	e03a      	b.n	8002b72 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	68db      	ldr	r3, [r3, #12]
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d020      	beq.n	8002b46 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002b04:	4b34      	ldr	r3, [pc, #208]	@ (8002bd8 <HAL_RCC_OscConfig+0x244>)
 8002b06:	2201      	movs	r2, #1
 8002b08:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b0a:	f7fe ffdd 	bl	8001ac8 <HAL_GetTick>
 8002b0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b10:	e008      	b.n	8002b24 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b12:	f7fe ffd9 	bl	8001ac8 <HAL_GetTick>
 8002b16:	4602      	mov	r2, r0
 8002b18:	693b      	ldr	r3, [r7, #16]
 8002b1a:	1ad3      	subs	r3, r2, r3
 8002b1c:	2b02      	cmp	r3, #2
 8002b1e:	d901      	bls.n	8002b24 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002b20:	2303      	movs	r3, #3
 8002b22:	e1a8      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002b24:	4b2b      	ldr	r3, [pc, #172]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	f003 0302 	and.w	r3, r3, #2
 8002b2c:	2b00      	cmp	r3, #0
 8002b2e:	d0f0      	beq.n	8002b12 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b30:	4b28      	ldr	r3, [pc, #160]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	691b      	ldr	r3, [r3, #16]
 8002b3c:	00db      	lsls	r3, r3, #3
 8002b3e:	4925      	ldr	r1, [pc, #148]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002b40:	4313      	orrs	r3, r2
 8002b42:	600b      	str	r3, [r1, #0]
 8002b44:	e015      	b.n	8002b72 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002b46:	4b24      	ldr	r3, [pc, #144]	@ (8002bd8 <HAL_RCC_OscConfig+0x244>)
 8002b48:	2200      	movs	r2, #0
 8002b4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b4c:	f7fe ffbc 	bl	8001ac8 <HAL_GetTick>
 8002b50:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b52:	e008      	b.n	8002b66 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002b54:	f7fe ffb8 	bl	8001ac8 <HAL_GetTick>
 8002b58:	4602      	mov	r2, r0
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	1ad3      	subs	r3, r2, r3
 8002b5e:	2b02      	cmp	r3, #2
 8002b60:	d901      	bls.n	8002b66 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002b62:	2303      	movs	r3, #3
 8002b64:	e187      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002b66:	4b1b      	ldr	r3, [pc, #108]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	f003 0302 	and.w	r3, r3, #2
 8002b6e:	2b00      	cmp	r3, #0
 8002b70:	d1f0      	bne.n	8002b54 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	f003 0308 	and.w	r3, r3, #8
 8002b7a:	2b00      	cmp	r3, #0
 8002b7c:	d036      	beq.n	8002bec <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	695b      	ldr	r3, [r3, #20]
 8002b82:	2b00      	cmp	r3, #0
 8002b84:	d016      	beq.n	8002bb4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b86:	4b15      	ldr	r3, [pc, #84]	@ (8002bdc <HAL_RCC_OscConfig+0x248>)
 8002b88:	2201      	movs	r2, #1
 8002b8a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002b8c:	f7fe ff9c 	bl	8001ac8 <HAL_GetTick>
 8002b90:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002b92:	e008      	b.n	8002ba6 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b94:	f7fe ff98 	bl	8001ac8 <HAL_GetTick>
 8002b98:	4602      	mov	r2, r0
 8002b9a:	693b      	ldr	r3, [r7, #16]
 8002b9c:	1ad3      	subs	r3, r2, r3
 8002b9e:	2b02      	cmp	r3, #2
 8002ba0:	d901      	bls.n	8002ba6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ba2:	2303      	movs	r3, #3
 8002ba4:	e167      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ba6:	4b0b      	ldr	r3, [pc, #44]	@ (8002bd4 <HAL_RCC_OscConfig+0x240>)
 8002ba8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002baa:	f003 0302 	and.w	r3, r3, #2
 8002bae:	2b00      	cmp	r3, #0
 8002bb0:	d0f0      	beq.n	8002b94 <HAL_RCC_OscConfig+0x200>
 8002bb2:	e01b      	b.n	8002bec <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bb4:	4b09      	ldr	r3, [pc, #36]	@ (8002bdc <HAL_RCC_OscConfig+0x248>)
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bba:	f7fe ff85 	bl	8001ac8 <HAL_GetTick>
 8002bbe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002bc0:	e00e      	b.n	8002be0 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bc2:	f7fe ff81 	bl	8001ac8 <HAL_GetTick>
 8002bc6:	4602      	mov	r2, r0
 8002bc8:	693b      	ldr	r3, [r7, #16]
 8002bca:	1ad3      	subs	r3, r2, r3
 8002bcc:	2b02      	cmp	r3, #2
 8002bce:	d907      	bls.n	8002be0 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002bd0:	2303      	movs	r3, #3
 8002bd2:	e150      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
 8002bd4:	40023800 	.word	0x40023800
 8002bd8:	42470000 	.word	0x42470000
 8002bdc:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002be0:	4b88      	ldr	r3, [pc, #544]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002be2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002be4:	f003 0302 	and.w	r3, r3, #2
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d1ea      	bne.n	8002bc2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	681b      	ldr	r3, [r3, #0]
 8002bf0:	f003 0304 	and.w	r3, r3, #4
 8002bf4:	2b00      	cmp	r3, #0
 8002bf6:	f000 8097 	beq.w	8002d28 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002bfe:	4b81      	ldr	r3, [pc, #516]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c00:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c02:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10f      	bne.n	8002c2a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002c0a:	2300      	movs	r3, #0
 8002c0c:	60bb      	str	r3, [r7, #8]
 8002c0e:	4b7d      	ldr	r3, [pc, #500]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c12:	4a7c      	ldr	r2, [pc, #496]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c14:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c18:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c1a:	4b7a      	ldr	r3, [pc, #488]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c22:	60bb      	str	r3, [r7, #8]
 8002c24:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002c26:	2301      	movs	r3, #1
 8002c28:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c2a:	4b77      	ldr	r3, [pc, #476]	@ (8002e08 <HAL_RCC_OscConfig+0x474>)
 8002c2c:	681b      	ldr	r3, [r3, #0]
 8002c2e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d118      	bne.n	8002c68 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002c36:	4b74      	ldr	r3, [pc, #464]	@ (8002e08 <HAL_RCC_OscConfig+0x474>)
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	4a73      	ldr	r2, [pc, #460]	@ (8002e08 <HAL_RCC_OscConfig+0x474>)
 8002c3c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c40:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c42:	f7fe ff41 	bl	8001ac8 <HAL_GetTick>
 8002c46:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c48:	e008      	b.n	8002c5c <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c4a:	f7fe ff3d 	bl	8001ac8 <HAL_GetTick>
 8002c4e:	4602      	mov	r2, r0
 8002c50:	693b      	ldr	r3, [r7, #16]
 8002c52:	1ad3      	subs	r3, r2, r3
 8002c54:	2b02      	cmp	r3, #2
 8002c56:	d901      	bls.n	8002c5c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002c58:	2303      	movs	r3, #3
 8002c5a:	e10c      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002c5c:	4b6a      	ldr	r3, [pc, #424]	@ (8002e08 <HAL_RCC_OscConfig+0x474>)
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d0f0      	beq.n	8002c4a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	689b      	ldr	r3, [r3, #8]
 8002c6c:	2b01      	cmp	r3, #1
 8002c6e:	d106      	bne.n	8002c7e <HAL_RCC_OscConfig+0x2ea>
 8002c70:	4b64      	ldr	r3, [pc, #400]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c72:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c74:	4a63      	ldr	r2, [pc, #396]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c76:	f043 0301 	orr.w	r3, r3, #1
 8002c7a:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c7c:	e01c      	b.n	8002cb8 <HAL_RCC_OscConfig+0x324>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	2b05      	cmp	r3, #5
 8002c84:	d10c      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x30c>
 8002c86:	4b5f      	ldr	r3, [pc, #380]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c88:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c8a:	4a5e      	ldr	r2, [pc, #376]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c8c:	f043 0304 	orr.w	r3, r3, #4
 8002c90:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c92:	4b5c      	ldr	r3, [pc, #368]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c94:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c96:	4a5b      	ldr	r2, [pc, #364]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002c98:	f043 0301 	orr.w	r3, r3, #1
 8002c9c:	6713      	str	r3, [r2, #112]	@ 0x70
 8002c9e:	e00b      	b.n	8002cb8 <HAL_RCC_OscConfig+0x324>
 8002ca0:	4b58      	ldr	r3, [pc, #352]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002ca2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ca4:	4a57      	ldr	r2, [pc, #348]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002ca6:	f023 0301 	bic.w	r3, r3, #1
 8002caa:	6713      	str	r3, [r2, #112]	@ 0x70
 8002cac:	4b55      	ldr	r3, [pc, #340]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002cae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002cb0:	4a54      	ldr	r2, [pc, #336]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002cb2:	f023 0304 	bic.w	r3, r3, #4
 8002cb6:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b00      	cmp	r3, #0
 8002cbe:	d015      	beq.n	8002cec <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cc0:	f7fe ff02 	bl	8001ac8 <HAL_GetTick>
 8002cc4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cc6:	e00a      	b.n	8002cde <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc8:	f7fe fefe 	bl	8001ac8 <HAL_GetTick>
 8002ccc:	4602      	mov	r2, r0
 8002cce:	693b      	ldr	r3, [r7, #16]
 8002cd0:	1ad3      	subs	r3, r2, r3
 8002cd2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d901      	bls.n	8002cde <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e0cb      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002cde:	4b49      	ldr	r3, [pc, #292]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002ce0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ce2:	f003 0302 	and.w	r3, r3, #2
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d0ee      	beq.n	8002cc8 <HAL_RCC_OscConfig+0x334>
 8002cea:	e014      	b.n	8002d16 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002cec:	f7fe feec 	bl	8001ac8 <HAL_GetTick>
 8002cf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002cf2:	e00a      	b.n	8002d0a <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cf4:	f7fe fee8 	bl	8001ac8 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d02:	4293      	cmp	r3, r2
 8002d04:	d901      	bls.n	8002d0a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8002d06:	2303      	movs	r3, #3
 8002d08:	e0b5      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002d0a:	4b3e      	ldr	r3, [pc, #248]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d0c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002d0e:	f003 0302 	and.w	r3, r3, #2
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d1ee      	bne.n	8002cf4 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002d16:	7dfb      	ldrb	r3, [r7, #23]
 8002d18:	2b01      	cmp	r3, #1
 8002d1a:	d105      	bne.n	8002d28 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002d1c:	4b39      	ldr	r3, [pc, #228]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d20:	4a38      	ldr	r2, [pc, #224]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d22:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002d26:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	699b      	ldr	r3, [r3, #24]
 8002d2c:	2b00      	cmp	r3, #0
 8002d2e:	f000 80a1 	beq.w	8002e74 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002d32:	4b34      	ldr	r3, [pc, #208]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d34:	689b      	ldr	r3, [r3, #8]
 8002d36:	f003 030c 	and.w	r3, r3, #12
 8002d3a:	2b08      	cmp	r3, #8
 8002d3c:	d05c      	beq.n	8002df8 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	699b      	ldr	r3, [r3, #24]
 8002d42:	2b02      	cmp	r3, #2
 8002d44:	d141      	bne.n	8002dca <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002d46:	4b31      	ldr	r3, [pc, #196]	@ (8002e0c <HAL_RCC_OscConfig+0x478>)
 8002d48:	2200      	movs	r2, #0
 8002d4a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d4c:	f7fe febc 	bl	8001ac8 <HAL_GetTick>
 8002d50:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d52:	e008      	b.n	8002d66 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002d54:	f7fe feb8 	bl	8001ac8 <HAL_GetTick>
 8002d58:	4602      	mov	r2, r0
 8002d5a:	693b      	ldr	r3, [r7, #16]
 8002d5c:	1ad3      	subs	r3, r2, r3
 8002d5e:	2b02      	cmp	r3, #2
 8002d60:	d901      	bls.n	8002d66 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8002d62:	2303      	movs	r3, #3
 8002d64:	e087      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002d66:	4b27      	ldr	r3, [pc, #156]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002d6e:	2b00      	cmp	r3, #0
 8002d70:	d1f0      	bne.n	8002d54 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69da      	ldr	r2, [r3, #28]
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	6a1b      	ldr	r3, [r3, #32]
 8002d7a:	431a      	orrs	r2, r3
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d80:	019b      	lsls	r3, r3, #6
 8002d82:	431a      	orrs	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d88:	085b      	lsrs	r3, r3, #1
 8002d8a:	3b01      	subs	r3, #1
 8002d8c:	041b      	lsls	r3, r3, #16
 8002d8e:	431a      	orrs	r2, r3
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002d94:	061b      	lsls	r3, r3, #24
 8002d96:	491b      	ldr	r1, [pc, #108]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002d98:	4313      	orrs	r3, r2
 8002d9a:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002d9c:	4b1b      	ldr	r3, [pc, #108]	@ (8002e0c <HAL_RCC_OscConfig+0x478>)
 8002d9e:	2201      	movs	r2, #1
 8002da0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da2:	f7fe fe91 	bl	8001ac8 <HAL_GetTick>
 8002da6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002da8:	e008      	b.n	8002dbc <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002daa:	f7fe fe8d 	bl	8001ac8 <HAL_GetTick>
 8002dae:	4602      	mov	r2, r0
 8002db0:	693b      	ldr	r3, [r7, #16]
 8002db2:	1ad3      	subs	r3, r2, r3
 8002db4:	2b02      	cmp	r3, #2
 8002db6:	d901      	bls.n	8002dbc <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8002db8:	2303      	movs	r3, #3
 8002dba:	e05c      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002dbc:	4b11      	ldr	r3, [pc, #68]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d0f0      	beq.n	8002daa <HAL_RCC_OscConfig+0x416>
 8002dc8:	e054      	b.n	8002e74 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dca:	4b10      	ldr	r3, [pc, #64]	@ (8002e0c <HAL_RCC_OscConfig+0x478>)
 8002dcc:	2200      	movs	r2, #0
 8002dce:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dd0:	f7fe fe7a 	bl	8001ac8 <HAL_GetTick>
 8002dd4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dd6:	e008      	b.n	8002dea <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd8:	f7fe fe76 	bl	8001ac8 <HAL_GetTick>
 8002ddc:	4602      	mov	r2, r0
 8002dde:	693b      	ldr	r3, [r7, #16]
 8002de0:	1ad3      	subs	r3, r2, r3
 8002de2:	2b02      	cmp	r3, #2
 8002de4:	d901      	bls.n	8002dea <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8002de6:	2303      	movs	r3, #3
 8002de8:	e045      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002dea:	4b06      	ldr	r3, [pc, #24]	@ (8002e04 <HAL_RCC_OscConfig+0x470>)
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d1f0      	bne.n	8002dd8 <HAL_RCC_OscConfig+0x444>
 8002df6:	e03d      	b.n	8002e74 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	699b      	ldr	r3, [r3, #24]
 8002dfc:	2b01      	cmp	r3, #1
 8002dfe:	d107      	bne.n	8002e10 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002e00:	2301      	movs	r3, #1
 8002e02:	e038      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
 8002e04:	40023800 	.word	0x40023800
 8002e08:	40007000 	.word	0x40007000
 8002e0c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002e10:	4b1b      	ldr	r3, [pc, #108]	@ (8002e80 <HAL_RCC_OscConfig+0x4ec>)
 8002e12:	685b      	ldr	r3, [r3, #4]
 8002e14:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	699b      	ldr	r3, [r3, #24]
 8002e1a:	2b01      	cmp	r3, #1
 8002e1c:	d028      	beq.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002e28:	429a      	cmp	r2, r3
 8002e2a:	d121      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002e36:	429a      	cmp	r2, r3
 8002e38:	d11a      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e3a:	68fa      	ldr	r2, [r7, #12]
 8002e3c:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002e40:	4013      	ands	r3, r2
 8002e42:	687a      	ldr	r2, [r7, #4]
 8002e44:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002e46:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d111      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002e56:	085b      	lsrs	r3, r3, #1
 8002e58:	3b01      	subs	r3, #1
 8002e5a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002e5c:	429a      	cmp	r2, r3
 8002e5e:	d107      	bne.n	8002e70 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002e60:	68fb      	ldr	r3, [r7, #12]
 8002e62:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e6a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	d001      	beq.n	8002e74 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002e70:	2301      	movs	r3, #1
 8002e72:	e000      	b.n	8002e76 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8002e74:	2300      	movs	r3, #0
}
 8002e76:	4618      	mov	r0, r3
 8002e78:	3718      	adds	r7, #24
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	40023800 	.word	0x40023800

08002e84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b084      	sub	sp, #16
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
 8002e8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d101      	bne.n	8002e98 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002e94:	2301      	movs	r3, #1
 8002e96:	e0cc      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002e98:	4b68      	ldr	r3, [pc, #416]	@ (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f003 0307 	and.w	r3, r3, #7
 8002ea0:	683a      	ldr	r2, [r7, #0]
 8002ea2:	429a      	cmp	r2, r3
 8002ea4:	d90c      	bls.n	8002ec0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002ea6:	4b65      	ldr	r3, [pc, #404]	@ (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002ea8:	683a      	ldr	r2, [r7, #0]
 8002eaa:	b2d2      	uxtb	r2, r2
 8002eac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002eae:	4b63      	ldr	r3, [pc, #396]	@ (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f003 0307 	and.w	r3, r3, #7
 8002eb6:	683a      	ldr	r2, [r7, #0]
 8002eb8:	429a      	cmp	r2, r3
 8002eba:	d001      	beq.n	8002ec0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ebc:	2301      	movs	r3, #1
 8002ebe:	e0b8      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	681b      	ldr	r3, [r3, #0]
 8002ec4:	f003 0302 	and.w	r3, r3, #2
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d020      	beq.n	8002f0e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d005      	beq.n	8002ee4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8002ed8:	4b59      	ldr	r3, [pc, #356]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002eda:	689b      	ldr	r3, [r3, #8]
 8002edc:	4a58      	ldr	r2, [pc, #352]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002ede:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8002ee2:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	f003 0308 	and.w	r3, r3, #8
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d005      	beq.n	8002efc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002ef0:	4b53      	ldr	r3, [pc, #332]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef2:	689b      	ldr	r3, [r3, #8]
 8002ef4:	4a52      	ldr	r2, [pc, #328]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002ef6:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002efa:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002efc:	4b50      	ldr	r3, [pc, #320]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002efe:	689b      	ldr	r3, [r3, #8]
 8002f00:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	689b      	ldr	r3, [r3, #8]
 8002f08:	494d      	ldr	r1, [pc, #308]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f0a:	4313      	orrs	r3, r2
 8002f0c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	f003 0301 	and.w	r3, r3, #1
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d044      	beq.n	8002fa4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	685b      	ldr	r3, [r3, #4]
 8002f1e:	2b01      	cmp	r3, #1
 8002f20:	d107      	bne.n	8002f32 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002f22:	4b47      	ldr	r3, [pc, #284]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d119      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f2e:	2301      	movs	r3, #1
 8002f30:	e07f      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	2b02      	cmp	r3, #2
 8002f38:	d003      	beq.n	8002f42 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002f3e:	2b03      	cmp	r3, #3
 8002f40:	d107      	bne.n	8002f52 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002f42:	4b3f      	ldr	r3, [pc, #252]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f4a:	2b00      	cmp	r3, #0
 8002f4c:	d109      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f4e:	2301      	movs	r3, #1
 8002f50:	e06f      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002f52:	4b3b      	ldr	r3, [pc, #236]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	f003 0302 	and.w	r3, r3, #2
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d101      	bne.n	8002f62 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002f5e:	2301      	movs	r3, #1
 8002f60:	e067      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002f62:	4b37      	ldr	r3, [pc, #220]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	f023 0203 	bic.w	r2, r3, #3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	685b      	ldr	r3, [r3, #4]
 8002f6e:	4934      	ldr	r1, [pc, #208]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f70:	4313      	orrs	r3, r2
 8002f72:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f74:	f7fe fda8 	bl	8001ac8 <HAL_GetTick>
 8002f78:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f7a:	e00a      	b.n	8002f92 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002f7c:	f7fe fda4 	bl	8001ac8 <HAL_GetTick>
 8002f80:	4602      	mov	r2, r0
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	1ad3      	subs	r3, r2, r3
 8002f86:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002f8a:	4293      	cmp	r3, r2
 8002f8c:	d901      	bls.n	8002f92 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002f8e:	2303      	movs	r3, #3
 8002f90:	e04f      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002f92:	4b2b      	ldr	r3, [pc, #172]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 020c 	and.w	r2, r3, #12
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	685b      	ldr	r3, [r3, #4]
 8002f9e:	009b      	lsls	r3, r3, #2
 8002fa0:	429a      	cmp	r2, r3
 8002fa2:	d1eb      	bne.n	8002f7c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002fa4:	4b25      	ldr	r3, [pc, #148]	@ (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	f003 0307 	and.w	r3, r3, #7
 8002fac:	683a      	ldr	r2, [r7, #0]
 8002fae:	429a      	cmp	r2, r3
 8002fb0:	d20c      	bcs.n	8002fcc <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fb2:	4b22      	ldr	r3, [pc, #136]	@ (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002fb4:	683a      	ldr	r2, [r7, #0]
 8002fb6:	b2d2      	uxtb	r2, r2
 8002fb8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fba:	4b20      	ldr	r3, [pc, #128]	@ (800303c <HAL_RCC_ClockConfig+0x1b8>)
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	f003 0307 	and.w	r3, r3, #7
 8002fc2:	683a      	ldr	r2, [r7, #0]
 8002fc4:	429a      	cmp	r2, r3
 8002fc6:	d001      	beq.n	8002fcc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8002fc8:	2301      	movs	r3, #1
 8002fca:	e032      	b.n	8003032 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	681b      	ldr	r3, [r3, #0]
 8002fd0:	f003 0304 	and.w	r3, r3, #4
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d008      	beq.n	8002fea <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8002fd8:	4b19      	ldr	r3, [pc, #100]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002fda:	689b      	ldr	r3, [r3, #8]
 8002fdc:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	68db      	ldr	r3, [r3, #12]
 8002fe4:	4916      	ldr	r1, [pc, #88]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002fe6:	4313      	orrs	r3, r2
 8002fe8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f003 0308 	and.w	r3, r3, #8
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d009      	beq.n	800300a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8002ff6:	4b12      	ldr	r3, [pc, #72]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8002ff8:	689b      	ldr	r3, [r3, #8]
 8002ffa:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	691b      	ldr	r3, [r3, #16]
 8003002:	00db      	lsls	r3, r3, #3
 8003004:	490e      	ldr	r1, [pc, #56]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8003006:	4313      	orrs	r3, r2
 8003008:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800300a:	f000 f821 	bl	8003050 <HAL_RCC_GetSysClockFreq>
 800300e:	4602      	mov	r2, r0
 8003010:	4b0b      	ldr	r3, [pc, #44]	@ (8003040 <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	091b      	lsrs	r3, r3, #4
 8003016:	f003 030f 	and.w	r3, r3, #15
 800301a:	490a      	ldr	r1, [pc, #40]	@ (8003044 <HAL_RCC_ClockConfig+0x1c0>)
 800301c:	5ccb      	ldrb	r3, [r1, r3]
 800301e:	fa22 f303 	lsr.w	r3, r2, r3
 8003022:	4a09      	ldr	r2, [pc, #36]	@ (8003048 <HAL_RCC_ClockConfig+0x1c4>)
 8003024:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8003026:	4b09      	ldr	r3, [pc, #36]	@ (800304c <HAL_RCC_ClockConfig+0x1c8>)
 8003028:	681b      	ldr	r3, [r3, #0]
 800302a:	4618      	mov	r0, r3
 800302c:	f7fd fd54 	bl	8000ad8 <HAL_InitTick>

  return HAL_OK;
 8003030:	2300      	movs	r3, #0
}
 8003032:	4618      	mov	r0, r3
 8003034:	3710      	adds	r7, #16
 8003036:	46bd      	mov	sp, r7
 8003038:	bd80      	pop	{r7, pc}
 800303a:	bf00      	nop
 800303c:	40023c00 	.word	0x40023c00
 8003040:	40023800 	.word	0x40023800
 8003044:	080070c8 	.word	0x080070c8
 8003048:	20000000 	.word	0x20000000
 800304c:	20000064 	.word	0x20000064

08003050 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003050:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003054:	b094      	sub	sp, #80	@ 0x50
 8003056:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003058:	2300      	movs	r3, #0
 800305a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 800305c:	2300      	movs	r3, #0
 800305e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8003060:	2300      	movs	r3, #0
 8003062:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8003064:	2300      	movs	r3, #0
 8003066:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003068:	4b79      	ldr	r3, [pc, #484]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 800306a:	689b      	ldr	r3, [r3, #8]
 800306c:	f003 030c 	and.w	r3, r3, #12
 8003070:	2b08      	cmp	r3, #8
 8003072:	d00d      	beq.n	8003090 <HAL_RCC_GetSysClockFreq+0x40>
 8003074:	2b08      	cmp	r3, #8
 8003076:	f200 80e1 	bhi.w	800323c <HAL_RCC_GetSysClockFreq+0x1ec>
 800307a:	2b00      	cmp	r3, #0
 800307c:	d002      	beq.n	8003084 <HAL_RCC_GetSysClockFreq+0x34>
 800307e:	2b04      	cmp	r3, #4
 8003080:	d003      	beq.n	800308a <HAL_RCC_GetSysClockFreq+0x3a>
 8003082:	e0db      	b.n	800323c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003084:	4b73      	ldr	r3, [pc, #460]	@ (8003254 <HAL_RCC_GetSysClockFreq+0x204>)
 8003086:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003088:	e0db      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800308a:	4b73      	ldr	r3, [pc, #460]	@ (8003258 <HAL_RCC_GetSysClockFreq+0x208>)
 800308c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800308e:	e0d8      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003090:	4b6f      	ldr	r3, [pc, #444]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 8003092:	685b      	ldr	r3, [r3, #4]
 8003094:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8003098:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800309a:	4b6d      	ldr	r3, [pc, #436]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 800309c:	685b      	ldr	r3, [r3, #4]
 800309e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80030a2:	2b00      	cmp	r3, #0
 80030a4:	d063      	beq.n	800316e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80030a6:	4b6a      	ldr	r3, [pc, #424]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	099b      	lsrs	r3, r3, #6
 80030ac:	2200      	movs	r2, #0
 80030ae:	63bb      	str	r3, [r7, #56]	@ 0x38
 80030b0:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80030b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030b4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80030b8:	633b      	str	r3, [r7, #48]	@ 0x30
 80030ba:	2300      	movs	r3, #0
 80030bc:	637b      	str	r3, [r7, #52]	@ 0x34
 80030be:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80030c2:	4622      	mov	r2, r4
 80030c4:	462b      	mov	r3, r5
 80030c6:	f04f 0000 	mov.w	r0, #0
 80030ca:	f04f 0100 	mov.w	r1, #0
 80030ce:	0159      	lsls	r1, r3, #5
 80030d0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80030d4:	0150      	lsls	r0, r2, #5
 80030d6:	4602      	mov	r2, r0
 80030d8:	460b      	mov	r3, r1
 80030da:	4621      	mov	r1, r4
 80030dc:	1a51      	subs	r1, r2, r1
 80030de:	6139      	str	r1, [r7, #16]
 80030e0:	4629      	mov	r1, r5
 80030e2:	eb63 0301 	sbc.w	r3, r3, r1
 80030e6:	617b      	str	r3, [r7, #20]
 80030e8:	f04f 0200 	mov.w	r2, #0
 80030ec:	f04f 0300 	mov.w	r3, #0
 80030f0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80030f4:	4659      	mov	r1, fp
 80030f6:	018b      	lsls	r3, r1, #6
 80030f8:	4651      	mov	r1, sl
 80030fa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80030fe:	4651      	mov	r1, sl
 8003100:	018a      	lsls	r2, r1, #6
 8003102:	4651      	mov	r1, sl
 8003104:	ebb2 0801 	subs.w	r8, r2, r1
 8003108:	4659      	mov	r1, fp
 800310a:	eb63 0901 	sbc.w	r9, r3, r1
 800310e:	f04f 0200 	mov.w	r2, #0
 8003112:	f04f 0300 	mov.w	r3, #0
 8003116:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800311a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800311e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003122:	4690      	mov	r8, r2
 8003124:	4699      	mov	r9, r3
 8003126:	4623      	mov	r3, r4
 8003128:	eb18 0303 	adds.w	r3, r8, r3
 800312c:	60bb      	str	r3, [r7, #8]
 800312e:	462b      	mov	r3, r5
 8003130:	eb49 0303 	adc.w	r3, r9, r3
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	f04f 0200 	mov.w	r2, #0
 800313a:	f04f 0300 	mov.w	r3, #0
 800313e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003142:	4629      	mov	r1, r5
 8003144:	024b      	lsls	r3, r1, #9
 8003146:	4621      	mov	r1, r4
 8003148:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800314c:	4621      	mov	r1, r4
 800314e:	024a      	lsls	r2, r1, #9
 8003150:	4610      	mov	r0, r2
 8003152:	4619      	mov	r1, r3
 8003154:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003156:	2200      	movs	r2, #0
 8003158:	62bb      	str	r3, [r7, #40]	@ 0x28
 800315a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800315c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003160:	f7fd f88e 	bl	8000280 <__aeabi_uldivmod>
 8003164:	4602      	mov	r2, r0
 8003166:	460b      	mov	r3, r1
 8003168:	4613      	mov	r3, r2
 800316a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800316c:	e058      	b.n	8003220 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800316e:	4b38      	ldr	r3, [pc, #224]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 8003170:	685b      	ldr	r3, [r3, #4]
 8003172:	099b      	lsrs	r3, r3, #6
 8003174:	2200      	movs	r2, #0
 8003176:	4618      	mov	r0, r3
 8003178:	4611      	mov	r1, r2
 800317a:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800317e:	623b      	str	r3, [r7, #32]
 8003180:	2300      	movs	r3, #0
 8003182:	627b      	str	r3, [r7, #36]	@ 0x24
 8003184:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8003188:	4642      	mov	r2, r8
 800318a:	464b      	mov	r3, r9
 800318c:	f04f 0000 	mov.w	r0, #0
 8003190:	f04f 0100 	mov.w	r1, #0
 8003194:	0159      	lsls	r1, r3, #5
 8003196:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800319a:	0150      	lsls	r0, r2, #5
 800319c:	4602      	mov	r2, r0
 800319e:	460b      	mov	r3, r1
 80031a0:	4641      	mov	r1, r8
 80031a2:	ebb2 0a01 	subs.w	sl, r2, r1
 80031a6:	4649      	mov	r1, r9
 80031a8:	eb63 0b01 	sbc.w	fp, r3, r1
 80031ac:	f04f 0200 	mov.w	r2, #0
 80031b0:	f04f 0300 	mov.w	r3, #0
 80031b4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80031b8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80031bc:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80031c0:	ebb2 040a 	subs.w	r4, r2, sl
 80031c4:	eb63 050b 	sbc.w	r5, r3, fp
 80031c8:	f04f 0200 	mov.w	r2, #0
 80031cc:	f04f 0300 	mov.w	r3, #0
 80031d0:	00eb      	lsls	r3, r5, #3
 80031d2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80031d6:	00e2      	lsls	r2, r4, #3
 80031d8:	4614      	mov	r4, r2
 80031da:	461d      	mov	r5, r3
 80031dc:	4643      	mov	r3, r8
 80031de:	18e3      	adds	r3, r4, r3
 80031e0:	603b      	str	r3, [r7, #0]
 80031e2:	464b      	mov	r3, r9
 80031e4:	eb45 0303 	adc.w	r3, r5, r3
 80031e8:	607b      	str	r3, [r7, #4]
 80031ea:	f04f 0200 	mov.w	r2, #0
 80031ee:	f04f 0300 	mov.w	r3, #0
 80031f2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80031f6:	4629      	mov	r1, r5
 80031f8:	028b      	lsls	r3, r1, #10
 80031fa:	4621      	mov	r1, r4
 80031fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003200:	4621      	mov	r1, r4
 8003202:	028a      	lsls	r2, r1, #10
 8003204:	4610      	mov	r0, r2
 8003206:	4619      	mov	r1, r3
 8003208:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800320a:	2200      	movs	r2, #0
 800320c:	61bb      	str	r3, [r7, #24]
 800320e:	61fa      	str	r2, [r7, #28]
 8003210:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003214:	f7fd f834 	bl	8000280 <__aeabi_uldivmod>
 8003218:	4602      	mov	r2, r0
 800321a:	460b      	mov	r3, r1
 800321c:	4613      	mov	r3, r2
 800321e:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8003220:	4b0b      	ldr	r3, [pc, #44]	@ (8003250 <HAL_RCC_GetSysClockFreq+0x200>)
 8003222:	685b      	ldr	r3, [r3, #4]
 8003224:	0c1b      	lsrs	r3, r3, #16
 8003226:	f003 0303 	and.w	r3, r3, #3
 800322a:	3301      	adds	r3, #1
 800322c:	005b      	lsls	r3, r3, #1
 800322e:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8003230:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8003232:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003234:	fbb2 f3f3 	udiv	r3, r2, r3
 8003238:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800323a:	e002      	b.n	8003242 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800323c:	4b05      	ldr	r3, [pc, #20]	@ (8003254 <HAL_RCC_GetSysClockFreq+0x204>)
 800323e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003240:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003242:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8003244:	4618      	mov	r0, r3
 8003246:	3750      	adds	r7, #80	@ 0x50
 8003248:	46bd      	mov	sp, r7
 800324a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800324e:	bf00      	nop
 8003250:	40023800 	.word	0x40023800
 8003254:	00f42400 	.word	0x00f42400
 8003258:	007a1200 	.word	0x007a1200

0800325c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800325c:	b480      	push	{r7}
 800325e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003260:	4b03      	ldr	r3, [pc, #12]	@ (8003270 <HAL_RCC_GetHCLKFreq+0x14>)
 8003262:	681b      	ldr	r3, [r3, #0]
}
 8003264:	4618      	mov	r0, r3
 8003266:	46bd      	mov	sp, r7
 8003268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800326c:	4770      	bx	lr
 800326e:	bf00      	nop
 8003270:	20000000 	.word	0x20000000

08003274 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003274:	b580      	push	{r7, lr}
 8003276:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003278:	f7ff fff0 	bl	800325c <HAL_RCC_GetHCLKFreq>
 800327c:	4602      	mov	r2, r0
 800327e:	4b05      	ldr	r3, [pc, #20]	@ (8003294 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003280:	689b      	ldr	r3, [r3, #8]
 8003282:	0a9b      	lsrs	r3, r3, #10
 8003284:	f003 0307 	and.w	r3, r3, #7
 8003288:	4903      	ldr	r1, [pc, #12]	@ (8003298 <HAL_RCC_GetPCLK1Freq+0x24>)
 800328a:	5ccb      	ldrb	r3, [r1, r3]
 800328c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003290:	4618      	mov	r0, r3
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40023800 	.word	0x40023800
 8003298:	080070d8 	.word	0x080070d8

0800329c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80032a0:	f7ff ffdc 	bl	800325c <HAL_RCC_GetHCLKFreq>
 80032a4:	4602      	mov	r2, r0
 80032a6:	4b05      	ldr	r3, [pc, #20]	@ (80032bc <HAL_RCC_GetPCLK2Freq+0x20>)
 80032a8:	689b      	ldr	r3, [r3, #8]
 80032aa:	0b5b      	lsrs	r3, r3, #13
 80032ac:	f003 0307 	and.w	r3, r3, #7
 80032b0:	4903      	ldr	r1, [pc, #12]	@ (80032c0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80032b2:	5ccb      	ldrb	r3, [r1, r3]
 80032b4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80032b8:	4618      	mov	r0, r3
 80032ba:	bd80      	pop	{r7, pc}
 80032bc:	40023800 	.word	0x40023800
 80032c0:	080070d8 	.word	0x080070d8

080032c4 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80032c4:	b480      	push	{r7}
 80032c6:	b083      	sub	sp, #12
 80032c8:	af00      	add	r7, sp, #0
 80032ca:	6078      	str	r0, [r7, #4]
 80032cc:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	220f      	movs	r2, #15
 80032d2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80032d4:	4b12      	ldr	r3, [pc, #72]	@ (8003320 <HAL_RCC_GetClockConfig+0x5c>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 0203 	and.w	r2, r3, #3
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 80032e0:	4b0f      	ldr	r3, [pc, #60]	@ (8003320 <HAL_RCC_GetClockConfig+0x5c>)
 80032e2:	689b      	ldr	r3, [r3, #8]
 80032e4:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 80032ec:	4b0c      	ldr	r3, [pc, #48]	@ (8003320 <HAL_RCC_GetClockConfig+0x5c>)
 80032ee:	689b      	ldr	r3, [r3, #8]
 80032f0:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 80032f8:	4b09      	ldr	r3, [pc, #36]	@ (8003320 <HAL_RCC_GetClockConfig+0x5c>)
 80032fa:	689b      	ldr	r3, [r3, #8]
 80032fc:	08db      	lsrs	r3, r3, #3
 80032fe:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003306:	4b07      	ldr	r3, [pc, #28]	@ (8003324 <HAL_RCC_GetClockConfig+0x60>)
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	f003 0207 	and.w	r2, r3, #7
 800330e:	683b      	ldr	r3, [r7, #0]
 8003310:	601a      	str	r2, [r3, #0]
}
 8003312:	bf00      	nop
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	40023800 	.word	0x40023800
 8003324:	40023c00 	.word	0x40023c00

08003328 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b082      	sub	sp, #8
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	2b00      	cmp	r3, #0
 8003334:	d101      	bne.n	800333a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003336:	2301      	movs	r3, #1
 8003338:	e041      	b.n	80033be <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800333a:	687b      	ldr	r3, [r7, #4]
 800333c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d106      	bne.n	8003354 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	2200      	movs	r2, #0
 800334a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800334e:	6878      	ldr	r0, [r7, #4]
 8003350:	f7fd fcf8 	bl	8000d44 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	2202      	movs	r2, #2
 8003358:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	681a      	ldr	r2, [r3, #0]
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	3304      	adds	r3, #4
 8003364:	4619      	mov	r1, r3
 8003366:	4610      	mov	r0, r2
 8003368:	f000 fa70 	bl	800384c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	2201      	movs	r2, #1
 8003370:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	2201      	movs	r2, #1
 8003378:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	2201      	movs	r2, #1
 8003380:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	2201      	movs	r2, #1
 8003388:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	2201      	movs	r2, #1
 8003398:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2201      	movs	r2, #1
 80033a8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	2201      	movs	r2, #1
 80033b0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	2201      	movs	r2, #1
 80033b8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80033bc:	2300      	movs	r3, #0
}
 80033be:	4618      	mov	r0, r3
 80033c0:	3708      	adds	r7, #8
 80033c2:	46bd      	mov	sp, r7
 80033c4:	bd80      	pop	{r7, pc}
	...

080033c8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80033c8:	b480      	push	{r7}
 80033ca:	b085      	sub	sp, #20
 80033cc:	af00      	add	r7, sp, #0
 80033ce:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80033d6:	b2db      	uxtb	r3, r3
 80033d8:	2b01      	cmp	r3, #1
 80033da:	d001      	beq.n	80033e0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80033dc:	2301      	movs	r3, #1
 80033de:	e044      	b.n	800346a <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	2202      	movs	r2, #2
 80033e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	681b      	ldr	r3, [r3, #0]
 80033ec:	68da      	ldr	r2, [r3, #12]
 80033ee:	687b      	ldr	r3, [r7, #4]
 80033f0:	681b      	ldr	r3, [r3, #0]
 80033f2:	f042 0201 	orr.w	r2, r2, #1
 80033f6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033f8:	687b      	ldr	r3, [r7, #4]
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a1e      	ldr	r2, [pc, #120]	@ (8003478 <HAL_TIM_Base_Start_IT+0xb0>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d018      	beq.n	8003434 <HAL_TIM_Base_Start_IT+0x6c>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	681b      	ldr	r3, [r3, #0]
 8003406:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800340a:	d013      	beq.n	8003434 <HAL_TIM_Base_Start_IT+0x6c>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	681b      	ldr	r3, [r3, #0]
 8003410:	4a1a      	ldr	r2, [pc, #104]	@ (800347c <HAL_TIM_Base_Start_IT+0xb4>)
 8003412:	4293      	cmp	r3, r2
 8003414:	d00e      	beq.n	8003434 <HAL_TIM_Base_Start_IT+0x6c>
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	4a19      	ldr	r2, [pc, #100]	@ (8003480 <HAL_TIM_Base_Start_IT+0xb8>)
 800341c:	4293      	cmp	r3, r2
 800341e:	d009      	beq.n	8003434 <HAL_TIM_Base_Start_IT+0x6c>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	4a17      	ldr	r2, [pc, #92]	@ (8003484 <HAL_TIM_Base_Start_IT+0xbc>)
 8003426:	4293      	cmp	r3, r2
 8003428:	d004      	beq.n	8003434 <HAL_TIM_Base_Start_IT+0x6c>
 800342a:	687b      	ldr	r3, [r7, #4]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	4a16      	ldr	r2, [pc, #88]	@ (8003488 <HAL_TIM_Base_Start_IT+0xc0>)
 8003430:	4293      	cmp	r3, r2
 8003432:	d111      	bne.n	8003458 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	681b      	ldr	r3, [r3, #0]
 8003438:	689b      	ldr	r3, [r3, #8]
 800343a:	f003 0307 	and.w	r3, r3, #7
 800343e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	2b06      	cmp	r3, #6
 8003444:	d010      	beq.n	8003468 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	681a      	ldr	r2, [r3, #0]
 800344c:	687b      	ldr	r3, [r7, #4]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	f042 0201 	orr.w	r2, r2, #1
 8003454:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003456:	e007      	b.n	8003468 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	681a      	ldr	r2, [r3, #0]
 800345e:	687b      	ldr	r3, [r7, #4]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	f042 0201 	orr.w	r2, r2, #1
 8003466:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3714      	adds	r7, #20
 800346e:	46bd      	mov	sp, r7
 8003470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003474:	4770      	bx	lr
 8003476:	bf00      	nop
 8003478:	40010000 	.word	0x40010000
 800347c:	40000400 	.word	0x40000400
 8003480:	40000800 	.word	0x40000800
 8003484:	40000c00 	.word	0x40000c00
 8003488:	40014000 	.word	0x40014000

0800348c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	68db      	ldr	r3, [r3, #12]
 800349a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	691b      	ldr	r3, [r3, #16]
 80034a2:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 80034a4:	68bb      	ldr	r3, [r7, #8]
 80034a6:	f003 0302 	and.w	r3, r3, #2
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d020      	beq.n	80034f0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	f003 0302 	and.w	r3, r3, #2
 80034b4:	2b00      	cmp	r3, #0
 80034b6:	d01b      	beq.n	80034f0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f06f 0202 	mvn.w	r2, #2
 80034c0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	2201      	movs	r2, #1
 80034c6:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	699b      	ldr	r3, [r3, #24]
 80034ce:	f003 0303 	and.w	r3, r3, #3
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d003      	beq.n	80034de <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80034d6:	6878      	ldr	r0, [r7, #4]
 80034d8:	f000 f999 	bl	800380e <HAL_TIM_IC_CaptureCallback>
 80034dc:	e005      	b.n	80034ea <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80034de:	6878      	ldr	r0, [r7, #4]
 80034e0:	f000 f98b 	bl	80037fa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f000 f99c 	bl	8003822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	2200      	movs	r2, #0
 80034ee:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80034f0:	68bb      	ldr	r3, [r7, #8]
 80034f2:	f003 0304 	and.w	r3, r3, #4
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d020      	beq.n	800353c <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	f003 0304 	and.w	r3, r3, #4
 8003500:	2b00      	cmp	r3, #0
 8003502:	d01b      	beq.n	800353c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	f06f 0204 	mvn.w	r2, #4
 800350c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	2202      	movs	r2, #2
 8003512:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	699b      	ldr	r3, [r3, #24]
 800351a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800351e:	2b00      	cmp	r3, #0
 8003520:	d003      	beq.n	800352a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8003522:	6878      	ldr	r0, [r7, #4]
 8003524:	f000 f973 	bl	800380e <HAL_TIM_IC_CaptureCallback>
 8003528:	e005      	b.n	8003536 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f000 f965 	bl	80037fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003530:	6878      	ldr	r0, [r7, #4]
 8003532:	f000 f976 	bl	8003822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	2200      	movs	r2, #0
 800353a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	f003 0308 	and.w	r3, r3, #8
 8003542:	2b00      	cmp	r3, #0
 8003544:	d020      	beq.n	8003588 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	f003 0308 	and.w	r3, r3, #8
 800354c:	2b00      	cmp	r3, #0
 800354e:	d01b      	beq.n	8003588 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f06f 0208 	mvn.w	r2, #8
 8003558:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	2204      	movs	r2, #4
 800355e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	681b      	ldr	r3, [r3, #0]
 8003564:	69db      	ldr	r3, [r3, #28]
 8003566:	f003 0303 	and.w	r3, r3, #3
 800356a:	2b00      	cmp	r3, #0
 800356c:	d003      	beq.n	8003576 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800356e:	6878      	ldr	r0, [r7, #4]
 8003570:	f000 f94d 	bl	800380e <HAL_TIM_IC_CaptureCallback>
 8003574:	e005      	b.n	8003582 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003576:	6878      	ldr	r0, [r7, #4]
 8003578:	f000 f93f 	bl	80037fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800357c:	6878      	ldr	r0, [r7, #4]
 800357e:	f000 f950 	bl	8003822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	2200      	movs	r2, #0
 8003586:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8003588:	68bb      	ldr	r3, [r7, #8]
 800358a:	f003 0310 	and.w	r3, r3, #16
 800358e:	2b00      	cmp	r3, #0
 8003590:	d020      	beq.n	80035d4 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8003592:	68fb      	ldr	r3, [r7, #12]
 8003594:	f003 0310 	and.w	r3, r3, #16
 8003598:	2b00      	cmp	r3, #0
 800359a:	d01b      	beq.n	80035d4 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f06f 0210 	mvn.w	r2, #16
 80035a4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	2208      	movs	r2, #8
 80035aa:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	69db      	ldr	r3, [r3, #28]
 80035b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d003      	beq.n	80035c2 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80035ba:	6878      	ldr	r0, [r7, #4]
 80035bc:	f000 f927 	bl	800380e <HAL_TIM_IC_CaptureCallback>
 80035c0:	e005      	b.n	80035ce <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80035c2:	6878      	ldr	r0, [r7, #4]
 80035c4:	f000 f919 	bl	80037fa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f000 f92a 	bl	8003822 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	2200      	movs	r2, #0
 80035d2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80035d4:	68bb      	ldr	r3, [r7, #8]
 80035d6:	f003 0301 	and.w	r3, r3, #1
 80035da:	2b00      	cmp	r3, #0
 80035dc:	d00c      	beq.n	80035f8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	f003 0301 	and.w	r3, r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d007      	beq.n	80035f8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	681b      	ldr	r3, [r3, #0]
 80035ec:	f06f 0201 	mvn.w	r2, #1
 80035f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80035f2:	6878      	ldr	r0, [r7, #4]
 80035f4:	f7fd fa24 	bl	8000a40 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80035f8:	68bb      	ldr	r3, [r7, #8]
 80035fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80035fe:	2b00      	cmp	r3, #0
 8003600:	d00c      	beq.n	800361c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003608:	2b00      	cmp	r3, #0
 800360a:	d007      	beq.n	800361c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8003614:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f000 fab0 	bl	8003b7c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003622:	2b00      	cmp	r3, #0
 8003624:	d00c      	beq.n	8003640 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8003626:	68fb      	ldr	r3, [r7, #12]
 8003628:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800362c:	2b00      	cmp	r3, #0
 800362e:	d007      	beq.n	8003640 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8003638:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800363a:	6878      	ldr	r0, [r7, #4]
 800363c:	f000 f8fb 	bl	8003836 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	f003 0320 	and.w	r3, r3, #32
 8003646:	2b00      	cmp	r3, #0
 8003648:	d00c      	beq.n	8003664 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800364a:	68fb      	ldr	r3, [r7, #12]
 800364c:	f003 0320 	and.w	r3, r3, #32
 8003650:	2b00      	cmp	r3, #0
 8003652:	d007      	beq.n	8003664 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	681b      	ldr	r3, [r3, #0]
 8003658:	f06f 0220 	mvn.w	r2, #32
 800365c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800365e:	6878      	ldr	r0, [r7, #4]
 8003660:	f000 fa82 	bl	8003b68 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003664:	bf00      	nop
 8003666:	3710      	adds	r7, #16
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}

0800366c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800366c:	b580      	push	{r7, lr}
 800366e:	b084      	sub	sp, #16
 8003670:	af00      	add	r7, sp, #0
 8003672:	6078      	str	r0, [r7, #4]
 8003674:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003676:	2300      	movs	r3, #0
 8003678:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003680:	2b01      	cmp	r3, #1
 8003682:	d101      	bne.n	8003688 <HAL_TIM_ConfigClockSource+0x1c>
 8003684:	2302      	movs	r3, #2
 8003686:	e0b4      	b.n	80037f2 <HAL_TIM_ConfigClockSource+0x186>
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	2201      	movs	r2, #1
 800368c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	2202      	movs	r2, #2
 8003694:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	689b      	ldr	r3, [r3, #8]
 800369e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80036a0:	68bb      	ldr	r3, [r7, #8]
 80036a2:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 80036a6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80036a8:	68bb      	ldr	r3, [r7, #8]
 80036aa:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80036ae:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	681b      	ldr	r3, [r3, #0]
 80036b4:	68ba      	ldr	r2, [r7, #8]
 80036b6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80036b8:	683b      	ldr	r3, [r7, #0]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036c0:	d03e      	beq.n	8003740 <HAL_TIM_ConfigClockSource+0xd4>
 80036c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80036c6:	f200 8087 	bhi.w	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
 80036ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036ce:	f000 8086 	beq.w	80037de <HAL_TIM_ConfigClockSource+0x172>
 80036d2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80036d6:	d87f      	bhi.n	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
 80036d8:	2b70      	cmp	r3, #112	@ 0x70
 80036da:	d01a      	beq.n	8003712 <HAL_TIM_ConfigClockSource+0xa6>
 80036dc:	2b70      	cmp	r3, #112	@ 0x70
 80036de:	d87b      	bhi.n	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
 80036e0:	2b60      	cmp	r3, #96	@ 0x60
 80036e2:	d050      	beq.n	8003786 <HAL_TIM_ConfigClockSource+0x11a>
 80036e4:	2b60      	cmp	r3, #96	@ 0x60
 80036e6:	d877      	bhi.n	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
 80036e8:	2b50      	cmp	r3, #80	@ 0x50
 80036ea:	d03c      	beq.n	8003766 <HAL_TIM_ConfigClockSource+0xfa>
 80036ec:	2b50      	cmp	r3, #80	@ 0x50
 80036ee:	d873      	bhi.n	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
 80036f0:	2b40      	cmp	r3, #64	@ 0x40
 80036f2:	d058      	beq.n	80037a6 <HAL_TIM_ConfigClockSource+0x13a>
 80036f4:	2b40      	cmp	r3, #64	@ 0x40
 80036f6:	d86f      	bhi.n	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
 80036f8:	2b30      	cmp	r3, #48	@ 0x30
 80036fa:	d064      	beq.n	80037c6 <HAL_TIM_ConfigClockSource+0x15a>
 80036fc:	2b30      	cmp	r3, #48	@ 0x30
 80036fe:	d86b      	bhi.n	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003700:	2b20      	cmp	r3, #32
 8003702:	d060      	beq.n	80037c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003704:	2b20      	cmp	r3, #32
 8003706:	d867      	bhi.n	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
 8003708:	2b00      	cmp	r3, #0
 800370a:	d05c      	beq.n	80037c6 <HAL_TIM_ConfigClockSource+0x15a>
 800370c:	2b10      	cmp	r3, #16
 800370e:	d05a      	beq.n	80037c6 <HAL_TIM_ConfigClockSource+0x15a>
 8003710:	e062      	b.n	80037d8 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003716:	683b      	ldr	r3, [r7, #0]
 8003718:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800371a:	683b      	ldr	r3, [r7, #0]
 800371c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003722:	f000 f993 	bl	8003a4c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800372e:	68bb      	ldr	r3, [r7, #8]
 8003730:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003734:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68ba      	ldr	r2, [r7, #8]
 800373c:	609a      	str	r2, [r3, #8]
      break;
 800373e:	e04f      	b.n	80037e0 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003748:	683b      	ldr	r3, [r7, #0]
 800374a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003750:	f000 f97c 	bl	8003a4c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	689a      	ldr	r2, [r3, #8]
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003762:	609a      	str	r2, [r3, #8]
      break;
 8003764:	e03c      	b.n	80037e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003766:	687b      	ldr	r3, [r7, #4]
 8003768:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800376a:	683b      	ldr	r3, [r7, #0]
 800376c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003772:	461a      	mov	r2, r3
 8003774:	f000 f8f0 	bl	8003958 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	681b      	ldr	r3, [r3, #0]
 800377c:	2150      	movs	r1, #80	@ 0x50
 800377e:	4618      	mov	r0, r3
 8003780:	f000 f949 	bl	8003a16 <TIM_ITRx_SetConfig>
      break;
 8003784:	e02c      	b.n	80037e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800378a:	683b      	ldr	r3, [r7, #0]
 800378c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003792:	461a      	mov	r2, r3
 8003794:	f000 f90f 	bl	80039b6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	681b      	ldr	r3, [r3, #0]
 800379c:	2160      	movs	r1, #96	@ 0x60
 800379e:	4618      	mov	r0, r3
 80037a0:	f000 f939 	bl	8003a16 <TIM_ITRx_SetConfig>
      break;
 80037a4:	e01c      	b.n	80037e0 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80037aa:	683b      	ldr	r3, [r7, #0]
 80037ac:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80037b2:	461a      	mov	r2, r3
 80037b4:	f000 f8d0 	bl	8003958 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	681b      	ldr	r3, [r3, #0]
 80037bc:	2140      	movs	r1, #64	@ 0x40
 80037be:	4618      	mov	r0, r3
 80037c0:	f000 f929 	bl	8003a16 <TIM_ITRx_SetConfig>
      break;
 80037c4:	e00c      	b.n	80037e0 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681a      	ldr	r2, [r3, #0]
 80037ca:	683b      	ldr	r3, [r7, #0]
 80037cc:	681b      	ldr	r3, [r3, #0]
 80037ce:	4619      	mov	r1, r3
 80037d0:	4610      	mov	r0, r2
 80037d2:	f000 f920 	bl	8003a16 <TIM_ITRx_SetConfig>
      break;
 80037d6:	e003      	b.n	80037e0 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80037d8:	2301      	movs	r3, #1
 80037da:	73fb      	strb	r3, [r7, #15]
      break;
 80037dc:	e000      	b.n	80037e0 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80037de:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2201      	movs	r2, #1
 80037e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80037f0:	7bfb      	ldrb	r3, [r7, #15]
}
 80037f2:	4618      	mov	r0, r3
 80037f4:	3710      	adds	r7, #16
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}

080037fa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037fa:	b480      	push	{r7}
 80037fc:	b083      	sub	sp, #12
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003802:	bf00      	nop
 8003804:	370c      	adds	r7, #12
 8003806:	46bd      	mov	sp, r7
 8003808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800380c:	4770      	bx	lr

0800380e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800380e:	b480      	push	{r7}
 8003810:	b083      	sub	sp, #12
 8003812:	af00      	add	r7, sp, #0
 8003814:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003816:	bf00      	nop
 8003818:	370c      	adds	r7, #12
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr

08003822 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8003822:	b480      	push	{r7}
 8003824:	b083      	sub	sp, #12
 8003826:	af00      	add	r7, sp, #0
 8003828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800382a:	bf00      	nop
 800382c:	370c      	adds	r7, #12
 800382e:	46bd      	mov	sp, r7
 8003830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003834:	4770      	bx	lr

08003836 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8003836:	b480      	push	{r7}
 8003838:	b083      	sub	sp, #12
 800383a:	af00      	add	r7, sp, #0
 800383c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800383e:	bf00      	nop
 8003840:	370c      	adds	r7, #12
 8003842:	46bd      	mov	sp, r7
 8003844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003848:	4770      	bx	lr
	...

0800384c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800384c:	b480      	push	{r7}
 800384e:	b085      	sub	sp, #20
 8003850:	af00      	add	r7, sp, #0
 8003852:	6078      	str	r0, [r7, #4]
 8003854:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	681b      	ldr	r3, [r3, #0]
 800385a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	4a37      	ldr	r2, [pc, #220]	@ (800393c <TIM_Base_SetConfig+0xf0>)
 8003860:	4293      	cmp	r3, r2
 8003862:	d00f      	beq.n	8003884 <TIM_Base_SetConfig+0x38>
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800386a:	d00b      	beq.n	8003884 <TIM_Base_SetConfig+0x38>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	4a34      	ldr	r2, [pc, #208]	@ (8003940 <TIM_Base_SetConfig+0xf4>)
 8003870:	4293      	cmp	r3, r2
 8003872:	d007      	beq.n	8003884 <TIM_Base_SetConfig+0x38>
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	4a33      	ldr	r2, [pc, #204]	@ (8003944 <TIM_Base_SetConfig+0xf8>)
 8003878:	4293      	cmp	r3, r2
 800387a:	d003      	beq.n	8003884 <TIM_Base_SetConfig+0x38>
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	4a32      	ldr	r2, [pc, #200]	@ (8003948 <TIM_Base_SetConfig+0xfc>)
 8003880:	4293      	cmp	r3, r2
 8003882:	d108      	bne.n	8003896 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800388a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	685b      	ldr	r3, [r3, #4]
 8003890:	68fa      	ldr	r2, [r7, #12]
 8003892:	4313      	orrs	r3, r2
 8003894:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	4a28      	ldr	r2, [pc, #160]	@ (800393c <TIM_Base_SetConfig+0xf0>)
 800389a:	4293      	cmp	r3, r2
 800389c:	d01b      	beq.n	80038d6 <TIM_Base_SetConfig+0x8a>
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80038a4:	d017      	beq.n	80038d6 <TIM_Base_SetConfig+0x8a>
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	4a25      	ldr	r2, [pc, #148]	@ (8003940 <TIM_Base_SetConfig+0xf4>)
 80038aa:	4293      	cmp	r3, r2
 80038ac:	d013      	beq.n	80038d6 <TIM_Base_SetConfig+0x8a>
 80038ae:	687b      	ldr	r3, [r7, #4]
 80038b0:	4a24      	ldr	r2, [pc, #144]	@ (8003944 <TIM_Base_SetConfig+0xf8>)
 80038b2:	4293      	cmp	r3, r2
 80038b4:	d00f      	beq.n	80038d6 <TIM_Base_SetConfig+0x8a>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	4a23      	ldr	r2, [pc, #140]	@ (8003948 <TIM_Base_SetConfig+0xfc>)
 80038ba:	4293      	cmp	r3, r2
 80038bc:	d00b      	beq.n	80038d6 <TIM_Base_SetConfig+0x8a>
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	4a22      	ldr	r2, [pc, #136]	@ (800394c <TIM_Base_SetConfig+0x100>)
 80038c2:	4293      	cmp	r3, r2
 80038c4:	d007      	beq.n	80038d6 <TIM_Base_SetConfig+0x8a>
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	4a21      	ldr	r2, [pc, #132]	@ (8003950 <TIM_Base_SetConfig+0x104>)
 80038ca:	4293      	cmp	r3, r2
 80038cc:	d003      	beq.n	80038d6 <TIM_Base_SetConfig+0x8a>
 80038ce:	687b      	ldr	r3, [r7, #4]
 80038d0:	4a20      	ldr	r2, [pc, #128]	@ (8003954 <TIM_Base_SetConfig+0x108>)
 80038d2:	4293      	cmp	r3, r2
 80038d4:	d108      	bne.n	80038e8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80038dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	68db      	ldr	r3, [r3, #12]
 80038e2:	68fa      	ldr	r2, [r7, #12]
 80038e4:	4313      	orrs	r3, r2
 80038e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80038ee:	683b      	ldr	r3, [r7, #0]
 80038f0:	695b      	ldr	r3, [r3, #20]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80038f6:	683b      	ldr	r3, [r7, #0]
 80038f8:	689a      	ldr	r2, [r3, #8]
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80038fe:	683b      	ldr	r3, [r7, #0]
 8003900:	681a      	ldr	r2, [r3, #0]
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	4a0c      	ldr	r2, [pc, #48]	@ (800393c <TIM_Base_SetConfig+0xf0>)
 800390a:	4293      	cmp	r3, r2
 800390c:	d103      	bne.n	8003916 <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	691a      	ldr	r2, [r3, #16]
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f043 0204 	orr.w	r2, r3, #4
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2201      	movs	r2, #1
 8003926:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	68fa      	ldr	r2, [r7, #12]
 800392c:	601a      	str	r2, [r3, #0]
}
 800392e:	bf00      	nop
 8003930:	3714      	adds	r7, #20
 8003932:	46bd      	mov	sp, r7
 8003934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003938:	4770      	bx	lr
 800393a:	bf00      	nop
 800393c:	40010000 	.word	0x40010000
 8003940:	40000400 	.word	0x40000400
 8003944:	40000800 	.word	0x40000800
 8003948:	40000c00 	.word	0x40000c00
 800394c:	40014000 	.word	0x40014000
 8003950:	40014400 	.word	0x40014400
 8003954:	40014800 	.word	0x40014800

08003958 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003958:	b480      	push	{r7}
 800395a:	b087      	sub	sp, #28
 800395c:	af00      	add	r7, sp, #0
 800395e:	60f8      	str	r0, [r7, #12]
 8003960:	60b9      	str	r1, [r7, #8]
 8003962:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	6a1b      	ldr	r3, [r3, #32]
 8003968:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800396a:	68fb      	ldr	r3, [r7, #12]
 800396c:	6a1b      	ldr	r3, [r3, #32]
 800396e:	f023 0201 	bic.w	r2, r3, #1
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003976:	68fb      	ldr	r3, [r7, #12]
 8003978:	699b      	ldr	r3, [r3, #24]
 800397a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800397c:	693b      	ldr	r3, [r7, #16]
 800397e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003982:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	011b      	lsls	r3, r3, #4
 8003988:	693a      	ldr	r2, [r7, #16]
 800398a:	4313      	orrs	r3, r2
 800398c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800398e:	697b      	ldr	r3, [r7, #20]
 8003990:	f023 030a 	bic.w	r3, r3, #10
 8003994:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003996:	697a      	ldr	r2, [r7, #20]
 8003998:	68bb      	ldr	r3, [r7, #8]
 800399a:	4313      	orrs	r3, r2
 800399c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	693a      	ldr	r2, [r7, #16]
 80039a2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	697a      	ldr	r2, [r7, #20]
 80039a8:	621a      	str	r2, [r3, #32]
}
 80039aa:	bf00      	nop
 80039ac:	371c      	adds	r7, #28
 80039ae:	46bd      	mov	sp, r7
 80039b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039b4:	4770      	bx	lr

080039b6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80039b6:	b480      	push	{r7}
 80039b8:	b087      	sub	sp, #28
 80039ba:	af00      	add	r7, sp, #0
 80039bc:	60f8      	str	r0, [r7, #12]
 80039be:	60b9      	str	r1, [r7, #8]
 80039c0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6a1b      	ldr	r3, [r3, #32]
 80039c6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	6a1b      	ldr	r3, [r3, #32]
 80039cc:	f023 0210 	bic.w	r2, r3, #16
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80039d4:	68fb      	ldr	r3, [r7, #12]
 80039d6:	699b      	ldr	r3, [r3, #24]
 80039d8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80039da:	693b      	ldr	r3, [r7, #16]
 80039dc:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80039e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	031b      	lsls	r3, r3, #12
 80039e6:	693a      	ldr	r2, [r7, #16]
 80039e8:	4313      	orrs	r3, r2
 80039ea:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80039f2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80039f4:	68bb      	ldr	r3, [r7, #8]
 80039f6:	011b      	lsls	r3, r3, #4
 80039f8:	697a      	ldr	r2, [r7, #20]
 80039fa:	4313      	orrs	r3, r2
 80039fc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	693a      	ldr	r2, [r7, #16]
 8003a02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	697a      	ldr	r2, [r7, #20]
 8003a08:	621a      	str	r2, [r3, #32]
}
 8003a0a:	bf00      	nop
 8003a0c:	371c      	adds	r7, #28
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a14:	4770      	bx	lr

08003a16 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003a16:	b480      	push	{r7}
 8003a18:	b085      	sub	sp, #20
 8003a1a:	af00      	add	r7, sp, #0
 8003a1c:	6078      	str	r0, [r7, #4]
 8003a1e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	689b      	ldr	r3, [r3, #8]
 8003a24:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003a2c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003a2e:	683a      	ldr	r2, [r7, #0]
 8003a30:	68fb      	ldr	r3, [r7, #12]
 8003a32:	4313      	orrs	r3, r2
 8003a34:	f043 0307 	orr.w	r3, r3, #7
 8003a38:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	68fa      	ldr	r2, [r7, #12]
 8003a3e:	609a      	str	r2, [r3, #8]
}
 8003a40:	bf00      	nop
 8003a42:	3714      	adds	r7, #20
 8003a44:	46bd      	mov	sp, r7
 8003a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a4a:	4770      	bx	lr

08003a4c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8003a4c:	b480      	push	{r7}
 8003a4e:	b087      	sub	sp, #28
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	60f8      	str	r0, [r7, #12]
 8003a54:	60b9      	str	r1, [r7, #8]
 8003a56:	607a      	str	r2, [r7, #4]
 8003a58:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8003a5a:	68fb      	ldr	r3, [r7, #12]
 8003a5c:	689b      	ldr	r3, [r3, #8]
 8003a5e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003a66:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003a68:	683b      	ldr	r3, [r7, #0]
 8003a6a:	021a      	lsls	r2, r3, #8
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	431a      	orrs	r2, r3
 8003a70:	68bb      	ldr	r3, [r7, #8]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	697a      	ldr	r2, [r7, #20]
 8003a76:	4313      	orrs	r3, r2
 8003a78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	697a      	ldr	r2, [r7, #20]
 8003a7e:	609a      	str	r2, [r3, #8]
}
 8003a80:	bf00      	nop
 8003a82:	371c      	adds	r7, #28
 8003a84:	46bd      	mov	sp, r7
 8003a86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a8a:	4770      	bx	lr

08003a8c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003a8c:	b480      	push	{r7}
 8003a8e:	b085      	sub	sp, #20
 8003a90:	af00      	add	r7, sp, #0
 8003a92:	6078      	str	r0, [r7, #4]
 8003a94:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003a9c:	2b01      	cmp	r3, #1
 8003a9e:	d101      	bne.n	8003aa4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003aa0:	2302      	movs	r3, #2
 8003aa2:	e050      	b.n	8003b46 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2201      	movs	r2, #1
 8003aa8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003aac:	687b      	ldr	r3, [r7, #4]
 8003aae:	2202      	movs	r2, #2
 8003ab0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	689b      	ldr	r3, [r3, #8]
 8003ac2:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003aca:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	68fa      	ldr	r2, [r7, #12]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	68fa      	ldr	r2, [r7, #12]
 8003adc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	4a1c      	ldr	r2, [pc, #112]	@ (8003b54 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003ae4:	4293      	cmp	r3, r2
 8003ae6:	d018      	beq.n	8003b1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003af0:	d013      	beq.n	8003b1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	681b      	ldr	r3, [r3, #0]
 8003af6:	4a18      	ldr	r2, [pc, #96]	@ (8003b58 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d00e      	beq.n	8003b1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4a16      	ldr	r2, [pc, #88]	@ (8003b5c <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8003b02:	4293      	cmp	r3, r2
 8003b04:	d009      	beq.n	8003b1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	4a15      	ldr	r2, [pc, #84]	@ (8003b60 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8003b0c:	4293      	cmp	r3, r2
 8003b0e:	d004      	beq.n	8003b1a <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	681b      	ldr	r3, [r3, #0]
 8003b14:	4a13      	ldr	r2, [pc, #76]	@ (8003b64 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	d10c      	bne.n	8003b34 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003b1a:	68bb      	ldr	r3, [r7, #8]
 8003b1c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003b20:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003b22:	683b      	ldr	r3, [r7, #0]
 8003b24:	685b      	ldr	r3, [r3, #4]
 8003b26:	68ba      	ldr	r2, [r7, #8]
 8003b28:	4313      	orrs	r3, r2
 8003b2a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	68ba      	ldr	r2, [r7, #8]
 8003b32:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	2201      	movs	r2, #1
 8003b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8003b44:	2300      	movs	r3, #0
}
 8003b46:	4618      	mov	r0, r3
 8003b48:	3714      	adds	r7, #20
 8003b4a:	46bd      	mov	sp, r7
 8003b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b50:	4770      	bx	lr
 8003b52:	bf00      	nop
 8003b54:	40010000 	.word	0x40010000
 8003b58:	40000400 	.word	0x40000400
 8003b5c:	40000800 	.word	0x40000800
 8003b60:	40000c00 	.word	0x40000c00
 8003b64:	40014000 	.word	0x40014000

08003b68 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8003b68:	b480      	push	{r7}
 8003b6a:	b083      	sub	sp, #12
 8003b6c:	af00      	add	r7, sp, #0
 8003b6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003b70:	bf00      	nop
 8003b72:	370c      	adds	r7, #12
 8003b74:	46bd      	mov	sp, r7
 8003b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7a:	4770      	bx	lr

08003b7c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003b7c:	b480      	push	{r7}
 8003b7e:	b083      	sub	sp, #12
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003b84:	bf00      	nop
 8003b86:	370c      	adds	r7, #12
 8003b88:	46bd      	mov	sp, r7
 8003b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b8e:	4770      	bx	lr

08003b90 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b085      	sub	sp, #20
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	4603      	mov	r3, r0
 8003b98:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8003b9a:	2300      	movs	r3, #0
 8003b9c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8003b9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8003ba2:	2b84      	cmp	r3, #132	@ 0x84
 8003ba4:	d005      	beq.n	8003bb2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8003ba6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	4413      	add	r3, r2
 8003bae:	3303      	adds	r3, #3
 8003bb0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8003bb2:	68fb      	ldr	r3, [r7, #12]
}
 8003bb4:	4618      	mov	r0, r3
 8003bb6:	3714      	adds	r7, #20
 8003bb8:	46bd      	mov	sp, r7
 8003bba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbe:	4770      	bx	lr

08003bc0 <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 8003bc0:	b480      	push	{r7}
 8003bc2:	b083      	sub	sp, #12
 8003bc4:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003bc6:	f3ef 8305 	mrs	r3, IPSR
 8003bca:	607b      	str	r3, [r7, #4]
  return(result);
 8003bcc:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	bf14      	ite	ne
 8003bd2:	2301      	movne	r3, #1
 8003bd4:	2300      	moveq	r3, #0
 8003bd6:	b2db      	uxtb	r3, r3
}
 8003bd8:	4618      	mov	r0, r3
 8003bda:	370c      	adds	r7, #12
 8003bdc:	46bd      	mov	sp, r7
 8003bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be2:	4770      	bx	lr

08003be4 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8003be4:	b580      	push	{r7, lr}
 8003be6:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8003be8:	f001 fb66 	bl	80052b8 <vTaskStartScheduler>
  
  return osOK;
 8003bec:	2300      	movs	r3, #0
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	bd80      	pop	{r7, pc}

08003bf2 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8003bf2:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003bf4:	b089      	sub	sp, #36	@ 0x24
 8003bf6:	af04      	add	r7, sp, #16
 8003bf8:	6078      	str	r0, [r7, #4]
 8003bfa:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	695b      	ldr	r3, [r3, #20]
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d020      	beq.n	8003c46 <osThreadCreate+0x54>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d01c      	beq.n	8003c46 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c0c:	687b      	ldr	r3, [r7, #4]
 8003c0e:	685c      	ldr	r4, [r3, #4]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	691e      	ldr	r6, [r3, #16]
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c1e:	4618      	mov	r0, r3
 8003c20:	f7ff ffb6 	bl	8003b90 <makeFreeRtosPriority>
 8003c24:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	695b      	ldr	r3, [r3, #20]
 8003c2a:	687a      	ldr	r2, [r7, #4]
 8003c2c:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c2e:	9202      	str	r2, [sp, #8]
 8003c30:	9301      	str	r3, [sp, #4]
 8003c32:	9100      	str	r1, [sp, #0]
 8003c34:	683b      	ldr	r3, [r7, #0]
 8003c36:	4632      	mov	r2, r6
 8003c38:	4629      	mov	r1, r5
 8003c3a:	4620      	mov	r0, r4
 8003c3c:	f001 f956 	bl	8004eec <xTaskCreateStatic>
 8003c40:	4603      	mov	r3, r0
 8003c42:	60fb      	str	r3, [r7, #12]
 8003c44:	e01c      	b.n	8003c80 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	685c      	ldr	r4, [r3, #4]
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c52:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8003c5a:	4618      	mov	r0, r3
 8003c5c:	f7ff ff98 	bl	8003b90 <makeFreeRtosPriority>
 8003c60:	4602      	mov	r2, r0
 8003c62:	f107 030c 	add.w	r3, r7, #12
 8003c66:	9301      	str	r3, [sp, #4]
 8003c68:	9200      	str	r2, [sp, #0]
 8003c6a:	683b      	ldr	r3, [r7, #0]
 8003c6c:	4632      	mov	r2, r6
 8003c6e:	4629      	mov	r1, r5
 8003c70:	4620      	mov	r0, r4
 8003c72:	f001 f99b 	bl	8004fac <xTaskCreate>
 8003c76:	4603      	mov	r3, r0
 8003c78:	2b01      	cmp	r3, #1
 8003c7a:	d001      	beq.n	8003c80 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8003c7c:	2300      	movs	r3, #0
 8003c7e:	e000      	b.n	8003c82 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8003c80:	68fb      	ldr	r3, [r7, #12]
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	3714      	adds	r7, #20
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003c8a <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b084      	sub	sp, #16
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d001      	beq.n	8003ca0 <osDelay+0x16>
 8003c9c:	68fb      	ldr	r3, [r7, #12]
 8003c9e:	e000      	b.n	8003ca2 <osDelay+0x18>
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	f001 fad2 	bl	800524c <vTaskDelay>
  
  return osOK;
 8003ca8:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8003caa:	4618      	mov	r0, r3
 8003cac:	3710      	adds	r7, #16
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	bd80      	pop	{r7, pc}

08003cb2 <osPoolCreate>:
* @param  pool_def      memory pool definition referenced with \ref osPool.
* @retval  memory pool ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osPoolCreate shall be consistent in every CMSIS-RTOS.
*/
osPoolId osPoolCreate (const osPoolDef_t *pool_def)
{
 8003cb2:	b580      	push	{r7, lr}
 8003cb4:	b086      	sub	sp, #24
 8003cb6:	af00      	add	r7, sp, #0
 8003cb8:	6078      	str	r0, [r7, #4]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  osPoolId thePool;
  int itemSize = 4 * ((pool_def->item_sz + 3) / 4);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
 8003cbe:	3303      	adds	r3, #3
 8003cc0:	f023 0303 	bic.w	r3, r3, #3
 8003cc4:	60fb      	str	r3, [r7, #12]
  uint32_t i;
  
  /* First have to allocate memory for the pool control block. */
 thePool = pvPortMalloc(sizeof(os_pool_cb_t));
 8003cc6:	2014      	movs	r0, #20
 8003cc8:	f002 fa78 	bl	80061bc <pvPortMalloc>
 8003ccc:	6178      	str	r0, [r7, #20]

  
  if (thePool) {
 8003cce:	697b      	ldr	r3, [r7, #20]
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d046      	beq.n	8003d62 <osPoolCreate+0xb0>
    thePool->pool_sz = pool_def->pool_sz;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	681a      	ldr	r2, [r3, #0]
 8003cd8:	697b      	ldr	r3, [r7, #20]
 8003cda:	609a      	str	r2, [r3, #8]
    thePool->item_sz = itemSize;
 8003cdc:	68fa      	ldr	r2, [r7, #12]
 8003cde:	697b      	ldr	r3, [r7, #20]
 8003ce0:	60da      	str	r2, [r3, #12]
    thePool->currentIndex = 0;
 8003ce2:	697b      	ldr	r3, [r7, #20]
 8003ce4:	2200      	movs	r2, #0
 8003ce6:	611a      	str	r2, [r3, #16]
    
    /* Memory for markers */
    thePool->markers = pvPortMalloc(pool_def->pool_sz);
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	681b      	ldr	r3, [r3, #0]
 8003cec:	4618      	mov	r0, r3
 8003cee:	f002 fa65 	bl	80061bc <pvPortMalloc>
 8003cf2:	4602      	mov	r2, r0
 8003cf4:	697b      	ldr	r3, [r7, #20]
 8003cf6:	605a      	str	r2, [r3, #4]
   
    if (thePool->markers) {
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	685b      	ldr	r3, [r3, #4]
 8003cfc:	2b00      	cmp	r3, #0
 8003cfe:	d02b      	beq.n	8003d58 <osPoolCreate+0xa6>
      /* Now allocate the pool itself. */
     thePool->pool = pvPortMalloc(pool_def->pool_sz * itemSize);
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	68fa      	ldr	r2, [r7, #12]
 8003d06:	fb02 f303 	mul.w	r3, r2, r3
 8003d0a:	4618      	mov	r0, r3
 8003d0c:	f002 fa56 	bl	80061bc <pvPortMalloc>
 8003d10:	4602      	mov	r2, r0
 8003d12:	697b      	ldr	r3, [r7, #20]
 8003d14:	601a      	str	r2, [r3, #0]
      
      if (thePool->pool) {
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	2b00      	cmp	r3, #0
 8003d1c:	d011      	beq.n	8003d42 <osPoolCreate+0x90>
        for (i = 0; i < pool_def->pool_sz; i++) {
 8003d1e:	2300      	movs	r3, #0
 8003d20:	613b      	str	r3, [r7, #16]
 8003d22:	e008      	b.n	8003d36 <osPoolCreate+0x84>
          thePool->markers[i] = 0;
 8003d24:	697b      	ldr	r3, [r7, #20]
 8003d26:	685a      	ldr	r2, [r3, #4]
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	4413      	add	r3, r2
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	701a      	strb	r2, [r3, #0]
        for (i = 0; i < pool_def->pool_sz; i++) {
 8003d30:	693b      	ldr	r3, [r7, #16]
 8003d32:	3301      	adds	r3, #1
 8003d34:	613b      	str	r3, [r7, #16]
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	681b      	ldr	r3, [r3, #0]
 8003d3a:	693a      	ldr	r2, [r7, #16]
 8003d3c:	429a      	cmp	r2, r3
 8003d3e:	d3f1      	bcc.n	8003d24 <osPoolCreate+0x72>
 8003d40:	e00f      	b.n	8003d62 <osPoolCreate+0xb0>
        }
      }
      else {
        vPortFree(thePool->markers);
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f002 fb06 	bl	8006358 <vPortFree>
        vPortFree(thePool);
 8003d4c:	6978      	ldr	r0, [r7, #20]
 8003d4e:	f002 fb03 	bl	8006358 <vPortFree>
        thePool = NULL;
 8003d52:	2300      	movs	r3, #0
 8003d54:	617b      	str	r3, [r7, #20]
 8003d56:	e004      	b.n	8003d62 <osPoolCreate+0xb0>
      }
    }
    else {
      vPortFree(thePool);
 8003d58:	6978      	ldr	r0, [r7, #20]
 8003d5a:	f002 fafd 	bl	8006358 <vPortFree>
      thePool = NULL;
 8003d5e:	2300      	movs	r3, #0
 8003d60:	617b      	str	r3, [r7, #20]
    }
  }

  return thePool;
 8003d62:	697b      	ldr	r3, [r7, #20]
 
#else
  return NULL;
#endif
}
 8003d64:	4618      	mov	r0, r3
 8003d66:	3718      	adds	r7, #24
 8003d68:	46bd      	mov	sp, r7
 8003d6a:	bd80      	pop	{r7, pc}

08003d6c <osPoolAlloc>:
* @param pool_id       memory pool ID obtain referenced with \ref osPoolCreate.
* @retval  address of the allocated memory block or NULL in case of no memory available.
* @note   MUST REMAIN UNCHANGED: \b osPoolAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osPoolAlloc (osPoolId pool_id)
{
 8003d6c:	b580      	push	{r7, lr}
 8003d6e:	b08a      	sub	sp, #40	@ 0x28
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	6078      	str	r0, [r7, #4]
  int dummy = 0;
 8003d74:	2300      	movs	r3, #0
 8003d76:	627b      	str	r3, [r7, #36]	@ 0x24
  void *p = NULL;
 8003d78:	2300      	movs	r3, #0
 8003d7a:	623b      	str	r3, [r7, #32]
  uint32_t i;
  uint32_t index;
  
  if (inHandlerMode()) {
 8003d7c:	f7ff ff20 	bl	8003bc0 <inHandlerMode>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d00e      	beq.n	8003da4 <osPoolAlloc+0x38>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003d86:	f3ef 8211 	mrs	r2, BASEPRI
 8003d8a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d8e:	f383 8811 	msr	BASEPRI, r3
 8003d92:	f3bf 8f6f 	isb	sy
 8003d96:	f3bf 8f4f 	dsb	sy
 8003d9a:	617a      	str	r2, [r7, #20]
 8003d9c:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003d9e:	697b      	ldr	r3, [r7, #20]
    dummy = portSET_INTERRUPT_MASK_FROM_ISR();
 8003da0:	627b      	str	r3, [r7, #36]	@ 0x24
 8003da2:	e001      	b.n	8003da8 <osPoolAlloc+0x3c>
  }
  else {
    vPortEnterCritical();
 8003da4:	f002 f8e8 	bl	8005f78 <vPortEnterCritical>
  }
  
  for (i = 0; i < pool_id->pool_sz; i++) {
 8003da8:	2300      	movs	r3, #0
 8003daa:	61fb      	str	r3, [r7, #28]
 8003dac:	e029      	b.n	8003e02 <osPoolAlloc+0x96>
    index = (pool_id->currentIndex + i) % pool_id->pool_sz;
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	691a      	ldr	r2, [r3, #16]
 8003db2:	69fb      	ldr	r3, [r7, #28]
 8003db4:	4413      	add	r3, r2
 8003db6:	687a      	ldr	r2, [r7, #4]
 8003db8:	6892      	ldr	r2, [r2, #8]
 8003dba:	fbb3 f1f2 	udiv	r1, r3, r2
 8003dbe:	fb01 f202 	mul.w	r2, r1, r2
 8003dc2:	1a9b      	subs	r3, r3, r2
 8003dc4:	61bb      	str	r3, [r7, #24]
    
    if (pool_id->markers[index] == 0) {
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	685a      	ldr	r2, [r3, #4]
 8003dca:	69bb      	ldr	r3, [r7, #24]
 8003dcc:	4413      	add	r3, r2
 8003dce:	781b      	ldrb	r3, [r3, #0]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d113      	bne.n	8003dfc <osPoolAlloc+0x90>
      pool_id->markers[index] = 1;
 8003dd4:	687b      	ldr	r3, [r7, #4]
 8003dd6:	685a      	ldr	r2, [r3, #4]
 8003dd8:	69bb      	ldr	r3, [r7, #24]
 8003dda:	4413      	add	r3, r2
 8003ddc:	2201      	movs	r2, #1
 8003dde:	701a      	strb	r2, [r3, #0]
      p = (void *)((uint32_t)(pool_id->pool) + (index * pool_id->item_sz));
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	4619      	mov	r1, r3
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	68db      	ldr	r3, [r3, #12]
 8003dea:	69ba      	ldr	r2, [r7, #24]
 8003dec:	fb02 f303 	mul.w	r3, r2, r3
 8003df0:	440b      	add	r3, r1
 8003df2:	623b      	str	r3, [r7, #32]
      pool_id->currentIndex = index;
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69ba      	ldr	r2, [r7, #24]
 8003df8:	611a      	str	r2, [r3, #16]
      break;
 8003dfa:	e007      	b.n	8003e0c <osPoolAlloc+0xa0>
  for (i = 0; i < pool_id->pool_sz; i++) {
 8003dfc:	69fb      	ldr	r3, [r7, #28]
 8003dfe:	3301      	adds	r3, #1
 8003e00:	61fb      	str	r3, [r7, #28]
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	689b      	ldr	r3, [r3, #8]
 8003e06:	69fa      	ldr	r2, [r7, #28]
 8003e08:	429a      	cmp	r2, r3
 8003e0a:	d3d0      	bcc.n	8003dae <osPoolAlloc+0x42>
    }
  }
  
  if (inHandlerMode()) {
 8003e0c:	f7ff fed8 	bl	8003bc0 <inHandlerMode>
 8003e10:	4603      	mov	r3, r0
 8003e12:	2b00      	cmp	r3, #0
 8003e14:	d005      	beq.n	8003e22 <osPoolAlloc+0xb6>
    portCLEAR_INTERRUPT_MASK_FROM_ISR(dummy);
 8003e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e18:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003e1a:	68fb      	ldr	r3, [r7, #12]
 8003e1c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003e20:	e001      	b.n	8003e26 <osPoolAlloc+0xba>
  }
  else {
    vPortExitCritical();
 8003e22:	f002 f8db 	bl	8005fdc <vPortExitCritical>
  }
  
  return p;
 8003e26:	6a3b      	ldr	r3, [r7, #32]
}
 8003e28:	4618      	mov	r0, r3
 8003e2a:	3728      	adds	r7, #40	@ 0x28
 8003e2c:	46bd      	mov	sp, r7
 8003e2e:	bd80      	pop	{r7, pc}

08003e30 <osPoolFree>:
* @param  block         address of the allocated memory block that is returned to the memory pool.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osPoolFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osPoolFree (osPoolId pool_id, void *block)
{
 8003e30:	b480      	push	{r7}
 8003e32:	b085      	sub	sp, #20
 8003e34:	af00      	add	r7, sp, #0
 8003e36:	6078      	str	r0, [r7, #4]
 8003e38:	6039      	str	r1, [r7, #0]
  uint32_t index;
  
  if (pool_id == NULL) {
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d101      	bne.n	8003e44 <osPoolFree+0x14>
    return osErrorParameter;
 8003e40:	2380      	movs	r3, #128	@ 0x80
 8003e42:	e030      	b.n	8003ea6 <osPoolFree+0x76>
  }
  
  if (block == NULL) {
 8003e44:	683b      	ldr	r3, [r7, #0]
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <osPoolFree+0x1e>
    return osErrorParameter;
 8003e4a:	2380      	movs	r3, #128	@ 0x80
 8003e4c:	e02b      	b.n	8003ea6 <osPoolFree+0x76>
  }
  
  if (block < pool_id->pool) {
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	683a      	ldr	r2, [r7, #0]
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d201      	bcs.n	8003e5c <osPoolFree+0x2c>
    return osErrorParameter;
 8003e58:	2380      	movs	r3, #128	@ 0x80
 8003e5a:	e024      	b.n	8003ea6 <osPoolFree+0x76>
  }
  
  index = (uint32_t)block - (uint32_t)(pool_id->pool);
 8003e5c:	683b      	ldr	r3, [r7, #0]
 8003e5e:	687a      	ldr	r2, [r7, #4]
 8003e60:	6812      	ldr	r2, [r2, #0]
 8003e62:	1a9b      	subs	r3, r3, r2
 8003e64:	60fb      	str	r3, [r7, #12]
  if (index % pool_id->item_sz) {
 8003e66:	687b      	ldr	r3, [r7, #4]
 8003e68:	68da      	ldr	r2, [r3, #12]
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	fbb3 f1f2 	udiv	r1, r3, r2
 8003e70:	fb01 f202 	mul.w	r2, r1, r2
 8003e74:	1a9b      	subs	r3, r3, r2
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <osPoolFree+0x4e>
    return osErrorParameter;
 8003e7a:	2380      	movs	r3, #128	@ 0x80
 8003e7c:	e013      	b.n	8003ea6 <osPoolFree+0x76>
  }
  index = index / pool_id->item_sz;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	68fa      	ldr	r2, [r7, #12]
 8003e84:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e88:	60fb      	str	r3, [r7, #12]
  if (index >= pool_id->pool_sz) {
 8003e8a:	687b      	ldr	r3, [r7, #4]
 8003e8c:	689b      	ldr	r3, [r3, #8]
 8003e8e:	68fa      	ldr	r2, [r7, #12]
 8003e90:	429a      	cmp	r2, r3
 8003e92:	d301      	bcc.n	8003e98 <osPoolFree+0x68>
    return osErrorParameter;
 8003e94:	2380      	movs	r3, #128	@ 0x80
 8003e96:	e006      	b.n	8003ea6 <osPoolFree+0x76>
  }
  
  pool_id->markers[index] = 0;
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	685a      	ldr	r2, [r3, #4]
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	4413      	add	r3, r2
 8003ea0:	2200      	movs	r2, #0
 8003ea2:	701a      	strb	r2, [r3, #0]
  
  return osOK;
 8003ea4:	2300      	movs	r3, #0
}
 8003ea6:	4618      	mov	r0, r3
 8003ea8:	3714      	adds	r7, #20
 8003eaa:	46bd      	mov	sp, r7
 8003eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eb0:	4770      	bx	lr

08003eb2 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 8003eb2:	b590      	push	{r4, r7, lr}
 8003eb4:	b085      	sub	sp, #20
 8003eb6:	af02      	add	r7, sp, #8
 8003eb8:	6078      	str	r0, [r7, #4]
 8003eba:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d011      	beq.n	8003ee8 <osMessageCreate+0x36>
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	68db      	ldr	r3, [r3, #12]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d00d      	beq.n	8003ee8 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	6818      	ldr	r0, [r3, #0]
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	6859      	ldr	r1, [r3, #4]
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	689a      	ldr	r2, [r3, #8]
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	68db      	ldr	r3, [r3, #12]
 8003edc:	2400      	movs	r4, #0
 8003ede:	9400      	str	r4, [sp, #0]
 8003ee0:	f000 fb18 	bl	8004514 <xQueueGenericCreateStatic>
 8003ee4:	4603      	mov	r3, r0
 8003ee6:	e008      	b.n	8003efa <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	6818      	ldr	r0, [r3, #0]
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	685b      	ldr	r3, [r3, #4]
 8003ef0:	2200      	movs	r2, #0
 8003ef2:	4619      	mov	r1, r3
 8003ef4:	f000 fb8b 	bl	800460e <xQueueGenericCreate>
 8003ef8:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	370c      	adds	r7, #12
 8003efe:	46bd      	mov	sp, r7
 8003f00:	bd90      	pop	{r4, r7, pc}
	...

08003f04 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b086      	sub	sp, #24
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	60f8      	str	r0, [r7, #12]
 8003f0c:	60b9      	str	r1, [r7, #8]
 8003f0e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 8003f10:	2300      	movs	r3, #0
 8003f12:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d101      	bne.n	8003f22 <osMessagePut+0x1e>
    ticks = 1;
 8003f1e:	2301      	movs	r3, #1
 8003f20:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 8003f22:	f7ff fe4d 	bl	8003bc0 <inHandlerMode>
 8003f26:	4603      	mov	r3, r0
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d018      	beq.n	8003f5e <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 8003f2c:	f107 0210 	add.w	r2, r7, #16
 8003f30:	f107 0108 	add.w	r1, r7, #8
 8003f34:	2300      	movs	r3, #0
 8003f36:	68f8      	ldr	r0, [r7, #12]
 8003f38:	f000 fcc6 	bl	80048c8 <xQueueGenericSendFromISR>
 8003f3c:	4603      	mov	r3, r0
 8003f3e:	2b01      	cmp	r3, #1
 8003f40:	d001      	beq.n	8003f46 <osMessagePut+0x42>
      return osErrorOS;
 8003f42:	23ff      	movs	r3, #255	@ 0xff
 8003f44:	e018      	b.n	8003f78 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8003f46:	693b      	ldr	r3, [r7, #16]
 8003f48:	2b00      	cmp	r3, #0
 8003f4a:	d014      	beq.n	8003f76 <osMessagePut+0x72>
 8003f4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003f80 <osMessagePut+0x7c>)
 8003f4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f52:	601a      	str	r2, [r3, #0]
 8003f54:	f3bf 8f4f 	dsb	sy
 8003f58:	f3bf 8f6f 	isb	sy
 8003f5c:	e00b      	b.n	8003f76 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 8003f5e:	f107 0108 	add.w	r1, r7, #8
 8003f62:	2300      	movs	r3, #0
 8003f64:	697a      	ldr	r2, [r7, #20]
 8003f66:	68f8      	ldr	r0, [r7, #12]
 8003f68:	f000 fbac 	bl	80046c4 <xQueueGenericSend>
 8003f6c:	4603      	mov	r3, r0
 8003f6e:	2b01      	cmp	r3, #1
 8003f70:	d001      	beq.n	8003f76 <osMessagePut+0x72>
      return osErrorOS;
 8003f72:	23ff      	movs	r3, #255	@ 0xff
 8003f74:	e000      	b.n	8003f78 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 8003f76:	2300      	movs	r3, #0
}
 8003f78:	4618      	mov	r0, r3
 8003f7a:	3718      	adds	r7, #24
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}
 8003f80:	e000ed04 	.word	0xe000ed04

08003f84 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 8003f84:	b590      	push	{r4, r7, lr}
 8003f86:	b08b      	sub	sp, #44	@ 0x2c
 8003f88:	af00      	add	r7, sp, #0
 8003f8a:	60f8      	str	r0, [r7, #12]
 8003f8c:	60b9      	str	r1, [r7, #8]
 8003f8e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 8003f90:	68bb      	ldr	r3, [r7, #8]
 8003f92:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 8003f94:	2300      	movs	r3, #0
 8003f96:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 8003f98:	68bb      	ldr	r3, [r7, #8]
 8003f9a:	2b00      	cmp	r3, #0
 8003f9c:	d10a      	bne.n	8003fb4 <osMessageGet+0x30>
    event.status = osErrorParameter;
 8003f9e:	2380      	movs	r3, #128	@ 0x80
 8003fa0:	617b      	str	r3, [r7, #20]
    return event;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
 8003fa4:	461c      	mov	r4, r3
 8003fa6:	f107 0314 	add.w	r3, r7, #20
 8003faa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8003fae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8003fb2:	e054      	b.n	800405e <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 8003fb4:	2300      	movs	r3, #0
 8003fb6:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 8003fb8:	2300      	movs	r3, #0
 8003fba:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fc2:	d103      	bne.n	8003fcc <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 8003fc4:	f04f 33ff 	mov.w	r3, #4294967295
 8003fc8:	627b      	str	r3, [r7, #36]	@ 0x24
 8003fca:	e009      	b.n	8003fe0 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2b00      	cmp	r3, #0
 8003fd0:	d006      	beq.n	8003fe0 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8003fd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d101      	bne.n	8003fe0 <osMessageGet+0x5c>
      ticks = 1;
 8003fdc:	2301      	movs	r3, #1
 8003fde:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 8003fe0:	f7ff fdee 	bl	8003bc0 <inHandlerMode>
 8003fe4:	4603      	mov	r3, r0
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d01c      	beq.n	8004024 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 8003fea:	f107 0220 	add.w	r2, r7, #32
 8003fee:	f107 0314 	add.w	r3, r7, #20
 8003ff2:	3304      	adds	r3, #4
 8003ff4:	4619      	mov	r1, r3
 8003ff6:	68b8      	ldr	r0, [r7, #8]
 8003ff8:	f000 fde6 	bl	8004bc8 <xQueueReceiveFromISR>
 8003ffc:	4603      	mov	r3, r0
 8003ffe:	2b01      	cmp	r3, #1
 8004000:	d102      	bne.n	8004008 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 8004002:	2310      	movs	r3, #16
 8004004:	617b      	str	r3, [r7, #20]
 8004006:	e001      	b.n	800400c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 8004008:	2300      	movs	r3, #0
 800400a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800400c:	6a3b      	ldr	r3, [r7, #32]
 800400e:	2b00      	cmp	r3, #0
 8004010:	d01d      	beq.n	800404e <osMessageGet+0xca>
 8004012:	4b15      	ldr	r3, [pc, #84]	@ (8004068 <osMessageGet+0xe4>)
 8004014:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004018:	601a      	str	r2, [r3, #0]
 800401a:	f3bf 8f4f 	dsb	sy
 800401e:	f3bf 8f6f 	isb	sy
 8004022:	e014      	b.n	800404e <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 8004024:	f107 0314 	add.w	r3, r7, #20
 8004028:	3304      	adds	r3, #4
 800402a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800402c:	4619      	mov	r1, r3
 800402e:	68b8      	ldr	r0, [r7, #8]
 8004030:	f000 fce8 	bl	8004a04 <xQueueReceive>
 8004034:	4603      	mov	r3, r0
 8004036:	2b01      	cmp	r3, #1
 8004038:	d102      	bne.n	8004040 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800403a:	2310      	movs	r3, #16
 800403c:	617b      	str	r3, [r7, #20]
 800403e:	e006      	b.n	800404e <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004040:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004042:	2b00      	cmp	r3, #0
 8004044:	d101      	bne.n	800404a <osMessageGet+0xc6>
 8004046:	2300      	movs	r3, #0
 8004048:	e000      	b.n	800404c <osMessageGet+0xc8>
 800404a:	2340      	movs	r3, #64	@ 0x40
 800404c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800404e:	68fb      	ldr	r3, [r7, #12]
 8004050:	461c      	mov	r4, r3
 8004052:	f107 0314 	add.w	r3, r7, #20
 8004056:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800405a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800405e:	68f8      	ldr	r0, [r7, #12]
 8004060:	372c      	adds	r7, #44	@ 0x2c
 8004062:	46bd      	mov	sp, r7
 8004064:	bd90      	pop	{r4, r7, pc}
 8004066:	bf00      	nop
 8004068:	e000ed04 	.word	0xe000ed04

0800406c <osMailCreate>:
* @param   thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval mail queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMailCreate shall be consistent in every CMSIS-RTOS.
*/
osMailQId osMailCreate (const osMailQDef_t *queue_def, osThreadId thread_id)
{
 800406c:	b590      	push	{r4, r7, lr}
 800406e:	b087      	sub	sp, #28
 8004070:	af00      	add	r7, sp, #0
 8004072:	6078      	str	r0, [r7, #4]
 8004074:	6039      	str	r1, [r7, #0]
#if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
  (void) thread_id;
  
  osPoolDef_t pool_def = {queue_def->queue_sz, queue_def->item_sz, NULL};
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	681b      	ldr	r3, [r3, #0]
 800407a:	60fb      	str	r3, [r7, #12]
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	685b      	ldr	r3, [r3, #4]
 8004080:	613b      	str	r3, [r7, #16]
 8004082:	2300      	movs	r3, #0
 8004084:	617b      	str	r3, [r7, #20]
  
  /* Create a mail queue control block */

  *(queue_def->cb) = pvPortMalloc(sizeof(struct os_mailQ_cb));
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	689c      	ldr	r4, [r3, #8]
 800408a:	200c      	movs	r0, #12
 800408c:	f002 f896 	bl	80061bc <pvPortMalloc>
 8004090:	4603      	mov	r3, r0
 8004092:	6023      	str	r3, [r4, #0]

  if (*(queue_def->cb) == NULL) {
 8004094:	687b      	ldr	r3, [r7, #4]
 8004096:	689b      	ldr	r3, [r3, #8]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	2b00      	cmp	r3, #0
 800409c:	d101      	bne.n	80040a2 <osMailCreate+0x36>
    return NULL;
 800409e:	2300      	movs	r3, #0
 80040a0:	e038      	b.n	8004114 <osMailCreate+0xa8>
  }
  (*(queue_def->cb))->queue_def = queue_def;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	689b      	ldr	r3, [r3, #8]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	687a      	ldr	r2, [r7, #4]
 80040aa:	601a      	str	r2, [r3, #0]
  
  /* Create a queue in FreeRTOS */
  (*(queue_def->cb))->handle = xQueueCreate(queue_def->queue_sz, sizeof(void *));
 80040ac:	687b      	ldr	r3, [r7, #4]
 80040ae:	6818      	ldr	r0, [r3, #0]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	689b      	ldr	r3, [r3, #8]
 80040b4:	681c      	ldr	r4, [r3, #0]
 80040b6:	2200      	movs	r2, #0
 80040b8:	2104      	movs	r1, #4
 80040ba:	f000 faa8 	bl	800460e <xQueueGenericCreate>
 80040be:	4603      	mov	r3, r0
 80040c0:	6063      	str	r3, [r4, #4]


  if ((*(queue_def->cb))->handle == NULL) {
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	2b00      	cmp	r3, #0
 80040cc:	d107      	bne.n	80040de <osMailCreate+0x72>
    vPortFree(*(queue_def->cb));
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	4618      	mov	r0, r3
 80040d6:	f002 f93f 	bl	8006358 <vPortFree>
    return NULL;
 80040da:	2300      	movs	r3, #0
 80040dc:	e01a      	b.n	8004114 <osMailCreate+0xa8>
  }
  
  /* Create a mail pool */
  (*(queue_def->cb))->pool = osPoolCreate(&pool_def);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	689b      	ldr	r3, [r3, #8]
 80040e2:	681c      	ldr	r4, [r3, #0]
 80040e4:	f107 030c 	add.w	r3, r7, #12
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff fde2 	bl	8003cb2 <osPoolCreate>
 80040ee:	4603      	mov	r3, r0
 80040f0:	60a3      	str	r3, [r4, #8]
  if ((*(queue_def->cb))->pool == NULL) {
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	689b      	ldr	r3, [r3, #8]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	689b      	ldr	r3, [r3, #8]
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d107      	bne.n	800410e <osMailCreate+0xa2>
    //TODO: Delete queue. How to do it in FreeRTOS?
    vPortFree(*(queue_def->cb));
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	689b      	ldr	r3, [r3, #8]
 8004102:	681b      	ldr	r3, [r3, #0]
 8004104:	4618      	mov	r0, r3
 8004106:	f002 f927 	bl	8006358 <vPortFree>
    return NULL;
 800410a:	2300      	movs	r3, #0
 800410c:	e002      	b.n	8004114 <osMailCreate+0xa8>
  }
  
  return *(queue_def->cb);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	689b      	ldr	r3, [r3, #8]
 8004112:	681b      	ldr	r3, [r3, #0]
#else
  return NULL;
#endif
}
 8004114:	4618      	mov	r0, r3
 8004116:	371c      	adds	r7, #28
 8004118:	46bd      	mov	sp, r7
 800411a:	bd90      	pop	{r4, r7, pc}

0800411c <osMailAlloc>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval pointer to memory block that can be filled with mail or NULL in case error.
* @note   MUST REMAIN UNCHANGED: \b osMailAlloc shall be consistent in every CMSIS-RTOS.
*/
void *osMailAlloc (osMailQId queue_id, uint32_t millisec)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b084      	sub	sp, #16
 8004120:	af00      	add	r7, sp, #0
 8004122:	6078      	str	r0, [r7, #4]
 8004124:	6039      	str	r1, [r7, #0]
  (void) millisec;
  void *p;
  
  
  if (queue_id == NULL) {
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	2b00      	cmp	r3, #0
 800412a:	d101      	bne.n	8004130 <osMailAlloc+0x14>
    return NULL;
 800412c:	2300      	movs	r3, #0
 800412e:	e006      	b.n	800413e <osMailAlloc+0x22>
  }
  
  p = osPoolAlloc(queue_id->pool);
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	689b      	ldr	r3, [r3, #8]
 8004134:	4618      	mov	r0, r3
 8004136:	f7ff fe19 	bl	8003d6c <osPoolAlloc>
 800413a:	60f8      	str	r0, [r7, #12]
  
  return p;
 800413c:	68fb      	ldr	r3, [r7, #12]
}
 800413e:	4618      	mov	r0, r3
 8004140:	3710      	adds	r7, #16
 8004142:	46bd      	mov	sp, r7
 8004144:	bd80      	pop	{r7, pc}
	...

08004148 <osMailPut>:
* @param  mail          memory block previously allocated with \ref osMailAlloc or \ref osMailCAlloc.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailPut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailPut (osMailQId queue_id, void *mail)
{
 8004148:	b580      	push	{r7, lr}
 800414a:	b084      	sub	sp, #16
 800414c:	af00      	add	r7, sp, #0
 800414e:	6078      	str	r0, [r7, #4]
 8004150:	6039      	str	r1, [r7, #0]
  portBASE_TYPE taskWoken;
  
  
  if (queue_id == NULL) {
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2b00      	cmp	r3, #0
 8004156:	d101      	bne.n	800415c <osMailPut+0x14>
    return osErrorParameter;
 8004158:	2380      	movs	r3, #128	@ 0x80
 800415a:	e02c      	b.n	80041b6 <osMailPut+0x6e>
  }
  
  taskWoken = pdFALSE;
 800415c:	2300      	movs	r3, #0
 800415e:	60fb      	str	r3, [r7, #12]
  
  if (inHandlerMode()) {
 8004160:	f7ff fd2e 	bl	8003bc0 <inHandlerMode>
 8004164:	4603      	mov	r3, r0
 8004166:	2b00      	cmp	r3, #0
 8004168:	d018      	beq.n	800419c <osMailPut+0x54>
    if (xQueueSendFromISR(queue_id->handle, &mail, &taskWoken) != pdTRUE) {
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	6858      	ldr	r0, [r3, #4]
 800416e:	f107 020c 	add.w	r2, r7, #12
 8004172:	4639      	mov	r1, r7
 8004174:	2300      	movs	r3, #0
 8004176:	f000 fba7 	bl	80048c8 <xQueueGenericSendFromISR>
 800417a:	4603      	mov	r3, r0
 800417c:	2b01      	cmp	r3, #1
 800417e:	d001      	beq.n	8004184 <osMailPut+0x3c>
      return osErrorOS;
 8004180:	23ff      	movs	r3, #255	@ 0xff
 8004182:	e018      	b.n	80041b6 <osMailPut+0x6e>
    }
    portEND_SWITCHING_ISR(taskWoken);
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	2b00      	cmp	r3, #0
 8004188:	d014      	beq.n	80041b4 <osMailPut+0x6c>
 800418a:	4b0d      	ldr	r3, [pc, #52]	@ (80041c0 <osMailPut+0x78>)
 800418c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004190:	601a      	str	r2, [r3, #0]
 8004192:	f3bf 8f4f 	dsb	sy
 8004196:	f3bf 8f6f 	isb	sy
 800419a:	e00b      	b.n	80041b4 <osMailPut+0x6c>
  }
  else {
    if (xQueueSend(queue_id->handle, &mail, 0) != pdTRUE) { 
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	6858      	ldr	r0, [r3, #4]
 80041a0:	4639      	mov	r1, r7
 80041a2:	2300      	movs	r3, #0
 80041a4:	2200      	movs	r2, #0
 80041a6:	f000 fa8d 	bl	80046c4 <xQueueGenericSend>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d001      	beq.n	80041b4 <osMailPut+0x6c>
      return osErrorOS;
 80041b0:	23ff      	movs	r3, #255	@ 0xff
 80041b2:	e000      	b.n	80041b6 <osMailPut+0x6e>
    }
  }
  
  return osOK;
 80041b4:	2300      	movs	r3, #0
}
 80041b6:	4618      	mov	r0, r3
 80041b8:	3710      	adds	r7, #16
 80041ba:	46bd      	mov	sp, r7
 80041bc:	bd80      	pop	{r7, pc}
 80041be:	bf00      	nop
 80041c0:	e000ed04 	.word	0xe000ed04

080041c4 <osMailGet>:
* @param millisec    timeout value or 0 in case of no time-out
* @retval event that contains mail information or error code.
* @note   MUST REMAIN UNCHANGED: \b osMailGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMailGet (osMailQId queue_id, uint32_t millisec)
{
 80041c4:	b590      	push	{r4, r7, lr}
 80041c6:	b08b      	sub	sp, #44	@ 0x2c
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.mail_id = queue_id;
 80041d0:	68bb      	ldr	r3, [r7, #8]
 80041d2:	61fb      	str	r3, [r7, #28]
  
  if (queue_id == NULL) {
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d10a      	bne.n	80041f0 <osMailGet+0x2c>
    event.status = osErrorParameter;
 80041da:	2380      	movs	r3, #128	@ 0x80
 80041dc:	617b      	str	r3, [r7, #20]
    return event;
 80041de:	68fb      	ldr	r3, [r7, #12]
 80041e0:	461c      	mov	r4, r3
 80041e2:	f107 0314 	add.w	r3, r7, #20
 80041e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80041ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80041ee:	e056      	b.n	800429e <osMailGet+0xda>
  }
  
  taskWoken = pdFALSE;
 80041f0:	2300      	movs	r3, #0
 80041f2:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 80041f4:	2300      	movs	r3, #0
 80041f6:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80041fe:	d103      	bne.n	8004208 <osMailGet+0x44>
    ticks = portMAX_DELAY;
 8004200:	f04f 33ff 	mov.w	r3, #4294967295
 8004204:	627b      	str	r3, [r7, #36]	@ 0x24
 8004206:	e009      	b.n	800421c <osMailGet+0x58>
  }
  else if (millisec != 0) {
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	2b00      	cmp	r3, #0
 800420c:	d006      	beq.n	800421c <osMailGet+0x58>
    ticks = millisec / portTICK_PERIOD_MS;
 800420e:	687b      	ldr	r3, [r7, #4]
 8004210:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 8004212:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004214:	2b00      	cmp	r3, #0
 8004216:	d101      	bne.n	800421c <osMailGet+0x58>
      ticks = 1;
 8004218:	2301      	movs	r3, #1
 800421a:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800421c:	f7ff fcd0 	bl	8003bc0 <inHandlerMode>
 8004220:	4603      	mov	r3, r0
 8004222:	2b00      	cmp	r3, #0
 8004224:	d01d      	beq.n	8004262 <osMailGet+0x9e>
    if (xQueueReceiveFromISR(queue_id->handle, &event.value.p, &taskWoken) == pdTRUE) {
 8004226:	68bb      	ldr	r3, [r7, #8]
 8004228:	6858      	ldr	r0, [r3, #4]
 800422a:	f107 0220 	add.w	r2, r7, #32
 800422e:	f107 0314 	add.w	r3, r7, #20
 8004232:	3304      	adds	r3, #4
 8004234:	4619      	mov	r1, r3
 8004236:	f000 fcc7 	bl	8004bc8 <xQueueReceiveFromISR>
 800423a:	4603      	mov	r3, r0
 800423c:	2b01      	cmp	r3, #1
 800423e:	d102      	bne.n	8004246 <osMailGet+0x82>
      /* We have mail */
      event.status = osEventMail;
 8004240:	2320      	movs	r3, #32
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	e001      	b.n	800424a <osMailGet+0x86>
    }
    else {
      event.status = osOK;
 8004246:	2300      	movs	r3, #0
 8004248:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800424a:	6a3b      	ldr	r3, [r7, #32]
 800424c:	2b00      	cmp	r3, #0
 800424e:	d01e      	beq.n	800428e <osMailGet+0xca>
 8004250:	4b15      	ldr	r3, [pc, #84]	@ (80042a8 <osMailGet+0xe4>)
 8004252:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004256:	601a      	str	r2, [r3, #0]
 8004258:	f3bf 8f4f 	dsb	sy
 800425c:	f3bf 8f6f 	isb	sy
 8004260:	e015      	b.n	800428e <osMailGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id->handle, &event.value.p, ticks) == pdTRUE) {
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	6858      	ldr	r0, [r3, #4]
 8004266:	f107 0314 	add.w	r3, r7, #20
 800426a:	3304      	adds	r3, #4
 800426c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800426e:	4619      	mov	r1, r3
 8004270:	f000 fbc8 	bl	8004a04 <xQueueReceive>
 8004274:	4603      	mov	r3, r0
 8004276:	2b01      	cmp	r3, #1
 8004278:	d102      	bne.n	8004280 <osMailGet+0xbc>
      /* We have mail */
      event.status = osEventMail;
 800427a:	2320      	movs	r3, #32
 800427c:	617b      	str	r3, [r7, #20]
 800427e:	e006      	b.n	800428e <osMailGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 8004280:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004282:	2b00      	cmp	r3, #0
 8004284:	d101      	bne.n	800428a <osMailGet+0xc6>
 8004286:	2300      	movs	r3, #0
 8004288:	e000      	b.n	800428c <osMailGet+0xc8>
 800428a:	2340      	movs	r3, #64	@ 0x40
 800428c:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	461c      	mov	r4, r3
 8004292:	f107 0314 	add.w	r3, r7, #20
 8004296:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800429a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800429e:	68f8      	ldr	r0, [r7, #12]
 80042a0:	372c      	adds	r7, #44	@ 0x2c
 80042a2:	46bd      	mov	sp, r7
 80042a4:	bd90      	pop	{r4, r7, pc}
 80042a6:	bf00      	nop
 80042a8:	e000ed04 	.word	0xe000ed04

080042ac <osMailFree>:
* @param  mail     pointer to the memory block that was obtained with \ref osMailGet.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMailFree shall be consistent in every CMSIS-RTOS.
*/
osStatus osMailFree (osMailQId queue_id, void *mail)
{
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
 80042b2:	6078      	str	r0, [r7, #4]
 80042b4:	6039      	str	r1, [r7, #0]
  if (queue_id == NULL) {
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d101      	bne.n	80042c0 <osMailFree+0x14>
    return osErrorParameter;
 80042bc:	2380      	movs	r3, #128	@ 0x80
 80042be:	e006      	b.n	80042ce <osMailFree+0x22>
  }
  
  return osPoolFree(queue_id->pool, mail);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	689b      	ldr	r3, [r3, #8]
 80042c4:	6839      	ldr	r1, [r7, #0]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f7ff fdb2 	bl	8003e30 <osPoolFree>
 80042cc:	4603      	mov	r3, r0
}
 80042ce:	4618      	mov	r0, r3
 80042d0:	3708      	adds	r7, #8
 80042d2:	46bd      	mov	sp, r7
 80042d4:	bd80      	pop	{r7, pc}

080042d6 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80042d6:	b480      	push	{r7}
 80042d8:	b083      	sub	sp, #12
 80042da:	af00      	add	r7, sp, #0
 80042dc:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	f103 0208 	add.w	r2, r3, #8
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	f04f 32ff 	mov.w	r2, #4294967295
 80042ee:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	f103 0208 	add.w	r2, r3, #8
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	f103 0208 	add.w	r2, r3, #8
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	2200      	movs	r2, #0
 8004308:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800430a:	bf00      	nop
 800430c:	370c      	adds	r7, #12
 800430e:	46bd      	mov	sp, r7
 8004310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004314:	4770      	bx	lr

08004316 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8004316:	b480      	push	{r7}
 8004318:	b083      	sub	sp, #12
 800431a:	af00      	add	r7, sp, #0
 800431c:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	2200      	movs	r2, #0
 8004322:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8004324:	bf00      	nop
 8004326:	370c      	adds	r7, #12
 8004328:	46bd      	mov	sp, r7
 800432a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800432e:	4770      	bx	lr

08004330 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004330:	b480      	push	{r7}
 8004332:	b085      	sub	sp, #20
 8004334:	af00      	add	r7, sp, #0
 8004336:	6078      	str	r0, [r7, #4]
 8004338:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	685b      	ldr	r3, [r3, #4]
 800433e:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8004340:	683b      	ldr	r3, [r7, #0]
 8004342:	68fa      	ldr	r2, [r7, #12]
 8004344:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8004346:	68fb      	ldr	r3, [r7, #12]
 8004348:	689a      	ldr	r2, [r3, #8]
 800434a:	683b      	ldr	r3, [r7, #0]
 800434c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	683a      	ldr	r2, [r7, #0]
 8004354:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8004356:	68fb      	ldr	r3, [r7, #12]
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	687a      	ldr	r2, [r7, #4]
 8004360:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	1c5a      	adds	r2, r3, #1
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	601a      	str	r2, [r3, #0]
}
 800436c:	bf00      	nop
 800436e:	3714      	adds	r7, #20
 8004370:	46bd      	mov	sp, r7
 8004372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004376:	4770      	bx	lr

08004378 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8004378:	b480      	push	{r7}
 800437a:	b085      	sub	sp, #20
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
 8004380:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8004382:	683b      	ldr	r3, [r7, #0]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8004388:	68bb      	ldr	r3, [r7, #8]
 800438a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800438e:	d103      	bne.n	8004398 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8004390:	687b      	ldr	r3, [r7, #4]
 8004392:	691b      	ldr	r3, [r3, #16]
 8004394:	60fb      	str	r3, [r7, #12]
 8004396:	e00c      	b.n	80043b2 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	3308      	adds	r3, #8
 800439c:	60fb      	str	r3, [r7, #12]
 800439e:	e002      	b.n	80043a6 <vListInsert+0x2e>
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	685b      	ldr	r3, [r3, #4]
 80043a4:	60fb      	str	r3, [r7, #12]
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	68ba      	ldr	r2, [r7, #8]
 80043ae:	429a      	cmp	r2, r3
 80043b0:	d2f6      	bcs.n	80043a0 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	685a      	ldr	r2, [r3, #4]
 80043b6:	683b      	ldr	r3, [r7, #0]
 80043b8:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80043ba:	683b      	ldr	r3, [r7, #0]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	683a      	ldr	r2, [r7, #0]
 80043c0:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	68fa      	ldr	r2, [r7, #12]
 80043c6:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	687a      	ldr	r2, [r7, #4]
 80043d2:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	1c5a      	adds	r2, r3, #1
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	601a      	str	r2, [r3, #0]
}
 80043de:	bf00      	nop
 80043e0:	3714      	adds	r7, #20
 80043e2:	46bd      	mov	sp, r7
 80043e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043e8:	4770      	bx	lr

080043ea <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80043ea:	b480      	push	{r7}
 80043ec:	b085      	sub	sp, #20
 80043ee:	af00      	add	r7, sp, #0
 80043f0:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	691b      	ldr	r3, [r3, #16]
 80043f6:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	685b      	ldr	r3, [r3, #4]
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	6892      	ldr	r2, [r2, #8]
 8004400:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	689b      	ldr	r3, [r3, #8]
 8004406:	687a      	ldr	r2, [r7, #4]
 8004408:	6852      	ldr	r2, [r2, #4]
 800440a:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	685b      	ldr	r3, [r3, #4]
 8004410:	687a      	ldr	r2, [r7, #4]
 8004412:	429a      	cmp	r2, r3
 8004414:	d103      	bne.n	800441e <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	689a      	ldr	r2, [r3, #8]
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	2200      	movs	r2, #0
 8004422:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8004424:	68fb      	ldr	r3, [r7, #12]
 8004426:	681b      	ldr	r3, [r3, #0]
 8004428:	1e5a      	subs	r2, r3, #1
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800442e:	68fb      	ldr	r3, [r7, #12]
 8004430:	681b      	ldr	r3, [r3, #0]
}
 8004432:	4618      	mov	r0, r3
 8004434:	3714      	adds	r7, #20
 8004436:	46bd      	mov	sp, r7
 8004438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800443c:	4770      	bx	lr
	...

08004440 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8004440:	b580      	push	{r7, lr}
 8004442:	b084      	sub	sp, #16
 8004444:	af00      	add	r7, sp, #0
 8004446:	6078      	str	r0, [r7, #4]
 8004448:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2b00      	cmp	r3, #0
 8004452:	d10b      	bne.n	800446c <xQueueGenericReset+0x2c>
	__asm volatile
 8004454:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004458:	f383 8811 	msr	BASEPRI, r3
 800445c:	f3bf 8f6f 	isb	sy
 8004460:	f3bf 8f4f 	dsb	sy
 8004464:	60bb      	str	r3, [r7, #8]
}
 8004466:	bf00      	nop
 8004468:	bf00      	nop
 800446a:	e7fd      	b.n	8004468 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800446c:	f001 fd84 	bl	8005f78 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	681a      	ldr	r2, [r3, #0]
 8004474:	68fb      	ldr	r3, [r7, #12]
 8004476:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004478:	68f9      	ldr	r1, [r7, #12]
 800447a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800447c:	fb01 f303 	mul.w	r3, r1, r3
 8004480:	441a      	add	r2, r3
 8004482:	68fb      	ldr	r3, [r7, #12]
 8004484:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	2200      	movs	r2, #0
 800448a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	681a      	ldr	r2, [r3, #0]
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	681a      	ldr	r2, [r3, #0]
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800449c:	3b01      	subs	r3, #1
 800449e:	68f9      	ldr	r1, [r7, #12]
 80044a0:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80044a2:	fb01 f303 	mul.w	r3, r1, r3
 80044a6:	441a      	add	r2, r3
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	22ff      	movs	r2, #255	@ 0xff
 80044b0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80044b4:	68fb      	ldr	r3, [r7, #12]
 80044b6:	22ff      	movs	r2, #255	@ 0xff
 80044b8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80044bc:	683b      	ldr	r3, [r7, #0]
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d114      	bne.n	80044ec <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d01a      	beq.n	8004500 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	3310      	adds	r3, #16
 80044ce:	4618      	mov	r0, r3
 80044d0:	f001 f94c 	bl	800576c <xTaskRemoveFromEventList>
 80044d4:	4603      	mov	r3, r0
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d012      	beq.n	8004500 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80044da:	4b0d      	ldr	r3, [pc, #52]	@ (8004510 <xQueueGenericReset+0xd0>)
 80044dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	f3bf 8f4f 	dsb	sy
 80044e6:	f3bf 8f6f 	isb	sy
 80044ea:	e009      	b.n	8004500 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	3310      	adds	r3, #16
 80044f0:	4618      	mov	r0, r3
 80044f2:	f7ff fef0 	bl	80042d6 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	3324      	adds	r3, #36	@ 0x24
 80044fa:	4618      	mov	r0, r3
 80044fc:	f7ff feeb 	bl	80042d6 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8004500:	f001 fd6c 	bl	8005fdc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8004504:	2301      	movs	r3, #1
}
 8004506:	4618      	mov	r0, r3
 8004508:	3710      	adds	r7, #16
 800450a:	46bd      	mov	sp, r7
 800450c:	bd80      	pop	{r7, pc}
 800450e:	bf00      	nop
 8004510:	e000ed04 	.word	0xe000ed04

08004514 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8004514:	b580      	push	{r7, lr}
 8004516:	b08e      	sub	sp, #56	@ 0x38
 8004518:	af02      	add	r7, sp, #8
 800451a:	60f8      	str	r0, [r7, #12]
 800451c:	60b9      	str	r1, [r7, #8]
 800451e:	607a      	str	r2, [r7, #4]
 8004520:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2b00      	cmp	r3, #0
 8004526:	d10b      	bne.n	8004540 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8004528:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800452c:	f383 8811 	msr	BASEPRI, r3
 8004530:	f3bf 8f6f 	isb	sy
 8004534:	f3bf 8f4f 	dsb	sy
 8004538:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800453a:	bf00      	nop
 800453c:	bf00      	nop
 800453e:	e7fd      	b.n	800453c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	2b00      	cmp	r3, #0
 8004544:	d10b      	bne.n	800455e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8004546:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800454a:	f383 8811 	msr	BASEPRI, r3
 800454e:	f3bf 8f6f 	isb	sy
 8004552:	f3bf 8f4f 	dsb	sy
 8004556:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004558:	bf00      	nop
 800455a:	bf00      	nop
 800455c:	e7fd      	b.n	800455a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	2b00      	cmp	r3, #0
 8004562:	d002      	beq.n	800456a <xQueueGenericCreateStatic+0x56>
 8004564:	68bb      	ldr	r3, [r7, #8]
 8004566:	2b00      	cmp	r3, #0
 8004568:	d001      	beq.n	800456e <xQueueGenericCreateStatic+0x5a>
 800456a:	2301      	movs	r3, #1
 800456c:	e000      	b.n	8004570 <xQueueGenericCreateStatic+0x5c>
 800456e:	2300      	movs	r3, #0
 8004570:	2b00      	cmp	r3, #0
 8004572:	d10b      	bne.n	800458c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8004574:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004578:	f383 8811 	msr	BASEPRI, r3
 800457c:	f3bf 8f6f 	isb	sy
 8004580:	f3bf 8f4f 	dsb	sy
 8004584:	623b      	str	r3, [r7, #32]
}
 8004586:	bf00      	nop
 8004588:	bf00      	nop
 800458a:	e7fd      	b.n	8004588 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2b00      	cmp	r3, #0
 8004590:	d102      	bne.n	8004598 <xQueueGenericCreateStatic+0x84>
 8004592:	68bb      	ldr	r3, [r7, #8]
 8004594:	2b00      	cmp	r3, #0
 8004596:	d101      	bne.n	800459c <xQueueGenericCreateStatic+0x88>
 8004598:	2301      	movs	r3, #1
 800459a:	e000      	b.n	800459e <xQueueGenericCreateStatic+0x8a>
 800459c:	2300      	movs	r3, #0
 800459e:	2b00      	cmp	r3, #0
 80045a0:	d10b      	bne.n	80045ba <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 80045a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045a6:	f383 8811 	msr	BASEPRI, r3
 80045aa:	f3bf 8f6f 	isb	sy
 80045ae:	f3bf 8f4f 	dsb	sy
 80045b2:	61fb      	str	r3, [r7, #28]
}
 80045b4:	bf00      	nop
 80045b6:	bf00      	nop
 80045b8:	e7fd      	b.n	80045b6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80045ba:	2348      	movs	r3, #72	@ 0x48
 80045bc:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80045be:	697b      	ldr	r3, [r7, #20]
 80045c0:	2b48      	cmp	r3, #72	@ 0x48
 80045c2:	d00b      	beq.n	80045dc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80045c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80045c8:	f383 8811 	msr	BASEPRI, r3
 80045cc:	f3bf 8f6f 	isb	sy
 80045d0:	f3bf 8f4f 	dsb	sy
 80045d4:	61bb      	str	r3, [r7, #24]
}
 80045d6:	bf00      	nop
 80045d8:	bf00      	nop
 80045da:	e7fd      	b.n	80045d8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80045dc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80045e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d00d      	beq.n	8004604 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80045e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045ea:	2201      	movs	r2, #1
 80045ec:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80045f0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80045f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80045f6:	9300      	str	r3, [sp, #0]
 80045f8:	4613      	mov	r3, r2
 80045fa:	687a      	ldr	r2, [r7, #4]
 80045fc:	68b9      	ldr	r1, [r7, #8]
 80045fe:	68f8      	ldr	r0, [r7, #12]
 8004600:	f000 f840 	bl	8004684 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8004604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8004606:	4618      	mov	r0, r3
 8004608:	3730      	adds	r7, #48	@ 0x30
 800460a:	46bd      	mov	sp, r7
 800460c:	bd80      	pop	{r7, pc}

0800460e <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800460e:	b580      	push	{r7, lr}
 8004610:	b08a      	sub	sp, #40	@ 0x28
 8004612:	af02      	add	r7, sp, #8
 8004614:	60f8      	str	r0, [r7, #12]
 8004616:	60b9      	str	r1, [r7, #8]
 8004618:	4613      	mov	r3, r2
 800461a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d10b      	bne.n	800463a <xQueueGenericCreate+0x2c>
	__asm volatile
 8004622:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004626:	f383 8811 	msr	BASEPRI, r3
 800462a:	f3bf 8f6f 	isb	sy
 800462e:	f3bf 8f4f 	dsb	sy
 8004632:	613b      	str	r3, [r7, #16]
}
 8004634:	bf00      	nop
 8004636:	bf00      	nop
 8004638:	e7fd      	b.n	8004636 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800463a:	68fb      	ldr	r3, [r7, #12]
 800463c:	68ba      	ldr	r2, [r7, #8]
 800463e:	fb02 f303 	mul.w	r3, r2, r3
 8004642:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8004644:	69fb      	ldr	r3, [r7, #28]
 8004646:	3348      	adds	r3, #72	@ 0x48
 8004648:	4618      	mov	r0, r3
 800464a:	f001 fdb7 	bl	80061bc <pvPortMalloc>
 800464e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8004650:	69bb      	ldr	r3, [r7, #24]
 8004652:	2b00      	cmp	r3, #0
 8004654:	d011      	beq.n	800467a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8004656:	69bb      	ldr	r3, [r7, #24]
 8004658:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	3348      	adds	r3, #72	@ 0x48
 800465e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8004660:	69bb      	ldr	r3, [r7, #24]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8004668:	79fa      	ldrb	r2, [r7, #7]
 800466a:	69bb      	ldr	r3, [r7, #24]
 800466c:	9300      	str	r3, [sp, #0]
 800466e:	4613      	mov	r3, r2
 8004670:	697a      	ldr	r2, [r7, #20]
 8004672:	68b9      	ldr	r1, [r7, #8]
 8004674:	68f8      	ldr	r0, [r7, #12]
 8004676:	f000 f805 	bl	8004684 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800467a:	69bb      	ldr	r3, [r7, #24]
	}
 800467c:	4618      	mov	r0, r3
 800467e:	3720      	adds	r7, #32
 8004680:	46bd      	mov	sp, r7
 8004682:	bd80      	pop	{r7, pc}

08004684 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b084      	sub	sp, #16
 8004688:	af00      	add	r7, sp, #0
 800468a:	60f8      	str	r0, [r7, #12]
 800468c:	60b9      	str	r1, [r7, #8]
 800468e:	607a      	str	r2, [r7, #4]
 8004690:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8004692:	68bb      	ldr	r3, [r7, #8]
 8004694:	2b00      	cmp	r3, #0
 8004696:	d103      	bne.n	80046a0 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8004698:	69bb      	ldr	r3, [r7, #24]
 800469a:	69ba      	ldr	r2, [r7, #24]
 800469c:	601a      	str	r2, [r3, #0]
 800469e:	e002      	b.n	80046a6 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80046a0:	69bb      	ldr	r3, [r7, #24]
 80046a2:	687a      	ldr	r2, [r7, #4]
 80046a4:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80046a6:	69bb      	ldr	r3, [r7, #24]
 80046a8:	68fa      	ldr	r2, [r7, #12]
 80046aa:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80046ac:	69bb      	ldr	r3, [r7, #24]
 80046ae:	68ba      	ldr	r2, [r7, #8]
 80046b0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80046b2:	2101      	movs	r1, #1
 80046b4:	69b8      	ldr	r0, [r7, #24]
 80046b6:	f7ff fec3 	bl	8004440 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 80046ba:	bf00      	nop
 80046bc:	3710      	adds	r7, #16
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b08e      	sub	sp, #56	@ 0x38
 80046c8:	af00      	add	r7, sp, #0
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	60b9      	str	r1, [r7, #8]
 80046ce:	607a      	str	r2, [r7, #4]
 80046d0:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 80046d2:	2300      	movs	r3, #0
 80046d4:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80046d6:	68fb      	ldr	r3, [r7, #12]
 80046d8:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80046da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d10b      	bne.n	80046f8 <xQueueGenericSend+0x34>
	__asm volatile
 80046e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80046e4:	f383 8811 	msr	BASEPRI, r3
 80046e8:	f3bf 8f6f 	isb	sy
 80046ec:	f3bf 8f4f 	dsb	sy
 80046f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80046f2:	bf00      	nop
 80046f4:	bf00      	nop
 80046f6:	e7fd      	b.n	80046f4 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80046f8:	68bb      	ldr	r3, [r7, #8]
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d103      	bne.n	8004706 <xQueueGenericSend+0x42>
 80046fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004700:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004702:	2b00      	cmp	r3, #0
 8004704:	d101      	bne.n	800470a <xQueueGenericSend+0x46>
 8004706:	2301      	movs	r3, #1
 8004708:	e000      	b.n	800470c <xQueueGenericSend+0x48>
 800470a:	2300      	movs	r3, #0
 800470c:	2b00      	cmp	r3, #0
 800470e:	d10b      	bne.n	8004728 <xQueueGenericSend+0x64>
	__asm volatile
 8004710:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004714:	f383 8811 	msr	BASEPRI, r3
 8004718:	f3bf 8f6f 	isb	sy
 800471c:	f3bf 8f4f 	dsb	sy
 8004720:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004722:	bf00      	nop
 8004724:	bf00      	nop
 8004726:	e7fd      	b.n	8004724 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004728:	683b      	ldr	r3, [r7, #0]
 800472a:	2b02      	cmp	r3, #2
 800472c:	d103      	bne.n	8004736 <xQueueGenericSend+0x72>
 800472e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004730:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004732:	2b01      	cmp	r3, #1
 8004734:	d101      	bne.n	800473a <xQueueGenericSend+0x76>
 8004736:	2301      	movs	r3, #1
 8004738:	e000      	b.n	800473c <xQueueGenericSend+0x78>
 800473a:	2300      	movs	r3, #0
 800473c:	2b00      	cmp	r3, #0
 800473e:	d10b      	bne.n	8004758 <xQueueGenericSend+0x94>
	__asm volatile
 8004740:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004744:	f383 8811 	msr	BASEPRI, r3
 8004748:	f3bf 8f6f 	isb	sy
 800474c:	f3bf 8f4f 	dsb	sy
 8004750:	623b      	str	r3, [r7, #32]
}
 8004752:	bf00      	nop
 8004754:	bf00      	nop
 8004756:	e7fd      	b.n	8004754 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004758:	f001 f9ce 	bl	8005af8 <xTaskGetSchedulerState>
 800475c:	4603      	mov	r3, r0
 800475e:	2b00      	cmp	r3, #0
 8004760:	d102      	bne.n	8004768 <xQueueGenericSend+0xa4>
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2b00      	cmp	r3, #0
 8004766:	d101      	bne.n	800476c <xQueueGenericSend+0xa8>
 8004768:	2301      	movs	r3, #1
 800476a:	e000      	b.n	800476e <xQueueGenericSend+0xaa>
 800476c:	2300      	movs	r3, #0
 800476e:	2b00      	cmp	r3, #0
 8004770:	d10b      	bne.n	800478a <xQueueGenericSend+0xc6>
	__asm volatile
 8004772:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004776:	f383 8811 	msr	BASEPRI, r3
 800477a:	f3bf 8f6f 	isb	sy
 800477e:	f3bf 8f4f 	dsb	sy
 8004782:	61fb      	str	r3, [r7, #28]
}
 8004784:	bf00      	nop
 8004786:	bf00      	nop
 8004788:	e7fd      	b.n	8004786 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800478a:	f001 fbf5 	bl	8005f78 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800478e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004790:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004792:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004794:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004796:	429a      	cmp	r2, r3
 8004798:	d302      	bcc.n	80047a0 <xQueueGenericSend+0xdc>
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b02      	cmp	r3, #2
 800479e:	d129      	bne.n	80047f4 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80047a0:	683a      	ldr	r2, [r7, #0]
 80047a2:	68b9      	ldr	r1, [r7, #8]
 80047a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80047a6:	f000 fa91 	bl	8004ccc <prvCopyDataToQueue>
 80047aa:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80047ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	d010      	beq.n	80047d6 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80047b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80047b6:	3324      	adds	r3, #36	@ 0x24
 80047b8:	4618      	mov	r0, r3
 80047ba:	f000 ffd7 	bl	800576c <xTaskRemoveFromEventList>
 80047be:	4603      	mov	r3, r0
 80047c0:	2b00      	cmp	r3, #0
 80047c2:	d013      	beq.n	80047ec <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 80047c4:	4b3f      	ldr	r3, [pc, #252]	@ (80048c4 <xQueueGenericSend+0x200>)
 80047c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047ca:	601a      	str	r2, [r3, #0]
 80047cc:	f3bf 8f4f 	dsb	sy
 80047d0:	f3bf 8f6f 	isb	sy
 80047d4:	e00a      	b.n	80047ec <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80047d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80047d8:	2b00      	cmp	r3, #0
 80047da:	d007      	beq.n	80047ec <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80047dc:	4b39      	ldr	r3, [pc, #228]	@ (80048c4 <xQueueGenericSend+0x200>)
 80047de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80047e2:	601a      	str	r2, [r3, #0]
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80047ec:	f001 fbf6 	bl	8005fdc <vPortExitCritical>
				return pdPASS;
 80047f0:	2301      	movs	r3, #1
 80047f2:	e063      	b.n	80048bc <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d103      	bne.n	8004802 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80047fa:	f001 fbef 	bl	8005fdc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80047fe:	2300      	movs	r3, #0
 8004800:	e05c      	b.n	80048bc <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004802:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004804:	2b00      	cmp	r3, #0
 8004806:	d106      	bne.n	8004816 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004808:	f107 0314 	add.w	r3, r7, #20
 800480c:	4618      	mov	r0, r3
 800480e:	f001 f811 	bl	8005834 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004812:	2301      	movs	r3, #1
 8004814:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004816:	f001 fbe1 	bl	8005fdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800481a:	f000 fdb7 	bl	800538c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800481e:	f001 fbab 	bl	8005f78 <vPortEnterCritical>
 8004822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004824:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004828:	b25b      	sxtb	r3, r3
 800482a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800482e:	d103      	bne.n	8004838 <xQueueGenericSend+0x174>
 8004830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004832:	2200      	movs	r2, #0
 8004834:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004838:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800483a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800483e:	b25b      	sxtb	r3, r3
 8004840:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004844:	d103      	bne.n	800484e <xQueueGenericSend+0x18a>
 8004846:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800484e:	f001 fbc5 	bl	8005fdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004852:	1d3a      	adds	r2, r7, #4
 8004854:	f107 0314 	add.w	r3, r7, #20
 8004858:	4611      	mov	r1, r2
 800485a:	4618      	mov	r0, r3
 800485c:	f001 f800 	bl	8005860 <xTaskCheckForTimeOut>
 8004860:	4603      	mov	r3, r0
 8004862:	2b00      	cmp	r3, #0
 8004864:	d124      	bne.n	80048b0 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8004866:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004868:	f000 fb28 	bl	8004ebc <prvIsQueueFull>
 800486c:	4603      	mov	r3, r0
 800486e:	2b00      	cmp	r3, #0
 8004870:	d018      	beq.n	80048a4 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8004872:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004874:	3310      	adds	r3, #16
 8004876:	687a      	ldr	r2, [r7, #4]
 8004878:	4611      	mov	r1, r2
 800487a:	4618      	mov	r0, r3
 800487c:	f000 ff50 	bl	8005720 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8004880:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004882:	f000 fab3 	bl	8004dec <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8004886:	f000 fd8f 	bl	80053a8 <xTaskResumeAll>
 800488a:	4603      	mov	r3, r0
 800488c:	2b00      	cmp	r3, #0
 800488e:	f47f af7c 	bne.w	800478a <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8004892:	4b0c      	ldr	r3, [pc, #48]	@ (80048c4 <xQueueGenericSend+0x200>)
 8004894:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004898:	601a      	str	r2, [r3, #0]
 800489a:	f3bf 8f4f 	dsb	sy
 800489e:	f3bf 8f6f 	isb	sy
 80048a2:	e772      	b.n	800478a <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 80048a4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048a6:	f000 faa1 	bl	8004dec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80048aa:	f000 fd7d 	bl	80053a8 <xTaskResumeAll>
 80048ae:	e76c      	b.n	800478a <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 80048b0:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80048b2:	f000 fa9b 	bl	8004dec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 80048b6:	f000 fd77 	bl	80053a8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 80048ba:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 80048bc:	4618      	mov	r0, r3
 80048be:	3738      	adds	r7, #56	@ 0x38
 80048c0:	46bd      	mov	sp, r7
 80048c2:	bd80      	pop	{r7, pc}
 80048c4:	e000ed04 	.word	0xe000ed04

080048c8 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 80048c8:	b580      	push	{r7, lr}
 80048ca:	b090      	sub	sp, #64	@ 0x40
 80048cc:	af00      	add	r7, sp, #0
 80048ce:	60f8      	str	r0, [r7, #12]
 80048d0:	60b9      	str	r1, [r7, #8]
 80048d2:	607a      	str	r2, [r7, #4]
 80048d4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 80048da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d10b      	bne.n	80048f8 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 80048e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80048e4:	f383 8811 	msr	BASEPRI, r3
 80048e8:	f3bf 8f6f 	isb	sy
 80048ec:	f3bf 8f4f 	dsb	sy
 80048f0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80048f2:	bf00      	nop
 80048f4:	bf00      	nop
 80048f6:	e7fd      	b.n	80048f4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80048f8:	68bb      	ldr	r3, [r7, #8]
 80048fa:	2b00      	cmp	r3, #0
 80048fc:	d103      	bne.n	8004906 <xQueueGenericSendFromISR+0x3e>
 80048fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004900:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004902:	2b00      	cmp	r3, #0
 8004904:	d101      	bne.n	800490a <xQueueGenericSendFromISR+0x42>
 8004906:	2301      	movs	r3, #1
 8004908:	e000      	b.n	800490c <xQueueGenericSendFromISR+0x44>
 800490a:	2300      	movs	r3, #0
 800490c:	2b00      	cmp	r3, #0
 800490e:	d10b      	bne.n	8004928 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8004910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004914:	f383 8811 	msr	BASEPRI, r3
 8004918:	f3bf 8f6f 	isb	sy
 800491c:	f3bf 8f4f 	dsb	sy
 8004920:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8004922:	bf00      	nop
 8004924:	bf00      	nop
 8004926:	e7fd      	b.n	8004924 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	2b02      	cmp	r3, #2
 800492c:	d103      	bne.n	8004936 <xQueueGenericSendFromISR+0x6e>
 800492e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004932:	2b01      	cmp	r3, #1
 8004934:	d101      	bne.n	800493a <xQueueGenericSendFromISR+0x72>
 8004936:	2301      	movs	r3, #1
 8004938:	e000      	b.n	800493c <xQueueGenericSendFromISR+0x74>
 800493a:	2300      	movs	r3, #0
 800493c:	2b00      	cmp	r3, #0
 800493e:	d10b      	bne.n	8004958 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8004940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004944:	f383 8811 	msr	BASEPRI, r3
 8004948:	f3bf 8f6f 	isb	sy
 800494c:	f3bf 8f4f 	dsb	sy
 8004950:	623b      	str	r3, [r7, #32]
}
 8004952:	bf00      	nop
 8004954:	bf00      	nop
 8004956:	e7fd      	b.n	8004954 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004958:	f001 fbee 	bl	8006138 <vPortValidateInterruptPriority>
	__asm volatile
 800495c:	f3ef 8211 	mrs	r2, BASEPRI
 8004960:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004964:	f383 8811 	msr	BASEPRI, r3
 8004968:	f3bf 8f6f 	isb	sy
 800496c:	f3bf 8f4f 	dsb	sy
 8004970:	61fa      	str	r2, [r7, #28]
 8004972:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8004974:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004976:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8004978:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800497a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800497c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800497e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004980:	429a      	cmp	r2, r3
 8004982:	d302      	bcc.n	800498a <xQueueGenericSendFromISR+0xc2>
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	2b02      	cmp	r3, #2
 8004988:	d12f      	bne.n	80049ea <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800498a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800498c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004990:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004994:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004996:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004998:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800499a:	683a      	ldr	r2, [r7, #0]
 800499c:	68b9      	ldr	r1, [r7, #8]
 800499e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80049a0:	f000 f994 	bl	8004ccc <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80049a4:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 80049a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80049ac:	d112      	bne.n	80049d4 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80049ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d016      	beq.n	80049e4 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80049b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049b8:	3324      	adds	r3, #36	@ 0x24
 80049ba:	4618      	mov	r0, r3
 80049bc:	f000 fed6 	bl	800576c <xTaskRemoveFromEventList>
 80049c0:	4603      	mov	r3, r0
 80049c2:	2b00      	cmp	r3, #0
 80049c4:	d00e      	beq.n	80049e4 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d00b      	beq.n	80049e4 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80049cc:	687b      	ldr	r3, [r7, #4]
 80049ce:	2201      	movs	r2, #1
 80049d0:	601a      	str	r2, [r3, #0]
 80049d2:	e007      	b.n	80049e4 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80049d4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80049d8:	3301      	adds	r3, #1
 80049da:	b2db      	uxtb	r3, r3
 80049dc:	b25a      	sxtb	r2, r3
 80049de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80049e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80049e4:	2301      	movs	r3, #1
 80049e6:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80049e8:	e001      	b.n	80049ee <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80049ea:	2300      	movs	r3, #0
 80049ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80049ee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80049f0:	617b      	str	r3, [r7, #20]
	__asm volatile
 80049f2:	697b      	ldr	r3, [r7, #20]
 80049f4:	f383 8811 	msr	BASEPRI, r3
}
 80049f8:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80049fa:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80049fc:	4618      	mov	r0, r3
 80049fe:	3740      	adds	r7, #64	@ 0x40
 8004a00:	46bd      	mov	sp, r7
 8004a02:	bd80      	pop	{r7, pc}

08004a04 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8004a04:	b580      	push	{r7, lr}
 8004a06:	b08c      	sub	sp, #48	@ 0x30
 8004a08:	af00      	add	r7, sp, #0
 8004a0a:	60f8      	str	r0, [r7, #12]
 8004a0c:	60b9      	str	r1, [r7, #8]
 8004a0e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004a10:	2300      	movs	r3, #0
 8004a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8004a18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d10b      	bne.n	8004a36 <xQueueReceive+0x32>
	__asm volatile
 8004a1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a22:	f383 8811 	msr	BASEPRI, r3
 8004a26:	f3bf 8f6f 	isb	sy
 8004a2a:	f3bf 8f4f 	dsb	sy
 8004a2e:	623b      	str	r3, [r7, #32]
}
 8004a30:	bf00      	nop
 8004a32:	bf00      	nop
 8004a34:	e7fd      	b.n	8004a32 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004a36:	68bb      	ldr	r3, [r7, #8]
 8004a38:	2b00      	cmp	r3, #0
 8004a3a:	d103      	bne.n	8004a44 <xQueueReceive+0x40>
 8004a3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d101      	bne.n	8004a48 <xQueueReceive+0x44>
 8004a44:	2301      	movs	r3, #1
 8004a46:	e000      	b.n	8004a4a <xQueueReceive+0x46>
 8004a48:	2300      	movs	r3, #0
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d10b      	bne.n	8004a66 <xQueueReceive+0x62>
	__asm volatile
 8004a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a52:	f383 8811 	msr	BASEPRI, r3
 8004a56:	f3bf 8f6f 	isb	sy
 8004a5a:	f3bf 8f4f 	dsb	sy
 8004a5e:	61fb      	str	r3, [r7, #28]
}
 8004a60:	bf00      	nop
 8004a62:	bf00      	nop
 8004a64:	e7fd      	b.n	8004a62 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004a66:	f001 f847 	bl	8005af8 <xTaskGetSchedulerState>
 8004a6a:	4603      	mov	r3, r0
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d102      	bne.n	8004a76 <xQueueReceive+0x72>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d101      	bne.n	8004a7a <xQueueReceive+0x76>
 8004a76:	2301      	movs	r3, #1
 8004a78:	e000      	b.n	8004a7c <xQueueReceive+0x78>
 8004a7a:	2300      	movs	r3, #0
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d10b      	bne.n	8004a98 <xQueueReceive+0x94>
	__asm volatile
 8004a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004a84:	f383 8811 	msr	BASEPRI, r3
 8004a88:	f3bf 8f6f 	isb	sy
 8004a8c:	f3bf 8f4f 	dsb	sy
 8004a90:	61bb      	str	r3, [r7, #24]
}
 8004a92:	bf00      	nop
 8004a94:	bf00      	nop
 8004a96:	e7fd      	b.n	8004a94 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004a98:	f001 fa6e 	bl	8005f78 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004a9c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004a9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004aa0:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004aa2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004aa4:	2b00      	cmp	r3, #0
 8004aa6:	d01f      	beq.n	8004ae8 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004aa8:	68b9      	ldr	r1, [r7, #8]
 8004aaa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004aac:	f000 f978 	bl	8004da0 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004ab0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004ab2:	1e5a      	subs	r2, r3, #1
 8004ab4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ab6:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004ab8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004aba:	691b      	ldr	r3, [r3, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d00f      	beq.n	8004ae0 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004ac0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ac2:	3310      	adds	r3, #16
 8004ac4:	4618      	mov	r0, r3
 8004ac6:	f000 fe51 	bl	800576c <xTaskRemoveFromEventList>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2b00      	cmp	r3, #0
 8004ace:	d007      	beq.n	8004ae0 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004ad0:	4b3c      	ldr	r3, [pc, #240]	@ (8004bc4 <xQueueReceive+0x1c0>)
 8004ad2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004ad6:	601a      	str	r2, [r3, #0]
 8004ad8:	f3bf 8f4f 	dsb	sy
 8004adc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004ae0:	f001 fa7c 	bl	8005fdc <vPortExitCritical>
				return pdPASS;
 8004ae4:	2301      	movs	r3, #1
 8004ae6:	e069      	b.n	8004bbc <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d103      	bne.n	8004af6 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8004aee:	f001 fa75 	bl	8005fdc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8004af2:	2300      	movs	r3, #0
 8004af4:	e062      	b.n	8004bbc <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8004af6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d106      	bne.n	8004b0a <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8004afc:	f107 0310 	add.w	r3, r7, #16
 8004b00:	4618      	mov	r0, r3
 8004b02:	f000 fe97 	bl	8005834 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8004b06:	2301      	movs	r3, #1
 8004b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8004b0a:	f001 fa67 	bl	8005fdc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004b0e:	f000 fc3d 	bl	800538c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004b12:	f001 fa31 	bl	8005f78 <vPortEnterCritical>
 8004b16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b18:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004b1c:	b25b      	sxtb	r3, r3
 8004b1e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b22:	d103      	bne.n	8004b2c <xQueueReceive+0x128>
 8004b24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b26:	2200      	movs	r2, #0
 8004b28:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b2e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004b32:	b25b      	sxtb	r3, r3
 8004b34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b38:	d103      	bne.n	8004b42 <xQueueReceive+0x13e>
 8004b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b42:	f001 fa4b 	bl	8005fdc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004b46:	1d3a      	adds	r2, r7, #4
 8004b48:	f107 0310 	add.w	r3, r7, #16
 8004b4c:	4611      	mov	r1, r2
 8004b4e:	4618      	mov	r0, r3
 8004b50:	f000 fe86 	bl	8005860 <xTaskCheckForTimeOut>
 8004b54:	4603      	mov	r3, r0
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d123      	bne.n	8004ba2 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004b5a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b5c:	f000 f998 	bl	8004e90 <prvIsQueueEmpty>
 8004b60:	4603      	mov	r3, r0
 8004b62:	2b00      	cmp	r3, #0
 8004b64:	d017      	beq.n	8004b96 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004b66:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b68:	3324      	adds	r3, #36	@ 0x24
 8004b6a:	687a      	ldr	r2, [r7, #4]
 8004b6c:	4611      	mov	r1, r2
 8004b6e:	4618      	mov	r0, r3
 8004b70:	f000 fdd6 	bl	8005720 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004b74:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b76:	f000 f939 	bl	8004dec <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004b7a:	f000 fc15 	bl	80053a8 <xTaskResumeAll>
 8004b7e:	4603      	mov	r3, r0
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d189      	bne.n	8004a98 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004b84:	4b0f      	ldr	r3, [pc, #60]	@ (8004bc4 <xQueueReceive+0x1c0>)
 8004b86:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b8a:	601a      	str	r2, [r3, #0]
 8004b8c:	f3bf 8f4f 	dsb	sy
 8004b90:	f3bf 8f6f 	isb	sy
 8004b94:	e780      	b.n	8004a98 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8004b96:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004b98:	f000 f928 	bl	8004dec <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004b9c:	f000 fc04 	bl	80053a8 <xTaskResumeAll>
 8004ba0:	e77a      	b.n	8004a98 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004ba2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004ba4:	f000 f922 	bl	8004dec <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004ba8:	f000 fbfe 	bl	80053a8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004bac:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004bae:	f000 f96f 	bl	8004e90 <prvIsQueueEmpty>
 8004bb2:	4603      	mov	r3, r0
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	f43f af6f 	beq.w	8004a98 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004bba:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004bbc:	4618      	mov	r0, r3
 8004bbe:	3730      	adds	r7, #48	@ 0x30
 8004bc0:	46bd      	mov	sp, r7
 8004bc2:	bd80      	pop	{r7, pc}
 8004bc4:	e000ed04 	.word	0xe000ed04

08004bc8 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b08e      	sub	sp, #56	@ 0x38
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8004bd8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d10b      	bne.n	8004bf6 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8004bde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004be2:	f383 8811 	msr	BASEPRI, r3
 8004be6:	f3bf 8f6f 	isb	sy
 8004bea:	f3bf 8f4f 	dsb	sy
 8004bee:	623b      	str	r3, [r7, #32]
}
 8004bf0:	bf00      	nop
 8004bf2:	bf00      	nop
 8004bf4:	e7fd      	b.n	8004bf2 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8004bf6:	68bb      	ldr	r3, [r7, #8]
 8004bf8:	2b00      	cmp	r3, #0
 8004bfa:	d103      	bne.n	8004c04 <xQueueReceiveFromISR+0x3c>
 8004bfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004bfe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c00:	2b00      	cmp	r3, #0
 8004c02:	d101      	bne.n	8004c08 <xQueueReceiveFromISR+0x40>
 8004c04:	2301      	movs	r3, #1
 8004c06:	e000      	b.n	8004c0a <xQueueReceiveFromISR+0x42>
 8004c08:	2300      	movs	r3, #0
 8004c0a:	2b00      	cmp	r3, #0
 8004c0c:	d10b      	bne.n	8004c26 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8004c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c12:	f383 8811 	msr	BASEPRI, r3
 8004c16:	f3bf 8f6f 	isb	sy
 8004c1a:	f3bf 8f4f 	dsb	sy
 8004c1e:	61fb      	str	r3, [r7, #28]
}
 8004c20:	bf00      	nop
 8004c22:	bf00      	nop
 8004c24:	e7fd      	b.n	8004c22 <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8004c26:	f001 fa87 	bl	8006138 <vPortValidateInterruptPriority>
	__asm volatile
 8004c2a:	f3ef 8211 	mrs	r2, BASEPRI
 8004c2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c32:	f383 8811 	msr	BASEPRI, r3
 8004c36:	f3bf 8f6f 	isb	sy
 8004c3a:	f3bf 8f4f 	dsb	sy
 8004c3e:	61ba      	str	r2, [r7, #24]
 8004c40:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8004c42:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8004c44:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004c4a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004c4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	d02f      	beq.n	8004cb2 <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8004c52:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c54:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004c58:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8004c5c:	68b9      	ldr	r1, [r7, #8]
 8004c5e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8004c60:	f000 f89e 	bl	8004da0 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8004c64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004c66:	1e5a      	subs	r2, r3, #1
 8004c68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c6a:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8004c6c:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8004c70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c74:	d112      	bne.n	8004c9c <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c78:	691b      	ldr	r3, [r3, #16]
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d016      	beq.n	8004cac <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004c7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004c80:	3310      	adds	r3, #16
 8004c82:	4618      	mov	r0, r3
 8004c84:	f000 fd72 	bl	800576c <xTaskRemoveFromEventList>
 8004c88:	4603      	mov	r3, r0
 8004c8a:	2b00      	cmp	r3, #0
 8004c8c:	d00e      	beq.n	8004cac <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	d00b      	beq.n	8004cac <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2201      	movs	r2, #1
 8004c98:	601a      	str	r2, [r3, #0]
 8004c9a:	e007      	b.n	8004cac <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8004c9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8004ca0:	3301      	adds	r3, #1
 8004ca2:	b2db      	uxtb	r3, r3
 8004ca4:	b25a      	sxtb	r2, r3
 8004ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ca8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8004cac:	2301      	movs	r3, #1
 8004cae:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cb0:	e001      	b.n	8004cb6 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	637b      	str	r3, [r7, #52]	@ 0x34
 8004cb6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004cb8:	613b      	str	r3, [r7, #16]
	__asm volatile
 8004cba:	693b      	ldr	r3, [r7, #16]
 8004cbc:	f383 8811 	msr	BASEPRI, r3
}
 8004cc0:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8004cc2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8004cc4:	4618      	mov	r0, r3
 8004cc6:	3738      	adds	r7, #56	@ 0x38
 8004cc8:	46bd      	mov	sp, r7
 8004cca:	bd80      	pop	{r7, pc}

08004ccc <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004ccc:	b580      	push	{r7, lr}
 8004cce:	b086      	sub	sp, #24
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	60f8      	str	r0, [r7, #12]
 8004cd4:	60b9      	str	r1, [r7, #8]
 8004cd6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8004cd8:	2300      	movs	r3, #0
 8004cda:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004cdc:	68fb      	ldr	r3, [r7, #12]
 8004cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ce0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004ce2:	68fb      	ldr	r3, [r7, #12]
 8004ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d10d      	bne.n	8004d06 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d14d      	bne.n	8004d8e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	689b      	ldr	r3, [r3, #8]
 8004cf6:	4618      	mov	r0, r3
 8004cf8:	f000 ff1c 	bl	8005b34 <xTaskPriorityDisinherit>
 8004cfc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	2200      	movs	r2, #0
 8004d02:	609a      	str	r2, [r3, #8]
 8004d04:	e043      	b.n	8004d8e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8004d06:	687b      	ldr	r3, [r7, #4]
 8004d08:	2b00      	cmp	r3, #0
 8004d0a:	d119      	bne.n	8004d40 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	6858      	ldr	r0, [r3, #4]
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d14:	461a      	mov	r2, r3
 8004d16:	68b9      	ldr	r1, [r7, #8]
 8004d18:	f001 fd02 	bl	8006720 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	685a      	ldr	r2, [r3, #4]
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d24:	441a      	add	r2, r3
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	685a      	ldr	r2, [r3, #4]
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	689b      	ldr	r3, [r3, #8]
 8004d32:	429a      	cmp	r2, r3
 8004d34:	d32b      	bcc.n	8004d8e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	681a      	ldr	r2, [r3, #0]
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	605a      	str	r2, [r3, #4]
 8004d3e:	e026      	b.n	8004d8e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	68d8      	ldr	r0, [r3, #12]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d48:	461a      	mov	r2, r3
 8004d4a:	68b9      	ldr	r1, [r7, #8]
 8004d4c:	f001 fce8 	bl	8006720 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	68da      	ldr	r2, [r3, #12]
 8004d54:	68fb      	ldr	r3, [r7, #12]
 8004d56:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d58:	425b      	negs	r3, r3
 8004d5a:	441a      	add	r2, r3
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	68da      	ldr	r2, [r3, #12]
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	429a      	cmp	r2, r3
 8004d6a:	d207      	bcs.n	8004d7c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	689a      	ldr	r2, [r3, #8]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d74:	425b      	negs	r3, r3
 8004d76:	441a      	add	r2, r3
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2b02      	cmp	r3, #2
 8004d80:	d105      	bne.n	8004d8e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	2b00      	cmp	r3, #0
 8004d86:	d002      	beq.n	8004d8e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8004d88:	693b      	ldr	r3, [r7, #16]
 8004d8a:	3b01      	subs	r3, #1
 8004d8c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004d8e:	693b      	ldr	r3, [r7, #16]
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8004d96:	697b      	ldr	r3, [r7, #20]
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3718      	adds	r7, #24
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}

08004da0 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004da0:	b580      	push	{r7, lr}
 8004da2:	b082      	sub	sp, #8
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]
 8004da8:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dae:	2b00      	cmp	r3, #0
 8004db0:	d018      	beq.n	8004de4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	68da      	ldr	r2, [r3, #12]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dba:	441a      	add	r2, r3
 8004dbc:	687b      	ldr	r3, [r7, #4]
 8004dbe:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	68da      	ldr	r2, [r3, #12]
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	689b      	ldr	r3, [r3, #8]
 8004dc8:	429a      	cmp	r2, r3
 8004dca:	d303      	bcc.n	8004dd4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681a      	ldr	r2, [r3, #0]
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	68d9      	ldr	r1, [r3, #12]
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004ddc:	461a      	mov	r2, r3
 8004dde:	6838      	ldr	r0, [r7, #0]
 8004de0:	f001 fc9e 	bl	8006720 <memcpy>
	}
}
 8004de4:	bf00      	nop
 8004de6:	3708      	adds	r7, #8
 8004de8:	46bd      	mov	sp, r7
 8004dea:	bd80      	pop	{r7, pc}

08004dec <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004dec:	b580      	push	{r7, lr}
 8004dee:	b084      	sub	sp, #16
 8004df0:	af00      	add	r7, sp, #0
 8004df2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004df4:	f001 f8c0 	bl	8005f78 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004dfe:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e00:	e011      	b.n	8004e26 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d012      	beq.n	8004e30 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	3324      	adds	r3, #36	@ 0x24
 8004e0e:	4618      	mov	r0, r3
 8004e10:	f000 fcac 	bl	800576c <xTaskRemoveFromEventList>
 8004e14:	4603      	mov	r3, r0
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d001      	beq.n	8004e1e <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8004e1a:	f000 fd85 	bl	8005928 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004e1e:	7bfb      	ldrb	r3, [r7, #15]
 8004e20:	3b01      	subs	r3, #1
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004e26:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	dce9      	bgt.n	8004e02 <prvUnlockQueue+0x16>
 8004e2e:	e000      	b.n	8004e32 <prvUnlockQueue+0x46>
					break;
 8004e30:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	22ff      	movs	r2, #255	@ 0xff
 8004e36:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004e3a:	f001 f8cf 	bl	8005fdc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004e3e:	f001 f89b 	bl	8005f78 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004e48:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e4a:	e011      	b.n	8004e70 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	691b      	ldr	r3, [r3, #16]
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d012      	beq.n	8004e7a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	3310      	adds	r3, #16
 8004e58:	4618      	mov	r0, r3
 8004e5a:	f000 fc87 	bl	800576c <xTaskRemoveFromEventList>
 8004e5e:	4603      	mov	r3, r0
 8004e60:	2b00      	cmp	r3, #0
 8004e62:	d001      	beq.n	8004e68 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8004e64:	f000 fd60 	bl	8005928 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8004e68:	7bbb      	ldrb	r3, [r7, #14]
 8004e6a:	3b01      	subs	r3, #1
 8004e6c:	b2db      	uxtb	r3, r3
 8004e6e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004e70:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	dce9      	bgt.n	8004e4c <prvUnlockQueue+0x60>
 8004e78:	e000      	b.n	8004e7c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004e7a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	22ff      	movs	r2, #255	@ 0xff
 8004e80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8004e84:	f001 f8aa 	bl	8005fdc <vPortExitCritical>
}
 8004e88:	bf00      	nop
 8004e8a:	3710      	adds	r7, #16
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	bd80      	pop	{r7, pc}

08004e90 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b084      	sub	sp, #16
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004e98:	f001 f86e 	bl	8005f78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d102      	bne.n	8004eaa <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8004ea4:	2301      	movs	r3, #1
 8004ea6:	60fb      	str	r3, [r7, #12]
 8004ea8:	e001      	b.n	8004eae <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004eaa:	2300      	movs	r3, #0
 8004eac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004eae:	f001 f895 	bl	8005fdc <vPortExitCritical>

	return xReturn;
 8004eb2:	68fb      	ldr	r3, [r7, #12]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	bd80      	pop	{r7, pc}

08004ebc <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004ebc:	b580      	push	{r7, lr}
 8004ebe:	b084      	sub	sp, #16
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004ec4:	f001 f858 	bl	8005f78 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ed0:	429a      	cmp	r2, r3
 8004ed2:	d102      	bne.n	8004eda <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004ed4:	2301      	movs	r3, #1
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	e001      	b.n	8004ede <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8004eda:	2300      	movs	r3, #0
 8004edc:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004ede:	f001 f87d 	bl	8005fdc <vPortExitCritical>

	return xReturn;
 8004ee2:	68fb      	ldr	r3, [r7, #12]
}
 8004ee4:	4618      	mov	r0, r3
 8004ee6:	3710      	adds	r7, #16
 8004ee8:	46bd      	mov	sp, r7
 8004eea:	bd80      	pop	{r7, pc}

08004eec <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8004eec:	b580      	push	{r7, lr}
 8004eee:	b08e      	sub	sp, #56	@ 0x38
 8004ef0:	af04      	add	r7, sp, #16
 8004ef2:	60f8      	str	r0, [r7, #12]
 8004ef4:	60b9      	str	r1, [r7, #8]
 8004ef6:	607a      	str	r2, [r7, #4]
 8004ef8:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8004efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004efc:	2b00      	cmp	r3, #0
 8004efe:	d10b      	bne.n	8004f18 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004f00:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f04:	f383 8811 	msr	BASEPRI, r3
 8004f08:	f3bf 8f6f 	isb	sy
 8004f0c:	f3bf 8f4f 	dsb	sy
 8004f10:	623b      	str	r3, [r7, #32]
}
 8004f12:	bf00      	nop
 8004f14:	bf00      	nop
 8004f16:	e7fd      	b.n	8004f14 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004f18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f1a:	2b00      	cmp	r3, #0
 8004f1c:	d10b      	bne.n	8004f36 <xTaskCreateStatic+0x4a>
	__asm volatile
 8004f1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f22:	f383 8811 	msr	BASEPRI, r3
 8004f26:	f3bf 8f6f 	isb	sy
 8004f2a:	f3bf 8f4f 	dsb	sy
 8004f2e:	61fb      	str	r3, [r7, #28]
}
 8004f30:	bf00      	nop
 8004f32:	bf00      	nop
 8004f34:	e7fd      	b.n	8004f32 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004f36:	23a0      	movs	r3, #160	@ 0xa0
 8004f38:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004f3a:	693b      	ldr	r3, [r7, #16]
 8004f3c:	2ba0      	cmp	r3, #160	@ 0xa0
 8004f3e:	d00b      	beq.n	8004f58 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f44:	f383 8811 	msr	BASEPRI, r3
 8004f48:	f3bf 8f6f 	isb	sy
 8004f4c:	f3bf 8f4f 	dsb	sy
 8004f50:	61bb      	str	r3, [r7, #24]
}
 8004f52:	bf00      	nop
 8004f54:	bf00      	nop
 8004f56:	e7fd      	b.n	8004f54 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004f58:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004f5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d01e      	beq.n	8004f9e <xTaskCreateStatic+0xb2>
 8004f60:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d01b      	beq.n	8004f9e <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004f66:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f68:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f6c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004f6e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004f70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f72:	2202      	movs	r2, #2
 8004f74:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004f78:	2300      	movs	r3, #0
 8004f7a:	9303      	str	r3, [sp, #12]
 8004f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004f7e:	9302      	str	r3, [sp, #8]
 8004f80:	f107 0314 	add.w	r3, r7, #20
 8004f84:	9301      	str	r3, [sp, #4]
 8004f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f88:	9300      	str	r3, [sp, #0]
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	687a      	ldr	r2, [r7, #4]
 8004f8e:	68b9      	ldr	r1, [r7, #8]
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f000 f851 	bl	8005038 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8004f96:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004f98:	f000 f8ee 	bl	8005178 <prvAddNewTaskToReadyList>
 8004f9c:	e001      	b.n	8004fa2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8004fa2:	697b      	ldr	r3, [r7, #20]
	}
 8004fa4:	4618      	mov	r0, r3
 8004fa6:	3728      	adds	r7, #40	@ 0x28
 8004fa8:	46bd      	mov	sp, r7
 8004faa:	bd80      	pop	{r7, pc}

08004fac <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004fac:	b580      	push	{r7, lr}
 8004fae:	b08c      	sub	sp, #48	@ 0x30
 8004fb0:	af04      	add	r7, sp, #16
 8004fb2:	60f8      	str	r0, [r7, #12]
 8004fb4:	60b9      	str	r1, [r7, #8]
 8004fb6:	603b      	str	r3, [r7, #0]
 8004fb8:	4613      	mov	r3, r2
 8004fba:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004fbc:	88fb      	ldrh	r3, [r7, #6]
 8004fbe:	009b      	lsls	r3, r3, #2
 8004fc0:	4618      	mov	r0, r3
 8004fc2:	f001 f8fb 	bl	80061bc <pvPortMalloc>
 8004fc6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d00e      	beq.n	8004fec <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8004fce:	20a0      	movs	r0, #160	@ 0xa0
 8004fd0:	f001 f8f4 	bl	80061bc <pvPortMalloc>
 8004fd4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8004fd6:	69fb      	ldr	r3, [r7, #28]
 8004fd8:	2b00      	cmp	r3, #0
 8004fda:	d003      	beq.n	8004fe4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8004fdc:	69fb      	ldr	r3, [r7, #28]
 8004fde:	697a      	ldr	r2, [r7, #20]
 8004fe0:	631a      	str	r2, [r3, #48]	@ 0x30
 8004fe2:	e005      	b.n	8004ff0 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8004fe4:	6978      	ldr	r0, [r7, #20]
 8004fe6:	f001 f9b7 	bl	8006358 <vPortFree>
 8004fea:	e001      	b.n	8004ff0 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8004fec:	2300      	movs	r3, #0
 8004fee:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004ff0:	69fb      	ldr	r3, [r7, #28]
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d017      	beq.n	8005026 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004ff6:	69fb      	ldr	r3, [r7, #28]
 8004ff8:	2200      	movs	r2, #0
 8004ffa:	f883 209d 	strb.w	r2, [r3, #157]	@ 0x9d
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8004ffe:	88fa      	ldrh	r2, [r7, #6]
 8005000:	2300      	movs	r3, #0
 8005002:	9303      	str	r3, [sp, #12]
 8005004:	69fb      	ldr	r3, [r7, #28]
 8005006:	9302      	str	r3, [sp, #8]
 8005008:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800500a:	9301      	str	r3, [sp, #4]
 800500c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800500e:	9300      	str	r3, [sp, #0]
 8005010:	683b      	ldr	r3, [r7, #0]
 8005012:	68b9      	ldr	r1, [r7, #8]
 8005014:	68f8      	ldr	r0, [r7, #12]
 8005016:	f000 f80f 	bl	8005038 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800501a:	69f8      	ldr	r0, [r7, #28]
 800501c:	f000 f8ac 	bl	8005178 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005020:	2301      	movs	r3, #1
 8005022:	61bb      	str	r3, [r7, #24]
 8005024:	e002      	b.n	800502c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005026:	f04f 33ff 	mov.w	r3, #4294967295
 800502a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800502c:	69bb      	ldr	r3, [r7, #24]
	}
 800502e:	4618      	mov	r0, r3
 8005030:	3720      	adds	r7, #32
 8005032:	46bd      	mov	sp, r7
 8005034:	bd80      	pop	{r7, pc}
	...

08005038 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005038:	b580      	push	{r7, lr}
 800503a:	b088      	sub	sp, #32
 800503c:	af00      	add	r7, sp, #0
 800503e:	60f8      	str	r0, [r7, #12]
 8005040:	60b9      	str	r1, [r7, #8]
 8005042:	607a      	str	r2, [r7, #4]
 8005044:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8005046:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005048:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8005050:	3b01      	subs	r3, #1
 8005052:	009b      	lsls	r3, r3, #2
 8005054:	4413      	add	r3, r2
 8005056:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8005058:	69bb      	ldr	r3, [r7, #24]
 800505a:	f023 0307 	bic.w	r3, r3, #7
 800505e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005060:	69bb      	ldr	r3, [r7, #24]
 8005062:	f003 0307 	and.w	r3, r3, #7
 8005066:	2b00      	cmp	r3, #0
 8005068:	d00b      	beq.n	8005082 <prvInitialiseNewTask+0x4a>
	__asm volatile
 800506a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800506e:	f383 8811 	msr	BASEPRI, r3
 8005072:	f3bf 8f6f 	isb	sy
 8005076:	f3bf 8f4f 	dsb	sy
 800507a:	617b      	str	r3, [r7, #20]
}
 800507c:	bf00      	nop
 800507e:	bf00      	nop
 8005080:	e7fd      	b.n	800507e <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8005082:	68bb      	ldr	r3, [r7, #8]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d01f      	beq.n	80050c8 <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005088:	2300      	movs	r3, #0
 800508a:	61fb      	str	r3, [r7, #28]
 800508c:	e012      	b.n	80050b4 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	69fb      	ldr	r3, [r7, #28]
 8005092:	4413      	add	r3, r2
 8005094:	7819      	ldrb	r1, [r3, #0]
 8005096:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005098:	69fb      	ldr	r3, [r7, #28]
 800509a:	4413      	add	r3, r2
 800509c:	3334      	adds	r3, #52	@ 0x34
 800509e:	460a      	mov	r2, r1
 80050a0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80050a2:	68ba      	ldr	r2, [r7, #8]
 80050a4:	69fb      	ldr	r3, [r7, #28]
 80050a6:	4413      	add	r3, r2
 80050a8:	781b      	ldrb	r3, [r3, #0]
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d006      	beq.n	80050bc <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80050ae:	69fb      	ldr	r3, [r7, #28]
 80050b0:	3301      	adds	r3, #1
 80050b2:	61fb      	str	r3, [r7, #28]
 80050b4:	69fb      	ldr	r3, [r7, #28]
 80050b6:	2b0f      	cmp	r3, #15
 80050b8:	d9e9      	bls.n	800508e <prvInitialiseNewTask+0x56>
 80050ba:	e000      	b.n	80050be <prvInitialiseNewTask+0x86>
			{
				break;
 80050bc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80050be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050c0:	2200      	movs	r2, #0
 80050c2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80050c6:	e003      	b.n	80050d0 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80050c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ca:	2200      	movs	r2, #0
 80050cc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80050d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050d2:	2b06      	cmp	r3, #6
 80050d4:	d901      	bls.n	80050da <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80050d6:	2306      	movs	r3, #6
 80050d8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80050da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050dc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050de:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80050e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80050e4:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 80050e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050e8:	2200      	movs	r2, #0
 80050ea:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80050ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050ee:	3304      	adds	r3, #4
 80050f0:	4618      	mov	r0, r3
 80050f2:	f7ff f910 	bl	8004316 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80050f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80050f8:	3318      	adds	r3, #24
 80050fa:	4618      	mov	r0, r3
 80050fc:	f7ff f90b 	bl	8004316 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005100:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005102:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005104:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005106:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005108:	f1c3 0207 	rsb	r2, r3, #7
 800510c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800510e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005110:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005112:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005114:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005118:	2200      	movs	r2, #0
 800511a:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800511e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005120:	2200      	movs	r2, #0
 8005122:	f883 209c 	strb.w	r2, [r3, #156]	@ 0x9c
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8005126:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005128:	334c      	adds	r3, #76	@ 0x4c
 800512a:	224c      	movs	r2, #76	@ 0x4c
 800512c:	2100      	movs	r1, #0
 800512e:	4618      	mov	r0, r3
 8005130:	f001 fa64 	bl	80065fc <memset>
 8005134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005136:	4a0d      	ldr	r2, [pc, #52]	@ (800516c <prvInitialiseNewTask+0x134>)
 8005138:	651a      	str	r2, [r3, #80]	@ 0x50
 800513a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800513c:	4a0c      	ldr	r2, [pc, #48]	@ (8005170 <prvInitialiseNewTask+0x138>)
 800513e:	655a      	str	r2, [r3, #84]	@ 0x54
 8005140:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005142:	4a0c      	ldr	r2, [pc, #48]	@ (8005174 <prvInitialiseNewTask+0x13c>)
 8005144:	659a      	str	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005146:	683a      	ldr	r2, [r7, #0]
 8005148:	68f9      	ldr	r1, [r7, #12]
 800514a:	69b8      	ldr	r0, [r7, #24]
 800514c:	f000 fde0 	bl	8005d10 <pxPortInitialiseStack>
 8005150:	4602      	mov	r2, r0
 8005152:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005154:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8005156:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005158:	2b00      	cmp	r3, #0
 800515a:	d002      	beq.n	8005162 <prvInitialiseNewTask+0x12a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800515c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800515e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005160:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005162:	bf00      	nop
 8005164:	3720      	adds	r7, #32
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}
 800516a:	bf00      	nop
 800516c:	20004214 	.word	0x20004214
 8005170:	2000427c 	.word	0x2000427c
 8005174:	200042e4 	.word	0x200042e4

08005178 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005178:	b580      	push	{r7, lr}
 800517a:	b082      	sub	sp, #8
 800517c:	af00      	add	r7, sp, #0
 800517e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005180:	f000 fefa 	bl	8005f78 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005184:	4b2a      	ldr	r3, [pc, #168]	@ (8005230 <prvAddNewTaskToReadyList+0xb8>)
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	3301      	adds	r3, #1
 800518a:	4a29      	ldr	r2, [pc, #164]	@ (8005230 <prvAddNewTaskToReadyList+0xb8>)
 800518c:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800518e:	4b29      	ldr	r3, [pc, #164]	@ (8005234 <prvAddNewTaskToReadyList+0xbc>)
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	2b00      	cmp	r3, #0
 8005194:	d109      	bne.n	80051aa <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005196:	4a27      	ldr	r2, [pc, #156]	@ (8005234 <prvAddNewTaskToReadyList+0xbc>)
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800519c:	4b24      	ldr	r3, [pc, #144]	@ (8005230 <prvAddNewTaskToReadyList+0xb8>)
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2b01      	cmp	r3, #1
 80051a2:	d110      	bne.n	80051c6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80051a4:	f000 fbe4 	bl	8005970 <prvInitialiseTaskLists>
 80051a8:	e00d      	b.n	80051c6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80051aa:	4b23      	ldr	r3, [pc, #140]	@ (8005238 <prvAddNewTaskToReadyList+0xc0>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d109      	bne.n	80051c6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80051b2:	4b20      	ldr	r3, [pc, #128]	@ (8005234 <prvAddNewTaskToReadyList+0xbc>)
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051bc:	429a      	cmp	r2, r3
 80051be:	d802      	bhi.n	80051c6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80051c0:	4a1c      	ldr	r2, [pc, #112]	@ (8005234 <prvAddNewTaskToReadyList+0xbc>)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80051c6:	4b1d      	ldr	r3, [pc, #116]	@ (800523c <prvAddNewTaskToReadyList+0xc4>)
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	3301      	adds	r3, #1
 80051cc:	4a1b      	ldr	r2, [pc, #108]	@ (800523c <prvAddNewTaskToReadyList+0xc4>)
 80051ce:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80051d4:	2201      	movs	r2, #1
 80051d6:	409a      	lsls	r2, r3
 80051d8:	4b19      	ldr	r3, [pc, #100]	@ (8005240 <prvAddNewTaskToReadyList+0xc8>)
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	4313      	orrs	r3, r2
 80051de:	4a18      	ldr	r2, [pc, #96]	@ (8005240 <prvAddNewTaskToReadyList+0xc8>)
 80051e0:	6013      	str	r3, [r2, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80051e6:	4613      	mov	r3, r2
 80051e8:	009b      	lsls	r3, r3, #2
 80051ea:	4413      	add	r3, r2
 80051ec:	009b      	lsls	r3, r3, #2
 80051ee:	4a15      	ldr	r2, [pc, #84]	@ (8005244 <prvAddNewTaskToReadyList+0xcc>)
 80051f0:	441a      	add	r2, r3
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	3304      	adds	r3, #4
 80051f6:	4619      	mov	r1, r3
 80051f8:	4610      	mov	r0, r2
 80051fa:	f7ff f899 	bl	8004330 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 80051fe:	f000 feed 	bl	8005fdc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005202:	4b0d      	ldr	r3, [pc, #52]	@ (8005238 <prvAddNewTaskToReadyList+0xc0>)
 8005204:	681b      	ldr	r3, [r3, #0]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d00e      	beq.n	8005228 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800520a:	4b0a      	ldr	r3, [pc, #40]	@ (8005234 <prvAddNewTaskToReadyList+0xbc>)
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005210:	687b      	ldr	r3, [r7, #4]
 8005212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005214:	429a      	cmp	r2, r3
 8005216:	d207      	bcs.n	8005228 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005218:	4b0b      	ldr	r3, [pc, #44]	@ (8005248 <prvAddNewTaskToReadyList+0xd0>)
 800521a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800521e:	601a      	str	r2, [r3, #0]
 8005220:	f3bf 8f4f 	dsb	sy
 8005224:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005228:	bf00      	nop
 800522a:	3708      	adds	r7, #8
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}
 8005230:	200005c0 	.word	0x200005c0
 8005234:	200004c0 	.word	0x200004c0
 8005238:	200005cc 	.word	0x200005cc
 800523c:	200005dc 	.word	0x200005dc
 8005240:	200005c8 	.word	0x200005c8
 8005244:	200004c4 	.word	0x200004c4
 8005248:	e000ed04 	.word	0xe000ed04

0800524c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 800524c:	b580      	push	{r7, lr}
 800524e:	b084      	sub	sp, #16
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8005254:	2300      	movs	r3, #0
 8005256:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	2b00      	cmp	r3, #0
 800525c:	d018      	beq.n	8005290 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800525e:	4b14      	ldr	r3, [pc, #80]	@ (80052b0 <vTaskDelay+0x64>)
 8005260:	681b      	ldr	r3, [r3, #0]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d00b      	beq.n	800527e <vTaskDelay+0x32>
	__asm volatile
 8005266:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800526a:	f383 8811 	msr	BASEPRI, r3
 800526e:	f3bf 8f6f 	isb	sy
 8005272:	f3bf 8f4f 	dsb	sy
 8005276:	60bb      	str	r3, [r7, #8]
}
 8005278:	bf00      	nop
 800527a:	bf00      	nop
 800527c:	e7fd      	b.n	800527a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800527e:	f000 f885 	bl	800538c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8005282:	2100      	movs	r1, #0
 8005284:	6878      	ldr	r0, [r7, #4]
 8005286:	f000 fcdd 	bl	8005c44 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800528a:	f000 f88d 	bl	80053a8 <xTaskResumeAll>
 800528e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	2b00      	cmp	r3, #0
 8005294:	d107      	bne.n	80052a6 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8005296:	4b07      	ldr	r3, [pc, #28]	@ (80052b4 <vTaskDelay+0x68>)
 8005298:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800529c:	601a      	str	r2, [r3, #0]
 800529e:	f3bf 8f4f 	dsb	sy
 80052a2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80052a6:	bf00      	nop
 80052a8:	3710      	adds	r7, #16
 80052aa:	46bd      	mov	sp, r7
 80052ac:	bd80      	pop	{r7, pc}
 80052ae:	bf00      	nop
 80052b0:	200005e8 	.word	0x200005e8
 80052b4:	e000ed04 	.word	0xe000ed04

080052b8 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80052b8:	b580      	push	{r7, lr}
 80052ba:	b08a      	sub	sp, #40	@ 0x28
 80052bc:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80052be:	2300      	movs	r3, #0
 80052c0:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80052c2:	2300      	movs	r3, #0
 80052c4:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80052c6:	463a      	mov	r2, r7
 80052c8:	1d39      	adds	r1, r7, #4
 80052ca:	f107 0308 	add.w	r3, r7, #8
 80052ce:	4618      	mov	r0, r3
 80052d0:	f7fb f96c 	bl	80005ac <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 80052d4:	6839      	ldr	r1, [r7, #0]
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	68ba      	ldr	r2, [r7, #8]
 80052da:	9202      	str	r2, [sp, #8]
 80052dc:	9301      	str	r3, [sp, #4]
 80052de:	2300      	movs	r3, #0
 80052e0:	9300      	str	r3, [sp, #0]
 80052e2:	2300      	movs	r3, #0
 80052e4:	460a      	mov	r2, r1
 80052e6:	4921      	ldr	r1, [pc, #132]	@ (800536c <vTaskStartScheduler+0xb4>)
 80052e8:	4821      	ldr	r0, [pc, #132]	@ (8005370 <vTaskStartScheduler+0xb8>)
 80052ea:	f7ff fdff 	bl	8004eec <xTaskCreateStatic>
 80052ee:	4603      	mov	r3, r0
 80052f0:	4a20      	ldr	r2, [pc, #128]	@ (8005374 <vTaskStartScheduler+0xbc>)
 80052f2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80052f4:	4b1f      	ldr	r3, [pc, #124]	@ (8005374 <vTaskStartScheduler+0xbc>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d002      	beq.n	8005302 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80052fc:	2301      	movs	r3, #1
 80052fe:	617b      	str	r3, [r7, #20]
 8005300:	e001      	b.n	8005306 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8005302:	2300      	movs	r3, #0
 8005304:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8005306:	697b      	ldr	r3, [r7, #20]
 8005308:	2b01      	cmp	r3, #1
 800530a:	d11b      	bne.n	8005344 <vTaskStartScheduler+0x8c>
	__asm volatile
 800530c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005310:	f383 8811 	msr	BASEPRI, r3
 8005314:	f3bf 8f6f 	isb	sy
 8005318:	f3bf 8f4f 	dsb	sy
 800531c:	613b      	str	r3, [r7, #16]
}
 800531e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005320:	4b15      	ldr	r3, [pc, #84]	@ (8005378 <vTaskStartScheduler+0xc0>)
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	334c      	adds	r3, #76	@ 0x4c
 8005326:	4a15      	ldr	r2, [pc, #84]	@ (800537c <vTaskStartScheduler+0xc4>)
 8005328:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 800532a:	4b15      	ldr	r3, [pc, #84]	@ (8005380 <vTaskStartScheduler+0xc8>)
 800532c:	f04f 32ff 	mov.w	r2, #4294967295
 8005330:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8005332:	4b14      	ldr	r3, [pc, #80]	@ (8005384 <vTaskStartScheduler+0xcc>)
 8005334:	2201      	movs	r2, #1
 8005336:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8005338:	4b13      	ldr	r3, [pc, #76]	@ (8005388 <vTaskStartScheduler+0xd0>)
 800533a:	2200      	movs	r2, #0
 800533c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 800533e:	f000 fd77 	bl	8005e30 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8005342:	e00f      	b.n	8005364 <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8005344:	697b      	ldr	r3, [r7, #20]
 8005346:	f1b3 3fff 	cmp.w	r3, #4294967295
 800534a:	d10b      	bne.n	8005364 <vTaskStartScheduler+0xac>
	__asm volatile
 800534c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005350:	f383 8811 	msr	BASEPRI, r3
 8005354:	f3bf 8f6f 	isb	sy
 8005358:	f3bf 8f4f 	dsb	sy
 800535c:	60fb      	str	r3, [r7, #12]
}
 800535e:	bf00      	nop
 8005360:	bf00      	nop
 8005362:	e7fd      	b.n	8005360 <vTaskStartScheduler+0xa8>
}
 8005364:	bf00      	nop
 8005366:	3718      	adds	r7, #24
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}
 800536c:	080070c0 	.word	0x080070c0
 8005370:	08005941 	.word	0x08005941
 8005374:	200005e4 	.word	0x200005e4
 8005378:	200004c0 	.word	0x200004c0
 800537c:	20000070 	.word	0x20000070
 8005380:	200005e0 	.word	0x200005e0
 8005384:	200005cc 	.word	0x200005cc
 8005388:	200005c4 	.word	0x200005c4

0800538c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800538c:	b480      	push	{r7}
 800538e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8005390:	4b04      	ldr	r3, [pc, #16]	@ (80053a4 <vTaskSuspendAll+0x18>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	3301      	adds	r3, #1
 8005396:	4a03      	ldr	r2, [pc, #12]	@ (80053a4 <vTaskSuspendAll+0x18>)
 8005398:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 800539a:	bf00      	nop
 800539c:	46bd      	mov	sp, r7
 800539e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a2:	4770      	bx	lr
 80053a4:	200005e8 	.word	0x200005e8

080053a8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80053a8:	b580      	push	{r7, lr}
 80053aa:	b084      	sub	sp, #16
 80053ac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80053ae:	2300      	movs	r3, #0
 80053b0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80053b2:	2300      	movs	r3, #0
 80053b4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80053b6:	4b42      	ldr	r3, [pc, #264]	@ (80054c0 <xTaskResumeAll+0x118>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	d10b      	bne.n	80053d6 <xTaskResumeAll+0x2e>
	__asm volatile
 80053be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80053c2:	f383 8811 	msr	BASEPRI, r3
 80053c6:	f3bf 8f6f 	isb	sy
 80053ca:	f3bf 8f4f 	dsb	sy
 80053ce:	603b      	str	r3, [r7, #0]
}
 80053d0:	bf00      	nop
 80053d2:	bf00      	nop
 80053d4:	e7fd      	b.n	80053d2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80053d6:	f000 fdcf 	bl	8005f78 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80053da:	4b39      	ldr	r3, [pc, #228]	@ (80054c0 <xTaskResumeAll+0x118>)
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	3b01      	subs	r3, #1
 80053e0:	4a37      	ldr	r2, [pc, #220]	@ (80054c0 <xTaskResumeAll+0x118>)
 80053e2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80053e4:	4b36      	ldr	r3, [pc, #216]	@ (80054c0 <xTaskResumeAll+0x118>)
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	2b00      	cmp	r3, #0
 80053ea:	d161      	bne.n	80054b0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80053ec:	4b35      	ldr	r3, [pc, #212]	@ (80054c4 <xTaskResumeAll+0x11c>)
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d05d      	beq.n	80054b0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80053f4:	e02e      	b.n	8005454 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80053f6:	4b34      	ldr	r3, [pc, #208]	@ (80054c8 <xTaskResumeAll+0x120>)
 80053f8:	68db      	ldr	r3, [r3, #12]
 80053fa:	68db      	ldr	r3, [r3, #12]
 80053fc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	3318      	adds	r3, #24
 8005402:	4618      	mov	r0, r3
 8005404:	f7fe fff1 	bl	80043ea <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	3304      	adds	r3, #4
 800540c:	4618      	mov	r0, r3
 800540e:	f7fe ffec 	bl	80043ea <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8005412:	68fb      	ldr	r3, [r7, #12]
 8005414:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005416:	2201      	movs	r2, #1
 8005418:	409a      	lsls	r2, r3
 800541a:	4b2c      	ldr	r3, [pc, #176]	@ (80054cc <xTaskResumeAll+0x124>)
 800541c:	681b      	ldr	r3, [r3, #0]
 800541e:	4313      	orrs	r3, r2
 8005420:	4a2a      	ldr	r2, [pc, #168]	@ (80054cc <xTaskResumeAll+0x124>)
 8005422:	6013      	str	r3, [r2, #0]
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005428:	4613      	mov	r3, r2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	009b      	lsls	r3, r3, #2
 8005430:	4a27      	ldr	r2, [pc, #156]	@ (80054d0 <xTaskResumeAll+0x128>)
 8005432:	441a      	add	r2, r3
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	3304      	adds	r3, #4
 8005438:	4619      	mov	r1, r3
 800543a:	4610      	mov	r0, r2
 800543c:	f7fe ff78 	bl	8004330 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005444:	4b23      	ldr	r3, [pc, #140]	@ (80054d4 <xTaskResumeAll+0x12c>)
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800544a:	429a      	cmp	r2, r3
 800544c:	d302      	bcc.n	8005454 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800544e:	4b22      	ldr	r3, [pc, #136]	@ (80054d8 <xTaskResumeAll+0x130>)
 8005450:	2201      	movs	r2, #1
 8005452:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8005454:	4b1c      	ldr	r3, [pc, #112]	@ (80054c8 <xTaskResumeAll+0x120>)
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	2b00      	cmp	r3, #0
 800545a:	d1cc      	bne.n	80053f6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d001      	beq.n	8005466 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8005462:	f000 fb29 	bl	8005ab8 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8005466:	4b1d      	ldr	r3, [pc, #116]	@ (80054dc <xTaskResumeAll+0x134>)
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2b00      	cmp	r3, #0
 8005470:	d010      	beq.n	8005494 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8005472:	f000 f837 	bl	80054e4 <xTaskIncrementTick>
 8005476:	4603      	mov	r3, r0
 8005478:	2b00      	cmp	r3, #0
 800547a:	d002      	beq.n	8005482 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800547c:	4b16      	ldr	r3, [pc, #88]	@ (80054d8 <xTaskResumeAll+0x130>)
 800547e:	2201      	movs	r2, #1
 8005480:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8005482:	687b      	ldr	r3, [r7, #4]
 8005484:	3b01      	subs	r3, #1
 8005486:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	2b00      	cmp	r3, #0
 800548c:	d1f1      	bne.n	8005472 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 800548e:	4b13      	ldr	r3, [pc, #76]	@ (80054dc <xTaskResumeAll+0x134>)
 8005490:	2200      	movs	r2, #0
 8005492:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8005494:	4b10      	ldr	r3, [pc, #64]	@ (80054d8 <xTaskResumeAll+0x130>)
 8005496:	681b      	ldr	r3, [r3, #0]
 8005498:	2b00      	cmp	r3, #0
 800549a:	d009      	beq.n	80054b0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800549c:	2301      	movs	r3, #1
 800549e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80054a0:	4b0f      	ldr	r3, [pc, #60]	@ (80054e0 <xTaskResumeAll+0x138>)
 80054a2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80054a6:	601a      	str	r2, [r3, #0]
 80054a8:	f3bf 8f4f 	dsb	sy
 80054ac:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80054b0:	f000 fd94 	bl	8005fdc <vPortExitCritical>

	return xAlreadyYielded;
 80054b4:	68bb      	ldr	r3, [r7, #8]
}
 80054b6:	4618      	mov	r0, r3
 80054b8:	3710      	adds	r7, #16
 80054ba:	46bd      	mov	sp, r7
 80054bc:	bd80      	pop	{r7, pc}
 80054be:	bf00      	nop
 80054c0:	200005e8 	.word	0x200005e8
 80054c4:	200005c0 	.word	0x200005c0
 80054c8:	20000580 	.word	0x20000580
 80054cc:	200005c8 	.word	0x200005c8
 80054d0:	200004c4 	.word	0x200004c4
 80054d4:	200004c0 	.word	0x200004c0
 80054d8:	200005d4 	.word	0x200005d4
 80054dc:	200005d0 	.word	0x200005d0
 80054e0:	e000ed04 	.word	0xe000ed04

080054e4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b086      	sub	sp, #24
 80054e8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80054ea:	2300      	movs	r3, #0
 80054ec:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80054ee:	4b4f      	ldr	r3, [pc, #316]	@ (800562c <xTaskIncrementTick+0x148>)
 80054f0:	681b      	ldr	r3, [r3, #0]
 80054f2:	2b00      	cmp	r3, #0
 80054f4:	f040 808f 	bne.w	8005616 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80054f8:	4b4d      	ldr	r3, [pc, #308]	@ (8005630 <xTaskIncrementTick+0x14c>)
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	3301      	adds	r3, #1
 80054fe:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8005500:	4a4b      	ldr	r2, [pc, #300]	@ (8005630 <xTaskIncrementTick+0x14c>)
 8005502:	693b      	ldr	r3, [r7, #16]
 8005504:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	2b00      	cmp	r3, #0
 800550a:	d121      	bne.n	8005550 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 800550c:	4b49      	ldr	r3, [pc, #292]	@ (8005634 <xTaskIncrementTick+0x150>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	681b      	ldr	r3, [r3, #0]
 8005512:	2b00      	cmp	r3, #0
 8005514:	d00b      	beq.n	800552e <xTaskIncrementTick+0x4a>
	__asm volatile
 8005516:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800551a:	f383 8811 	msr	BASEPRI, r3
 800551e:	f3bf 8f6f 	isb	sy
 8005522:	f3bf 8f4f 	dsb	sy
 8005526:	603b      	str	r3, [r7, #0]
}
 8005528:	bf00      	nop
 800552a:	bf00      	nop
 800552c:	e7fd      	b.n	800552a <xTaskIncrementTick+0x46>
 800552e:	4b41      	ldr	r3, [pc, #260]	@ (8005634 <xTaskIncrementTick+0x150>)
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	4b40      	ldr	r3, [pc, #256]	@ (8005638 <xTaskIncrementTick+0x154>)
 8005536:	681b      	ldr	r3, [r3, #0]
 8005538:	4a3e      	ldr	r2, [pc, #248]	@ (8005634 <xTaskIncrementTick+0x150>)
 800553a:	6013      	str	r3, [r2, #0]
 800553c:	4a3e      	ldr	r2, [pc, #248]	@ (8005638 <xTaskIncrementTick+0x154>)
 800553e:	68fb      	ldr	r3, [r7, #12]
 8005540:	6013      	str	r3, [r2, #0]
 8005542:	4b3e      	ldr	r3, [pc, #248]	@ (800563c <xTaskIncrementTick+0x158>)
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	3301      	adds	r3, #1
 8005548:	4a3c      	ldr	r2, [pc, #240]	@ (800563c <xTaskIncrementTick+0x158>)
 800554a:	6013      	str	r3, [r2, #0]
 800554c:	f000 fab4 	bl	8005ab8 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8005550:	4b3b      	ldr	r3, [pc, #236]	@ (8005640 <xTaskIncrementTick+0x15c>)
 8005552:	681b      	ldr	r3, [r3, #0]
 8005554:	693a      	ldr	r2, [r7, #16]
 8005556:	429a      	cmp	r2, r3
 8005558:	d348      	bcc.n	80055ec <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800555a:	4b36      	ldr	r3, [pc, #216]	@ (8005634 <xTaskIncrementTick+0x150>)
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2b00      	cmp	r3, #0
 8005562:	d104      	bne.n	800556e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005564:	4b36      	ldr	r3, [pc, #216]	@ (8005640 <xTaskIncrementTick+0x15c>)
 8005566:	f04f 32ff 	mov.w	r2, #4294967295
 800556a:	601a      	str	r2, [r3, #0]
					break;
 800556c:	e03e      	b.n	80055ec <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800556e:	4b31      	ldr	r3, [pc, #196]	@ (8005634 <xTaskIncrementTick+0x150>)
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	68db      	ldr	r3, [r3, #12]
 8005574:	68db      	ldr	r3, [r3, #12]
 8005576:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8005578:	68bb      	ldr	r3, [r7, #8]
 800557a:	685b      	ldr	r3, [r3, #4]
 800557c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800557e:	693a      	ldr	r2, [r7, #16]
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	429a      	cmp	r2, r3
 8005584:	d203      	bcs.n	800558e <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8005586:	4a2e      	ldr	r2, [pc, #184]	@ (8005640 <xTaskIncrementTick+0x15c>)
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800558c:	e02e      	b.n	80055ec <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800558e:	68bb      	ldr	r3, [r7, #8]
 8005590:	3304      	adds	r3, #4
 8005592:	4618      	mov	r0, r3
 8005594:	f7fe ff29 	bl	80043ea <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800559c:	2b00      	cmp	r3, #0
 800559e:	d004      	beq.n	80055aa <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80055a0:	68bb      	ldr	r3, [r7, #8]
 80055a2:	3318      	adds	r3, #24
 80055a4:	4618      	mov	r0, r3
 80055a6:	f7fe ff20 	bl	80043ea <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80055aa:	68bb      	ldr	r3, [r7, #8]
 80055ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055ae:	2201      	movs	r2, #1
 80055b0:	409a      	lsls	r2, r3
 80055b2:	4b24      	ldr	r3, [pc, #144]	@ (8005644 <xTaskIncrementTick+0x160>)
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	4313      	orrs	r3, r2
 80055b8:	4a22      	ldr	r2, [pc, #136]	@ (8005644 <xTaskIncrementTick+0x160>)
 80055ba:	6013      	str	r3, [r2, #0]
 80055bc:	68bb      	ldr	r3, [r7, #8]
 80055be:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055c0:	4613      	mov	r3, r2
 80055c2:	009b      	lsls	r3, r3, #2
 80055c4:	4413      	add	r3, r2
 80055c6:	009b      	lsls	r3, r3, #2
 80055c8:	4a1f      	ldr	r2, [pc, #124]	@ (8005648 <xTaskIncrementTick+0x164>)
 80055ca:	441a      	add	r2, r3
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	3304      	adds	r3, #4
 80055d0:	4619      	mov	r1, r3
 80055d2:	4610      	mov	r0, r2
 80055d4:	f7fe feac 	bl	8004330 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80055d8:	68bb      	ldr	r3, [r7, #8]
 80055da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055dc:	4b1b      	ldr	r3, [pc, #108]	@ (800564c <xTaskIncrementTick+0x168>)
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80055e2:	429a      	cmp	r2, r3
 80055e4:	d3b9      	bcc.n	800555a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80055e6:	2301      	movs	r3, #1
 80055e8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80055ea:	e7b6      	b.n	800555a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80055ec:	4b17      	ldr	r3, [pc, #92]	@ (800564c <xTaskIncrementTick+0x168>)
 80055ee:	681b      	ldr	r3, [r3, #0]
 80055f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055f2:	4915      	ldr	r1, [pc, #84]	@ (8005648 <xTaskIncrementTick+0x164>)
 80055f4:	4613      	mov	r3, r2
 80055f6:	009b      	lsls	r3, r3, #2
 80055f8:	4413      	add	r3, r2
 80055fa:	009b      	lsls	r3, r3, #2
 80055fc:	440b      	add	r3, r1
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	2b01      	cmp	r3, #1
 8005602:	d901      	bls.n	8005608 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8005604:	2301      	movs	r3, #1
 8005606:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8005608:	4b11      	ldr	r3, [pc, #68]	@ (8005650 <xTaskIncrementTick+0x16c>)
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	2b00      	cmp	r3, #0
 800560e:	d007      	beq.n	8005620 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8005610:	2301      	movs	r3, #1
 8005612:	617b      	str	r3, [r7, #20]
 8005614:	e004      	b.n	8005620 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8005616:	4b0f      	ldr	r3, [pc, #60]	@ (8005654 <xTaskIncrementTick+0x170>)
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	3301      	adds	r3, #1
 800561c:	4a0d      	ldr	r2, [pc, #52]	@ (8005654 <xTaskIncrementTick+0x170>)
 800561e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8005620:	697b      	ldr	r3, [r7, #20]
}
 8005622:	4618      	mov	r0, r3
 8005624:	3718      	adds	r7, #24
 8005626:	46bd      	mov	sp, r7
 8005628:	bd80      	pop	{r7, pc}
 800562a:	bf00      	nop
 800562c:	200005e8 	.word	0x200005e8
 8005630:	200005c4 	.word	0x200005c4
 8005634:	20000578 	.word	0x20000578
 8005638:	2000057c 	.word	0x2000057c
 800563c:	200005d8 	.word	0x200005d8
 8005640:	200005e0 	.word	0x200005e0
 8005644:	200005c8 	.word	0x200005c8
 8005648:	200004c4 	.word	0x200004c4
 800564c:	200004c0 	.word	0x200004c0
 8005650:	200005d4 	.word	0x200005d4
 8005654:	200005d0 	.word	0x200005d0

08005658 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8005658:	b480      	push	{r7}
 800565a:	b087      	sub	sp, #28
 800565c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800565e:	4b2a      	ldr	r3, [pc, #168]	@ (8005708 <vTaskSwitchContext+0xb0>)
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	2b00      	cmp	r3, #0
 8005664:	d003      	beq.n	800566e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8005666:	4b29      	ldr	r3, [pc, #164]	@ (800570c <vTaskSwitchContext+0xb4>)
 8005668:	2201      	movs	r2, #1
 800566a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800566c:	e045      	b.n	80056fa <vTaskSwitchContext+0xa2>
		xYieldPending = pdFALSE;
 800566e:	4b27      	ldr	r3, [pc, #156]	@ (800570c <vTaskSwitchContext+0xb4>)
 8005670:	2200      	movs	r2, #0
 8005672:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005674:	4b26      	ldr	r3, [pc, #152]	@ (8005710 <vTaskSwitchContext+0xb8>)
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	fab3 f383 	clz	r3, r3
 8005680:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8005682:	7afb      	ldrb	r3, [r7, #11]
 8005684:	f1c3 031f 	rsb	r3, r3, #31
 8005688:	617b      	str	r3, [r7, #20]
 800568a:	4922      	ldr	r1, [pc, #136]	@ (8005714 <vTaskSwitchContext+0xbc>)
 800568c:	697a      	ldr	r2, [r7, #20]
 800568e:	4613      	mov	r3, r2
 8005690:	009b      	lsls	r3, r3, #2
 8005692:	4413      	add	r3, r2
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	440b      	add	r3, r1
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	2b00      	cmp	r3, #0
 800569c:	d10b      	bne.n	80056b6 <vTaskSwitchContext+0x5e>
	__asm volatile
 800569e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056a2:	f383 8811 	msr	BASEPRI, r3
 80056a6:	f3bf 8f6f 	isb	sy
 80056aa:	f3bf 8f4f 	dsb	sy
 80056ae:	607b      	str	r3, [r7, #4]
}
 80056b0:	bf00      	nop
 80056b2:	bf00      	nop
 80056b4:	e7fd      	b.n	80056b2 <vTaskSwitchContext+0x5a>
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	4613      	mov	r3, r2
 80056ba:	009b      	lsls	r3, r3, #2
 80056bc:	4413      	add	r3, r2
 80056be:	009b      	lsls	r3, r3, #2
 80056c0:	4a14      	ldr	r2, [pc, #80]	@ (8005714 <vTaskSwitchContext+0xbc>)
 80056c2:	4413      	add	r3, r2
 80056c4:	613b      	str	r3, [r7, #16]
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	685b      	ldr	r3, [r3, #4]
 80056ca:	685a      	ldr	r2, [r3, #4]
 80056cc:	693b      	ldr	r3, [r7, #16]
 80056ce:	605a      	str	r2, [r3, #4]
 80056d0:	693b      	ldr	r3, [r7, #16]
 80056d2:	685a      	ldr	r2, [r3, #4]
 80056d4:	693b      	ldr	r3, [r7, #16]
 80056d6:	3308      	adds	r3, #8
 80056d8:	429a      	cmp	r2, r3
 80056da:	d104      	bne.n	80056e6 <vTaskSwitchContext+0x8e>
 80056dc:	693b      	ldr	r3, [r7, #16]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	685a      	ldr	r2, [r3, #4]
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	605a      	str	r2, [r3, #4]
 80056e6:	693b      	ldr	r3, [r7, #16]
 80056e8:	685b      	ldr	r3, [r3, #4]
 80056ea:	68db      	ldr	r3, [r3, #12]
 80056ec:	4a0a      	ldr	r2, [pc, #40]	@ (8005718 <vTaskSwitchContext+0xc0>)
 80056ee:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80056f0:	4b09      	ldr	r3, [pc, #36]	@ (8005718 <vTaskSwitchContext+0xc0>)
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	334c      	adds	r3, #76	@ 0x4c
 80056f6:	4a09      	ldr	r2, [pc, #36]	@ (800571c <vTaskSwitchContext+0xc4>)
 80056f8:	6013      	str	r3, [r2, #0]
}
 80056fa:	bf00      	nop
 80056fc:	371c      	adds	r7, #28
 80056fe:	46bd      	mov	sp, r7
 8005700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005704:	4770      	bx	lr
 8005706:	bf00      	nop
 8005708:	200005e8 	.word	0x200005e8
 800570c:	200005d4 	.word	0x200005d4
 8005710:	200005c8 	.word	0x200005c8
 8005714:	200004c4 	.word	0x200004c4
 8005718:	200004c0 	.word	0x200004c0
 800571c:	20000070 	.word	0x20000070

08005720 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005720:	b580      	push	{r7, lr}
 8005722:	b084      	sub	sp, #16
 8005724:	af00      	add	r7, sp, #0
 8005726:	6078      	str	r0, [r7, #4]
 8005728:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	2b00      	cmp	r3, #0
 800572e:	d10b      	bne.n	8005748 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005730:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005734:	f383 8811 	msr	BASEPRI, r3
 8005738:	f3bf 8f6f 	isb	sy
 800573c:	f3bf 8f4f 	dsb	sy
 8005740:	60fb      	str	r3, [r7, #12]
}
 8005742:	bf00      	nop
 8005744:	bf00      	nop
 8005746:	e7fd      	b.n	8005744 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8005748:	4b07      	ldr	r3, [pc, #28]	@ (8005768 <vTaskPlaceOnEventList+0x48>)
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	3318      	adds	r3, #24
 800574e:	4619      	mov	r1, r3
 8005750:	6878      	ldr	r0, [r7, #4]
 8005752:	f7fe fe11 	bl	8004378 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8005756:	2101      	movs	r1, #1
 8005758:	6838      	ldr	r0, [r7, #0]
 800575a:	f000 fa73 	bl	8005c44 <prvAddCurrentTaskToDelayedList>
}
 800575e:	bf00      	nop
 8005760:	3710      	adds	r7, #16
 8005762:	46bd      	mov	sp, r7
 8005764:	bd80      	pop	{r7, pc}
 8005766:	bf00      	nop
 8005768:	200004c0 	.word	0x200004c0

0800576c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800576c:	b580      	push	{r7, lr}
 800576e:	b086      	sub	sp, #24
 8005770:	af00      	add	r7, sp, #0
 8005772:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005774:	687b      	ldr	r3, [r7, #4]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	68db      	ldr	r3, [r3, #12]
 800577a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800577c:	693b      	ldr	r3, [r7, #16]
 800577e:	2b00      	cmp	r3, #0
 8005780:	d10b      	bne.n	800579a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8005782:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005786:	f383 8811 	msr	BASEPRI, r3
 800578a:	f3bf 8f6f 	isb	sy
 800578e:	f3bf 8f4f 	dsb	sy
 8005792:	60fb      	str	r3, [r7, #12]
}
 8005794:	bf00      	nop
 8005796:	bf00      	nop
 8005798:	e7fd      	b.n	8005796 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800579a:	693b      	ldr	r3, [r7, #16]
 800579c:	3318      	adds	r3, #24
 800579e:	4618      	mov	r0, r3
 80057a0:	f7fe fe23 	bl	80043ea <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80057a4:	4b1d      	ldr	r3, [pc, #116]	@ (800581c <xTaskRemoveFromEventList+0xb0>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d11c      	bne.n	80057e6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80057ac:	693b      	ldr	r3, [r7, #16]
 80057ae:	3304      	adds	r3, #4
 80057b0:	4618      	mov	r0, r3
 80057b2:	f7fe fe1a 	bl	80043ea <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80057b6:	693b      	ldr	r3, [r7, #16]
 80057b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ba:	2201      	movs	r2, #1
 80057bc:	409a      	lsls	r2, r3
 80057be:	4b18      	ldr	r3, [pc, #96]	@ (8005820 <xTaskRemoveFromEventList+0xb4>)
 80057c0:	681b      	ldr	r3, [r3, #0]
 80057c2:	4313      	orrs	r3, r2
 80057c4:	4a16      	ldr	r2, [pc, #88]	@ (8005820 <xTaskRemoveFromEventList+0xb4>)
 80057c6:	6013      	str	r3, [r2, #0]
 80057c8:	693b      	ldr	r3, [r7, #16]
 80057ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057cc:	4613      	mov	r3, r2
 80057ce:	009b      	lsls	r3, r3, #2
 80057d0:	4413      	add	r3, r2
 80057d2:	009b      	lsls	r3, r3, #2
 80057d4:	4a13      	ldr	r2, [pc, #76]	@ (8005824 <xTaskRemoveFromEventList+0xb8>)
 80057d6:	441a      	add	r2, r3
 80057d8:	693b      	ldr	r3, [r7, #16]
 80057da:	3304      	adds	r3, #4
 80057dc:	4619      	mov	r1, r3
 80057de:	4610      	mov	r0, r2
 80057e0:	f7fe fda6 	bl	8004330 <vListInsertEnd>
 80057e4:	e005      	b.n	80057f2 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80057e6:	693b      	ldr	r3, [r7, #16]
 80057e8:	3318      	adds	r3, #24
 80057ea:	4619      	mov	r1, r3
 80057ec:	480e      	ldr	r0, [pc, #56]	@ (8005828 <xTaskRemoveFromEventList+0xbc>)
 80057ee:	f7fe fd9f 	bl	8004330 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80057f2:	693b      	ldr	r3, [r7, #16]
 80057f4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80057f6:	4b0d      	ldr	r3, [pc, #52]	@ (800582c <xTaskRemoveFromEventList+0xc0>)
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057fc:	429a      	cmp	r2, r3
 80057fe:	d905      	bls.n	800580c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8005800:	2301      	movs	r3, #1
 8005802:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005804:	4b0a      	ldr	r3, [pc, #40]	@ (8005830 <xTaskRemoveFromEventList+0xc4>)
 8005806:	2201      	movs	r2, #1
 8005808:	601a      	str	r2, [r3, #0]
 800580a:	e001      	b.n	8005810 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800580c:	2300      	movs	r3, #0
 800580e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8005810:	697b      	ldr	r3, [r7, #20]
}
 8005812:	4618      	mov	r0, r3
 8005814:	3718      	adds	r7, #24
 8005816:	46bd      	mov	sp, r7
 8005818:	bd80      	pop	{r7, pc}
 800581a:	bf00      	nop
 800581c:	200005e8 	.word	0x200005e8
 8005820:	200005c8 	.word	0x200005c8
 8005824:	200004c4 	.word	0x200004c4
 8005828:	20000580 	.word	0x20000580
 800582c:	200004c0 	.word	0x200004c0
 8005830:	200005d4 	.word	0x200005d4

08005834 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8005834:	b480      	push	{r7}
 8005836:	b083      	sub	sp, #12
 8005838:	af00      	add	r7, sp, #0
 800583a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800583c:	4b06      	ldr	r3, [pc, #24]	@ (8005858 <vTaskInternalSetTimeOutState+0x24>)
 800583e:	681a      	ldr	r2, [r3, #0]
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8005844:	4b05      	ldr	r3, [pc, #20]	@ (800585c <vTaskInternalSetTimeOutState+0x28>)
 8005846:	681a      	ldr	r2, [r3, #0]
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	605a      	str	r2, [r3, #4]
}
 800584c:	bf00      	nop
 800584e:	370c      	adds	r7, #12
 8005850:	46bd      	mov	sp, r7
 8005852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005856:	4770      	bx	lr
 8005858:	200005d8 	.word	0x200005d8
 800585c:	200005c4 	.word	0x200005c4

08005860 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b088      	sub	sp, #32
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
 8005868:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2b00      	cmp	r3, #0
 800586e:	d10b      	bne.n	8005888 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8005870:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005874:	f383 8811 	msr	BASEPRI, r3
 8005878:	f3bf 8f6f 	isb	sy
 800587c:	f3bf 8f4f 	dsb	sy
 8005880:	613b      	str	r3, [r7, #16]
}
 8005882:	bf00      	nop
 8005884:	bf00      	nop
 8005886:	e7fd      	b.n	8005884 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005888:	683b      	ldr	r3, [r7, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d10b      	bne.n	80058a6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800588e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005892:	f383 8811 	msr	BASEPRI, r3
 8005896:	f3bf 8f6f 	isb	sy
 800589a:	f3bf 8f4f 	dsb	sy
 800589e:	60fb      	str	r3, [r7, #12]
}
 80058a0:	bf00      	nop
 80058a2:	bf00      	nop
 80058a4:	e7fd      	b.n	80058a2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 80058a6:	f000 fb67 	bl	8005f78 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80058aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005920 <xTaskCheckForTimeOut+0xc0>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	685b      	ldr	r3, [r3, #4]
 80058b4:	69ba      	ldr	r2, [r7, #24]
 80058b6:	1ad3      	subs	r3, r2, r3
 80058b8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80058ba:	683b      	ldr	r3, [r7, #0]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80058c2:	d102      	bne.n	80058ca <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80058c4:	2300      	movs	r3, #0
 80058c6:	61fb      	str	r3, [r7, #28]
 80058c8:	e023      	b.n	8005912 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	4b15      	ldr	r3, [pc, #84]	@ (8005924 <xTaskCheckForTimeOut+0xc4>)
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	429a      	cmp	r2, r3
 80058d4:	d007      	beq.n	80058e6 <xTaskCheckForTimeOut+0x86>
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	685b      	ldr	r3, [r3, #4]
 80058da:	69ba      	ldr	r2, [r7, #24]
 80058dc:	429a      	cmp	r2, r3
 80058de:	d302      	bcc.n	80058e6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80058e0:	2301      	movs	r3, #1
 80058e2:	61fb      	str	r3, [r7, #28]
 80058e4:	e015      	b.n	8005912 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80058e6:	683b      	ldr	r3, [r7, #0]
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	697a      	ldr	r2, [r7, #20]
 80058ec:	429a      	cmp	r2, r3
 80058ee:	d20b      	bcs.n	8005908 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80058f0:	683b      	ldr	r3, [r7, #0]
 80058f2:	681a      	ldr	r2, [r3, #0]
 80058f4:	697b      	ldr	r3, [r7, #20]
 80058f6:	1ad2      	subs	r2, r2, r3
 80058f8:	683b      	ldr	r3, [r7, #0]
 80058fa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80058fc:	6878      	ldr	r0, [r7, #4]
 80058fe:	f7ff ff99 	bl	8005834 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8005902:	2300      	movs	r3, #0
 8005904:	61fb      	str	r3, [r7, #28]
 8005906:	e004      	b.n	8005912 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005908:	683b      	ldr	r3, [r7, #0]
 800590a:	2200      	movs	r2, #0
 800590c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800590e:	2301      	movs	r3, #1
 8005910:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8005912:	f000 fb63 	bl	8005fdc <vPortExitCritical>

	return xReturn;
 8005916:	69fb      	ldr	r3, [r7, #28]
}
 8005918:	4618      	mov	r0, r3
 800591a:	3720      	adds	r7, #32
 800591c:	46bd      	mov	sp, r7
 800591e:	bd80      	pop	{r7, pc}
 8005920:	200005c4 	.word	0x200005c4
 8005924:	200005d8 	.word	0x200005d8

08005928 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8005928:	b480      	push	{r7}
 800592a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800592c:	4b03      	ldr	r3, [pc, #12]	@ (800593c <vTaskMissedYield+0x14>)
 800592e:	2201      	movs	r2, #1
 8005930:	601a      	str	r2, [r3, #0]
}
 8005932:	bf00      	nop
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr
 800593c:	200005d4 	.word	0x200005d4

08005940 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b082      	sub	sp, #8
 8005944:	af00      	add	r7, sp, #0
 8005946:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8005948:	f000 f852 	bl	80059f0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800594c:	4b06      	ldr	r3, [pc, #24]	@ (8005968 <prvIdleTask+0x28>)
 800594e:	681b      	ldr	r3, [r3, #0]
 8005950:	2b01      	cmp	r3, #1
 8005952:	d9f9      	bls.n	8005948 <prvIdleTask+0x8>
			{
				taskYIELD();
 8005954:	4b05      	ldr	r3, [pc, #20]	@ (800596c <prvIdleTask+0x2c>)
 8005956:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800595a:	601a      	str	r2, [r3, #0]
 800595c:	f3bf 8f4f 	dsb	sy
 8005960:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8005964:	e7f0      	b.n	8005948 <prvIdleTask+0x8>
 8005966:	bf00      	nop
 8005968:	200004c4 	.word	0x200004c4
 800596c:	e000ed04 	.word	0xe000ed04

08005970 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8005970:	b580      	push	{r7, lr}
 8005972:	b082      	sub	sp, #8
 8005974:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005976:	2300      	movs	r3, #0
 8005978:	607b      	str	r3, [r7, #4]
 800597a:	e00c      	b.n	8005996 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800597c:	687a      	ldr	r2, [r7, #4]
 800597e:	4613      	mov	r3, r2
 8005980:	009b      	lsls	r3, r3, #2
 8005982:	4413      	add	r3, r2
 8005984:	009b      	lsls	r3, r3, #2
 8005986:	4a12      	ldr	r2, [pc, #72]	@ (80059d0 <prvInitialiseTaskLists+0x60>)
 8005988:	4413      	add	r3, r2
 800598a:	4618      	mov	r0, r3
 800598c:	f7fe fca3 	bl	80042d6 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	3301      	adds	r3, #1
 8005994:	607b      	str	r3, [r7, #4]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	2b06      	cmp	r3, #6
 800599a:	d9ef      	bls.n	800597c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800599c:	480d      	ldr	r0, [pc, #52]	@ (80059d4 <prvInitialiseTaskLists+0x64>)
 800599e:	f7fe fc9a 	bl	80042d6 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80059a2:	480d      	ldr	r0, [pc, #52]	@ (80059d8 <prvInitialiseTaskLists+0x68>)
 80059a4:	f7fe fc97 	bl	80042d6 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80059a8:	480c      	ldr	r0, [pc, #48]	@ (80059dc <prvInitialiseTaskLists+0x6c>)
 80059aa:	f7fe fc94 	bl	80042d6 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80059ae:	480c      	ldr	r0, [pc, #48]	@ (80059e0 <prvInitialiseTaskLists+0x70>)
 80059b0:	f7fe fc91 	bl	80042d6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80059b4:	480b      	ldr	r0, [pc, #44]	@ (80059e4 <prvInitialiseTaskLists+0x74>)
 80059b6:	f7fe fc8e 	bl	80042d6 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80059ba:	4b0b      	ldr	r3, [pc, #44]	@ (80059e8 <prvInitialiseTaskLists+0x78>)
 80059bc:	4a05      	ldr	r2, [pc, #20]	@ (80059d4 <prvInitialiseTaskLists+0x64>)
 80059be:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80059c0:	4b0a      	ldr	r3, [pc, #40]	@ (80059ec <prvInitialiseTaskLists+0x7c>)
 80059c2:	4a05      	ldr	r2, [pc, #20]	@ (80059d8 <prvInitialiseTaskLists+0x68>)
 80059c4:	601a      	str	r2, [r3, #0]
}
 80059c6:	bf00      	nop
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	200004c4 	.word	0x200004c4
 80059d4:	20000550 	.word	0x20000550
 80059d8:	20000564 	.word	0x20000564
 80059dc:	20000580 	.word	0x20000580
 80059e0:	20000594 	.word	0x20000594
 80059e4:	200005ac 	.word	0x200005ac
 80059e8:	20000578 	.word	0x20000578
 80059ec:	2000057c 	.word	0x2000057c

080059f0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80059f0:	b580      	push	{r7, lr}
 80059f2:	b082      	sub	sp, #8
 80059f4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80059f6:	e019      	b.n	8005a2c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80059f8:	f000 fabe 	bl	8005f78 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80059fc:	4b10      	ldr	r3, [pc, #64]	@ (8005a40 <prvCheckTasksWaitingTermination+0x50>)
 80059fe:	68db      	ldr	r3, [r3, #12]
 8005a00:	68db      	ldr	r3, [r3, #12]
 8005a02:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	3304      	adds	r3, #4
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7fe fcee 	bl	80043ea <uxListRemove>
				--uxCurrentNumberOfTasks;
 8005a0e:	4b0d      	ldr	r3, [pc, #52]	@ (8005a44 <prvCheckTasksWaitingTermination+0x54>)
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	3b01      	subs	r3, #1
 8005a14:	4a0b      	ldr	r2, [pc, #44]	@ (8005a44 <prvCheckTasksWaitingTermination+0x54>)
 8005a16:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005a18:	4b0b      	ldr	r3, [pc, #44]	@ (8005a48 <prvCheckTasksWaitingTermination+0x58>)
 8005a1a:	681b      	ldr	r3, [r3, #0]
 8005a1c:	3b01      	subs	r3, #1
 8005a1e:	4a0a      	ldr	r2, [pc, #40]	@ (8005a48 <prvCheckTasksWaitingTermination+0x58>)
 8005a20:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8005a22:	f000 fadb 	bl	8005fdc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8005a26:	6878      	ldr	r0, [r7, #4]
 8005a28:	f000 f810 	bl	8005a4c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005a2c:	4b06      	ldr	r3, [pc, #24]	@ (8005a48 <prvCheckTasksWaitingTermination+0x58>)
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	2b00      	cmp	r3, #0
 8005a32:	d1e1      	bne.n	80059f8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8005a34:	bf00      	nop
 8005a36:	bf00      	nop
 8005a38:	3708      	adds	r7, #8
 8005a3a:	46bd      	mov	sp, r7
 8005a3c:	bd80      	pop	{r7, pc}
 8005a3e:	bf00      	nop
 8005a40:	20000594 	.word	0x20000594
 8005a44:	200005c0 	.word	0x200005c0
 8005a48:	200005a8 	.word	0x200005a8

08005a4c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8005a4c:	b580      	push	{r7, lr}
 8005a4e:	b084      	sub	sp, #16
 8005a50:	af00      	add	r7, sp, #0
 8005a52:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	334c      	adds	r3, #76	@ 0x4c
 8005a58:	4618      	mov	r0, r3
 8005a5a:	f000 fdd7 	bl	800660c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d108      	bne.n	8005a7a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005a6c:	4618      	mov	r0, r3
 8005a6e:	f000 fc73 	bl	8006358 <vPortFree>
				vPortFree( pxTCB );
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f000 fc70 	bl	8006358 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8005a78:	e019      	b.n	8005aae <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a80:	2b01      	cmp	r3, #1
 8005a82:	d103      	bne.n	8005a8c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005a84:	6878      	ldr	r0, [r7, #4]
 8005a86:	f000 fc67 	bl	8006358 <vPortFree>
	}
 8005a8a:	e010      	b.n	8005aae <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	f893 309d 	ldrb.w	r3, [r3, #157]	@ 0x9d
 8005a92:	2b02      	cmp	r3, #2
 8005a94:	d00b      	beq.n	8005aae <prvDeleteTCB+0x62>
	__asm volatile
 8005a96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a9a:	f383 8811 	msr	BASEPRI, r3
 8005a9e:	f3bf 8f6f 	isb	sy
 8005aa2:	f3bf 8f4f 	dsb	sy
 8005aa6:	60fb      	str	r3, [r7, #12]
}
 8005aa8:	bf00      	nop
 8005aaa:	bf00      	nop
 8005aac:	e7fd      	b.n	8005aaa <prvDeleteTCB+0x5e>
	}
 8005aae:	bf00      	nop
 8005ab0:	3710      	adds	r7, #16
 8005ab2:	46bd      	mov	sp, r7
 8005ab4:	bd80      	pop	{r7, pc}
	...

08005ab8 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8005abe:	4b0c      	ldr	r3, [pc, #48]	@ (8005af0 <prvResetNextTaskUnblockTime+0x38>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d104      	bne.n	8005ad2 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005ac8:	4b0a      	ldr	r3, [pc, #40]	@ (8005af4 <prvResetNextTaskUnblockTime+0x3c>)
 8005aca:	f04f 32ff 	mov.w	r2, #4294967295
 8005ace:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8005ad0:	e008      	b.n	8005ae4 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005ad2:	4b07      	ldr	r3, [pc, #28]	@ (8005af0 <prvResetNextTaskUnblockTime+0x38>)
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	68db      	ldr	r3, [r3, #12]
 8005ad8:	68db      	ldr	r3, [r3, #12]
 8005ada:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	685b      	ldr	r3, [r3, #4]
 8005ae0:	4a04      	ldr	r2, [pc, #16]	@ (8005af4 <prvResetNextTaskUnblockTime+0x3c>)
 8005ae2:	6013      	str	r3, [r2, #0]
}
 8005ae4:	bf00      	nop
 8005ae6:	370c      	adds	r7, #12
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005aee:	4770      	bx	lr
 8005af0:	20000578 	.word	0x20000578
 8005af4:	200005e0 	.word	0x200005e0

08005af8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005af8:	b480      	push	{r7}
 8005afa:	b083      	sub	sp, #12
 8005afc:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8005afe:	4b0b      	ldr	r3, [pc, #44]	@ (8005b2c <xTaskGetSchedulerState+0x34>)
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	2b00      	cmp	r3, #0
 8005b04:	d102      	bne.n	8005b0c <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005b06:	2301      	movs	r3, #1
 8005b08:	607b      	str	r3, [r7, #4]
 8005b0a:	e008      	b.n	8005b1e <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005b0c:	4b08      	ldr	r3, [pc, #32]	@ (8005b30 <xTaskGetSchedulerState+0x38>)
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	2b00      	cmp	r3, #0
 8005b12:	d102      	bne.n	8005b1a <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005b14:	2302      	movs	r3, #2
 8005b16:	607b      	str	r3, [r7, #4]
 8005b18:	e001      	b.n	8005b1e <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005b1a:	2300      	movs	r3, #0
 8005b1c:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8005b1e:	687b      	ldr	r3, [r7, #4]
	}
 8005b20:	4618      	mov	r0, r3
 8005b22:	370c      	adds	r7, #12
 8005b24:	46bd      	mov	sp, r7
 8005b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b2a:	4770      	bx	lr
 8005b2c:	200005cc 	.word	0x200005cc
 8005b30:	200005e8 	.word	0x200005e8

08005b34 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005b34:	b580      	push	{r7, lr}
 8005b36:	b086      	sub	sp, #24
 8005b38:	af00      	add	r7, sp, #0
 8005b3a:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8005b40:	2300      	movs	r3, #0
 8005b42:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d070      	beq.n	8005c2c <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005b4a:	4b3b      	ldr	r3, [pc, #236]	@ (8005c38 <xTaskPriorityDisinherit+0x104>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	693a      	ldr	r2, [r7, #16]
 8005b50:	429a      	cmp	r2, r3
 8005b52:	d00b      	beq.n	8005b6c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005b54:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b58:	f383 8811 	msr	BASEPRI, r3
 8005b5c:	f3bf 8f6f 	isb	sy
 8005b60:	f3bf 8f4f 	dsb	sy
 8005b64:	60fb      	str	r3, [r7, #12]
}
 8005b66:	bf00      	nop
 8005b68:	bf00      	nop
 8005b6a:	e7fd      	b.n	8005b68 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005b6c:	693b      	ldr	r3, [r7, #16]
 8005b6e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d10b      	bne.n	8005b8c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005b74:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005b78:	f383 8811 	msr	BASEPRI, r3
 8005b7c:	f3bf 8f6f 	isb	sy
 8005b80:	f3bf 8f4f 	dsb	sy
 8005b84:	60bb      	str	r3, [r7, #8]
}
 8005b86:	bf00      	nop
 8005b88:	bf00      	nop
 8005b8a:	e7fd      	b.n	8005b88 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005b8c:	693b      	ldr	r3, [r7, #16]
 8005b8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005b90:	1e5a      	subs	r2, r3, #1
 8005b92:	693b      	ldr	r3, [r7, #16]
 8005b94:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8005b96:	693b      	ldr	r3, [r7, #16]
 8005b98:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005b9a:	693b      	ldr	r3, [r7, #16]
 8005b9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005b9e:	429a      	cmp	r2, r3
 8005ba0:	d044      	beq.n	8005c2c <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005ba2:	693b      	ldr	r3, [r7, #16]
 8005ba4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d140      	bne.n	8005c2c <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005baa:	693b      	ldr	r3, [r7, #16]
 8005bac:	3304      	adds	r3, #4
 8005bae:	4618      	mov	r0, r3
 8005bb0:	f7fe fc1b 	bl	80043ea <uxListRemove>
 8005bb4:	4603      	mov	r3, r0
 8005bb6:	2b00      	cmp	r3, #0
 8005bb8:	d115      	bne.n	8005be6 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8005bba:	693b      	ldr	r3, [r7, #16]
 8005bbc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005bbe:	491f      	ldr	r1, [pc, #124]	@ (8005c3c <xTaskPriorityDisinherit+0x108>)
 8005bc0:	4613      	mov	r3, r2
 8005bc2:	009b      	lsls	r3, r3, #2
 8005bc4:	4413      	add	r3, r2
 8005bc6:	009b      	lsls	r3, r3, #2
 8005bc8:	440b      	add	r3, r1
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d10a      	bne.n	8005be6 <xTaskPriorityDisinherit+0xb2>
 8005bd0:	693b      	ldr	r3, [r7, #16]
 8005bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bd4:	2201      	movs	r2, #1
 8005bd6:	fa02 f303 	lsl.w	r3, r2, r3
 8005bda:	43da      	mvns	r2, r3
 8005bdc:	4b18      	ldr	r3, [pc, #96]	@ (8005c40 <xTaskPriorityDisinherit+0x10c>)
 8005bde:	681b      	ldr	r3, [r3, #0]
 8005be0:	4013      	ands	r3, r2
 8005be2:	4a17      	ldr	r2, [pc, #92]	@ (8005c40 <xTaskPriorityDisinherit+0x10c>)
 8005be4:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005be6:	693b      	ldr	r3, [r7, #16]
 8005be8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005bea:	693b      	ldr	r3, [r7, #16]
 8005bec:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005bee:	693b      	ldr	r3, [r7, #16]
 8005bf0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bf2:	f1c3 0207 	rsb	r2, r3, #7
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005bfe:	2201      	movs	r2, #1
 8005c00:	409a      	lsls	r2, r3
 8005c02:	4b0f      	ldr	r3, [pc, #60]	@ (8005c40 <xTaskPriorityDisinherit+0x10c>)
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	4313      	orrs	r3, r2
 8005c08:	4a0d      	ldr	r2, [pc, #52]	@ (8005c40 <xTaskPriorityDisinherit+0x10c>)
 8005c0a:	6013      	str	r3, [r2, #0]
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005c10:	4613      	mov	r3, r2
 8005c12:	009b      	lsls	r3, r3, #2
 8005c14:	4413      	add	r3, r2
 8005c16:	009b      	lsls	r3, r3, #2
 8005c18:	4a08      	ldr	r2, [pc, #32]	@ (8005c3c <xTaskPriorityDisinherit+0x108>)
 8005c1a:	441a      	add	r2, r3
 8005c1c:	693b      	ldr	r3, [r7, #16]
 8005c1e:	3304      	adds	r3, #4
 8005c20:	4619      	mov	r1, r3
 8005c22:	4610      	mov	r0, r2
 8005c24:	f7fe fb84 	bl	8004330 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005c28:	2301      	movs	r3, #1
 8005c2a:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005c2c:	697b      	ldr	r3, [r7, #20]
	}
 8005c2e:	4618      	mov	r0, r3
 8005c30:	3718      	adds	r7, #24
 8005c32:	46bd      	mov	sp, r7
 8005c34:	bd80      	pop	{r7, pc}
 8005c36:	bf00      	nop
 8005c38:	200004c0 	.word	0x200004c0
 8005c3c:	200004c4 	.word	0x200004c4
 8005c40:	200005c8 	.word	0x200005c8

08005c44 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005c44:	b580      	push	{r7, lr}
 8005c46:	b084      	sub	sp, #16
 8005c48:	af00      	add	r7, sp, #0
 8005c4a:	6078      	str	r0, [r7, #4]
 8005c4c:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8005c4e:	4b29      	ldr	r3, [pc, #164]	@ (8005cf4 <prvAddCurrentTaskToDelayedList+0xb0>)
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005c54:	4b28      	ldr	r3, [pc, #160]	@ (8005cf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c56:	681b      	ldr	r3, [r3, #0]
 8005c58:	3304      	adds	r3, #4
 8005c5a:	4618      	mov	r0, r3
 8005c5c:	f7fe fbc5 	bl	80043ea <uxListRemove>
 8005c60:	4603      	mov	r3, r0
 8005c62:	2b00      	cmp	r3, #0
 8005c64:	d10b      	bne.n	8005c7e <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8005c66:	4b24      	ldr	r3, [pc, #144]	@ (8005cf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c68:	681b      	ldr	r3, [r3, #0]
 8005c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005c6c:	2201      	movs	r2, #1
 8005c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8005c72:	43da      	mvns	r2, r3
 8005c74:	4b21      	ldr	r3, [pc, #132]	@ (8005cfc <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c76:	681b      	ldr	r3, [r3, #0]
 8005c78:	4013      	ands	r3, r2
 8005c7a:	4a20      	ldr	r2, [pc, #128]	@ (8005cfc <prvAddCurrentTaskToDelayedList+0xb8>)
 8005c7c:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c84:	d10a      	bne.n	8005c9c <prvAddCurrentTaskToDelayedList+0x58>
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d007      	beq.n	8005c9c <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005c8c:	4b1a      	ldr	r3, [pc, #104]	@ (8005cf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	3304      	adds	r3, #4
 8005c92:	4619      	mov	r1, r3
 8005c94:	481a      	ldr	r0, [pc, #104]	@ (8005d00 <prvAddCurrentTaskToDelayedList+0xbc>)
 8005c96:	f7fe fb4b 	bl	8004330 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005c9a:	e026      	b.n	8005cea <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005c9c:	68fa      	ldr	r2, [r7, #12]
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8005ca4:	4b14      	ldr	r3, [pc, #80]	@ (8005cf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	68ba      	ldr	r2, [r7, #8]
 8005caa:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005cac:	68ba      	ldr	r2, [r7, #8]
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d209      	bcs.n	8005cc8 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cb4:	4b13      	ldr	r3, [pc, #76]	@ (8005d04 <prvAddCurrentTaskToDelayedList+0xc0>)
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	4b0f      	ldr	r3, [pc, #60]	@ (8005cf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	3304      	adds	r3, #4
 8005cbe:	4619      	mov	r1, r3
 8005cc0:	4610      	mov	r0, r2
 8005cc2:	f7fe fb59 	bl	8004378 <vListInsert>
}
 8005cc6:	e010      	b.n	8005cea <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8005cc8:	4b0f      	ldr	r3, [pc, #60]	@ (8005d08 <prvAddCurrentTaskToDelayedList+0xc4>)
 8005cca:	681a      	ldr	r2, [r3, #0]
 8005ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8005cf8 <prvAddCurrentTaskToDelayedList+0xb4>)
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	3304      	adds	r3, #4
 8005cd2:	4619      	mov	r1, r3
 8005cd4:	4610      	mov	r0, r2
 8005cd6:	f7fe fb4f 	bl	8004378 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005cda:	4b0c      	ldr	r3, [pc, #48]	@ (8005d0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	68ba      	ldr	r2, [r7, #8]
 8005ce0:	429a      	cmp	r2, r3
 8005ce2:	d202      	bcs.n	8005cea <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8005ce4:	4a09      	ldr	r2, [pc, #36]	@ (8005d0c <prvAddCurrentTaskToDelayedList+0xc8>)
 8005ce6:	68bb      	ldr	r3, [r7, #8]
 8005ce8:	6013      	str	r3, [r2, #0]
}
 8005cea:	bf00      	nop
 8005cec:	3710      	adds	r7, #16
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	bd80      	pop	{r7, pc}
 8005cf2:	bf00      	nop
 8005cf4:	200005c4 	.word	0x200005c4
 8005cf8:	200004c0 	.word	0x200004c0
 8005cfc:	200005c8 	.word	0x200005c8
 8005d00:	200005ac 	.word	0x200005ac
 8005d04:	2000057c 	.word	0x2000057c
 8005d08:	20000578 	.word	0x20000578
 8005d0c:	200005e0 	.word	0x200005e0

08005d10 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005d10:	b480      	push	{r7}
 8005d12:	b085      	sub	sp, #20
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	60f8      	str	r0, [r7, #12]
 8005d18:	60b9      	str	r1, [r7, #8]
 8005d1a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005d1c:	68fb      	ldr	r3, [r7, #12]
 8005d1e:	3b04      	subs	r3, #4
 8005d20:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005d28:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	3b04      	subs	r3, #4
 8005d2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005d30:	68bb      	ldr	r3, [r7, #8]
 8005d32:	f023 0201 	bic.w	r2, r3, #1
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	3b04      	subs	r3, #4
 8005d3e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005d40:	4a0c      	ldr	r2, [pc, #48]	@ (8005d74 <pxPortInitialiseStack+0x64>)
 8005d42:	68fb      	ldr	r3, [r7, #12]
 8005d44:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	3b14      	subs	r3, #20
 8005d4a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005d4c:	687a      	ldr	r2, [r7, #4]
 8005d4e:	68fb      	ldr	r3, [r7, #12]
 8005d50:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005d52:	68fb      	ldr	r3, [r7, #12]
 8005d54:	3b04      	subs	r3, #4
 8005d56:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	f06f 0202 	mvn.w	r2, #2
 8005d5e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	3b20      	subs	r3, #32
 8005d64:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005d66:	68fb      	ldr	r3, [r7, #12]
}
 8005d68:	4618      	mov	r0, r3
 8005d6a:	3714      	adds	r7, #20
 8005d6c:	46bd      	mov	sp, r7
 8005d6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d72:	4770      	bx	lr
 8005d74:	08005d79 	.word	0x08005d79

08005d78 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005d78:	b480      	push	{r7}
 8005d7a:	b085      	sub	sp, #20
 8005d7c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005d7e:	2300      	movs	r3, #0
 8005d80:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005d82:	4b13      	ldr	r3, [pc, #76]	@ (8005dd0 <prvTaskExitError+0x58>)
 8005d84:	681b      	ldr	r3, [r3, #0]
 8005d86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d8a:	d00b      	beq.n	8005da4 <prvTaskExitError+0x2c>
	__asm volatile
 8005d8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d90:	f383 8811 	msr	BASEPRI, r3
 8005d94:	f3bf 8f6f 	isb	sy
 8005d98:	f3bf 8f4f 	dsb	sy
 8005d9c:	60fb      	str	r3, [r7, #12]
}
 8005d9e:	bf00      	nop
 8005da0:	bf00      	nop
 8005da2:	e7fd      	b.n	8005da0 <prvTaskExitError+0x28>
	__asm volatile
 8005da4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005da8:	f383 8811 	msr	BASEPRI, r3
 8005dac:	f3bf 8f6f 	isb	sy
 8005db0:	f3bf 8f4f 	dsb	sy
 8005db4:	60bb      	str	r3, [r7, #8]
}
 8005db6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005db8:	bf00      	nop
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	2b00      	cmp	r3, #0
 8005dbe:	d0fc      	beq.n	8005dba <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005dc0:	bf00      	nop
 8005dc2:	bf00      	nop
 8005dc4:	3714      	adds	r7, #20
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	2000006c 	.word	0x2000006c
	...

08005de0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005de0:	4b07      	ldr	r3, [pc, #28]	@ (8005e00 <pxCurrentTCBConst2>)
 8005de2:	6819      	ldr	r1, [r3, #0]
 8005de4:	6808      	ldr	r0, [r1, #0]
 8005de6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005dea:	f380 8809 	msr	PSP, r0
 8005dee:	f3bf 8f6f 	isb	sy
 8005df2:	f04f 0000 	mov.w	r0, #0
 8005df6:	f380 8811 	msr	BASEPRI, r0
 8005dfa:	4770      	bx	lr
 8005dfc:	f3af 8000 	nop.w

08005e00 <pxCurrentTCBConst2>:
 8005e00:	200004c0 	.word	0x200004c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005e04:	bf00      	nop
 8005e06:	bf00      	nop

08005e08 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005e08:	4808      	ldr	r0, [pc, #32]	@ (8005e2c <prvPortStartFirstTask+0x24>)
 8005e0a:	6800      	ldr	r0, [r0, #0]
 8005e0c:	6800      	ldr	r0, [r0, #0]
 8005e0e:	f380 8808 	msr	MSP, r0
 8005e12:	f04f 0000 	mov.w	r0, #0
 8005e16:	f380 8814 	msr	CONTROL, r0
 8005e1a:	b662      	cpsie	i
 8005e1c:	b661      	cpsie	f
 8005e1e:	f3bf 8f4f 	dsb	sy
 8005e22:	f3bf 8f6f 	isb	sy
 8005e26:	df00      	svc	0
 8005e28:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005e2a:	bf00      	nop
 8005e2c:	e000ed08 	.word	0xe000ed08

08005e30 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005e30:	b580      	push	{r7, lr}
 8005e32:	b086      	sub	sp, #24
 8005e34:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005e36:	4b47      	ldr	r3, [pc, #284]	@ (8005f54 <xPortStartScheduler+0x124>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	4a47      	ldr	r2, [pc, #284]	@ (8005f58 <xPortStartScheduler+0x128>)
 8005e3c:	4293      	cmp	r3, r2
 8005e3e:	d10b      	bne.n	8005e58 <xPortStartScheduler+0x28>
	__asm volatile
 8005e40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e44:	f383 8811 	msr	BASEPRI, r3
 8005e48:	f3bf 8f6f 	isb	sy
 8005e4c:	f3bf 8f4f 	dsb	sy
 8005e50:	60fb      	str	r3, [r7, #12]
}
 8005e52:	bf00      	nop
 8005e54:	bf00      	nop
 8005e56:	e7fd      	b.n	8005e54 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005e58:	4b3e      	ldr	r3, [pc, #248]	@ (8005f54 <xPortStartScheduler+0x124>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	4a3f      	ldr	r2, [pc, #252]	@ (8005f5c <xPortStartScheduler+0x12c>)
 8005e5e:	4293      	cmp	r3, r2
 8005e60:	d10b      	bne.n	8005e7a <xPortStartScheduler+0x4a>
	__asm volatile
 8005e62:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e66:	f383 8811 	msr	BASEPRI, r3
 8005e6a:	f3bf 8f6f 	isb	sy
 8005e6e:	f3bf 8f4f 	dsb	sy
 8005e72:	613b      	str	r3, [r7, #16]
}
 8005e74:	bf00      	nop
 8005e76:	bf00      	nop
 8005e78:	e7fd      	b.n	8005e76 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8005e7a:	4b39      	ldr	r3, [pc, #228]	@ (8005f60 <xPortStartScheduler+0x130>)
 8005e7c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8005e7e:	697b      	ldr	r3, [r7, #20]
 8005e80:	781b      	ldrb	r3, [r3, #0]
 8005e82:	b2db      	uxtb	r3, r3
 8005e84:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005e86:	697b      	ldr	r3, [r7, #20]
 8005e88:	22ff      	movs	r2, #255	@ 0xff
 8005e8a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8005e8c:	697b      	ldr	r3, [r7, #20]
 8005e8e:	781b      	ldrb	r3, [r3, #0]
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8005e94:	78fb      	ldrb	r3, [r7, #3]
 8005e96:	b2db      	uxtb	r3, r3
 8005e98:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8005e9c:	b2da      	uxtb	r2, r3
 8005e9e:	4b31      	ldr	r3, [pc, #196]	@ (8005f64 <xPortStartScheduler+0x134>)
 8005ea0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8005ea2:	4b31      	ldr	r3, [pc, #196]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005ea4:	2207      	movs	r2, #7
 8005ea6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ea8:	e009      	b.n	8005ebe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8005eaa:	4b2f      	ldr	r3, [pc, #188]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	3b01      	subs	r3, #1
 8005eb0:	4a2d      	ldr	r2, [pc, #180]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005eb2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8005eb4:	78fb      	ldrb	r3, [r7, #3]
 8005eb6:	b2db      	uxtb	r3, r3
 8005eb8:	005b      	lsls	r3, r3, #1
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8005ebe:	78fb      	ldrb	r3, [r7, #3]
 8005ec0:	b2db      	uxtb	r3, r3
 8005ec2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ec6:	2b80      	cmp	r3, #128	@ 0x80
 8005ec8:	d0ef      	beq.n	8005eaa <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8005eca:	4b27      	ldr	r3, [pc, #156]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f1c3 0307 	rsb	r3, r3, #7
 8005ed2:	2b04      	cmp	r3, #4
 8005ed4:	d00b      	beq.n	8005eee <xPortStartScheduler+0xbe>
	__asm volatile
 8005ed6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eda:	f383 8811 	msr	BASEPRI, r3
 8005ede:	f3bf 8f6f 	isb	sy
 8005ee2:	f3bf 8f4f 	dsb	sy
 8005ee6:	60bb      	str	r3, [r7, #8]
}
 8005ee8:	bf00      	nop
 8005eea:	bf00      	nop
 8005eec:	e7fd      	b.n	8005eea <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8005eee:	4b1e      	ldr	r3, [pc, #120]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	021b      	lsls	r3, r3, #8
 8005ef4:	4a1c      	ldr	r2, [pc, #112]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005ef6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005ef8:	4b1b      	ldr	r3, [pc, #108]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005f00:	4a19      	ldr	r2, [pc, #100]	@ (8005f68 <xPortStartScheduler+0x138>)
 8005f02:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005f04:	687b      	ldr	r3, [r7, #4]
 8005f06:	b2da      	uxtb	r2, r3
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005f0c:	4b17      	ldr	r3, [pc, #92]	@ (8005f6c <xPortStartScheduler+0x13c>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	4a16      	ldr	r2, [pc, #88]	@ (8005f6c <xPortStartScheduler+0x13c>)
 8005f12:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005f16:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005f18:	4b14      	ldr	r3, [pc, #80]	@ (8005f6c <xPortStartScheduler+0x13c>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a13      	ldr	r2, [pc, #76]	@ (8005f6c <xPortStartScheduler+0x13c>)
 8005f1e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005f22:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005f24:	f000 f8da 	bl	80060dc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005f28:	4b11      	ldr	r3, [pc, #68]	@ (8005f70 <xPortStartScheduler+0x140>)
 8005f2a:	2200      	movs	r2, #0
 8005f2c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005f2e:	f000 f8f9 	bl	8006124 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005f32:	4b10      	ldr	r3, [pc, #64]	@ (8005f74 <xPortStartScheduler+0x144>)
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	4a0f      	ldr	r2, [pc, #60]	@ (8005f74 <xPortStartScheduler+0x144>)
 8005f38:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005f3c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005f3e:	f7ff ff63 	bl	8005e08 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005f42:	f7ff fb89 	bl	8005658 <vTaskSwitchContext>
	prvTaskExitError();
 8005f46:	f7ff ff17 	bl	8005d78 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005f4a:	2300      	movs	r3, #0
}
 8005f4c:	4618      	mov	r0, r3
 8005f4e:	3718      	adds	r7, #24
 8005f50:	46bd      	mov	sp, r7
 8005f52:	bd80      	pop	{r7, pc}
 8005f54:	e000ed00 	.word	0xe000ed00
 8005f58:	410fc271 	.word	0x410fc271
 8005f5c:	410fc270 	.word	0x410fc270
 8005f60:	e000e400 	.word	0xe000e400
 8005f64:	200005ec 	.word	0x200005ec
 8005f68:	200005f0 	.word	0x200005f0
 8005f6c:	e000ed20 	.word	0xe000ed20
 8005f70:	2000006c 	.word	0x2000006c
 8005f74:	e000ef34 	.word	0xe000ef34

08005f78 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
	__asm volatile
 8005f7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f82:	f383 8811 	msr	BASEPRI, r3
 8005f86:	f3bf 8f6f 	isb	sy
 8005f8a:	f3bf 8f4f 	dsb	sy
 8005f8e:	607b      	str	r3, [r7, #4]
}
 8005f90:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005f92:	4b10      	ldr	r3, [pc, #64]	@ (8005fd4 <vPortEnterCritical+0x5c>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	3301      	adds	r3, #1
 8005f98:	4a0e      	ldr	r2, [pc, #56]	@ (8005fd4 <vPortEnterCritical+0x5c>)
 8005f9a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005f9c:	4b0d      	ldr	r3, [pc, #52]	@ (8005fd4 <vPortEnterCritical+0x5c>)
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	2b01      	cmp	r3, #1
 8005fa2:	d110      	bne.n	8005fc6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005fa4:	4b0c      	ldr	r3, [pc, #48]	@ (8005fd8 <vPortEnterCritical+0x60>)
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	b2db      	uxtb	r3, r3
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d00b      	beq.n	8005fc6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005fae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fb2:	f383 8811 	msr	BASEPRI, r3
 8005fb6:	f3bf 8f6f 	isb	sy
 8005fba:	f3bf 8f4f 	dsb	sy
 8005fbe:	603b      	str	r3, [r7, #0]
}
 8005fc0:	bf00      	nop
 8005fc2:	bf00      	nop
 8005fc4:	e7fd      	b.n	8005fc2 <vPortEnterCritical+0x4a>
	}
}
 8005fc6:	bf00      	nop
 8005fc8:	370c      	adds	r7, #12
 8005fca:	46bd      	mov	sp, r7
 8005fcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fd0:	4770      	bx	lr
 8005fd2:	bf00      	nop
 8005fd4:	2000006c 	.word	0x2000006c
 8005fd8:	e000ed04 	.word	0xe000ed04

08005fdc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005fdc:	b480      	push	{r7}
 8005fde:	b083      	sub	sp, #12
 8005fe0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005fe2:	4b12      	ldr	r3, [pc, #72]	@ (800602c <vPortExitCritical+0x50>)
 8005fe4:	681b      	ldr	r3, [r3, #0]
 8005fe6:	2b00      	cmp	r3, #0
 8005fe8:	d10b      	bne.n	8006002 <vPortExitCritical+0x26>
	__asm volatile
 8005fea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005fee:	f383 8811 	msr	BASEPRI, r3
 8005ff2:	f3bf 8f6f 	isb	sy
 8005ff6:	f3bf 8f4f 	dsb	sy
 8005ffa:	607b      	str	r3, [r7, #4]
}
 8005ffc:	bf00      	nop
 8005ffe:	bf00      	nop
 8006000:	e7fd      	b.n	8005ffe <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006002:	4b0a      	ldr	r3, [pc, #40]	@ (800602c <vPortExitCritical+0x50>)
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	3b01      	subs	r3, #1
 8006008:	4a08      	ldr	r2, [pc, #32]	@ (800602c <vPortExitCritical+0x50>)
 800600a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800600c:	4b07      	ldr	r3, [pc, #28]	@ (800602c <vPortExitCritical+0x50>)
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	2b00      	cmp	r3, #0
 8006012:	d105      	bne.n	8006020 <vPortExitCritical+0x44>
 8006014:	2300      	movs	r3, #0
 8006016:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	f383 8811 	msr	BASEPRI, r3
}
 800601e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8006020:	bf00      	nop
 8006022:	370c      	adds	r7, #12
 8006024:	46bd      	mov	sp, r7
 8006026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800602a:	4770      	bx	lr
 800602c:	2000006c 	.word	0x2000006c

08006030 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006030:	f3ef 8009 	mrs	r0, PSP
 8006034:	f3bf 8f6f 	isb	sy
 8006038:	4b15      	ldr	r3, [pc, #84]	@ (8006090 <pxCurrentTCBConst>)
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	f01e 0f10 	tst.w	lr, #16
 8006040:	bf08      	it	eq
 8006042:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006046:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800604a:	6010      	str	r0, [r2, #0]
 800604c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006050:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006054:	f380 8811 	msr	BASEPRI, r0
 8006058:	f3bf 8f4f 	dsb	sy
 800605c:	f3bf 8f6f 	isb	sy
 8006060:	f7ff fafa 	bl	8005658 <vTaskSwitchContext>
 8006064:	f04f 0000 	mov.w	r0, #0
 8006068:	f380 8811 	msr	BASEPRI, r0
 800606c:	bc09      	pop	{r0, r3}
 800606e:	6819      	ldr	r1, [r3, #0]
 8006070:	6808      	ldr	r0, [r1, #0]
 8006072:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006076:	f01e 0f10 	tst.w	lr, #16
 800607a:	bf08      	it	eq
 800607c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006080:	f380 8809 	msr	PSP, r0
 8006084:	f3bf 8f6f 	isb	sy
 8006088:	4770      	bx	lr
 800608a:	bf00      	nop
 800608c:	f3af 8000 	nop.w

08006090 <pxCurrentTCBConst>:
 8006090:	200004c0 	.word	0x200004c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006094:	bf00      	nop
 8006096:	bf00      	nop

08006098 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006098:	b580      	push	{r7, lr}
 800609a:	b082      	sub	sp, #8
 800609c:	af00      	add	r7, sp, #0
	__asm volatile
 800609e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060a2:	f383 8811 	msr	BASEPRI, r3
 80060a6:	f3bf 8f6f 	isb	sy
 80060aa:	f3bf 8f4f 	dsb	sy
 80060ae:	607b      	str	r3, [r7, #4]
}
 80060b0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80060b2:	f7ff fa17 	bl	80054e4 <xTaskIncrementTick>
 80060b6:	4603      	mov	r3, r0
 80060b8:	2b00      	cmp	r3, #0
 80060ba:	d003      	beq.n	80060c4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80060bc:	4b06      	ldr	r3, [pc, #24]	@ (80060d8 <SysTick_Handler+0x40>)
 80060be:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80060c2:	601a      	str	r2, [r3, #0]
 80060c4:	2300      	movs	r3, #0
 80060c6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80060c8:	683b      	ldr	r3, [r7, #0]
 80060ca:	f383 8811 	msr	BASEPRI, r3
}
 80060ce:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80060d0:	bf00      	nop
 80060d2:	3708      	adds	r7, #8
 80060d4:	46bd      	mov	sp, r7
 80060d6:	bd80      	pop	{r7, pc}
 80060d8:	e000ed04 	.word	0xe000ed04

080060dc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80060dc:	b480      	push	{r7}
 80060de:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80060e0:	4b0b      	ldr	r3, [pc, #44]	@ (8006110 <vPortSetupTimerInterrupt+0x34>)
 80060e2:	2200      	movs	r2, #0
 80060e4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80060e6:	4b0b      	ldr	r3, [pc, #44]	@ (8006114 <vPortSetupTimerInterrupt+0x38>)
 80060e8:	2200      	movs	r2, #0
 80060ea:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80060ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006118 <vPortSetupTimerInterrupt+0x3c>)
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	4a0a      	ldr	r2, [pc, #40]	@ (800611c <vPortSetupTimerInterrupt+0x40>)
 80060f2:	fba2 2303 	umull	r2, r3, r2, r3
 80060f6:	099b      	lsrs	r3, r3, #6
 80060f8:	4a09      	ldr	r2, [pc, #36]	@ (8006120 <vPortSetupTimerInterrupt+0x44>)
 80060fa:	3b01      	subs	r3, #1
 80060fc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80060fe:	4b04      	ldr	r3, [pc, #16]	@ (8006110 <vPortSetupTimerInterrupt+0x34>)
 8006100:	2207      	movs	r2, #7
 8006102:	601a      	str	r2, [r3, #0]
}
 8006104:	bf00      	nop
 8006106:	46bd      	mov	sp, r7
 8006108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800610c:	4770      	bx	lr
 800610e:	bf00      	nop
 8006110:	e000e010 	.word	0xe000e010
 8006114:	e000e018 	.word	0xe000e018
 8006118:	20000000 	.word	0x20000000
 800611c:	10624dd3 	.word	0x10624dd3
 8006120:	e000e014 	.word	0xe000e014

08006124 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8006124:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006134 <vPortEnableVFP+0x10>
 8006128:	6801      	ldr	r1, [r0, #0]
 800612a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800612e:	6001      	str	r1, [r0, #0]
 8006130:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006132:	bf00      	nop
 8006134:	e000ed88 	.word	0xe000ed88

08006138 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006138:	b480      	push	{r7}
 800613a:	b085      	sub	sp, #20
 800613c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800613e:	f3ef 8305 	mrs	r3, IPSR
 8006142:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006144:	68fb      	ldr	r3, [r7, #12]
 8006146:	2b0f      	cmp	r3, #15
 8006148:	d915      	bls.n	8006176 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800614a:	4a18      	ldr	r2, [pc, #96]	@ (80061ac <vPortValidateInterruptPriority+0x74>)
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	4413      	add	r3, r2
 8006150:	781b      	ldrb	r3, [r3, #0]
 8006152:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006154:	4b16      	ldr	r3, [pc, #88]	@ (80061b0 <vPortValidateInterruptPriority+0x78>)
 8006156:	781b      	ldrb	r3, [r3, #0]
 8006158:	7afa      	ldrb	r2, [r7, #11]
 800615a:	429a      	cmp	r2, r3
 800615c:	d20b      	bcs.n	8006176 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800615e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006162:	f383 8811 	msr	BASEPRI, r3
 8006166:	f3bf 8f6f 	isb	sy
 800616a:	f3bf 8f4f 	dsb	sy
 800616e:	607b      	str	r3, [r7, #4]
}
 8006170:	bf00      	nop
 8006172:	bf00      	nop
 8006174:	e7fd      	b.n	8006172 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006176:	4b0f      	ldr	r3, [pc, #60]	@ (80061b4 <vPortValidateInterruptPriority+0x7c>)
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800617e:	4b0e      	ldr	r3, [pc, #56]	@ (80061b8 <vPortValidateInterruptPriority+0x80>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	429a      	cmp	r2, r3
 8006184:	d90b      	bls.n	800619e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800618a:	f383 8811 	msr	BASEPRI, r3
 800618e:	f3bf 8f6f 	isb	sy
 8006192:	f3bf 8f4f 	dsb	sy
 8006196:	603b      	str	r3, [r7, #0]
}
 8006198:	bf00      	nop
 800619a:	bf00      	nop
 800619c:	e7fd      	b.n	800619a <vPortValidateInterruptPriority+0x62>
	}
 800619e:	bf00      	nop
 80061a0:	3714      	adds	r7, #20
 80061a2:	46bd      	mov	sp, r7
 80061a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a8:	4770      	bx	lr
 80061aa:	bf00      	nop
 80061ac:	e000e3f0 	.word	0xe000e3f0
 80061b0:	200005ec 	.word	0x200005ec
 80061b4:	e000ed0c 	.word	0xe000ed0c
 80061b8:	200005f0 	.word	0x200005f0

080061bc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80061bc:	b580      	push	{r7, lr}
 80061be:	b08a      	sub	sp, #40	@ 0x28
 80061c0:	af00      	add	r7, sp, #0
 80061c2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80061c4:	2300      	movs	r3, #0
 80061c6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80061c8:	f7ff f8e0 	bl	800538c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80061cc:	4b5c      	ldr	r3, [pc, #368]	@ (8006340 <pvPortMalloc+0x184>)
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d101      	bne.n	80061d8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80061d4:	f000 f924 	bl	8006420 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80061d8:	4b5a      	ldr	r3, [pc, #360]	@ (8006344 <pvPortMalloc+0x188>)
 80061da:	681a      	ldr	r2, [r3, #0]
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	4013      	ands	r3, r2
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	f040 8095 	bne.w	8006310 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80061e6:	687b      	ldr	r3, [r7, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d01e      	beq.n	800622a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80061ec:	2208      	movs	r2, #8
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	4413      	add	r3, r2
 80061f2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	f003 0307 	and.w	r3, r3, #7
 80061fa:	2b00      	cmp	r3, #0
 80061fc:	d015      	beq.n	800622a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80061fe:	687b      	ldr	r3, [r7, #4]
 8006200:	f023 0307 	bic.w	r3, r3, #7
 8006204:	3308      	adds	r3, #8
 8006206:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	f003 0307 	and.w	r3, r3, #7
 800620e:	2b00      	cmp	r3, #0
 8006210:	d00b      	beq.n	800622a <pvPortMalloc+0x6e>
	__asm volatile
 8006212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006216:	f383 8811 	msr	BASEPRI, r3
 800621a:	f3bf 8f6f 	isb	sy
 800621e:	f3bf 8f4f 	dsb	sy
 8006222:	617b      	str	r3, [r7, #20]
}
 8006224:	bf00      	nop
 8006226:	bf00      	nop
 8006228:	e7fd      	b.n	8006226 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	2b00      	cmp	r3, #0
 800622e:	d06f      	beq.n	8006310 <pvPortMalloc+0x154>
 8006230:	4b45      	ldr	r3, [pc, #276]	@ (8006348 <pvPortMalloc+0x18c>)
 8006232:	681b      	ldr	r3, [r3, #0]
 8006234:	687a      	ldr	r2, [r7, #4]
 8006236:	429a      	cmp	r2, r3
 8006238:	d86a      	bhi.n	8006310 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800623a:	4b44      	ldr	r3, [pc, #272]	@ (800634c <pvPortMalloc+0x190>)
 800623c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800623e:	4b43      	ldr	r3, [pc, #268]	@ (800634c <pvPortMalloc+0x190>)
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006244:	e004      	b.n	8006250 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006248:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800624a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800624c:	681b      	ldr	r3, [r3, #0]
 800624e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	687a      	ldr	r2, [r7, #4]
 8006256:	429a      	cmp	r2, r3
 8006258:	d903      	bls.n	8006262 <pvPortMalloc+0xa6>
 800625a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	2b00      	cmp	r3, #0
 8006260:	d1f1      	bne.n	8006246 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006262:	4b37      	ldr	r3, [pc, #220]	@ (8006340 <pvPortMalloc+0x184>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006268:	429a      	cmp	r2, r3
 800626a:	d051      	beq.n	8006310 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800626c:	6a3b      	ldr	r3, [r7, #32]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	2208      	movs	r2, #8
 8006272:	4413      	add	r3, r2
 8006274:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006276:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006278:	681a      	ldr	r2, [r3, #0]
 800627a:	6a3b      	ldr	r3, [r7, #32]
 800627c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800627e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006280:	685a      	ldr	r2, [r3, #4]
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	1ad2      	subs	r2, r2, r3
 8006286:	2308      	movs	r3, #8
 8006288:	005b      	lsls	r3, r3, #1
 800628a:	429a      	cmp	r2, r3
 800628c:	d920      	bls.n	80062d0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800628e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	4413      	add	r3, r2
 8006294:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006296:	69bb      	ldr	r3, [r7, #24]
 8006298:	f003 0307 	and.w	r3, r3, #7
 800629c:	2b00      	cmp	r3, #0
 800629e:	d00b      	beq.n	80062b8 <pvPortMalloc+0xfc>
	__asm volatile
 80062a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80062a4:	f383 8811 	msr	BASEPRI, r3
 80062a8:	f3bf 8f6f 	isb	sy
 80062ac:	f3bf 8f4f 	dsb	sy
 80062b0:	613b      	str	r3, [r7, #16]
}
 80062b2:	bf00      	nop
 80062b4:	bf00      	nop
 80062b6:	e7fd      	b.n	80062b4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80062b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062ba:	685a      	ldr	r2, [r3, #4]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	1ad2      	subs	r2, r2, r3
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80062c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062c6:	687a      	ldr	r2, [r7, #4]
 80062c8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80062ca:	69b8      	ldr	r0, [r7, #24]
 80062cc:	f000 f90a 	bl	80064e4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80062d0:	4b1d      	ldr	r3, [pc, #116]	@ (8006348 <pvPortMalloc+0x18c>)
 80062d2:	681a      	ldr	r2, [r3, #0]
 80062d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062d6:	685b      	ldr	r3, [r3, #4]
 80062d8:	1ad3      	subs	r3, r2, r3
 80062da:	4a1b      	ldr	r2, [pc, #108]	@ (8006348 <pvPortMalloc+0x18c>)
 80062dc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80062de:	4b1a      	ldr	r3, [pc, #104]	@ (8006348 <pvPortMalloc+0x18c>)
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	4b1b      	ldr	r3, [pc, #108]	@ (8006350 <pvPortMalloc+0x194>)
 80062e4:	681b      	ldr	r3, [r3, #0]
 80062e6:	429a      	cmp	r2, r3
 80062e8:	d203      	bcs.n	80062f2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80062ea:	4b17      	ldr	r3, [pc, #92]	@ (8006348 <pvPortMalloc+0x18c>)
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	4a18      	ldr	r2, [pc, #96]	@ (8006350 <pvPortMalloc+0x194>)
 80062f0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80062f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062f4:	685a      	ldr	r2, [r3, #4]
 80062f6:	4b13      	ldr	r3, [pc, #76]	@ (8006344 <pvPortMalloc+0x188>)
 80062f8:	681b      	ldr	r3, [r3, #0]
 80062fa:	431a      	orrs	r2, r3
 80062fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80062fe:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006300:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006302:	2200      	movs	r2, #0
 8006304:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8006306:	4b13      	ldr	r3, [pc, #76]	@ (8006354 <pvPortMalloc+0x198>)
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	3301      	adds	r3, #1
 800630c:	4a11      	ldr	r2, [pc, #68]	@ (8006354 <pvPortMalloc+0x198>)
 800630e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006310:	f7ff f84a 	bl	80053a8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	f003 0307 	and.w	r3, r3, #7
 800631a:	2b00      	cmp	r3, #0
 800631c:	d00b      	beq.n	8006336 <pvPortMalloc+0x17a>
	__asm volatile
 800631e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006322:	f383 8811 	msr	BASEPRI, r3
 8006326:	f3bf 8f6f 	isb	sy
 800632a:	f3bf 8f4f 	dsb	sy
 800632e:	60fb      	str	r3, [r7, #12]
}
 8006330:	bf00      	nop
 8006332:	bf00      	nop
 8006334:	e7fd      	b.n	8006332 <pvPortMalloc+0x176>
	return pvReturn;
 8006336:	69fb      	ldr	r3, [r7, #28]
}
 8006338:	4618      	mov	r0, r3
 800633a:	3728      	adds	r7, #40	@ 0x28
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}
 8006340:	200041fc 	.word	0x200041fc
 8006344:	20004210 	.word	0x20004210
 8006348:	20004200 	.word	0x20004200
 800634c:	200041f4 	.word	0x200041f4
 8006350:	20004204 	.word	0x20004204
 8006354:	20004208 	.word	0x20004208

08006358 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006358:	b580      	push	{r7, lr}
 800635a:	b086      	sub	sp, #24
 800635c:	af00      	add	r7, sp, #0
 800635e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006364:	687b      	ldr	r3, [r7, #4]
 8006366:	2b00      	cmp	r3, #0
 8006368:	d04f      	beq.n	800640a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800636a:	2308      	movs	r3, #8
 800636c:	425b      	negs	r3, r3
 800636e:	697a      	ldr	r2, [r7, #20]
 8006370:	4413      	add	r3, r2
 8006372:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006374:	697b      	ldr	r3, [r7, #20]
 8006376:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006378:	693b      	ldr	r3, [r7, #16]
 800637a:	685a      	ldr	r2, [r3, #4]
 800637c:	4b25      	ldr	r3, [pc, #148]	@ (8006414 <vPortFree+0xbc>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	4013      	ands	r3, r2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d10b      	bne.n	800639e <vPortFree+0x46>
	__asm volatile
 8006386:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800638a:	f383 8811 	msr	BASEPRI, r3
 800638e:	f3bf 8f6f 	isb	sy
 8006392:	f3bf 8f4f 	dsb	sy
 8006396:	60fb      	str	r3, [r7, #12]
}
 8006398:	bf00      	nop
 800639a:	bf00      	nop
 800639c:	e7fd      	b.n	800639a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800639e:	693b      	ldr	r3, [r7, #16]
 80063a0:	681b      	ldr	r3, [r3, #0]
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d00b      	beq.n	80063be <vPortFree+0x66>
	__asm volatile
 80063a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063aa:	f383 8811 	msr	BASEPRI, r3
 80063ae:	f3bf 8f6f 	isb	sy
 80063b2:	f3bf 8f4f 	dsb	sy
 80063b6:	60bb      	str	r3, [r7, #8]
}
 80063b8:	bf00      	nop
 80063ba:	bf00      	nop
 80063bc:	e7fd      	b.n	80063ba <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80063be:	693b      	ldr	r3, [r7, #16]
 80063c0:	685a      	ldr	r2, [r3, #4]
 80063c2:	4b14      	ldr	r3, [pc, #80]	@ (8006414 <vPortFree+0xbc>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	4013      	ands	r3, r2
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d01e      	beq.n	800640a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80063cc:	693b      	ldr	r3, [r7, #16]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d11a      	bne.n	800640a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80063d4:	693b      	ldr	r3, [r7, #16]
 80063d6:	685a      	ldr	r2, [r3, #4]
 80063d8:	4b0e      	ldr	r3, [pc, #56]	@ (8006414 <vPortFree+0xbc>)
 80063da:	681b      	ldr	r3, [r3, #0]
 80063dc:	43db      	mvns	r3, r3
 80063de:	401a      	ands	r2, r3
 80063e0:	693b      	ldr	r3, [r7, #16]
 80063e2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80063e4:	f7fe ffd2 	bl	800538c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	685a      	ldr	r2, [r3, #4]
 80063ec:	4b0a      	ldr	r3, [pc, #40]	@ (8006418 <vPortFree+0xc0>)
 80063ee:	681b      	ldr	r3, [r3, #0]
 80063f0:	4413      	add	r3, r2
 80063f2:	4a09      	ldr	r2, [pc, #36]	@ (8006418 <vPortFree+0xc0>)
 80063f4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80063f6:	6938      	ldr	r0, [r7, #16]
 80063f8:	f000 f874 	bl	80064e4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80063fc:	4b07      	ldr	r3, [pc, #28]	@ (800641c <vPortFree+0xc4>)
 80063fe:	681b      	ldr	r3, [r3, #0]
 8006400:	3301      	adds	r3, #1
 8006402:	4a06      	ldr	r2, [pc, #24]	@ (800641c <vPortFree+0xc4>)
 8006404:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8006406:	f7fe ffcf 	bl	80053a8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800640a:	bf00      	nop
 800640c:	3718      	adds	r7, #24
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}
 8006412:	bf00      	nop
 8006414:	20004210 	.word	0x20004210
 8006418:	20004200 	.word	0x20004200
 800641c:	2000420c 	.word	0x2000420c

08006420 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006420:	b480      	push	{r7}
 8006422:	b085      	sub	sp, #20
 8006424:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006426:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800642a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800642c:	4b27      	ldr	r3, [pc, #156]	@ (80064cc <prvHeapInit+0xac>)
 800642e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006430:	68fb      	ldr	r3, [r7, #12]
 8006432:	f003 0307 	and.w	r3, r3, #7
 8006436:	2b00      	cmp	r3, #0
 8006438:	d00c      	beq.n	8006454 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	3307      	adds	r3, #7
 800643e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	f023 0307 	bic.w	r3, r3, #7
 8006446:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006448:	68ba      	ldr	r2, [r7, #8]
 800644a:	68fb      	ldr	r3, [r7, #12]
 800644c:	1ad3      	subs	r3, r2, r3
 800644e:	4a1f      	ldr	r2, [pc, #124]	@ (80064cc <prvHeapInit+0xac>)
 8006450:	4413      	add	r3, r2
 8006452:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006454:	68fb      	ldr	r3, [r7, #12]
 8006456:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006458:	4a1d      	ldr	r2, [pc, #116]	@ (80064d0 <prvHeapInit+0xb0>)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800645e:	4b1c      	ldr	r3, [pc, #112]	@ (80064d0 <prvHeapInit+0xb0>)
 8006460:	2200      	movs	r2, #0
 8006462:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006464:	687b      	ldr	r3, [r7, #4]
 8006466:	68ba      	ldr	r2, [r7, #8]
 8006468:	4413      	add	r3, r2
 800646a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800646c:	2208      	movs	r2, #8
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	1a9b      	subs	r3, r3, r2
 8006472:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006474:	68fb      	ldr	r3, [r7, #12]
 8006476:	f023 0307 	bic.w	r3, r3, #7
 800647a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800647c:	68fb      	ldr	r3, [r7, #12]
 800647e:	4a15      	ldr	r2, [pc, #84]	@ (80064d4 <prvHeapInit+0xb4>)
 8006480:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006482:	4b14      	ldr	r3, [pc, #80]	@ (80064d4 <prvHeapInit+0xb4>)
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	2200      	movs	r2, #0
 8006488:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800648a:	4b12      	ldr	r3, [pc, #72]	@ (80064d4 <prvHeapInit+0xb4>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	2200      	movs	r2, #0
 8006490:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	68fa      	ldr	r2, [r7, #12]
 800649a:	1ad2      	subs	r2, r2, r3
 800649c:	683b      	ldr	r3, [r7, #0]
 800649e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80064a0:	4b0c      	ldr	r3, [pc, #48]	@ (80064d4 <prvHeapInit+0xb4>)
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	683b      	ldr	r3, [r7, #0]
 80064a6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064a8:	683b      	ldr	r3, [r7, #0]
 80064aa:	685b      	ldr	r3, [r3, #4]
 80064ac:	4a0a      	ldr	r2, [pc, #40]	@ (80064d8 <prvHeapInit+0xb8>)
 80064ae:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80064b0:	683b      	ldr	r3, [r7, #0]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	4a09      	ldr	r2, [pc, #36]	@ (80064dc <prvHeapInit+0xbc>)
 80064b6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80064b8:	4b09      	ldr	r3, [pc, #36]	@ (80064e0 <prvHeapInit+0xc0>)
 80064ba:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80064be:	601a      	str	r2, [r3, #0]
}
 80064c0:	bf00      	nop
 80064c2:	3714      	adds	r7, #20
 80064c4:	46bd      	mov	sp, r7
 80064c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ca:	4770      	bx	lr
 80064cc:	200005f4 	.word	0x200005f4
 80064d0:	200041f4 	.word	0x200041f4
 80064d4:	200041fc 	.word	0x200041fc
 80064d8:	20004204 	.word	0x20004204
 80064dc:	20004200 	.word	0x20004200
 80064e0:	20004210 	.word	0x20004210

080064e4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80064e4:	b480      	push	{r7}
 80064e6:	b085      	sub	sp, #20
 80064e8:	af00      	add	r7, sp, #0
 80064ea:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80064ec:	4b28      	ldr	r3, [pc, #160]	@ (8006590 <prvInsertBlockIntoFreeList+0xac>)
 80064ee:	60fb      	str	r3, [r7, #12]
 80064f0:	e002      	b.n	80064f8 <prvInsertBlockIntoFreeList+0x14>
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	60fb      	str	r3, [r7, #12]
 80064f8:	68fb      	ldr	r3, [r7, #12]
 80064fa:	681b      	ldr	r3, [r3, #0]
 80064fc:	687a      	ldr	r2, [r7, #4]
 80064fe:	429a      	cmp	r2, r3
 8006500:	d8f7      	bhi.n	80064f2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006502:	68fb      	ldr	r3, [r7, #12]
 8006504:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006506:	68fb      	ldr	r3, [r7, #12]
 8006508:	685b      	ldr	r3, [r3, #4]
 800650a:	68ba      	ldr	r2, [r7, #8]
 800650c:	4413      	add	r3, r2
 800650e:	687a      	ldr	r2, [r7, #4]
 8006510:	429a      	cmp	r2, r3
 8006512:	d108      	bne.n	8006526 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	685a      	ldr	r2, [r3, #4]
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	685b      	ldr	r3, [r3, #4]
 800651c:	441a      	add	r2, r3
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	68ba      	ldr	r2, [r7, #8]
 8006530:	441a      	add	r2, r3
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	429a      	cmp	r2, r3
 8006538:	d118      	bne.n	800656c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	681a      	ldr	r2, [r3, #0]
 800653e:	4b15      	ldr	r3, [pc, #84]	@ (8006594 <prvInsertBlockIntoFreeList+0xb0>)
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	429a      	cmp	r2, r3
 8006544:	d00d      	beq.n	8006562 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	685a      	ldr	r2, [r3, #4]
 800654a:	68fb      	ldr	r3, [r7, #12]
 800654c:	681b      	ldr	r3, [r3, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	441a      	add	r2, r3
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006556:	68fb      	ldr	r3, [r7, #12]
 8006558:	681b      	ldr	r3, [r3, #0]
 800655a:	681a      	ldr	r2, [r3, #0]
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	601a      	str	r2, [r3, #0]
 8006560:	e008      	b.n	8006574 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006562:	4b0c      	ldr	r3, [pc, #48]	@ (8006594 <prvInsertBlockIntoFreeList+0xb0>)
 8006564:	681a      	ldr	r2, [r3, #0]
 8006566:	687b      	ldr	r3, [r7, #4]
 8006568:	601a      	str	r2, [r3, #0]
 800656a:	e003      	b.n	8006574 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800656c:	68fb      	ldr	r3, [r7, #12]
 800656e:	681a      	ldr	r2, [r3, #0]
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006574:	68fa      	ldr	r2, [r7, #12]
 8006576:	687b      	ldr	r3, [r7, #4]
 8006578:	429a      	cmp	r2, r3
 800657a:	d002      	beq.n	8006582 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800657c:	68fb      	ldr	r3, [r7, #12]
 800657e:	687a      	ldr	r2, [r7, #4]
 8006580:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006582:	bf00      	nop
 8006584:	3714      	adds	r7, #20
 8006586:	46bd      	mov	sp, r7
 8006588:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658c:	4770      	bx	lr
 800658e:	bf00      	nop
 8006590:	200041f4 	.word	0x200041f4
 8006594:	200041fc 	.word	0x200041fc

08006598 <siprintf>:
 8006598:	b40e      	push	{r1, r2, r3}
 800659a:	b510      	push	{r4, lr}
 800659c:	b09d      	sub	sp, #116	@ 0x74
 800659e:	ab1f      	add	r3, sp, #124	@ 0x7c
 80065a0:	9002      	str	r0, [sp, #8]
 80065a2:	9006      	str	r0, [sp, #24]
 80065a4:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80065a8:	480a      	ldr	r0, [pc, #40]	@ (80065d4 <siprintf+0x3c>)
 80065aa:	9107      	str	r1, [sp, #28]
 80065ac:	9104      	str	r1, [sp, #16]
 80065ae:	490a      	ldr	r1, [pc, #40]	@ (80065d8 <siprintf+0x40>)
 80065b0:	f853 2b04 	ldr.w	r2, [r3], #4
 80065b4:	9105      	str	r1, [sp, #20]
 80065b6:	2400      	movs	r4, #0
 80065b8:	a902      	add	r1, sp, #8
 80065ba:	6800      	ldr	r0, [r0, #0]
 80065bc:	9301      	str	r3, [sp, #4]
 80065be:	941b      	str	r4, [sp, #108]	@ 0x6c
 80065c0:	f000 fa10 	bl	80069e4 <_svfiprintf_r>
 80065c4:	9b02      	ldr	r3, [sp, #8]
 80065c6:	701c      	strb	r4, [r3, #0]
 80065c8:	b01d      	add	sp, #116	@ 0x74
 80065ca:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80065ce:	b003      	add	sp, #12
 80065d0:	4770      	bx	lr
 80065d2:	bf00      	nop
 80065d4:	20000070 	.word	0x20000070
 80065d8:	ffff0208 	.word	0xffff0208

080065dc <memcmp>:
 80065dc:	b510      	push	{r4, lr}
 80065de:	3901      	subs	r1, #1
 80065e0:	4402      	add	r2, r0
 80065e2:	4290      	cmp	r0, r2
 80065e4:	d101      	bne.n	80065ea <memcmp+0xe>
 80065e6:	2000      	movs	r0, #0
 80065e8:	e005      	b.n	80065f6 <memcmp+0x1a>
 80065ea:	7803      	ldrb	r3, [r0, #0]
 80065ec:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 80065f0:	42a3      	cmp	r3, r4
 80065f2:	d001      	beq.n	80065f8 <memcmp+0x1c>
 80065f4:	1b18      	subs	r0, r3, r4
 80065f6:	bd10      	pop	{r4, pc}
 80065f8:	3001      	adds	r0, #1
 80065fa:	e7f2      	b.n	80065e2 <memcmp+0x6>

080065fc <memset>:
 80065fc:	4402      	add	r2, r0
 80065fe:	4603      	mov	r3, r0
 8006600:	4293      	cmp	r3, r2
 8006602:	d100      	bne.n	8006606 <memset+0xa>
 8006604:	4770      	bx	lr
 8006606:	f803 1b01 	strb.w	r1, [r3], #1
 800660a:	e7f9      	b.n	8006600 <memset+0x4>

0800660c <_reclaim_reent>:
 800660c:	4b2d      	ldr	r3, [pc, #180]	@ (80066c4 <_reclaim_reent+0xb8>)
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	4283      	cmp	r3, r0
 8006612:	b570      	push	{r4, r5, r6, lr}
 8006614:	4604      	mov	r4, r0
 8006616:	d053      	beq.n	80066c0 <_reclaim_reent+0xb4>
 8006618:	69c3      	ldr	r3, [r0, #28]
 800661a:	b31b      	cbz	r3, 8006664 <_reclaim_reent+0x58>
 800661c:	68db      	ldr	r3, [r3, #12]
 800661e:	b163      	cbz	r3, 800663a <_reclaim_reent+0x2e>
 8006620:	2500      	movs	r5, #0
 8006622:	69e3      	ldr	r3, [r4, #28]
 8006624:	68db      	ldr	r3, [r3, #12]
 8006626:	5959      	ldr	r1, [r3, r5]
 8006628:	b9b1      	cbnz	r1, 8006658 <_reclaim_reent+0x4c>
 800662a:	3504      	adds	r5, #4
 800662c:	2d80      	cmp	r5, #128	@ 0x80
 800662e:	d1f8      	bne.n	8006622 <_reclaim_reent+0x16>
 8006630:	69e3      	ldr	r3, [r4, #28]
 8006632:	4620      	mov	r0, r4
 8006634:	68d9      	ldr	r1, [r3, #12]
 8006636:	f000 f881 	bl	800673c <_free_r>
 800663a:	69e3      	ldr	r3, [r4, #28]
 800663c:	6819      	ldr	r1, [r3, #0]
 800663e:	b111      	cbz	r1, 8006646 <_reclaim_reent+0x3a>
 8006640:	4620      	mov	r0, r4
 8006642:	f000 f87b 	bl	800673c <_free_r>
 8006646:	69e3      	ldr	r3, [r4, #28]
 8006648:	689d      	ldr	r5, [r3, #8]
 800664a:	b15d      	cbz	r5, 8006664 <_reclaim_reent+0x58>
 800664c:	4629      	mov	r1, r5
 800664e:	4620      	mov	r0, r4
 8006650:	682d      	ldr	r5, [r5, #0]
 8006652:	f000 f873 	bl	800673c <_free_r>
 8006656:	e7f8      	b.n	800664a <_reclaim_reent+0x3e>
 8006658:	680e      	ldr	r6, [r1, #0]
 800665a:	4620      	mov	r0, r4
 800665c:	f000 f86e 	bl	800673c <_free_r>
 8006660:	4631      	mov	r1, r6
 8006662:	e7e1      	b.n	8006628 <_reclaim_reent+0x1c>
 8006664:	6961      	ldr	r1, [r4, #20]
 8006666:	b111      	cbz	r1, 800666e <_reclaim_reent+0x62>
 8006668:	4620      	mov	r0, r4
 800666a:	f000 f867 	bl	800673c <_free_r>
 800666e:	69e1      	ldr	r1, [r4, #28]
 8006670:	b111      	cbz	r1, 8006678 <_reclaim_reent+0x6c>
 8006672:	4620      	mov	r0, r4
 8006674:	f000 f862 	bl	800673c <_free_r>
 8006678:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800667a:	b111      	cbz	r1, 8006682 <_reclaim_reent+0x76>
 800667c:	4620      	mov	r0, r4
 800667e:	f000 f85d 	bl	800673c <_free_r>
 8006682:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006684:	b111      	cbz	r1, 800668c <_reclaim_reent+0x80>
 8006686:	4620      	mov	r0, r4
 8006688:	f000 f858 	bl	800673c <_free_r>
 800668c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800668e:	b111      	cbz	r1, 8006696 <_reclaim_reent+0x8a>
 8006690:	4620      	mov	r0, r4
 8006692:	f000 f853 	bl	800673c <_free_r>
 8006696:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006698:	b111      	cbz	r1, 80066a0 <_reclaim_reent+0x94>
 800669a:	4620      	mov	r0, r4
 800669c:	f000 f84e 	bl	800673c <_free_r>
 80066a0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80066a2:	b111      	cbz	r1, 80066aa <_reclaim_reent+0x9e>
 80066a4:	4620      	mov	r0, r4
 80066a6:	f000 f849 	bl	800673c <_free_r>
 80066aa:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80066ac:	b111      	cbz	r1, 80066b4 <_reclaim_reent+0xa8>
 80066ae:	4620      	mov	r0, r4
 80066b0:	f000 f844 	bl	800673c <_free_r>
 80066b4:	6a23      	ldr	r3, [r4, #32]
 80066b6:	b11b      	cbz	r3, 80066c0 <_reclaim_reent+0xb4>
 80066b8:	4620      	mov	r0, r4
 80066ba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80066be:	4718      	bx	r3
 80066c0:	bd70      	pop	{r4, r5, r6, pc}
 80066c2:	bf00      	nop
 80066c4:	20000070 	.word	0x20000070

080066c8 <__errno>:
 80066c8:	4b01      	ldr	r3, [pc, #4]	@ (80066d0 <__errno+0x8>)
 80066ca:	6818      	ldr	r0, [r3, #0]
 80066cc:	4770      	bx	lr
 80066ce:	bf00      	nop
 80066d0:	20000070 	.word	0x20000070

080066d4 <__libc_init_array>:
 80066d4:	b570      	push	{r4, r5, r6, lr}
 80066d6:	4d0d      	ldr	r5, [pc, #52]	@ (800670c <__libc_init_array+0x38>)
 80066d8:	4c0d      	ldr	r4, [pc, #52]	@ (8006710 <__libc_init_array+0x3c>)
 80066da:	1b64      	subs	r4, r4, r5
 80066dc:	10a4      	asrs	r4, r4, #2
 80066de:	2600      	movs	r6, #0
 80066e0:	42a6      	cmp	r6, r4
 80066e2:	d109      	bne.n	80066f8 <__libc_init_array+0x24>
 80066e4:	4d0b      	ldr	r5, [pc, #44]	@ (8006714 <__libc_init_array+0x40>)
 80066e6:	4c0c      	ldr	r4, [pc, #48]	@ (8006718 <__libc_init_array+0x44>)
 80066e8:	f000 fc64 	bl	8006fb4 <_init>
 80066ec:	1b64      	subs	r4, r4, r5
 80066ee:	10a4      	asrs	r4, r4, #2
 80066f0:	2600      	movs	r6, #0
 80066f2:	42a6      	cmp	r6, r4
 80066f4:	d105      	bne.n	8006702 <__libc_init_array+0x2e>
 80066f6:	bd70      	pop	{r4, r5, r6, pc}
 80066f8:	f855 3b04 	ldr.w	r3, [r5], #4
 80066fc:	4798      	blx	r3
 80066fe:	3601      	adds	r6, #1
 8006700:	e7ee      	b.n	80066e0 <__libc_init_array+0xc>
 8006702:	f855 3b04 	ldr.w	r3, [r5], #4
 8006706:	4798      	blx	r3
 8006708:	3601      	adds	r6, #1
 800670a:	e7f2      	b.n	80066f2 <__libc_init_array+0x1e>
 800670c:	08007138 	.word	0x08007138
 8006710:	08007138 	.word	0x08007138
 8006714:	08007138 	.word	0x08007138
 8006718:	0800713c 	.word	0x0800713c

0800671c <__retarget_lock_acquire_recursive>:
 800671c:	4770      	bx	lr

0800671e <__retarget_lock_release_recursive>:
 800671e:	4770      	bx	lr

08006720 <memcpy>:
 8006720:	440a      	add	r2, r1
 8006722:	4291      	cmp	r1, r2
 8006724:	f100 33ff 	add.w	r3, r0, #4294967295
 8006728:	d100      	bne.n	800672c <memcpy+0xc>
 800672a:	4770      	bx	lr
 800672c:	b510      	push	{r4, lr}
 800672e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006732:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006736:	4291      	cmp	r1, r2
 8006738:	d1f9      	bne.n	800672e <memcpy+0xe>
 800673a:	bd10      	pop	{r4, pc}

0800673c <_free_r>:
 800673c:	b538      	push	{r3, r4, r5, lr}
 800673e:	4605      	mov	r5, r0
 8006740:	2900      	cmp	r1, #0
 8006742:	d041      	beq.n	80067c8 <_free_r+0x8c>
 8006744:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006748:	1f0c      	subs	r4, r1, #4
 800674a:	2b00      	cmp	r3, #0
 800674c:	bfb8      	it	lt
 800674e:	18e4      	addlt	r4, r4, r3
 8006750:	f000 f8e0 	bl	8006914 <__malloc_lock>
 8006754:	4a1d      	ldr	r2, [pc, #116]	@ (80067cc <_free_r+0x90>)
 8006756:	6813      	ldr	r3, [r2, #0]
 8006758:	b933      	cbnz	r3, 8006768 <_free_r+0x2c>
 800675a:	6063      	str	r3, [r4, #4]
 800675c:	6014      	str	r4, [r2, #0]
 800675e:	4628      	mov	r0, r5
 8006760:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006764:	f000 b8dc 	b.w	8006920 <__malloc_unlock>
 8006768:	42a3      	cmp	r3, r4
 800676a:	d908      	bls.n	800677e <_free_r+0x42>
 800676c:	6820      	ldr	r0, [r4, #0]
 800676e:	1821      	adds	r1, r4, r0
 8006770:	428b      	cmp	r3, r1
 8006772:	bf01      	itttt	eq
 8006774:	6819      	ldreq	r1, [r3, #0]
 8006776:	685b      	ldreq	r3, [r3, #4]
 8006778:	1809      	addeq	r1, r1, r0
 800677a:	6021      	streq	r1, [r4, #0]
 800677c:	e7ed      	b.n	800675a <_free_r+0x1e>
 800677e:	461a      	mov	r2, r3
 8006780:	685b      	ldr	r3, [r3, #4]
 8006782:	b10b      	cbz	r3, 8006788 <_free_r+0x4c>
 8006784:	42a3      	cmp	r3, r4
 8006786:	d9fa      	bls.n	800677e <_free_r+0x42>
 8006788:	6811      	ldr	r1, [r2, #0]
 800678a:	1850      	adds	r0, r2, r1
 800678c:	42a0      	cmp	r0, r4
 800678e:	d10b      	bne.n	80067a8 <_free_r+0x6c>
 8006790:	6820      	ldr	r0, [r4, #0]
 8006792:	4401      	add	r1, r0
 8006794:	1850      	adds	r0, r2, r1
 8006796:	4283      	cmp	r3, r0
 8006798:	6011      	str	r1, [r2, #0]
 800679a:	d1e0      	bne.n	800675e <_free_r+0x22>
 800679c:	6818      	ldr	r0, [r3, #0]
 800679e:	685b      	ldr	r3, [r3, #4]
 80067a0:	6053      	str	r3, [r2, #4]
 80067a2:	4408      	add	r0, r1
 80067a4:	6010      	str	r0, [r2, #0]
 80067a6:	e7da      	b.n	800675e <_free_r+0x22>
 80067a8:	d902      	bls.n	80067b0 <_free_r+0x74>
 80067aa:	230c      	movs	r3, #12
 80067ac:	602b      	str	r3, [r5, #0]
 80067ae:	e7d6      	b.n	800675e <_free_r+0x22>
 80067b0:	6820      	ldr	r0, [r4, #0]
 80067b2:	1821      	adds	r1, r4, r0
 80067b4:	428b      	cmp	r3, r1
 80067b6:	bf04      	itt	eq
 80067b8:	6819      	ldreq	r1, [r3, #0]
 80067ba:	685b      	ldreq	r3, [r3, #4]
 80067bc:	6063      	str	r3, [r4, #4]
 80067be:	bf04      	itt	eq
 80067c0:	1809      	addeq	r1, r1, r0
 80067c2:	6021      	streq	r1, [r4, #0]
 80067c4:	6054      	str	r4, [r2, #4]
 80067c6:	e7ca      	b.n	800675e <_free_r+0x22>
 80067c8:	bd38      	pop	{r3, r4, r5, pc}
 80067ca:	bf00      	nop
 80067cc:	20004358 	.word	0x20004358

080067d0 <sbrk_aligned>:
 80067d0:	b570      	push	{r4, r5, r6, lr}
 80067d2:	4e0f      	ldr	r6, [pc, #60]	@ (8006810 <sbrk_aligned+0x40>)
 80067d4:	460c      	mov	r4, r1
 80067d6:	6831      	ldr	r1, [r6, #0]
 80067d8:	4605      	mov	r5, r0
 80067da:	b911      	cbnz	r1, 80067e2 <sbrk_aligned+0x12>
 80067dc:	f000 fba4 	bl	8006f28 <_sbrk_r>
 80067e0:	6030      	str	r0, [r6, #0]
 80067e2:	4621      	mov	r1, r4
 80067e4:	4628      	mov	r0, r5
 80067e6:	f000 fb9f 	bl	8006f28 <_sbrk_r>
 80067ea:	1c43      	adds	r3, r0, #1
 80067ec:	d103      	bne.n	80067f6 <sbrk_aligned+0x26>
 80067ee:	f04f 34ff 	mov.w	r4, #4294967295
 80067f2:	4620      	mov	r0, r4
 80067f4:	bd70      	pop	{r4, r5, r6, pc}
 80067f6:	1cc4      	adds	r4, r0, #3
 80067f8:	f024 0403 	bic.w	r4, r4, #3
 80067fc:	42a0      	cmp	r0, r4
 80067fe:	d0f8      	beq.n	80067f2 <sbrk_aligned+0x22>
 8006800:	1a21      	subs	r1, r4, r0
 8006802:	4628      	mov	r0, r5
 8006804:	f000 fb90 	bl	8006f28 <_sbrk_r>
 8006808:	3001      	adds	r0, #1
 800680a:	d1f2      	bne.n	80067f2 <sbrk_aligned+0x22>
 800680c:	e7ef      	b.n	80067ee <sbrk_aligned+0x1e>
 800680e:	bf00      	nop
 8006810:	20004354 	.word	0x20004354

08006814 <_malloc_r>:
 8006814:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006818:	1ccd      	adds	r5, r1, #3
 800681a:	f025 0503 	bic.w	r5, r5, #3
 800681e:	3508      	adds	r5, #8
 8006820:	2d0c      	cmp	r5, #12
 8006822:	bf38      	it	cc
 8006824:	250c      	movcc	r5, #12
 8006826:	2d00      	cmp	r5, #0
 8006828:	4606      	mov	r6, r0
 800682a:	db01      	blt.n	8006830 <_malloc_r+0x1c>
 800682c:	42a9      	cmp	r1, r5
 800682e:	d904      	bls.n	800683a <_malloc_r+0x26>
 8006830:	230c      	movs	r3, #12
 8006832:	6033      	str	r3, [r6, #0]
 8006834:	2000      	movs	r0, #0
 8006836:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800683a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006910 <_malloc_r+0xfc>
 800683e:	f000 f869 	bl	8006914 <__malloc_lock>
 8006842:	f8d8 3000 	ldr.w	r3, [r8]
 8006846:	461c      	mov	r4, r3
 8006848:	bb44      	cbnz	r4, 800689c <_malloc_r+0x88>
 800684a:	4629      	mov	r1, r5
 800684c:	4630      	mov	r0, r6
 800684e:	f7ff ffbf 	bl	80067d0 <sbrk_aligned>
 8006852:	1c43      	adds	r3, r0, #1
 8006854:	4604      	mov	r4, r0
 8006856:	d158      	bne.n	800690a <_malloc_r+0xf6>
 8006858:	f8d8 4000 	ldr.w	r4, [r8]
 800685c:	4627      	mov	r7, r4
 800685e:	2f00      	cmp	r7, #0
 8006860:	d143      	bne.n	80068ea <_malloc_r+0xd6>
 8006862:	2c00      	cmp	r4, #0
 8006864:	d04b      	beq.n	80068fe <_malloc_r+0xea>
 8006866:	6823      	ldr	r3, [r4, #0]
 8006868:	4639      	mov	r1, r7
 800686a:	4630      	mov	r0, r6
 800686c:	eb04 0903 	add.w	r9, r4, r3
 8006870:	f000 fb5a 	bl	8006f28 <_sbrk_r>
 8006874:	4581      	cmp	r9, r0
 8006876:	d142      	bne.n	80068fe <_malloc_r+0xea>
 8006878:	6821      	ldr	r1, [r4, #0]
 800687a:	1a6d      	subs	r5, r5, r1
 800687c:	4629      	mov	r1, r5
 800687e:	4630      	mov	r0, r6
 8006880:	f7ff ffa6 	bl	80067d0 <sbrk_aligned>
 8006884:	3001      	adds	r0, #1
 8006886:	d03a      	beq.n	80068fe <_malloc_r+0xea>
 8006888:	6823      	ldr	r3, [r4, #0]
 800688a:	442b      	add	r3, r5
 800688c:	6023      	str	r3, [r4, #0]
 800688e:	f8d8 3000 	ldr.w	r3, [r8]
 8006892:	685a      	ldr	r2, [r3, #4]
 8006894:	bb62      	cbnz	r2, 80068f0 <_malloc_r+0xdc>
 8006896:	f8c8 7000 	str.w	r7, [r8]
 800689a:	e00f      	b.n	80068bc <_malloc_r+0xa8>
 800689c:	6822      	ldr	r2, [r4, #0]
 800689e:	1b52      	subs	r2, r2, r5
 80068a0:	d420      	bmi.n	80068e4 <_malloc_r+0xd0>
 80068a2:	2a0b      	cmp	r2, #11
 80068a4:	d917      	bls.n	80068d6 <_malloc_r+0xc2>
 80068a6:	1961      	adds	r1, r4, r5
 80068a8:	42a3      	cmp	r3, r4
 80068aa:	6025      	str	r5, [r4, #0]
 80068ac:	bf18      	it	ne
 80068ae:	6059      	strne	r1, [r3, #4]
 80068b0:	6863      	ldr	r3, [r4, #4]
 80068b2:	bf08      	it	eq
 80068b4:	f8c8 1000 	streq.w	r1, [r8]
 80068b8:	5162      	str	r2, [r4, r5]
 80068ba:	604b      	str	r3, [r1, #4]
 80068bc:	4630      	mov	r0, r6
 80068be:	f000 f82f 	bl	8006920 <__malloc_unlock>
 80068c2:	f104 000b 	add.w	r0, r4, #11
 80068c6:	1d23      	adds	r3, r4, #4
 80068c8:	f020 0007 	bic.w	r0, r0, #7
 80068cc:	1ac2      	subs	r2, r0, r3
 80068ce:	bf1c      	itt	ne
 80068d0:	1a1b      	subne	r3, r3, r0
 80068d2:	50a3      	strne	r3, [r4, r2]
 80068d4:	e7af      	b.n	8006836 <_malloc_r+0x22>
 80068d6:	6862      	ldr	r2, [r4, #4]
 80068d8:	42a3      	cmp	r3, r4
 80068da:	bf0c      	ite	eq
 80068dc:	f8c8 2000 	streq.w	r2, [r8]
 80068e0:	605a      	strne	r2, [r3, #4]
 80068e2:	e7eb      	b.n	80068bc <_malloc_r+0xa8>
 80068e4:	4623      	mov	r3, r4
 80068e6:	6864      	ldr	r4, [r4, #4]
 80068e8:	e7ae      	b.n	8006848 <_malloc_r+0x34>
 80068ea:	463c      	mov	r4, r7
 80068ec:	687f      	ldr	r7, [r7, #4]
 80068ee:	e7b6      	b.n	800685e <_malloc_r+0x4a>
 80068f0:	461a      	mov	r2, r3
 80068f2:	685b      	ldr	r3, [r3, #4]
 80068f4:	42a3      	cmp	r3, r4
 80068f6:	d1fb      	bne.n	80068f0 <_malloc_r+0xdc>
 80068f8:	2300      	movs	r3, #0
 80068fa:	6053      	str	r3, [r2, #4]
 80068fc:	e7de      	b.n	80068bc <_malloc_r+0xa8>
 80068fe:	230c      	movs	r3, #12
 8006900:	6033      	str	r3, [r6, #0]
 8006902:	4630      	mov	r0, r6
 8006904:	f000 f80c 	bl	8006920 <__malloc_unlock>
 8006908:	e794      	b.n	8006834 <_malloc_r+0x20>
 800690a:	6005      	str	r5, [r0, #0]
 800690c:	e7d6      	b.n	80068bc <_malloc_r+0xa8>
 800690e:	bf00      	nop
 8006910:	20004358 	.word	0x20004358

08006914 <__malloc_lock>:
 8006914:	4801      	ldr	r0, [pc, #4]	@ (800691c <__malloc_lock+0x8>)
 8006916:	f7ff bf01 	b.w	800671c <__retarget_lock_acquire_recursive>
 800691a:	bf00      	nop
 800691c:	20004350 	.word	0x20004350

08006920 <__malloc_unlock>:
 8006920:	4801      	ldr	r0, [pc, #4]	@ (8006928 <__malloc_unlock+0x8>)
 8006922:	f7ff befc 	b.w	800671e <__retarget_lock_release_recursive>
 8006926:	bf00      	nop
 8006928:	20004350 	.word	0x20004350

0800692c <__ssputs_r>:
 800692c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006930:	688e      	ldr	r6, [r1, #8]
 8006932:	461f      	mov	r7, r3
 8006934:	42be      	cmp	r6, r7
 8006936:	680b      	ldr	r3, [r1, #0]
 8006938:	4682      	mov	sl, r0
 800693a:	460c      	mov	r4, r1
 800693c:	4690      	mov	r8, r2
 800693e:	d82d      	bhi.n	800699c <__ssputs_r+0x70>
 8006940:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006944:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006948:	d026      	beq.n	8006998 <__ssputs_r+0x6c>
 800694a:	6965      	ldr	r5, [r4, #20]
 800694c:	6909      	ldr	r1, [r1, #16]
 800694e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006952:	eba3 0901 	sub.w	r9, r3, r1
 8006956:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800695a:	1c7b      	adds	r3, r7, #1
 800695c:	444b      	add	r3, r9
 800695e:	106d      	asrs	r5, r5, #1
 8006960:	429d      	cmp	r5, r3
 8006962:	bf38      	it	cc
 8006964:	461d      	movcc	r5, r3
 8006966:	0553      	lsls	r3, r2, #21
 8006968:	d527      	bpl.n	80069ba <__ssputs_r+0x8e>
 800696a:	4629      	mov	r1, r5
 800696c:	f7ff ff52 	bl	8006814 <_malloc_r>
 8006970:	4606      	mov	r6, r0
 8006972:	b360      	cbz	r0, 80069ce <__ssputs_r+0xa2>
 8006974:	6921      	ldr	r1, [r4, #16]
 8006976:	464a      	mov	r2, r9
 8006978:	f7ff fed2 	bl	8006720 <memcpy>
 800697c:	89a3      	ldrh	r3, [r4, #12]
 800697e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006982:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006986:	81a3      	strh	r3, [r4, #12]
 8006988:	6126      	str	r6, [r4, #16]
 800698a:	6165      	str	r5, [r4, #20]
 800698c:	444e      	add	r6, r9
 800698e:	eba5 0509 	sub.w	r5, r5, r9
 8006992:	6026      	str	r6, [r4, #0]
 8006994:	60a5      	str	r5, [r4, #8]
 8006996:	463e      	mov	r6, r7
 8006998:	42be      	cmp	r6, r7
 800699a:	d900      	bls.n	800699e <__ssputs_r+0x72>
 800699c:	463e      	mov	r6, r7
 800699e:	6820      	ldr	r0, [r4, #0]
 80069a0:	4632      	mov	r2, r6
 80069a2:	4641      	mov	r1, r8
 80069a4:	f000 faa6 	bl	8006ef4 <memmove>
 80069a8:	68a3      	ldr	r3, [r4, #8]
 80069aa:	1b9b      	subs	r3, r3, r6
 80069ac:	60a3      	str	r3, [r4, #8]
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	4433      	add	r3, r6
 80069b2:	6023      	str	r3, [r4, #0]
 80069b4:	2000      	movs	r0, #0
 80069b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80069ba:	462a      	mov	r2, r5
 80069bc:	f000 fac4 	bl	8006f48 <_realloc_r>
 80069c0:	4606      	mov	r6, r0
 80069c2:	2800      	cmp	r0, #0
 80069c4:	d1e0      	bne.n	8006988 <__ssputs_r+0x5c>
 80069c6:	6921      	ldr	r1, [r4, #16]
 80069c8:	4650      	mov	r0, sl
 80069ca:	f7ff feb7 	bl	800673c <_free_r>
 80069ce:	230c      	movs	r3, #12
 80069d0:	f8ca 3000 	str.w	r3, [sl]
 80069d4:	89a3      	ldrh	r3, [r4, #12]
 80069d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80069da:	81a3      	strh	r3, [r4, #12]
 80069dc:	f04f 30ff 	mov.w	r0, #4294967295
 80069e0:	e7e9      	b.n	80069b6 <__ssputs_r+0x8a>
	...

080069e4 <_svfiprintf_r>:
 80069e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069e8:	4698      	mov	r8, r3
 80069ea:	898b      	ldrh	r3, [r1, #12]
 80069ec:	061b      	lsls	r3, r3, #24
 80069ee:	b09d      	sub	sp, #116	@ 0x74
 80069f0:	4607      	mov	r7, r0
 80069f2:	460d      	mov	r5, r1
 80069f4:	4614      	mov	r4, r2
 80069f6:	d510      	bpl.n	8006a1a <_svfiprintf_r+0x36>
 80069f8:	690b      	ldr	r3, [r1, #16]
 80069fa:	b973      	cbnz	r3, 8006a1a <_svfiprintf_r+0x36>
 80069fc:	2140      	movs	r1, #64	@ 0x40
 80069fe:	f7ff ff09 	bl	8006814 <_malloc_r>
 8006a02:	6028      	str	r0, [r5, #0]
 8006a04:	6128      	str	r0, [r5, #16]
 8006a06:	b930      	cbnz	r0, 8006a16 <_svfiprintf_r+0x32>
 8006a08:	230c      	movs	r3, #12
 8006a0a:	603b      	str	r3, [r7, #0]
 8006a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a10:	b01d      	add	sp, #116	@ 0x74
 8006a12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a16:	2340      	movs	r3, #64	@ 0x40
 8006a18:	616b      	str	r3, [r5, #20]
 8006a1a:	2300      	movs	r3, #0
 8006a1c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a1e:	2320      	movs	r3, #32
 8006a20:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a24:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a28:	2330      	movs	r3, #48	@ 0x30
 8006a2a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006bc8 <_svfiprintf_r+0x1e4>
 8006a2e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a32:	f04f 0901 	mov.w	r9, #1
 8006a36:	4623      	mov	r3, r4
 8006a38:	469a      	mov	sl, r3
 8006a3a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a3e:	b10a      	cbz	r2, 8006a44 <_svfiprintf_r+0x60>
 8006a40:	2a25      	cmp	r2, #37	@ 0x25
 8006a42:	d1f9      	bne.n	8006a38 <_svfiprintf_r+0x54>
 8006a44:	ebba 0b04 	subs.w	fp, sl, r4
 8006a48:	d00b      	beq.n	8006a62 <_svfiprintf_r+0x7e>
 8006a4a:	465b      	mov	r3, fp
 8006a4c:	4622      	mov	r2, r4
 8006a4e:	4629      	mov	r1, r5
 8006a50:	4638      	mov	r0, r7
 8006a52:	f7ff ff6b 	bl	800692c <__ssputs_r>
 8006a56:	3001      	adds	r0, #1
 8006a58:	f000 80a7 	beq.w	8006baa <_svfiprintf_r+0x1c6>
 8006a5c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a5e:	445a      	add	r2, fp
 8006a60:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a62:	f89a 3000 	ldrb.w	r3, [sl]
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	f000 809f 	beq.w	8006baa <_svfiprintf_r+0x1c6>
 8006a6c:	2300      	movs	r3, #0
 8006a6e:	f04f 32ff 	mov.w	r2, #4294967295
 8006a72:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a76:	f10a 0a01 	add.w	sl, sl, #1
 8006a7a:	9304      	str	r3, [sp, #16]
 8006a7c:	9307      	str	r3, [sp, #28]
 8006a7e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006a82:	931a      	str	r3, [sp, #104]	@ 0x68
 8006a84:	4654      	mov	r4, sl
 8006a86:	2205      	movs	r2, #5
 8006a88:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006a8c:	484e      	ldr	r0, [pc, #312]	@ (8006bc8 <_svfiprintf_r+0x1e4>)
 8006a8e:	f7f9 fba7 	bl	80001e0 <memchr>
 8006a92:	9a04      	ldr	r2, [sp, #16]
 8006a94:	b9d8      	cbnz	r0, 8006ace <_svfiprintf_r+0xea>
 8006a96:	06d0      	lsls	r0, r2, #27
 8006a98:	bf44      	itt	mi
 8006a9a:	2320      	movmi	r3, #32
 8006a9c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006aa0:	0711      	lsls	r1, r2, #28
 8006aa2:	bf44      	itt	mi
 8006aa4:	232b      	movmi	r3, #43	@ 0x2b
 8006aa6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006aaa:	f89a 3000 	ldrb.w	r3, [sl]
 8006aae:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ab0:	d015      	beq.n	8006ade <_svfiprintf_r+0xfa>
 8006ab2:	9a07      	ldr	r2, [sp, #28]
 8006ab4:	4654      	mov	r4, sl
 8006ab6:	2000      	movs	r0, #0
 8006ab8:	f04f 0c0a 	mov.w	ip, #10
 8006abc:	4621      	mov	r1, r4
 8006abe:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ac2:	3b30      	subs	r3, #48	@ 0x30
 8006ac4:	2b09      	cmp	r3, #9
 8006ac6:	d94b      	bls.n	8006b60 <_svfiprintf_r+0x17c>
 8006ac8:	b1b0      	cbz	r0, 8006af8 <_svfiprintf_r+0x114>
 8006aca:	9207      	str	r2, [sp, #28]
 8006acc:	e014      	b.n	8006af8 <_svfiprintf_r+0x114>
 8006ace:	eba0 0308 	sub.w	r3, r0, r8
 8006ad2:	fa09 f303 	lsl.w	r3, r9, r3
 8006ad6:	4313      	orrs	r3, r2
 8006ad8:	9304      	str	r3, [sp, #16]
 8006ada:	46a2      	mov	sl, r4
 8006adc:	e7d2      	b.n	8006a84 <_svfiprintf_r+0xa0>
 8006ade:	9b03      	ldr	r3, [sp, #12]
 8006ae0:	1d19      	adds	r1, r3, #4
 8006ae2:	681b      	ldr	r3, [r3, #0]
 8006ae4:	9103      	str	r1, [sp, #12]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	bfbb      	ittet	lt
 8006aea:	425b      	neglt	r3, r3
 8006aec:	f042 0202 	orrlt.w	r2, r2, #2
 8006af0:	9307      	strge	r3, [sp, #28]
 8006af2:	9307      	strlt	r3, [sp, #28]
 8006af4:	bfb8      	it	lt
 8006af6:	9204      	strlt	r2, [sp, #16]
 8006af8:	7823      	ldrb	r3, [r4, #0]
 8006afa:	2b2e      	cmp	r3, #46	@ 0x2e
 8006afc:	d10a      	bne.n	8006b14 <_svfiprintf_r+0x130>
 8006afe:	7863      	ldrb	r3, [r4, #1]
 8006b00:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b02:	d132      	bne.n	8006b6a <_svfiprintf_r+0x186>
 8006b04:	9b03      	ldr	r3, [sp, #12]
 8006b06:	1d1a      	adds	r2, r3, #4
 8006b08:	681b      	ldr	r3, [r3, #0]
 8006b0a:	9203      	str	r2, [sp, #12]
 8006b0c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b10:	3402      	adds	r4, #2
 8006b12:	9305      	str	r3, [sp, #20]
 8006b14:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006bd8 <_svfiprintf_r+0x1f4>
 8006b18:	7821      	ldrb	r1, [r4, #0]
 8006b1a:	2203      	movs	r2, #3
 8006b1c:	4650      	mov	r0, sl
 8006b1e:	f7f9 fb5f 	bl	80001e0 <memchr>
 8006b22:	b138      	cbz	r0, 8006b34 <_svfiprintf_r+0x150>
 8006b24:	9b04      	ldr	r3, [sp, #16]
 8006b26:	eba0 000a 	sub.w	r0, r0, sl
 8006b2a:	2240      	movs	r2, #64	@ 0x40
 8006b2c:	4082      	lsls	r2, r0
 8006b2e:	4313      	orrs	r3, r2
 8006b30:	3401      	adds	r4, #1
 8006b32:	9304      	str	r3, [sp, #16]
 8006b34:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b38:	4824      	ldr	r0, [pc, #144]	@ (8006bcc <_svfiprintf_r+0x1e8>)
 8006b3a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b3e:	2206      	movs	r2, #6
 8006b40:	f7f9 fb4e 	bl	80001e0 <memchr>
 8006b44:	2800      	cmp	r0, #0
 8006b46:	d036      	beq.n	8006bb6 <_svfiprintf_r+0x1d2>
 8006b48:	4b21      	ldr	r3, [pc, #132]	@ (8006bd0 <_svfiprintf_r+0x1ec>)
 8006b4a:	bb1b      	cbnz	r3, 8006b94 <_svfiprintf_r+0x1b0>
 8006b4c:	9b03      	ldr	r3, [sp, #12]
 8006b4e:	3307      	adds	r3, #7
 8006b50:	f023 0307 	bic.w	r3, r3, #7
 8006b54:	3308      	adds	r3, #8
 8006b56:	9303      	str	r3, [sp, #12]
 8006b58:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b5a:	4433      	add	r3, r6
 8006b5c:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b5e:	e76a      	b.n	8006a36 <_svfiprintf_r+0x52>
 8006b60:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b64:	460c      	mov	r4, r1
 8006b66:	2001      	movs	r0, #1
 8006b68:	e7a8      	b.n	8006abc <_svfiprintf_r+0xd8>
 8006b6a:	2300      	movs	r3, #0
 8006b6c:	3401      	adds	r4, #1
 8006b6e:	9305      	str	r3, [sp, #20]
 8006b70:	4619      	mov	r1, r3
 8006b72:	f04f 0c0a 	mov.w	ip, #10
 8006b76:	4620      	mov	r0, r4
 8006b78:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b7c:	3a30      	subs	r2, #48	@ 0x30
 8006b7e:	2a09      	cmp	r2, #9
 8006b80:	d903      	bls.n	8006b8a <_svfiprintf_r+0x1a6>
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d0c6      	beq.n	8006b14 <_svfiprintf_r+0x130>
 8006b86:	9105      	str	r1, [sp, #20]
 8006b88:	e7c4      	b.n	8006b14 <_svfiprintf_r+0x130>
 8006b8a:	fb0c 2101 	mla	r1, ip, r1, r2
 8006b8e:	4604      	mov	r4, r0
 8006b90:	2301      	movs	r3, #1
 8006b92:	e7f0      	b.n	8006b76 <_svfiprintf_r+0x192>
 8006b94:	ab03      	add	r3, sp, #12
 8006b96:	9300      	str	r3, [sp, #0]
 8006b98:	462a      	mov	r2, r5
 8006b9a:	4b0e      	ldr	r3, [pc, #56]	@ (8006bd4 <_svfiprintf_r+0x1f0>)
 8006b9c:	a904      	add	r1, sp, #16
 8006b9e:	4638      	mov	r0, r7
 8006ba0:	f3af 8000 	nop.w
 8006ba4:	1c42      	adds	r2, r0, #1
 8006ba6:	4606      	mov	r6, r0
 8006ba8:	d1d6      	bne.n	8006b58 <_svfiprintf_r+0x174>
 8006baa:	89ab      	ldrh	r3, [r5, #12]
 8006bac:	065b      	lsls	r3, r3, #25
 8006bae:	f53f af2d 	bmi.w	8006a0c <_svfiprintf_r+0x28>
 8006bb2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006bb4:	e72c      	b.n	8006a10 <_svfiprintf_r+0x2c>
 8006bb6:	ab03      	add	r3, sp, #12
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	462a      	mov	r2, r5
 8006bbc:	4b05      	ldr	r3, [pc, #20]	@ (8006bd4 <_svfiprintf_r+0x1f0>)
 8006bbe:	a904      	add	r1, sp, #16
 8006bc0:	4638      	mov	r0, r7
 8006bc2:	f000 f879 	bl	8006cb8 <_printf_i>
 8006bc6:	e7ed      	b.n	8006ba4 <_svfiprintf_r+0x1c0>
 8006bc8:	080070fc 	.word	0x080070fc
 8006bcc:	08007106 	.word	0x08007106
 8006bd0:	00000000 	.word	0x00000000
 8006bd4:	0800692d 	.word	0x0800692d
 8006bd8:	08007102 	.word	0x08007102

08006bdc <_printf_common>:
 8006bdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006be0:	4616      	mov	r6, r2
 8006be2:	4698      	mov	r8, r3
 8006be4:	688a      	ldr	r2, [r1, #8]
 8006be6:	690b      	ldr	r3, [r1, #16]
 8006be8:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006bec:	4293      	cmp	r3, r2
 8006bee:	bfb8      	it	lt
 8006bf0:	4613      	movlt	r3, r2
 8006bf2:	6033      	str	r3, [r6, #0]
 8006bf4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006bf8:	4607      	mov	r7, r0
 8006bfa:	460c      	mov	r4, r1
 8006bfc:	b10a      	cbz	r2, 8006c02 <_printf_common+0x26>
 8006bfe:	3301      	adds	r3, #1
 8006c00:	6033      	str	r3, [r6, #0]
 8006c02:	6823      	ldr	r3, [r4, #0]
 8006c04:	0699      	lsls	r1, r3, #26
 8006c06:	bf42      	ittt	mi
 8006c08:	6833      	ldrmi	r3, [r6, #0]
 8006c0a:	3302      	addmi	r3, #2
 8006c0c:	6033      	strmi	r3, [r6, #0]
 8006c0e:	6825      	ldr	r5, [r4, #0]
 8006c10:	f015 0506 	ands.w	r5, r5, #6
 8006c14:	d106      	bne.n	8006c24 <_printf_common+0x48>
 8006c16:	f104 0a19 	add.w	sl, r4, #25
 8006c1a:	68e3      	ldr	r3, [r4, #12]
 8006c1c:	6832      	ldr	r2, [r6, #0]
 8006c1e:	1a9b      	subs	r3, r3, r2
 8006c20:	42ab      	cmp	r3, r5
 8006c22:	dc26      	bgt.n	8006c72 <_printf_common+0x96>
 8006c24:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c28:	6822      	ldr	r2, [r4, #0]
 8006c2a:	3b00      	subs	r3, #0
 8006c2c:	bf18      	it	ne
 8006c2e:	2301      	movne	r3, #1
 8006c30:	0692      	lsls	r2, r2, #26
 8006c32:	d42b      	bmi.n	8006c8c <_printf_common+0xb0>
 8006c34:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c38:	4641      	mov	r1, r8
 8006c3a:	4638      	mov	r0, r7
 8006c3c:	47c8      	blx	r9
 8006c3e:	3001      	adds	r0, #1
 8006c40:	d01e      	beq.n	8006c80 <_printf_common+0xa4>
 8006c42:	6823      	ldr	r3, [r4, #0]
 8006c44:	6922      	ldr	r2, [r4, #16]
 8006c46:	f003 0306 	and.w	r3, r3, #6
 8006c4a:	2b04      	cmp	r3, #4
 8006c4c:	bf02      	ittt	eq
 8006c4e:	68e5      	ldreq	r5, [r4, #12]
 8006c50:	6833      	ldreq	r3, [r6, #0]
 8006c52:	1aed      	subeq	r5, r5, r3
 8006c54:	68a3      	ldr	r3, [r4, #8]
 8006c56:	bf0c      	ite	eq
 8006c58:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c5c:	2500      	movne	r5, #0
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	bfc4      	itt	gt
 8006c62:	1a9b      	subgt	r3, r3, r2
 8006c64:	18ed      	addgt	r5, r5, r3
 8006c66:	2600      	movs	r6, #0
 8006c68:	341a      	adds	r4, #26
 8006c6a:	42b5      	cmp	r5, r6
 8006c6c:	d11a      	bne.n	8006ca4 <_printf_common+0xc8>
 8006c6e:	2000      	movs	r0, #0
 8006c70:	e008      	b.n	8006c84 <_printf_common+0xa8>
 8006c72:	2301      	movs	r3, #1
 8006c74:	4652      	mov	r2, sl
 8006c76:	4641      	mov	r1, r8
 8006c78:	4638      	mov	r0, r7
 8006c7a:	47c8      	blx	r9
 8006c7c:	3001      	adds	r0, #1
 8006c7e:	d103      	bne.n	8006c88 <_printf_common+0xac>
 8006c80:	f04f 30ff 	mov.w	r0, #4294967295
 8006c84:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006c88:	3501      	adds	r5, #1
 8006c8a:	e7c6      	b.n	8006c1a <_printf_common+0x3e>
 8006c8c:	18e1      	adds	r1, r4, r3
 8006c8e:	1c5a      	adds	r2, r3, #1
 8006c90:	2030      	movs	r0, #48	@ 0x30
 8006c92:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006c96:	4422      	add	r2, r4
 8006c98:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006c9c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006ca0:	3302      	adds	r3, #2
 8006ca2:	e7c7      	b.n	8006c34 <_printf_common+0x58>
 8006ca4:	2301      	movs	r3, #1
 8006ca6:	4622      	mov	r2, r4
 8006ca8:	4641      	mov	r1, r8
 8006caa:	4638      	mov	r0, r7
 8006cac:	47c8      	blx	r9
 8006cae:	3001      	adds	r0, #1
 8006cb0:	d0e6      	beq.n	8006c80 <_printf_common+0xa4>
 8006cb2:	3601      	adds	r6, #1
 8006cb4:	e7d9      	b.n	8006c6a <_printf_common+0x8e>
	...

08006cb8 <_printf_i>:
 8006cb8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cbc:	7e0f      	ldrb	r7, [r1, #24]
 8006cbe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cc0:	2f78      	cmp	r7, #120	@ 0x78
 8006cc2:	4691      	mov	r9, r2
 8006cc4:	4680      	mov	r8, r0
 8006cc6:	460c      	mov	r4, r1
 8006cc8:	469a      	mov	sl, r3
 8006cca:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006cce:	d807      	bhi.n	8006ce0 <_printf_i+0x28>
 8006cd0:	2f62      	cmp	r7, #98	@ 0x62
 8006cd2:	d80a      	bhi.n	8006cea <_printf_i+0x32>
 8006cd4:	2f00      	cmp	r7, #0
 8006cd6:	f000 80d1 	beq.w	8006e7c <_printf_i+0x1c4>
 8006cda:	2f58      	cmp	r7, #88	@ 0x58
 8006cdc:	f000 80b8 	beq.w	8006e50 <_printf_i+0x198>
 8006ce0:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006ce4:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006ce8:	e03a      	b.n	8006d60 <_printf_i+0xa8>
 8006cea:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006cee:	2b15      	cmp	r3, #21
 8006cf0:	d8f6      	bhi.n	8006ce0 <_printf_i+0x28>
 8006cf2:	a101      	add	r1, pc, #4	@ (adr r1, 8006cf8 <_printf_i+0x40>)
 8006cf4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006cf8:	08006d51 	.word	0x08006d51
 8006cfc:	08006d65 	.word	0x08006d65
 8006d00:	08006ce1 	.word	0x08006ce1
 8006d04:	08006ce1 	.word	0x08006ce1
 8006d08:	08006ce1 	.word	0x08006ce1
 8006d0c:	08006ce1 	.word	0x08006ce1
 8006d10:	08006d65 	.word	0x08006d65
 8006d14:	08006ce1 	.word	0x08006ce1
 8006d18:	08006ce1 	.word	0x08006ce1
 8006d1c:	08006ce1 	.word	0x08006ce1
 8006d20:	08006ce1 	.word	0x08006ce1
 8006d24:	08006e63 	.word	0x08006e63
 8006d28:	08006d8f 	.word	0x08006d8f
 8006d2c:	08006e1d 	.word	0x08006e1d
 8006d30:	08006ce1 	.word	0x08006ce1
 8006d34:	08006ce1 	.word	0x08006ce1
 8006d38:	08006e85 	.word	0x08006e85
 8006d3c:	08006ce1 	.word	0x08006ce1
 8006d40:	08006d8f 	.word	0x08006d8f
 8006d44:	08006ce1 	.word	0x08006ce1
 8006d48:	08006ce1 	.word	0x08006ce1
 8006d4c:	08006e25 	.word	0x08006e25
 8006d50:	6833      	ldr	r3, [r6, #0]
 8006d52:	1d1a      	adds	r2, r3, #4
 8006d54:	681b      	ldr	r3, [r3, #0]
 8006d56:	6032      	str	r2, [r6, #0]
 8006d58:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d5c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d60:	2301      	movs	r3, #1
 8006d62:	e09c      	b.n	8006e9e <_printf_i+0x1e6>
 8006d64:	6833      	ldr	r3, [r6, #0]
 8006d66:	6820      	ldr	r0, [r4, #0]
 8006d68:	1d19      	adds	r1, r3, #4
 8006d6a:	6031      	str	r1, [r6, #0]
 8006d6c:	0606      	lsls	r6, r0, #24
 8006d6e:	d501      	bpl.n	8006d74 <_printf_i+0xbc>
 8006d70:	681d      	ldr	r5, [r3, #0]
 8006d72:	e003      	b.n	8006d7c <_printf_i+0xc4>
 8006d74:	0645      	lsls	r5, r0, #25
 8006d76:	d5fb      	bpl.n	8006d70 <_printf_i+0xb8>
 8006d78:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006d7c:	2d00      	cmp	r5, #0
 8006d7e:	da03      	bge.n	8006d88 <_printf_i+0xd0>
 8006d80:	232d      	movs	r3, #45	@ 0x2d
 8006d82:	426d      	negs	r5, r5
 8006d84:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006d88:	4858      	ldr	r0, [pc, #352]	@ (8006eec <_printf_i+0x234>)
 8006d8a:	230a      	movs	r3, #10
 8006d8c:	e011      	b.n	8006db2 <_printf_i+0xfa>
 8006d8e:	6821      	ldr	r1, [r4, #0]
 8006d90:	6833      	ldr	r3, [r6, #0]
 8006d92:	0608      	lsls	r0, r1, #24
 8006d94:	f853 5b04 	ldr.w	r5, [r3], #4
 8006d98:	d402      	bmi.n	8006da0 <_printf_i+0xe8>
 8006d9a:	0649      	lsls	r1, r1, #25
 8006d9c:	bf48      	it	mi
 8006d9e:	b2ad      	uxthmi	r5, r5
 8006da0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006da2:	4852      	ldr	r0, [pc, #328]	@ (8006eec <_printf_i+0x234>)
 8006da4:	6033      	str	r3, [r6, #0]
 8006da6:	bf14      	ite	ne
 8006da8:	230a      	movne	r3, #10
 8006daa:	2308      	moveq	r3, #8
 8006dac:	2100      	movs	r1, #0
 8006dae:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006db2:	6866      	ldr	r6, [r4, #4]
 8006db4:	60a6      	str	r6, [r4, #8]
 8006db6:	2e00      	cmp	r6, #0
 8006db8:	db05      	blt.n	8006dc6 <_printf_i+0x10e>
 8006dba:	6821      	ldr	r1, [r4, #0]
 8006dbc:	432e      	orrs	r6, r5
 8006dbe:	f021 0104 	bic.w	r1, r1, #4
 8006dc2:	6021      	str	r1, [r4, #0]
 8006dc4:	d04b      	beq.n	8006e5e <_printf_i+0x1a6>
 8006dc6:	4616      	mov	r6, r2
 8006dc8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006dcc:	fb03 5711 	mls	r7, r3, r1, r5
 8006dd0:	5dc7      	ldrb	r7, [r0, r7]
 8006dd2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006dd6:	462f      	mov	r7, r5
 8006dd8:	42bb      	cmp	r3, r7
 8006dda:	460d      	mov	r5, r1
 8006ddc:	d9f4      	bls.n	8006dc8 <_printf_i+0x110>
 8006dde:	2b08      	cmp	r3, #8
 8006de0:	d10b      	bne.n	8006dfa <_printf_i+0x142>
 8006de2:	6823      	ldr	r3, [r4, #0]
 8006de4:	07df      	lsls	r7, r3, #31
 8006de6:	d508      	bpl.n	8006dfa <_printf_i+0x142>
 8006de8:	6923      	ldr	r3, [r4, #16]
 8006dea:	6861      	ldr	r1, [r4, #4]
 8006dec:	4299      	cmp	r1, r3
 8006dee:	bfde      	ittt	le
 8006df0:	2330      	movle	r3, #48	@ 0x30
 8006df2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006df6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006dfa:	1b92      	subs	r2, r2, r6
 8006dfc:	6122      	str	r2, [r4, #16]
 8006dfe:	f8cd a000 	str.w	sl, [sp]
 8006e02:	464b      	mov	r3, r9
 8006e04:	aa03      	add	r2, sp, #12
 8006e06:	4621      	mov	r1, r4
 8006e08:	4640      	mov	r0, r8
 8006e0a:	f7ff fee7 	bl	8006bdc <_printf_common>
 8006e0e:	3001      	adds	r0, #1
 8006e10:	d14a      	bne.n	8006ea8 <_printf_i+0x1f0>
 8006e12:	f04f 30ff 	mov.w	r0, #4294967295
 8006e16:	b004      	add	sp, #16
 8006e18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e1c:	6823      	ldr	r3, [r4, #0]
 8006e1e:	f043 0320 	orr.w	r3, r3, #32
 8006e22:	6023      	str	r3, [r4, #0]
 8006e24:	4832      	ldr	r0, [pc, #200]	@ (8006ef0 <_printf_i+0x238>)
 8006e26:	2778      	movs	r7, #120	@ 0x78
 8006e28:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e2c:	6823      	ldr	r3, [r4, #0]
 8006e2e:	6831      	ldr	r1, [r6, #0]
 8006e30:	061f      	lsls	r7, r3, #24
 8006e32:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e36:	d402      	bmi.n	8006e3e <_printf_i+0x186>
 8006e38:	065f      	lsls	r7, r3, #25
 8006e3a:	bf48      	it	mi
 8006e3c:	b2ad      	uxthmi	r5, r5
 8006e3e:	6031      	str	r1, [r6, #0]
 8006e40:	07d9      	lsls	r1, r3, #31
 8006e42:	bf44      	itt	mi
 8006e44:	f043 0320 	orrmi.w	r3, r3, #32
 8006e48:	6023      	strmi	r3, [r4, #0]
 8006e4a:	b11d      	cbz	r5, 8006e54 <_printf_i+0x19c>
 8006e4c:	2310      	movs	r3, #16
 8006e4e:	e7ad      	b.n	8006dac <_printf_i+0xf4>
 8006e50:	4826      	ldr	r0, [pc, #152]	@ (8006eec <_printf_i+0x234>)
 8006e52:	e7e9      	b.n	8006e28 <_printf_i+0x170>
 8006e54:	6823      	ldr	r3, [r4, #0]
 8006e56:	f023 0320 	bic.w	r3, r3, #32
 8006e5a:	6023      	str	r3, [r4, #0]
 8006e5c:	e7f6      	b.n	8006e4c <_printf_i+0x194>
 8006e5e:	4616      	mov	r6, r2
 8006e60:	e7bd      	b.n	8006dde <_printf_i+0x126>
 8006e62:	6833      	ldr	r3, [r6, #0]
 8006e64:	6825      	ldr	r5, [r4, #0]
 8006e66:	6961      	ldr	r1, [r4, #20]
 8006e68:	1d18      	adds	r0, r3, #4
 8006e6a:	6030      	str	r0, [r6, #0]
 8006e6c:	062e      	lsls	r6, r5, #24
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	d501      	bpl.n	8006e76 <_printf_i+0x1be>
 8006e72:	6019      	str	r1, [r3, #0]
 8006e74:	e002      	b.n	8006e7c <_printf_i+0x1c4>
 8006e76:	0668      	lsls	r0, r5, #25
 8006e78:	d5fb      	bpl.n	8006e72 <_printf_i+0x1ba>
 8006e7a:	8019      	strh	r1, [r3, #0]
 8006e7c:	2300      	movs	r3, #0
 8006e7e:	6123      	str	r3, [r4, #16]
 8006e80:	4616      	mov	r6, r2
 8006e82:	e7bc      	b.n	8006dfe <_printf_i+0x146>
 8006e84:	6833      	ldr	r3, [r6, #0]
 8006e86:	1d1a      	adds	r2, r3, #4
 8006e88:	6032      	str	r2, [r6, #0]
 8006e8a:	681e      	ldr	r6, [r3, #0]
 8006e8c:	6862      	ldr	r2, [r4, #4]
 8006e8e:	2100      	movs	r1, #0
 8006e90:	4630      	mov	r0, r6
 8006e92:	f7f9 f9a5 	bl	80001e0 <memchr>
 8006e96:	b108      	cbz	r0, 8006e9c <_printf_i+0x1e4>
 8006e98:	1b80      	subs	r0, r0, r6
 8006e9a:	6060      	str	r0, [r4, #4]
 8006e9c:	6863      	ldr	r3, [r4, #4]
 8006e9e:	6123      	str	r3, [r4, #16]
 8006ea0:	2300      	movs	r3, #0
 8006ea2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ea6:	e7aa      	b.n	8006dfe <_printf_i+0x146>
 8006ea8:	6923      	ldr	r3, [r4, #16]
 8006eaa:	4632      	mov	r2, r6
 8006eac:	4649      	mov	r1, r9
 8006eae:	4640      	mov	r0, r8
 8006eb0:	47d0      	blx	sl
 8006eb2:	3001      	adds	r0, #1
 8006eb4:	d0ad      	beq.n	8006e12 <_printf_i+0x15a>
 8006eb6:	6823      	ldr	r3, [r4, #0]
 8006eb8:	079b      	lsls	r3, r3, #30
 8006eba:	d413      	bmi.n	8006ee4 <_printf_i+0x22c>
 8006ebc:	68e0      	ldr	r0, [r4, #12]
 8006ebe:	9b03      	ldr	r3, [sp, #12]
 8006ec0:	4298      	cmp	r0, r3
 8006ec2:	bfb8      	it	lt
 8006ec4:	4618      	movlt	r0, r3
 8006ec6:	e7a6      	b.n	8006e16 <_printf_i+0x15e>
 8006ec8:	2301      	movs	r3, #1
 8006eca:	4632      	mov	r2, r6
 8006ecc:	4649      	mov	r1, r9
 8006ece:	4640      	mov	r0, r8
 8006ed0:	47d0      	blx	sl
 8006ed2:	3001      	adds	r0, #1
 8006ed4:	d09d      	beq.n	8006e12 <_printf_i+0x15a>
 8006ed6:	3501      	adds	r5, #1
 8006ed8:	68e3      	ldr	r3, [r4, #12]
 8006eda:	9903      	ldr	r1, [sp, #12]
 8006edc:	1a5b      	subs	r3, r3, r1
 8006ede:	42ab      	cmp	r3, r5
 8006ee0:	dcf2      	bgt.n	8006ec8 <_printf_i+0x210>
 8006ee2:	e7eb      	b.n	8006ebc <_printf_i+0x204>
 8006ee4:	2500      	movs	r5, #0
 8006ee6:	f104 0619 	add.w	r6, r4, #25
 8006eea:	e7f5      	b.n	8006ed8 <_printf_i+0x220>
 8006eec:	0800710d 	.word	0x0800710d
 8006ef0:	0800711e 	.word	0x0800711e

08006ef4 <memmove>:
 8006ef4:	4288      	cmp	r0, r1
 8006ef6:	b510      	push	{r4, lr}
 8006ef8:	eb01 0402 	add.w	r4, r1, r2
 8006efc:	d902      	bls.n	8006f04 <memmove+0x10>
 8006efe:	4284      	cmp	r4, r0
 8006f00:	4623      	mov	r3, r4
 8006f02:	d807      	bhi.n	8006f14 <memmove+0x20>
 8006f04:	1e43      	subs	r3, r0, #1
 8006f06:	42a1      	cmp	r1, r4
 8006f08:	d008      	beq.n	8006f1c <memmove+0x28>
 8006f0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006f0e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006f12:	e7f8      	b.n	8006f06 <memmove+0x12>
 8006f14:	4402      	add	r2, r0
 8006f16:	4601      	mov	r1, r0
 8006f18:	428a      	cmp	r2, r1
 8006f1a:	d100      	bne.n	8006f1e <memmove+0x2a>
 8006f1c:	bd10      	pop	{r4, pc}
 8006f1e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006f22:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006f26:	e7f7      	b.n	8006f18 <memmove+0x24>

08006f28 <_sbrk_r>:
 8006f28:	b538      	push	{r3, r4, r5, lr}
 8006f2a:	4d06      	ldr	r5, [pc, #24]	@ (8006f44 <_sbrk_r+0x1c>)
 8006f2c:	2300      	movs	r3, #0
 8006f2e:	4604      	mov	r4, r0
 8006f30:	4608      	mov	r0, r1
 8006f32:	602b      	str	r3, [r5, #0]
 8006f34:	f7f9 fe72 	bl	8000c1c <_sbrk>
 8006f38:	1c43      	adds	r3, r0, #1
 8006f3a:	d102      	bne.n	8006f42 <_sbrk_r+0x1a>
 8006f3c:	682b      	ldr	r3, [r5, #0]
 8006f3e:	b103      	cbz	r3, 8006f42 <_sbrk_r+0x1a>
 8006f40:	6023      	str	r3, [r4, #0]
 8006f42:	bd38      	pop	{r3, r4, r5, pc}
 8006f44:	2000434c 	.word	0x2000434c

08006f48 <_realloc_r>:
 8006f48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f4c:	4607      	mov	r7, r0
 8006f4e:	4614      	mov	r4, r2
 8006f50:	460d      	mov	r5, r1
 8006f52:	b921      	cbnz	r1, 8006f5e <_realloc_r+0x16>
 8006f54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006f58:	4611      	mov	r1, r2
 8006f5a:	f7ff bc5b 	b.w	8006814 <_malloc_r>
 8006f5e:	b92a      	cbnz	r2, 8006f6c <_realloc_r+0x24>
 8006f60:	f7ff fbec 	bl	800673c <_free_r>
 8006f64:	4625      	mov	r5, r4
 8006f66:	4628      	mov	r0, r5
 8006f68:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006f6c:	f000 f81a 	bl	8006fa4 <_malloc_usable_size_r>
 8006f70:	4284      	cmp	r4, r0
 8006f72:	4606      	mov	r6, r0
 8006f74:	d802      	bhi.n	8006f7c <_realloc_r+0x34>
 8006f76:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006f7a:	d8f4      	bhi.n	8006f66 <_realloc_r+0x1e>
 8006f7c:	4621      	mov	r1, r4
 8006f7e:	4638      	mov	r0, r7
 8006f80:	f7ff fc48 	bl	8006814 <_malloc_r>
 8006f84:	4680      	mov	r8, r0
 8006f86:	b908      	cbnz	r0, 8006f8c <_realloc_r+0x44>
 8006f88:	4645      	mov	r5, r8
 8006f8a:	e7ec      	b.n	8006f66 <_realloc_r+0x1e>
 8006f8c:	42b4      	cmp	r4, r6
 8006f8e:	4622      	mov	r2, r4
 8006f90:	4629      	mov	r1, r5
 8006f92:	bf28      	it	cs
 8006f94:	4632      	movcs	r2, r6
 8006f96:	f7ff fbc3 	bl	8006720 <memcpy>
 8006f9a:	4629      	mov	r1, r5
 8006f9c:	4638      	mov	r0, r7
 8006f9e:	f7ff fbcd 	bl	800673c <_free_r>
 8006fa2:	e7f1      	b.n	8006f88 <_realloc_r+0x40>

08006fa4 <_malloc_usable_size_r>:
 8006fa4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006fa8:	1f18      	subs	r0, r3, #4
 8006faa:	2b00      	cmp	r3, #0
 8006fac:	bfbc      	itt	lt
 8006fae:	580b      	ldrlt	r3, [r1, r0]
 8006fb0:	18c0      	addlt	r0, r0, r3
 8006fb2:	4770      	bx	lr

08006fb4 <_init>:
 8006fb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fb6:	bf00      	nop
 8006fb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fba:	bc08      	pop	{r3}
 8006fbc:	469e      	mov	lr, r3
 8006fbe:	4770      	bx	lr

08006fc0 <_fini>:
 8006fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006fc2:	bf00      	nop
 8006fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006fc6:	bc08      	pop	{r3}
 8006fc8:	469e      	mov	lr, r3
 8006fca:	4770      	bx	lr
