$comment
	File created using the following command:
		vcd file register1.msim.vcd -direction
$end
$date
	Fri Jan 27 23:10:09 2023
$end
$version
	ModelSim Version 10.1e
$end
$timescale
	1ps
$end
$scope module register1_vlg_vec_tst $end
$var reg 1 ! clk $end
$var reg 1 " clr $end
$var reg 1 # d $end
$var reg 1 $ ld $end
$var wire 1 % Q $end
$var wire 1 & sampler $end
$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var tri1 1 * devclrn $end
$var tri1 1 + devpor $end
$var tri1 1 , devoe $end
$var wire 1 - Q~output_o $end
$var wire 1 . clk~input_o $end
$var wire 1 / ld~input_o $end
$var wire 1 0 d~input_o $end
$var wire 1 1 Q~0_combout $end
$var wire 1 2 clr~input_o $end
$var wire 1 3 Q~reg0_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
1#
0$
0%
x&
0'
1(
x)
1*
1+
1,
0-
0.
0/
10
01
02
03
$end
#10000
1!
1.
0&
#20000
0!
0.
1&
#30000
1!
1.
0&
#40000
0!
0.
1&
#50000
1!
1.
0&
#60000
1$
0!
1/
0.
1&
11
#70000
1!
1.
0&
13
1-
1%
#80000
0$
0!
0/
0.
1&
#90000
1!
1.
0&
#100000
0#
0!
00
0.
1&
#110000
1!
1.
0&
#120000
0!
0.
1&
#130000
1!
1.
0&
#140000
0!
0.
1&
#150000
1!
1.
0&
#160000
1"
0!
12
0.
1&
03
01
0-
0%
#170000
0"
1!
02
1.
0&
#180000
0!
0.
1&
#190000
1!
1.
0&
#200000
0!
0.
1&
#210000
1!
1.
0&
#220000
1$
0!
1/
0.
1&
#230000
1!
1.
0&
#240000
0$
0!
0/
0.
1&
#250000
1!
1.
0&
#260000
