Invoking simulator...
Verdi>/home/grads/c/caspium/lab-1-Caspium/vcs_uvm/simv +UVM_TESTNAME=dut_test1 -sml=verdi +fsdb+gate=off -ucli2Proc -ucli
*Verdi* Loading libsscore_vcs202003.so
FSDB Dumper for VCS, Release Verdi_Q-2020.03-SP2-12, Linux x86_64/64bit, 10/12/2022
(C) 1996 - 2022 by Synopsys, Inc.
*Verdi* : Create FSDB file '/home/grads/c/caspium/lab-1-Caspium/vcs_uvm/inter.fsdb'
*Verdi* : Flush all FSDB Files at 0 s.
*Verdi* : Enable RPC Server(29328)
Warning : License for product VCSRuntime_Net(725) will expire within 28 days, on: 03-apr-2023.
If you would like to temporarily disable this message, set 
 the VCS_LIC_EXPIRE_WARNING environment variable to the number of days
before expiration that you want this message to start (the minimum is 0).
Chronologic VCS simulator copyright 1991-2020
Contains Synopsys proprietary information.
Compiler version Q-2020.03-SP2-12_Full64; Runtime version Q-2020.03-SP2-12_Full64;  Mar  7 16:49 2023
UVM_INFO /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/etc/uvm-1.2/base/uvm_root.svh(402) @ 0: reporter [UVM/RELNOTES] 
----------------------------------------------------------------
UVM-1.2.Synopsys
(C) 2007-2014 Mentor Graphics Corporation
(C) 2007-2014 Cadence Design Systems, Inc.
(C) 2006-2014 Synopsys, Inc.
(C) 2011-2013 Cypress Semiconductor Corp.
(C) 2013-2014 NVIDIA Corporation
----------------------------------------------------------------
  ***********       IMPORTANT RELEASE NOTES         ************
  You are using a version of the UVM library that has been compiled
  with `UVM_NO_DEPRECATED undefined.
  See http://www.eda.org/svdb/view.php?id=3313 for more details.
  You are using a version of the UVM library that has been compiled
  with `UVM_OBJECT_DO_NOT_NEED_CONSTRUCTOR undefined.
  See http://www.eda.org/svdb/view.php?id=3770 for more details.
      (Specify +UVM_NO_RELNOTES to turn off this notice)
Verdi>run
UVM_INFO @ 0: reporter [RNTST] Running test dut_test1...
UVM_INFO ./uvm/re_agent/dut_re_mon.sv(14) @ 0: uvm_test_top.env.re_agent.re_monitor [dut_re_mon] Start...
UVM_INFO ./uvm/we_agent/dut_we_mon.sv(14) @ 0: uvm_test_top.env.we_agent.we_monitor [dut_we_mon] Start...
UVM_INFO ./uvm/tests/fifo_sb.sv(40) @ 0: uvm_test_top.sb [fifo_sb] Starting...
UVM_INFO ./uvm/tests/dut_test1.sv(51) @ 0: uvm_test_top [dut_test1] Test is running...
UVM_INFO ./uvm/tests/dut_test1.sv(14) @ 0: uvm_test_top [dut_test1.we_task] Writing one data...
UVM_INFO ./uvm/tests/dut_test1.sv(34) @ 0: uvm_test_top [dut_test1.re_task] Reading one data...
UVM_INFO ./uvm/re_agent/dut_re_driver.sv(14) @ 40: uvm_test_top.env.re_agent.re_driver [dut_re_driver] RSTN is 1'b1
UVM_INFO ./uvm/we_agent/dut_we_driver.sv(15) @ 40: uvm_test_top.env.we_agent.we_driver [dut_we_driver] RSTN is 1'b1
UVM_INFO ./uvm/we_agent/dut_we_seq.sv(20) @ 40: uvm_test_top.env.we_agent.we_seqr@@we_seq [dut_we_seq] fifo_we_data: fifo data is 1ef
UVM_INFO ./uvm/we_agent/dut_we_driver.sv(18) @ 40: uvm_test_top.env.we_agent.we_driver [dut_we_driver] WE_DRV gets one data: fifo data is 1ef
UVM_INFO ./uvm/re_agent/dut_re_driver.sv(17) @ 40: uvm_test_top.env.re_agent.re_driver [dut_re_driver] RE_DRV starts Reading data
UVM_INFO ./uvm/re_agent/dut_re_driver.sv(22) @ 55: uvm_test_top.env.re_agent.re_driver [dut_re_driver] readyout is low
UVM_INFO ./uvm/we_agent/dut_we_driver.sv(28) @ 63: uvm_test_top.env.we_agent.we_driver [dut_we_driver] WE_DRV drives one data: fifo data is 1ef
UVM_INFO ./uvm/tests/dut_test1.sv(14) @ 63: uvm_test_top [dut_test1.we_task] Writing one data...
UVM_INFO ./uvm/we_agent/dut_we_seq.sv(20) @ 63: uvm_test_top.env.we_agent.we_seqr@@we_seq [dut_we_seq] fifo_we_data: fifo data is 3f
UVM_INFO ./uvm/we_agent/dut_we_driver.sv(18) @ 63: uvm_test_top.env.we_agent.we_driver [dut_we_driver] WE_DRV gets one data: fifo data is 3f
UVM_INFO ./uvm/re_agent/dut_re_driver.sv(22) @ 65: uvm_test_top.env.re_agent.re_driver [dut_re_driver] readyout is low
UVM_INFO ./uvm/re_agent/dut_re_driver.sv(22) @ 75: uvm_test_top.env.re_agent.re_driver [dut_re_driver] readyout is low
UVM_INFO ./uvm/we_agent/dut_we_mon.sv(26) @ 77: uvm_test_top.env.we_agent.we_monitor [dut_we_mon] WE_MON gets one data: fifo data is 1ef
UVM_INFO ./uvm/tests/fifo_sb.sv(26) @ 77: uvm_test_top.sb [fifo_sb.write_we] fifo_sb got one data from WE: fifo data is 1ef
UVM_INFO ./uvm/re_agent/dut_re_mon.sv(26) @ 85: uvm_test_top.env.re_agent.re_monitor [dut_re_mon] WE_MON gets one data: fifo data is 1ef
UVM_INFO ./uvm/tests/fifo_sb.sv(31) @ 85: uvm_test_top.sb [fifo_sb.write_re] fifo_sb got one data from RE: fifo data is 1ef
UVM_INFO ./uvm/re_agent/dut_re_driver.sv(29) @ 85: uvm_test_top.env.re_agent.re_driver [dut_re_driver] RE_DRV gets one data: fifo data is 1ef
UVM_INFO ./uvm/tests/fifo_sb.sv(44) @ 85: uvm_test_top.sb [fifo_sb.run_phase] get one data from re_q: 1ef
UVM_INFO ./uvm/tests/fifo_sb.sv(52) @ 85: uvm_test_top.sb [fifo_sb.run_phase] get one data from we_q: 1ef
UVM_INFO ./uvm/tests/fifo_sb.sv(58) @ 85: uvm_test_top.sb [fifo_sb.run_phase] Correct: we_data: 1ef, re_data: 1ef

Error-[NOA] Null object access
./uvm/re_agent/dut_re_seq.sv, 24
  The object at dereference depth 1 is being used before it was 
  constructed/allocated.
  Please make sure that the object is allocated before using it. 
  
  #0 in \dut_re_seq::body  at ./uvm/re_agent/dut_re_seq.sv:24
  #1 in \uvm_sequence_base::start  at 
  /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/etc/uvm-1.2/seq/uvm_sequence_base.svh:347
  #2 in \dut_test1::re_task  at ./uvm/tests/dut_test1.sv:37
  #3 in \dut_test1::run_phase  at ./uvm/tests/dut_test1.sv:56
  #4 in \uvm_run_phase::exec_task  at 
  /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/etc/uvm-1.2/base/uvm_common_phases.svh:269
  #5 in \uvm_task_phase::execute  at 
  /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/etc/uvm-1.2/base/uvm_task_phase.svh:152
  #6 in \uvm_phase::execute_phase  at 
  /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/etc/uvm-1.2/base/uvm_phase.svh:1414
  #7 in \uvm_phase::m_run_phases  at 
  /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/etc/uvm-1.2/base/uvm_phase.svh:2219
  #8 in \uvm_root::run_test  at 
  /opt/coe/synopsys/vcs/Q-2020.03-SP2-12/etc/uvm-1.2/base/uvm_root.svh:513
  

*** FATAL: Simulation stopped due to a runtime error (such as null object access) in the HDL code.  Please see above in the log for more details, and/or recompile with '-check_all' to get more information printed to the log.
The simulation cannot be continued. The current simulation state can be observed in GUI/UCLI.
dut_re_seq.sv, 24 :       `uvm_info("dut_re_seq",$psprintf("get one data from fifo: %0x",rsp.data),UVM_LOW)
           V C S   S i m u l a t i o n   R e p o r t 
Time: 85
CPU Time:      2.230 seconds;       Data structure size:   0.6Mb
Tue Mar  7 16:55:08 2023
debExit
