# vsim -pli "D:\Documents\FPGA_EDAs\DESim\modelsim.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns -c -do "run -all" tb 
# Start time: 22:36:09 on Oct 28,2025
# Loading work.tb
# Loading work.top
# Loading work.part3
# Loading work.counter_pulse
# Loading work.morse_FSM
# ** Warning: (vsim-3015) [PCDPC] - Port size (10) does not match connection size (2) for port 'LEDR'. The port definition is at: ../part3.v(1).
#    Time: 0 ns  Iteration: 0  Instance: /tb/DUT/U1 File: ../top.v Line: 19
# Loading D:\Documents\FPGA_EDAs\DESim\modelsim.vpi
# run -all
# Time scaling: 0.0001 sim seconds per real-time second
# 
# 
# Connected to server!
# GUI has closed the connection
# ** Note: $finish    : ../tb/tb.v(27)
#    Time: 1068495 us  Iteration: 1  Instance: /tb
# 
# Quitting...
# End time: 22:41:22 on Oct 28,2025, Elapsed time: 0:05:13
# Errors: 0, Warnings: 1
