{
  "module_name": "rt5665.h",
  "hash_id": "2dbfa67ba2f42804169cc7fd8d9ee843f68b7fea08a093fe51e8e8a1e888900e",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/codecs/rt5665.h",
  "human_readable_source": " \n \n\n#ifndef __RT5665_H__\n#define __RT5665_H__\n\n#include <sound/rt5665.h>\n\n#define DEVICE_ID 0x6451\n\n \n#define RT5665_RESET\t\t\t\t0x0000\n#define RT5665_VENDOR_ID\t\t\t0x00fd\n#define RT5665_VENDOR_ID_1\t\t\t0x00fe\n#define RT5665_DEVICE_ID\t\t\t0x00ff\n \n#define RT5665_LOUT\t\t\t\t0x0001\n#define RT5665_HP_CTRL_1\t\t\t0x0002\n#define RT5665_HP_CTRL_2\t\t\t0x0003\n#define RT5665_MONO_OUT\t\t\t\t0x0004\n#define RT5665_HPL_GAIN\t\t\t\t0x0005\n#define RT5665_HPR_GAIN\t\t\t\t0x0006\n#define RT5665_MONO_GAIN\t\t\t0x0007\n\n \n#define RT5665_CAL_BST_CTRL\t\t\t0x000a\n#define RT5665_CBJ_BST_CTRL\t\t\t0x000b\n#define RT5665_IN1_IN2\t\t\t\t0x000c\n#define RT5665_IN3_IN4\t\t\t\t0x000d\n#define RT5665_INL1_INR1_VOL\t\t\t0x000f\n \n#define RT5665_EJD_CTRL_1\t\t\t0x0010\n#define RT5665_EJD_CTRL_2\t\t\t0x0011\n#define RT5665_EJD_CTRL_3\t\t\t0x0012\n#define RT5665_EJD_CTRL_4\t\t\t0x0013\n#define RT5665_EJD_CTRL_5\t\t\t0x0014\n#define RT5665_EJD_CTRL_6\t\t\t0x0015\n#define RT5665_EJD_CTRL_7\t\t\t0x0016\n \n#define RT5665_DAC2_CTRL\t\t\t0x0017\n#define RT5665_DAC2_DIG_VOL\t\t\t0x0018\n#define RT5665_DAC1_DIG_VOL\t\t\t0x0019\n#define RT5665_DAC3_DIG_VOL\t\t\t0x001a\n#define RT5665_DAC3_CTRL\t\t\t0x001b\n#define RT5665_STO1_ADC_DIG_VOL\t\t\t0x001c\n#define RT5665_MONO_ADC_DIG_VOL\t\t\t0x001d\n#define RT5665_STO2_ADC_DIG_VOL\t\t\t0x001e\n#define RT5665_STO1_ADC_BOOST\t\t\t0x001f\n#define RT5665_MONO_ADC_BOOST\t\t\t0x0020\n#define RT5665_STO2_ADC_BOOST\t\t\t0x0021\n#define RT5665_HP_IMP_GAIN_1\t\t\t0x0022\n#define RT5665_HP_IMP_GAIN_2\t\t\t0x0023\n \n#define RT5665_STO1_ADC_MIXER\t\t\t0x0026\n#define RT5665_MONO_ADC_MIXER\t\t\t0x0027\n#define RT5665_STO2_ADC_MIXER\t\t\t0x0028\n#define RT5665_AD_DA_MIXER\t\t\t0x0029\n#define RT5665_STO1_DAC_MIXER\t\t\t0x002a\n#define RT5665_MONO_DAC_MIXER\t\t\t0x002b\n#define RT5665_STO2_DAC_MIXER\t\t\t0x002c\n#define RT5665_A_DAC1_MUX\t\t\t0x002d\n#define RT5665_A_DAC2_MUX\t\t\t0x002e\n#define RT5665_DIG_INF2_DATA\t\t\t0x002f\n#define RT5665_DIG_INF3_DATA\t\t\t0x0030\n \n#define RT5665_PDM_OUT_CTRL\t\t\t0x0031\n#define RT5665_PDM_DATA_CTRL_1\t\t\t0x0032\n#define RT5665_PDM_DATA_CTRL_2\t\t\t0x0033\n#define RT5665_PDM_DATA_CTRL_3\t\t\t0x0034\n#define RT5665_PDM_DATA_CTRL_4\t\t\t0x0035\n \n#define RT5665_REC1_GAIN\t\t\t0x003a\n#define RT5665_REC1_L1_MIXER\t\t\t0x003b\n#define RT5665_REC1_L2_MIXER\t\t\t0x003c\n#define RT5665_REC1_R1_MIXER\t\t\t0x003d\n#define RT5665_REC1_R2_MIXER\t\t\t0x003e\n#define RT5665_REC2_GAIN\t\t\t0x003f\n#define RT5665_REC2_L1_MIXER\t\t\t0x0040\n#define RT5665_REC2_L2_MIXER\t\t\t0x0041\n#define RT5665_REC2_R1_MIXER\t\t\t0x0042\n#define RT5665_REC2_R2_MIXER\t\t\t0x0043\n#define RT5665_CAL_REC\t\t\t\t0x0044\n \n#define RT5665_ALC_BACK_GAIN\t\t\t0x0049\n#define RT5665_MONOMIX_GAIN\t\t\t0x004a\n#define RT5665_MONOMIX_IN_GAIN\t\t\t0x004b\n#define RT5665_OUT_L_GAIN\t\t\t0x004d\n#define RT5665_OUT_L_MIXER\t\t\t0x004e\n#define RT5665_OUT_R_GAIN\t\t\t0x004f\n#define RT5665_OUT_R_MIXER\t\t\t0x0050\n#define RT5665_LOUT_MIXER\t\t\t0x0052\n \n#define RT5665_PWR_DIG_1\t\t\t0x0061\n#define RT5665_PWR_DIG_2\t\t\t0x0062\n#define RT5665_PWR_ANLG_1\t\t\t0x0063\n#define RT5665_PWR_ANLG_2\t\t\t0x0064\n#define RT5665_PWR_ANLG_3\t\t\t0x0065\n#define RT5665_PWR_MIXER\t\t\t0x0066\n#define RT5665_PWR_VOL\t\t\t\t0x0067\n \n#define RT5665_CLK_DET\t\t\t\t0x006b\n \n#define RT5665_HPF_CTRL1\t\t\t0x006d\n \n#define RT5665_DMIC_CTRL_1\t\t\t0x006e\n#define RT5665_DMIC_CTRL_2\t\t\t0x006f\n \n#define RT5665_I2S1_SDP\t\t\t\t0x0070\n#define RT5665_I2S2_SDP\t\t\t\t0x0071\n#define RT5665_I2S3_SDP\t\t\t\t0x0072\n#define RT5665_ADDA_CLK_1\t\t\t0x0073\n#define RT5665_ADDA_CLK_2\t\t\t0x0074\n#define RT5665_I2S1_F_DIV_CTRL_1\t\t0x0075\n#define RT5665_I2S1_F_DIV_CTRL_2\t\t0x0076\n \n#define RT5665_TDM_CTRL_1\t\t\t0x0078\n#define RT5665_TDM_CTRL_2\t\t\t0x0079\n#define RT5665_TDM_CTRL_3\t\t\t0x007a\n#define RT5665_TDM_CTRL_4\t\t\t0x007b\n#define RT5665_TDM_CTRL_5\t\t\t0x007c\n#define RT5665_TDM_CTRL_6\t\t\t0x007d\n#define RT5665_TDM_CTRL_7\t\t\t0x007e\n#define RT5665_TDM_CTRL_8\t\t\t0x007f\n \n#define RT5665_GLB_CLK\t\t\t\t0x0080\n#define RT5665_PLL_CTRL_1\t\t\t0x0081\n#define RT5665_PLL_CTRL_2\t\t\t0x0082\n#define RT5665_ASRC_1\t\t\t\t0x0083\n#define RT5665_ASRC_2\t\t\t\t0x0084\n#define RT5665_ASRC_3\t\t\t\t0x0085\n#define RT5665_ASRC_4\t\t\t\t0x0086\n#define RT5665_ASRC_5\t\t\t\t0x0087\n#define RT5665_ASRC_6\t\t\t\t0x0088\n#define RT5665_ASRC_7\t\t\t\t0x0089\n#define RT5665_ASRC_8\t\t\t\t0x008a\n#define RT5665_ASRC_9\t\t\t\t0x008b\n#define RT5665_ASRC_10\t\t\t\t0x008c\n#define RT5665_DEPOP_1\t\t\t\t0x008e\n#define RT5665_DEPOP_2\t\t\t\t0x008f\n#define RT5665_HP_CHARGE_PUMP_1\t\t\t0x0091\n#define RT5665_HP_CHARGE_PUMP_2\t\t\t0x0092\n#define RT5665_MICBIAS_1\t\t\t0x0093\n#define RT5665_MICBIAS_2\t\t\t0x0094\n#define RT5665_ASRC_12\t\t\t\t0x0098\n#define RT5665_ASRC_13\t\t\t\t0x0099\n#define RT5665_ASRC_14\t\t\t\t0x009a\n#define RT5665_RC_CLK_CTRL\t\t\t0x009f\n#define RT5665_I2S_M_CLK_CTRL_1\t\t\t0x00a0\n#define RT5665_I2S2_F_DIV_CTRL_1\t\t0x00a1\n#define RT5665_I2S2_F_DIV_CTRL_2\t\t0x00a2\n#define RT5665_I2S3_F_DIV_CTRL_1\t\t0x00a3\n#define RT5665_I2S3_F_DIV_CTRL_2\t\t0x00a4\n \n#define RT5665_EQ_CTRL_1\t\t\t0x00ae\n#define RT5665_EQ_CTRL_2\t\t\t0x00af\n#define RT5665_IRQ_CTRL_1\t\t\t0x00b6\n#define RT5665_IRQ_CTRL_2\t\t\t0x00b7\n#define RT5665_IRQ_CTRL_3\t\t\t0x00b8\n#define RT5665_IRQ_CTRL_4\t\t\t0x00b9\n#define RT5665_IRQ_CTRL_5\t\t\t0x00ba\n#define RT5665_IRQ_CTRL_6\t\t\t0x00bb\n#define RT5665_INT_ST_1\t\t\t\t0x00be\n#define RT5665_GPIO_CTRL_1\t\t\t0x00c0\n#define RT5665_GPIO_CTRL_2\t\t\t0x00c1\n#define RT5665_GPIO_CTRL_3\t\t\t0x00c2\n#define RT5665_GPIO_CTRL_4\t\t\t0x00c3\n#define RT5665_GPIO_STA\t\t\t\t0x00c4\n#define RT5665_HP_AMP_DET_CTRL_1\t\t0x00d0\n#define RT5665_HP_AMP_DET_CTRL_2\t\t0x00d1\n#define RT5665_MID_HP_AMP_DET\t\t\t0x00d3\n#define RT5665_LOW_HP_AMP_DET\t\t\t0x00d4\n#define RT5665_SV_ZCD_1\t\t\t\t0x00d9\n#define RT5665_SV_ZCD_2\t\t\t\t0x00da\n#define RT5665_IL_CMD_1\t\t\t\t0x00db\n#define RT5665_IL_CMD_2\t\t\t\t0x00dc\n#define RT5665_IL_CMD_3\t\t\t\t0x00dd\n#define RT5665_IL_CMD_4\t\t\t\t0x00de\n#define RT5665_4BTN_IL_CMD_1\t\t\t0x00df\n#define RT5665_4BTN_IL_CMD_2\t\t\t0x00e0\n#define RT5665_4BTN_IL_CMD_3\t\t\t0x00e1\n#define RT5665_PSV_IL_CMD_1\t\t\t0x00e2\n\n#define RT5665_ADC_STO1_HP_CTRL_1\t\t0x00ea\n#define RT5665_ADC_STO1_HP_CTRL_2\t\t0x00eb\n#define RT5665_ADC_MONO_HP_CTRL_1\t\t0x00ec\n#define RT5665_ADC_MONO_HP_CTRL_2\t\t0x00ed\n#define RT5665_ADC_STO2_HP_CTRL_1\t\t0x00ee\n#define RT5665_ADC_STO2_HP_CTRL_2\t\t0x00ef\n#define RT5665_AJD1_CTRL\t\t\t0x00f0\n#define RT5665_JD1_THD\t\t\t\t0x00f1\n#define RT5665_JD2_THD\t\t\t\t0x00f2\n#define RT5665_JD_CTRL_1\t\t\t0x00f6\n#define RT5665_JD_CTRL_2\t\t\t0x00f7\n#define RT5665_JD_CTRL_3\t\t\t0x00f8\n \n#define RT5665_DIG_MISC\t\t\t\t0x00fa\n#define RT5665_DUMMY_2\t\t\t\t0x00fb\n#define RT5665_DUMMY_3\t\t\t\t0x00fc\n\n#define RT5665_DAC_ADC_DIG_VOL1\t\t\t0x0100\n#define RT5665_DAC_ADC_DIG_VOL2\t\t\t0x0101\n#define RT5665_BIAS_CUR_CTRL_1\t\t\t0x010a\n#define RT5665_BIAS_CUR_CTRL_2\t\t\t0x010b\n#define RT5665_BIAS_CUR_CTRL_3\t\t\t0x010c\n#define RT5665_BIAS_CUR_CTRL_4\t\t\t0x010d\n#define RT5665_BIAS_CUR_CTRL_5\t\t\t0x010e\n#define RT5665_BIAS_CUR_CTRL_6\t\t\t0x010f\n#define RT5665_BIAS_CUR_CTRL_7\t\t\t0x0110\n#define RT5665_BIAS_CUR_CTRL_8\t\t\t0x0111\n#define RT5665_BIAS_CUR_CTRL_9\t\t\t0x0112\n#define RT5665_BIAS_CUR_CTRL_10\t\t\t0x0113\n#define RT5665_VREF_REC_OP_FB_CAP_CTRL\t\t0x0117\n#define RT5665_CHARGE_PUMP_1\t\t\t0x0125\n#define RT5665_DIG_IN_CTRL_1\t\t\t0x0132\n#define RT5665_DIG_IN_CTRL_2\t\t\t0x0133\n#define RT5665_PAD_DRIVING_CTRL\t\t\t0x0137\n#define RT5665_SOFT_RAMP_DEPOP\t\t\t0x0138\n#define RT5665_PLL\t\t\t\t0x0139\n#define RT5665_CHOP_DAC\t\t\t\t0x013a\n#define RT5665_CHOP_ADC\t\t\t\t0x013b\n#define RT5665_CALIB_ADC_CTRL\t\t\t0x013c\n#define RT5665_VOL_TEST\t\t\t\t0x013f\n#define RT5665_TEST_MODE_CTRL_1\t\t\t0x0145\n#define RT5665_TEST_MODE_CTRL_2\t\t\t0x0146\n#define RT5665_TEST_MODE_CTRL_3\t\t\t0x0147\n#define RT5665_TEST_MODE_CTRL_4\t\t\t0x0148\n#define RT5665_BASSBACK_CTRL\t\t\t0x0150\n#define RT5665_STO_NG2_CTRL_1\t\t\t0x0160\n#define RT5665_STO_NG2_CTRL_2\t\t\t0x0161\n#define RT5665_STO_NG2_CTRL_3\t\t\t0x0162\n#define RT5665_STO_NG2_CTRL_4\t\t\t0x0163\n#define RT5665_STO_NG2_CTRL_5\t\t\t0x0164\n#define RT5665_STO_NG2_CTRL_6\t\t\t0x0165\n#define RT5665_STO_NG2_CTRL_7\t\t\t0x0166\n#define RT5665_STO_NG2_CTRL_8\t\t\t0x0167\n#define RT5665_MONO_NG2_CTRL_1\t\t\t0x0170\n#define RT5665_MONO_NG2_CTRL_2\t\t\t0x0171\n#define RT5665_MONO_NG2_CTRL_3\t\t\t0x0172\n#define RT5665_MONO_NG2_CTRL_4\t\t\t0x0173\n#define RT5665_MONO_NG2_CTRL_5\t\t\t0x0174\n#define RT5665_MONO_NG2_CTRL_6\t\t\t0x0175\n#define RT5665_STO1_DAC_SIL_DET\t\t\t0x0190\n#define RT5665_MONOL_DAC_SIL_DET\t\t0x0191\n#define RT5665_MONOR_DAC_SIL_DET\t\t0x0192\n#define RT5665_STO2_DAC_SIL_DET\t\t\t0x0193\n#define RT5665_SIL_PSV_CTRL1\t\t\t0x0194\n#define RT5665_SIL_PSV_CTRL2\t\t\t0x0195\n#define RT5665_SIL_PSV_CTRL3\t\t\t0x0196\n#define RT5665_SIL_PSV_CTRL4\t\t\t0x0197\n#define RT5665_SIL_PSV_CTRL5\t\t\t0x0198\n#define RT5665_SIL_PSV_CTRL6\t\t\t0x0199\n#define RT5665_MONO_AMP_CALIB_CTRL_1\t\t0x01a0\n#define RT5665_MONO_AMP_CALIB_CTRL_2\t\t0x01a1\n#define RT5665_MONO_AMP_CALIB_CTRL_3\t\t0x01a2\n#define RT5665_MONO_AMP_CALIB_CTRL_4\t\t0x01a3\n#define RT5665_MONO_AMP_CALIB_CTRL_5\t\t0x01a4\n#define RT5665_MONO_AMP_CALIB_CTRL_6\t\t0x01a5\n#define RT5665_MONO_AMP_CALIB_CTRL_7\t\t0x01a6\n#define RT5665_MONO_AMP_CALIB_STA1\t\t0x01a7\n#define RT5665_MONO_AMP_CALIB_STA2\t\t0x01a8\n#define RT5665_MONO_AMP_CALIB_STA3\t\t0x01a9\n#define RT5665_MONO_AMP_CALIB_STA4\t\t0x01aa\n#define RT5665_MONO_AMP_CALIB_STA6\t\t0x01ab\n#define RT5665_HP_IMP_SENS_CTRL_01\t\t0x01b5\n#define RT5665_HP_IMP_SENS_CTRL_02\t\t0x01b6\n#define RT5665_HP_IMP_SENS_CTRL_03\t\t0x01b7\n#define RT5665_HP_IMP_SENS_CTRL_04\t\t0x01b8\n#define RT5665_HP_IMP_SENS_CTRL_05\t\t0x01b9\n#define RT5665_HP_IMP_SENS_CTRL_06\t\t0x01ba\n#define RT5665_HP_IMP_SENS_CTRL_07\t\t0x01bb\n#define RT5665_HP_IMP_SENS_CTRL_08\t\t0x01bc\n#define RT5665_HP_IMP_SENS_CTRL_09\t\t0x01bd\n#define RT5665_HP_IMP_SENS_CTRL_10\t\t0x01be\n#define RT5665_HP_IMP_SENS_CTRL_11\t\t0x01bf\n#define RT5665_HP_IMP_SENS_CTRL_12\t\t0x01c0\n#define RT5665_HP_IMP_SENS_CTRL_13\t\t0x01c1\n#define RT5665_HP_IMP_SENS_CTRL_14\t\t0x01c2\n#define RT5665_HP_IMP_SENS_CTRL_15\t\t0x01c3\n#define RT5665_HP_IMP_SENS_CTRL_16\t\t0x01c4\n#define RT5665_HP_IMP_SENS_CTRL_17\t\t0x01c5\n#define RT5665_HP_IMP_SENS_CTRL_18\t\t0x01c6\n#define RT5665_HP_IMP_SENS_CTRL_19\t\t0x01c7\n#define RT5665_HP_IMP_SENS_CTRL_20\t\t0x01c8\n#define RT5665_HP_IMP_SENS_CTRL_21\t\t0x01c9\n#define RT5665_HP_IMP_SENS_CTRL_22\t\t0x01ca\n#define RT5665_HP_IMP_SENS_CTRL_23\t\t0x01cb\n#define RT5665_HP_IMP_SENS_CTRL_24\t\t0x01cc\n#define RT5665_HP_IMP_SENS_CTRL_25\t\t0x01cd\n#define RT5665_HP_IMP_SENS_CTRL_26\t\t0x01ce\n#define RT5665_HP_IMP_SENS_CTRL_27\t\t0x01cf\n#define RT5665_HP_IMP_SENS_CTRL_28\t\t0x01d0\n#define RT5665_HP_IMP_SENS_CTRL_29\t\t0x01d1\n#define RT5665_HP_IMP_SENS_CTRL_30\t\t0x01d2\n#define RT5665_HP_IMP_SENS_CTRL_31\t\t0x01d3\n#define RT5665_HP_IMP_SENS_CTRL_32\t\t0x01d4\n#define RT5665_HP_IMP_SENS_CTRL_33\t\t0x01d5\n#define RT5665_HP_IMP_SENS_CTRL_34\t\t0x01d6\n#define RT5665_HP_LOGIC_CTRL_1\t\t\t0x01da\n#define RT5665_HP_LOGIC_CTRL_2\t\t\t0x01db\n#define RT5665_HP_LOGIC_CTRL_3\t\t\t0x01dc\n#define RT5665_HP_CALIB_CTRL_1\t\t\t0x01de\n#define RT5665_HP_CALIB_CTRL_2\t\t\t0x01df\n#define RT5665_HP_CALIB_CTRL_3\t\t\t0x01e0\n#define RT5665_HP_CALIB_CTRL_4\t\t\t0x01e1\n#define RT5665_HP_CALIB_CTRL_5\t\t\t0x01e2\n#define RT5665_HP_CALIB_CTRL_6\t\t\t0x01e3\n#define RT5665_HP_CALIB_CTRL_7\t\t\t0x01e4\n#define RT5665_HP_CALIB_CTRL_9\t\t\t0x01e6\n#define RT5665_HP_CALIB_CTRL_10\t\t\t0x01e7\n#define RT5665_HP_CALIB_CTRL_11\t\t\t0x01e8\n#define RT5665_HP_CALIB_STA_1\t\t\t0x01ea\n#define RT5665_HP_CALIB_STA_2\t\t\t0x01eb\n#define RT5665_HP_CALIB_STA_3\t\t\t0x01ec\n#define RT5665_HP_CALIB_STA_4\t\t\t0x01ed\n#define RT5665_HP_CALIB_STA_5\t\t\t0x01ee\n#define RT5665_HP_CALIB_STA_6\t\t\t0x01ef\n#define RT5665_HP_CALIB_STA_7\t\t\t0x01f0\n#define RT5665_HP_CALIB_STA_8\t\t\t0x01f1\n#define RT5665_HP_CALIB_STA_9\t\t\t0x01f2\n#define RT5665_HP_CALIB_STA_10\t\t\t0x01f3\n#define RT5665_HP_CALIB_STA_11\t\t\t0x01f4\n#define RT5665_PGM_TAB_CTRL1\t\t\t0x0200\n#define RT5665_PGM_TAB_CTRL2\t\t\t0x0201\n#define RT5665_PGM_TAB_CTRL3\t\t\t0x0202\n#define RT5665_PGM_TAB_CTRL4\t\t\t0x0203\n#define RT5665_PGM_TAB_CTRL5\t\t\t0x0204\n#define RT5665_PGM_TAB_CTRL6\t\t\t0x0205\n#define RT5665_PGM_TAB_CTRL7\t\t\t0x0206\n#define RT5665_PGM_TAB_CTRL8\t\t\t0x0207\n#define RT5665_PGM_TAB_CTRL9\t\t\t0x0208\n#define RT5665_SAR_IL_CMD_1\t\t\t0x0210\n#define RT5665_SAR_IL_CMD_2\t\t\t0x0211\n#define RT5665_SAR_IL_CMD_3\t\t\t0x0212\n#define RT5665_SAR_IL_CMD_4\t\t\t0x0213\n#define RT5665_SAR_IL_CMD_5\t\t\t0x0214\n#define RT5665_SAR_IL_CMD_6\t\t\t0x0215\n#define RT5665_SAR_IL_CMD_7\t\t\t0x0216\n#define RT5665_SAR_IL_CMD_8\t\t\t0x0217\n#define RT5665_SAR_IL_CMD_9\t\t\t0x0218\n#define RT5665_SAR_IL_CMD_10\t\t\t0x0219\n#define RT5665_SAR_IL_CMD_11\t\t\t0x021a\n#define RT5665_SAR_IL_CMD_12\t\t\t0x021b\n#define RT5665_DRC1_CTRL_0\t\t\t0x02ff\n#define RT5665_DRC1_CTRL_1\t\t\t0x0300\n#define RT5665_DRC1_CTRL_2\t\t\t0x0301\n#define RT5665_DRC1_CTRL_3\t\t\t0x0302\n#define RT5665_DRC1_CTRL_4\t\t\t0x0303\n#define RT5665_DRC1_CTRL_5\t\t\t0x0304\n#define RT5665_DRC1_CTRL_6\t\t\t0x0305\n#define RT5665_DRC1_HARD_LMT_CTRL_1\t\t0x0306\n#define RT5665_DRC1_HARD_LMT_CTRL_2\t\t0x0307\n#define RT5665_DRC1_PRIV_1\t\t\t0x0310\n#define RT5665_DRC1_PRIV_2\t\t\t0x0311\n#define RT5665_DRC1_PRIV_3\t\t\t0x0312\n#define RT5665_DRC1_PRIV_4\t\t\t0x0313\n#define RT5665_DRC1_PRIV_5\t\t\t0x0314\n#define RT5665_DRC1_PRIV_6\t\t\t0x0315\n#define RT5665_DRC1_PRIV_7\t\t\t0x0316\n#define RT5665_DRC1_PRIV_8\t\t\t0x0317\n#define RT5665_ALC_PGA_CTRL_1\t\t\t0x0330\n#define RT5665_ALC_PGA_CTRL_2\t\t\t0x0331\n#define RT5665_ALC_PGA_CTRL_3\t\t\t0x0332\n#define RT5665_ALC_PGA_CTRL_4\t\t\t0x0333\n#define RT5665_ALC_PGA_CTRL_5\t\t\t0x0334\n#define RT5665_ALC_PGA_CTRL_6\t\t\t0x0335\n#define RT5665_ALC_PGA_CTRL_7\t\t\t0x0336\n#define RT5665_ALC_PGA_CTRL_8\t\t\t0x0337\n#define RT5665_ALC_PGA_STA_1\t\t\t0x0338\n#define RT5665_ALC_PGA_STA_2\t\t\t0x0339\n#define RT5665_ALC_PGA_STA_3\t\t\t0x033a\n#define RT5665_EQ_AUTO_RCV_CTRL1\t\t0x03c0\n#define RT5665_EQ_AUTO_RCV_CTRL2\t\t0x03c1\n#define RT5665_EQ_AUTO_RCV_CTRL3\t\t0x03c2\n#define RT5665_EQ_AUTO_RCV_CTRL4\t\t0x03c3\n#define RT5665_EQ_AUTO_RCV_CTRL5\t\t0x03c4\n#define RT5665_EQ_AUTO_RCV_CTRL6\t\t0x03c5\n#define RT5665_EQ_AUTO_RCV_CTRL7\t\t0x03c6\n#define RT5665_EQ_AUTO_RCV_CTRL8\t\t0x03c7\n#define RT5665_EQ_AUTO_RCV_CTRL9\t\t0x03c8\n#define RT5665_EQ_AUTO_RCV_CTRL10\t\t0x03c9\n#define RT5665_EQ_AUTO_RCV_CTRL11\t\t0x03ca\n#define RT5665_EQ_AUTO_RCV_CTRL12\t\t0x03cb\n#define RT5665_EQ_AUTO_RCV_CTRL13\t\t0x03cc\n#define RT5665_ADC_L_EQ_LPF1_A1\t\t\t0x03d0\n#define RT5665_R_EQ_LPF1_A1\t\t\t0x03d1\n#define RT5665_L_EQ_LPF1_H0\t\t\t0x03d2\n#define RT5665_R_EQ_LPF1_H0\t\t\t0x03d3\n#define RT5665_L_EQ_BPF1_A1\t\t\t0x03d4\n#define RT5665_R_EQ_BPF1_A1\t\t\t0x03d5\n#define RT5665_L_EQ_BPF1_A2\t\t\t0x03d6\n#define RT5665_R_EQ_BPF1_A2\t\t\t0x03d7\n#define RT5665_L_EQ_BPF1_H0\t\t\t0x03d8\n#define RT5665_R_EQ_BPF1_H0\t\t\t0x03d9\n#define RT5665_L_EQ_BPF2_A1\t\t\t0x03da\n#define RT5665_R_EQ_BPF2_A1\t\t\t0x03db\n#define RT5665_L_EQ_BPF2_A2\t\t\t0x03dc\n#define RT5665_R_EQ_BPF2_A2\t\t\t0x03dd\n#define RT5665_L_EQ_BPF2_H0\t\t\t0x03de\n#define RT5665_R_EQ_BPF2_H0\t\t\t0x03df\n#define RT5665_L_EQ_BPF3_A1\t\t\t0x03e0\n#define RT5665_R_EQ_BPF3_A1\t\t\t0x03e1\n#define RT5665_L_EQ_BPF3_A2\t\t\t0x03e2\n#define RT5665_R_EQ_BPF3_A2\t\t\t0x03e3\n#define RT5665_L_EQ_BPF3_H0\t\t\t0x03e4\n#define RT5665_R_EQ_BPF3_H0\t\t\t0x03e5\n#define RT5665_L_EQ_BPF4_A1\t\t\t0x03e6\n#define RT5665_R_EQ_BPF4_A1\t\t\t0x03e7\n#define RT5665_L_EQ_BPF4_A2\t\t\t0x03e8\n#define RT5665_R_EQ_BPF4_A2\t\t\t0x03e9\n#define RT5665_L_EQ_BPF4_H0\t\t\t0x03ea\n#define RT5665_R_EQ_BPF4_H0\t\t\t0x03eb\n#define RT5665_L_EQ_HPF1_A1\t\t\t0x03ec\n#define RT5665_R_EQ_HPF1_A1\t\t\t0x03ed\n#define RT5665_L_EQ_HPF1_H0\t\t\t0x03ee\n#define RT5665_R_EQ_HPF1_H0\t\t\t0x03ef\n#define RT5665_L_EQ_PRE_VOL\t\t\t0x03f0\n#define RT5665_R_EQ_PRE_VOL\t\t\t0x03f1\n#define RT5665_L_EQ_POST_VOL\t\t\t0x03f2\n#define RT5665_R_EQ_POST_VOL\t\t\t0x03f3\n#define RT5665_SCAN_MODE_CTRL\t\t\t0x07f0\n#define RT5665_I2C_MODE\t\t\t\t0x07fa\n\n\n\n \n#define RT5665_L_MUTE\t\t\t\t(0x1 << 15)\n#define RT5665_L_MUTE_SFT\t\t\t15\n#define RT5665_VOL_L_MUTE\t\t\t(0x1 << 14)\n#define RT5665_VOL_L_SFT\t\t\t14\n#define RT5665_R_MUTE\t\t\t\t(0x1 << 7)\n#define RT5665_R_MUTE_SFT\t\t\t7\n#define RT5665_VOL_R_MUTE\t\t\t(0x1 << 6)\n#define RT5665_VOL_R_SFT\t\t\t6\n#define RT5665_L_VOL_MASK\t\t\t(0x3f << 8)\n#define RT5665_L_VOL_SFT\t\t\t8\n#define RT5665_R_VOL_MASK\t\t\t(0x3f)\n#define RT5665_R_VOL_SFT\t\t\t0\n\n \n#define RT5665_G_HP\t\t\t\t(0xf << 8)\n#define RT5665_G_HP_SFT\t\t\t\t8\n#define RT5665_G_STO_DA_DMIX\t\t\t(0xf)\n#define RT5665_G_STO_DA_SFT\t\t\t0\n\n \n#define RT5665_BST_CBJ_MASK\t\t\t(0xf << 8)\n#define RT5665_BST_CBJ_SFT\t\t\t8\n\n \n#define RT5665_IN1_DF_MASK\t\t\t(0x1 << 15)\n#define RT5665_IN1_DF\t\t\t\t15\n#define RT5665_BST1_MASK\t\t\t(0x7f << 8)\n#define RT5665_BST1_SFT\t\t\t\t8\n#define RT5665_IN2_DF_MASK\t\t\t(0x1 << 7)\n#define RT5665_IN2_DF\t\t\t\t7\n#define RT5665_BST2_MASK\t\t\t(0x7f)\n#define RT5665_BST2_SFT\t\t\t\t0\n\n \n#define RT5665_IN3_DF_MASK\t\t\t(0x1 << 15)\n#define RT5665_IN3_DF\t\t\t\t15\n#define RT5665_BST3_MASK\t\t\t(0x7f << 8)\n#define RT5665_BST3_SFT\t\t\t\t8\n#define RT5665_IN4_DF_MASK\t\t\t(0x1 << 7)\n#define RT5665_IN4_DF\t\t\t\t7\n#define RT5665_BST4_MASK\t\t\t(0x7f)\n#define RT5665_BST4_SFT\t\t\t\t0\n\n \n#define RT5665_INL_VOL_MASK\t\t\t(0x1f << 8)\n#define RT5665_INL_VOL_SFT\t\t\t8\n#define RT5665_INR_VOL_MASK\t\t\t(0x1f)\n#define RT5665_INR_VOL_SFT\t\t\t0\n\n \n#define RT5665_EMB_JD_EN\t\t\t(0x1 << 15)\n#define RT5665_EMB_JD_EN_SFT\t\t\t15\n#define RT5665_JD_MODE\t\t\t\t(0x1 << 13)\n#define RT5665_JD_MODE_SFT\t\t\t13\n#define RT5665_POLA_EXT_JD_MASK\t\t\t(0x1 << 11)\n#define RT5665_POLA_EXT_JD_LOW\t\t\t(0x1 << 11)\n#define RT5665_POLA_EXT_JD_HIGH\t\t\t(0x0 << 11)\n#define RT5665_EXT_JD_DIG\t\t\t(0x1 << 9)\n#define RT5665_POL_FAST_OFF_MASK\t\t(0x1 << 8)\n#define RT5665_POL_FAST_OFF_HIGH\t\t(0x1 << 8)\n#define RT5665_POL_FAST_OFF_LOW\t\t\t(0x0 << 8)\n#define RT5665_VREF_POW_MASK\t\t\t(0x1 << 6)\n#define RT5665_VREF_POW_FSM\t\t\t(0x0 << 6)\n#define RT5665_VREF_POW_REG\t\t\t(0x1 << 6)\n#define RT5665_MB1_PATH_MASK\t\t\t(0x1 << 5)\n#define RT5665_CTRL_MB1_REG\t\t\t(0x1 << 5)\n#define RT5665_CTRL_MB1_FSM\t\t\t(0x0 << 5)\n#define RT5665_MB2_PATH_MASK\t\t\t(0x1 << 4)\n#define RT5665_CTRL_MB2_REG\t\t\t(0x1 << 4)\n#define RT5665_CTRL_MB2_FSM\t\t\t(0x0 << 4)\n#define RT5665_TRIG_JD_MASK\t\t\t(0x1 << 3)\n#define RT5665_TRIG_JD_HIGH\t\t\t(0x1 << 3)\n#define RT5665_TRIG_JD_LOW\t\t\t(0x0 << 3)\n\n \n#define RT5665_EXT_JD_SRC\t\t\t(0x7 << 4)\n#define RT5665_EXT_JD_SRC_SFT\t\t\t4\n#define RT5665_EXT_JD_SRC_GPIO_JD1\t\t(0x0 << 4)\n#define RT5665_EXT_JD_SRC_GPIO_JD2\t\t(0x1 << 4)\n#define RT5665_EXT_JD_SRC_JD1_1\t\t\t(0x2 << 4)\n#define RT5665_EXT_JD_SRC_JD1_2\t\t\t(0x3 << 4)\n#define RT5665_EXT_JD_SRC_JD2\t\t\t(0x4 << 4)\n#define RT5665_EXT_JD_SRC_JD3\t\t\t(0x5 << 4)\n#define RT5665_EXT_JD_SRC_MANUAL\t\t(0x6 << 4)\n\n \n#define RT5665_SEL_SHT_MID_TON_MASK\t\t(0x3 << 12)\n#define RT5665_SEL_SHT_MID_TON_2\t\t(0x0 << 12)\n#define RT5665_SEL_SHT_MID_TON_3\t\t(0x1 << 12)\n#define RT5665_CBJ_JD_TEST_MASK\t\t\t(0x1 << 6)\n#define RT5665_CBJ_JD_TEST_NORM\t\t\t(0x0 << 6)\n#define RT5665_CBJ_JD_TEST_MODE\t\t\t(0x1 << 6)\n\n \n#define RT5665_SIL_DET_MASK\t\t\t(0x1 << 15)\n#define RT5665_SIL_DET_DIS\t\t\t(0x0 << 15)\n#define RT5665_SIL_DET_EN\t\t\t(0x1 << 15)\n\n \n#define RT5665_M_DAC2_L_VOL\t\t\t(0x1 << 13)\n#define RT5665_M_DAC2_L_VOL_SFT\t\t\t13\n#define RT5665_M_DAC2_R_VOL\t\t\t(0x1 << 12)\n#define RT5665_M_DAC2_R_VOL_SFT\t\t\t12\n#define RT5665_DAC_L2_SEL_MASK\t\t\t(0x7 << 4)\n#define RT5665_DAC_L2_SEL_SFT\t\t\t4\n#define RT5665_DAC_R2_SEL_MASK\t\t\t(0x7 << 0)\n#define RT5665_DAC_R2_SEL_SFT\t\t\t0\n\n \n#define RT5665_ST_SEL_MASK\t\t\t(0x7 << 9)\n#define RT5665_ST_SEL_SFT\t\t\t9\n#define RT5665_ST_EN\t\t\t\t(0x1 << 6)\n#define RT5665_ST_EN_SFT\t\t\t6\n\n \n#define RT5665_DAC_L1_VOL_MASK\t\t\t(0xff << 8)\n#define RT5665_DAC_L1_VOL_SFT\t\t\t8\n#define RT5665_DAC_R1_VOL_MASK\t\t\t(0xff)\n#define RT5665_DAC_R1_VOL_SFT\t\t\t0\n\n \n#define RT5665_DAC_L2_VOL_MASK\t\t\t(0xff << 8)\n#define RT5665_DAC_L2_VOL_SFT\t\t\t8\n#define RT5665_DAC_R2_VOL_MASK\t\t\t(0xff)\n#define RT5665_DAC_R2_VOL_SFT\t\t\t0\n\n \n#define RT5665_M_DAC3_L_VOL\t\t\t(0x1 << 13)\n#define RT5665_M_DAC3_L_VOL_SFT\t\t\t13\n#define RT5665_M_DAC3_R_VOL\t\t\t(0x1 << 12)\n#define RT5665_M_DAC3_R_VOL_SFT\t\t\t12\n#define RT5665_DAC_L3_SEL_MASK\t\t\t(0x7 << 4)\n#define RT5665_DAC_L3_SEL_SFT\t\t\t4\n#define RT5665_DAC_R3_SEL_MASK\t\t\t(0x7 << 0)\n#define RT5665_DAC_R3_SEL_SFT\t\t\t0\n\n \n#define RT5665_ADC_L_VOL_MASK\t\t\t(0x7f << 8)\n#define RT5665_ADC_L_VOL_SFT\t\t\t8\n#define RT5665_ADC_R_VOL_MASK\t\t\t(0x7f)\n#define RT5665_ADC_R_VOL_SFT\t\t\t0\n\n \n#define RT5665_MONO_ADC_L_VOL_MASK\t\t(0x7f << 8)\n#define RT5665_MONO_ADC_L_VOL_SFT\t\t8\n#define RT5665_MONO_ADC_R_VOL_MASK\t\t(0x7f)\n#define RT5665_MONO_ADC_R_VOL_SFT\t\t0\n\n \n#define RT5665_STO1_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5665_STO1_ADC_L_BST_SFT\t\t14\n#define RT5665_STO1_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5665_STO1_ADC_R_BST_SFT\t\t12\n\n \n#define RT5665_MONO_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5665_MONO_ADC_L_BST_SFT\t\t14\n#define RT5665_MONO_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5665_MONO_ADC_R_BST_SFT\t\t12\n\n \n#define RT5665_STO2_ADC_L_BST_MASK\t\t(0x3 << 14)\n#define RT5665_STO2_ADC_L_BST_SFT\t\t14\n#define RT5665_STO2_ADC_R_BST_MASK\t\t(0x3 << 12)\n#define RT5665_STO2_ADC_R_BST_SFT\t\t12\n\n \n#define RT5665_M_STO1_ADC_L1\t\t\t(0x1 << 15)\n#define RT5665_M_STO1_ADC_L1_SFT\t\t15\n#define RT5665_M_STO1_ADC_L2\t\t\t(0x1 << 14)\n#define RT5665_M_STO1_ADC_L2_SFT\t\t14\n#define RT5665_STO1_ADC1L_SRC_MASK\t\t(0x1 << 13)\n#define RT5665_STO1_ADC1L_SRC_SFT\t\t13\n#define RT5665_STO1_ADC1_SRC_ADC\t\t(0x1 << 13)\n#define RT5665_STO1_ADC1_SRC_DACMIX\t\t(0x0 << 13)\n#define RT5665_STO1_ADC2L_SRC_MASK\t\t(0x1 << 12)\n#define RT5665_STO1_ADC2L_SRC_SFT\t\t12\n#define RT5665_STO1_ADCL_SRC_MASK\t\t(0x3 << 10)\n#define RT5665_STO1_ADCL_SRC_SFT\t\t10\n#define RT5665_STO1_DD_L_SRC_MASK\t\t(0x1 << 9)\n#define RT5665_STO1_DD_L_SRC_SFT\t\t9\n#define RT5665_STO1_DMIC_SRC_MASK\t\t(0x1 << 8)\n#define RT5665_STO1_DMIC_SRC_SFT\t\t8\n#define RT5665_STO1_DMIC_SRC_DMIC2\t\t(0x1 << 8)\n#define RT5665_STO1_DMIC_SRC_DMIC1\t\t(0x0 << 8)\n#define RT5665_M_STO1_ADC_R1\t\t\t(0x1 << 7)\n#define RT5665_M_STO1_ADC_R1_SFT\t\t7\n#define RT5665_M_STO1_ADC_R2\t\t\t(0x1 << 6)\n#define RT5665_M_STO1_ADC_R2_SFT\t\t6\n#define RT5665_STO1_ADC1R_SRC_MASK\t\t(0x1 << 5)\n#define RT5665_STO1_ADC1R_SRC_SFT\t\t5\n#define RT5665_STO1_ADC2R_SRC_MASK\t\t(0x1 << 4)\n#define RT5665_STO1_ADC2R_SRC_SFT\t\t4\n#define RT5665_STO1_ADCR_SRC_MASK\t\t(0x3 << 2)\n#define RT5665_STO1_ADCR_SRC_SFT\t\t2\n#define RT5665_STO1_DD_R_SRC_MASK\t\t(0x3)\n#define RT5665_STO1_DD_R_SRC_SFT\t\t0\n\n\n \n#define RT5665_M_MONO_ADC_L1\t\t\t(0x1 << 15)\n#define RT5665_M_MONO_ADC_L1_SFT\t\t15\n#define RT5665_M_MONO_ADC_L2\t\t\t(0x1 << 14)\n#define RT5665_M_MONO_ADC_L2_SFT\t\t14\n#define RT5665_MONO_ADC_L1_SRC_MASK\t\t(0x1 << 13)\n#define RT5665_MONO_ADC_L1_SRC_SFT\t\t13\n#define RT5665_MONO_ADC_L2_SRC_MASK\t\t(0x1 << 12)\n#define RT5665_MONO_ADC_L2_SRC_SFT\t\t12\n#define RT5665_MONO_ADC_L_SRC_MASK\t\t(0x3 << 10)\n#define RT5665_MONO_ADC_L_SRC_SFT\t\t10\n#define RT5665_MONO_DD_L_SRC_MASK\t\t(0x1 << 9)\n#define RT5665_MONO_DD_L_SRC_SFT\t\t9\n#define RT5665_MONO_DMIC_L_SRC_MASK\t\t(0x1 << 8)\n#define RT5665_MONO_DMIC_L_SRC_SFT\t\t8\n#define RT5665_M_MONO_ADC_R1\t\t\t(0x1 << 7)\n#define RT5665_M_MONO_ADC_R1_SFT\t\t7\n#define RT5665_M_MONO_ADC_R2\t\t\t(0x1 << 6)\n#define RT5665_M_MONO_ADC_R2_SFT\t\t6\n#define RT5665_MONO_ADC_R1_SRC_MASK\t\t(0x1 << 5)\n#define RT5665_MONO_ADC_R1_SRC_SFT\t\t5\n#define RT5665_MONO_ADC_R2_SRC_MASK\t\t(0x1 << 4)\n#define RT5665_MONO_ADC_R2_SRC_SFT\t\t4\n#define RT5665_MONO_ADC_R_SRC_MASK\t\t(0x3 << 2)\n#define RT5665_MONO_ADC_R_SRC_SFT\t\t2\n#define RT5665_MONO_DD_R_SRC_MASK\t\t(0x1 << 1)\n#define RT5665_MONO_DD_R_SRC_SFT\t\t1\n#define RT5665_MONO_DMIC_R_SRC_MASK\t\t0x1\n#define RT5665_MONO_DMIC_R_SRC_SFT\t\t0\n\n \n#define RT5665_M_STO2_ADC_L1\t\t\t(0x1 << 15)\n#define RT5665_M_STO2_ADC_L1_UN\t\t\t(0x0 << 15)\n#define RT5665_M_STO2_ADC_L1_SFT\t\t15\n#define RT5665_M_STO2_ADC_L2\t\t\t(0x1 << 14)\n#define RT5665_M_STO2_ADC_L2_SFT\t\t14\n#define RT5665_STO2_ADC1L_SRC_MASK\t\t(0x1 << 13)\n#define RT5665_STO2_ADC1L_SRC_SFT\t\t13\n#define RT5665_STO2_ADC1_SRC_ADC\t\t(0x1 << 13)\n#define RT5665_STO2_ADC1_SRC_DACMIX\t\t(0x0 << 13)\n#define RT5665_STO2_ADC2L_SRC_MASK\t\t(0x1 << 12)\n#define RT5665_STO2_ADC2L_SRC_SFT\t\t12\n#define RT5665_STO2_ADCL_SRC_MASK\t\t(0x3 << 10)\n#define RT5665_STO2_ADCL_SRC_SFT\t\t10\n#define RT5665_STO2_DD_L_SRC_MASK\t\t(0x1 << 9)\n#define RT5665_STO2_DD_L_SRC_SFT\t\t9\n#define RT5665_STO2_DMIC_SRC_MASK\t\t(0x1 << 8)\n#define RT5665_STO2_DMIC_SRC_SFT\t\t8\n#define RT5665_STO2_DMIC_SRC_DMIC2\t\t(0x1 << 8)\n#define RT5665_STO2_DMIC_SRC_DMIC1\t\t(0x0 << 8)\n#define RT5665_M_STO2_ADC_R1\t\t\t(0x1 << 7)\n#define RT5665_M_STO2_ADC_R1_UN\t\t\t(0x0 << 7)\n#define RT5665_M_STO2_ADC_R1_SFT\t\t7\n#define RT5665_M_STO2_ADC_R2\t\t\t(0x1 << 6)\n#define RT5665_M_STO2_ADC_R2_SFT\t\t6\n#define RT5665_STO2_ADC1R_SRC_MASK\t\t(0x1 << 5)\n#define RT5665_STO2_ADC1R_SRC_SFT\t\t5\n#define RT5665_STO2_ADC2R_SRC_MASK\t\t(0x1 << 4)\n#define RT5665_STO2_ADC2R_SRC_SFT\t\t4\n#define RT5665_STO2_ADCR_SRC_MASK\t\t(0x3 << 2)\n#define RT5665_STO2_ADCR_SRC_SFT\t\t2\n#define RT5665_STO2_DD_R_SRC_MASK\t\t(0x1 << 1)\n#define RT5665_STO2_DD_R_SRC_SFT\t\t1\n\n \n#define RT5665_M_ADCMIX_L\t\t\t(0x1 << 15)\n#define RT5665_M_ADCMIX_L_SFT\t\t\t15\n#define RT5665_M_DAC1_L\t\t\t\t(0x1 << 14)\n#define RT5665_M_DAC1_L_SFT\t\t\t14\n#define RT5665_DAC1_R_SEL_MASK\t\t\t(0x3 << 10)\n#define RT5665_DAC1_R_SEL_SFT\t\t\t10\n#define RT5665_DAC1_L_SEL_MASK\t\t\t(0x3 << 8)\n#define RT5665_DAC1_L_SEL_SFT\t\t\t8\n#define RT5665_M_ADCMIX_R\t\t\t(0x1 << 7)\n#define RT5665_M_ADCMIX_R_SFT\t\t\t7\n#define RT5665_M_DAC1_R\t\t\t\t(0x1 << 6)\n#define RT5665_M_DAC1_R_SFT\t\t\t6\n\n \n#define RT5665_M_DAC_L1_STO_L\t\t\t(0x1 << 15)\n#define RT5665_M_DAC_L1_STO_L_SFT\t\t15\n#define RT5665_G_DAC_L1_STO_L_MASK\t\t(0x1 << 14)\n#define RT5665_G_DAC_L1_STO_L_SFT\t\t14\n#define RT5665_M_DAC_R1_STO_L\t\t\t(0x1 << 13)\n#define RT5665_M_DAC_R1_STO_L_SFT\t\t13\n#define RT5665_G_DAC_R1_STO_L_MASK\t\t(0x1 << 12)\n#define RT5665_G_DAC_R1_STO_L_SFT\t\t12\n#define RT5665_M_DAC_L2_STO_L\t\t\t(0x1 << 11)\n#define RT5665_M_DAC_L2_STO_L_SFT\t\t11\n#define RT5665_G_DAC_L2_STO_L_MASK\t\t(0x1 << 10)\n#define RT5665_G_DAC_L2_STO_L_SFT\t\t10\n#define RT5665_M_DAC_R2_STO_L\t\t\t(0x1 << 9)\n#define RT5665_M_DAC_R2_STO_L_SFT\t\t9\n#define RT5665_G_DAC_R2_STO_L_MASK\t\t(0x1 << 8)\n#define RT5665_G_DAC_R2_STO_L_SFT\t\t8\n#define RT5665_M_DAC_L1_STO_R\t\t\t(0x1 << 7)\n#define RT5665_M_DAC_L1_STO_R_SFT\t\t7\n#define RT5665_G_DAC_L1_STO_R_MASK\t\t(0x1 << 6)\n#define RT5665_G_DAC_L1_STO_R_SFT\t\t6\n#define RT5665_M_DAC_R1_STO_R\t\t\t(0x1 << 5)\n#define RT5665_M_DAC_R1_STO_R_SFT\t\t5\n#define RT5665_G_DAC_R1_STO_R_MASK\t\t(0x1 << 4)\n#define RT5665_G_DAC_R1_STO_R_SFT\t\t4\n#define RT5665_M_DAC_L2_STO_R\t\t\t(0x1 << 3)\n#define RT5665_M_DAC_L2_STO_R_SFT\t\t3\n#define RT5665_G_DAC_L2_STO_R_MASK\t\t(0x1 << 2)\n#define RT5665_G_DAC_L2_STO_R_SFT\t\t2\n#define RT5665_M_DAC_R2_STO_R\t\t\t(0x1 << 1)\n#define RT5665_M_DAC_R2_STO_R_SFT\t\t1\n#define RT5665_G_DAC_R2_STO_R_MASK\t\t(0x1)\n#define RT5665_G_DAC_R2_STO_R_SFT\t\t0\n\n \n#define RT5665_M_DAC_L1_MONO_L\t\t\t(0x1 << 15)\n#define RT5665_M_DAC_L1_MONO_L_SFT\t\t15\n#define RT5665_G_DAC_L1_MONO_L_MASK\t\t(0x1 << 14)\n#define RT5665_G_DAC_L1_MONO_L_SFT\t\t14\n#define RT5665_M_DAC_R1_MONO_L\t\t\t(0x1 << 13)\n#define RT5665_M_DAC_R1_MONO_L_SFT\t\t13\n#define RT5665_G_DAC_R1_MONO_L_MASK\t\t(0x1 << 12)\n#define RT5665_G_DAC_R1_MONO_L_SFT\t\t12\n#define RT5665_M_DAC_L2_MONO_L\t\t\t(0x1 << 11)\n#define RT5665_M_DAC_L2_MONO_L_SFT\t\t11\n#define RT5665_G_DAC_L2_MONO_L_MASK\t\t(0x1 << 10)\n#define RT5665_G_DAC_L2_MONO_L_SFT\t\t10\n#define RT5665_M_DAC_R2_MONO_L\t\t\t(0x1 << 9)\n#define RT5665_M_DAC_R2_MONO_L_SFT\t\t9\n#define RT5665_G_DAC_R2_MONO_L_MASK\t\t(0x1 << 8)\n#define RT5665_G_DAC_R2_MONO_L_SFT\t\t8\n#define RT5665_M_DAC_L1_MONO_R\t\t\t(0x1 << 7)\n#define RT5665_M_DAC_L1_MONO_R_SFT\t\t7\n#define RT5665_G_DAC_L1_MONO_R_MASK\t\t(0x1 << 6)\n#define RT5665_G_DAC_L1_MONO_R_SFT\t\t6\n#define RT5665_M_DAC_R1_MONO_R\t\t\t(0x1 << 5)\n#define RT5665_M_DAC_R1_MONO_R_SFT\t\t5\n#define RT5665_G_DAC_R1_MONO_R_MASK\t\t(0x1 << 4)\n#define RT5665_G_DAC_R1_MONO_R_SFT\t\t4\n#define RT5665_M_DAC_L2_MONO_R\t\t\t(0x1 << 3)\n#define RT5665_M_DAC_L2_MONO_R_SFT\t\t3\n#define RT5665_G_DAC_L2_MONO_R_MASK\t\t(0x1 << 2)\n#define RT5665_G_DAC_L2_MONO_R_SFT\t\t2\n#define RT5665_M_DAC_R2_MONO_R\t\t\t(0x1 << 1)\n#define RT5665_M_DAC_R2_MONO_R_SFT\t\t1\n#define RT5665_G_DAC_R2_MONO_R_MASK\t\t(0x1)\n#define RT5665_G_DAC_R2_MONO_R_SFT\t\t0\n\n \n#define RT5665_M_DAC_L1_STO2_L\t\t\t(0x1 << 15)\n#define RT5665_M_DAC_L1_STO2_L_SFT\t\t15\n#define RT5665_G_DAC_L1_STO2_L_MASK\t\t(0x1 << 14)\n#define RT5665_G_DAC_L1_STO2_L_SFT\t\t14\n#define RT5665_M_DAC_L2_STO2_L\t\t\t(0x1 << 13)\n#define RT5665_M_DAC_L2_STO2_L_SFT\t\t13\n#define RT5665_G_DAC_L2_STO2_L_MASK\t\t(0x1 << 12)\n#define RT5665_G_DAC_L2_STO2_L_SFT\t\t12\n#define RT5665_M_DAC_L3_STO2_L\t\t\t(0x1 << 11)\n#define RT5665_M_DAC_L3_STO2_L_SFT\t\t11\n#define RT5665_G_DAC_L3_STO2_L_MASK\t\t(0x1 << 10)\n#define RT5665_G_DAC_L3_STO2_L_SFT\t\t10\n#define RT5665_M_ST_DAC_L1\t\t\t(0x1 << 9)\n#define RT5665_M_ST_DAC_L1_SFT\t\t\t9\n#define RT5665_M_ST_DAC_R1\t\t\t(0x1 << 8)\n#define RT5665_M_ST_DAC_R1_SFT\t\t\t8\n#define RT5665_M_DAC_R1_STO2_R\t\t\t(0x1 << 7)\n#define RT5665_M_DAC_R1_STO2_R_SFT\t\t7\n#define RT5665_G_DAC_R1_STO2_R_MASK\t\t(0x1 << 6)\n#define RT5665_G_DAC_R1_STO2_R_SFT\t\t6\n#define RT5665_M_DAC_R2_STO2_R\t\t\t(0x1 << 5)\n#define RT5665_M_DAC_R2_STO2_R_SFT\t\t5\n#define RT5665_G_DAC_R2_STO2_R_MASK\t\t(0x1 << 4)\n#define RT5665_G_DAC_R2_STO2_R_SFT\t\t4\n#define RT5665_M_DAC_R3_STO2_R\t\t\t(0x1 << 3)\n#define RT5665_M_DAC_R3_STO2_R_SFT\t\t3\n#define RT5665_G_DAC_R3_STO2_R_MASK\t\t(0x1 << 2)\n#define RT5665_G_DAC_R3_STO2_R_SFT\t\t2\n\n \n#define RT5665_DAC_MIX_L_MASK\t\t\t(0x3 << 12)\n#define RT5665_DAC_MIX_L_SFT\t\t\t12\n#define RT5665_DAC_MIX_R_MASK\t\t\t(0x3 << 8)\n#define RT5665_DAC_MIX_R_SFT\t\t\t8\n#define RT5665_DAC_L1_SRC_MASK\t\t\t(0x3 << 4)\n#define RT5665_A_DACL1_SFT\t\t\t4\n#define RT5665_DAC_R1_SRC_MASK\t\t\t(0x3)\n#define RT5665_A_DACR1_SFT\t\t\t0\n\n \n#define RT5665_A_DACL2_SEL\t\t\t(0x1 << 4)\n#define RT5665_A_DACL2_SFT\t\t\t4\n#define RT5665_A_DACR2_SEL\t\t\t(0x1 << 0)\n#define RT5665_A_DACR2_SFT\t\t\t0\n\n \n#define RT5665_IF2_1_ADC_IN_MASK\t\t(0x7 << 12)\n#define RT5665_IF2_1_ADC_IN_SFT\t\t\t12\n#define RT5665_IF2_1_DAC_SEL_MASK\t\t(0x3 << 10)\n#define RT5665_IF2_1_DAC_SEL_SFT\t\t10\n#define RT5665_IF2_1_ADC_SEL_MASK\t\t(0x3 << 8)\n#define RT5665_IF2_1_ADC_SEL_SFT\t\t8\n#define RT5665_IF2_2_ADC_IN_MASK\t\t(0x7 << 4)\n#define RT5665_IF2_2_ADC_IN_SFT\t\t\t4\n#define RT5665_IF2_2_DAC_SEL_MASK\t\t(0x3 << 2)\n#define RT5665_IF2_2_DAC_SEL_SFT\t\t2\n#define RT5665_IF2_2_ADC_SEL_MASK\t\t(0x3 << 0)\n#define RT5665_IF2_2_ADC_SEL_SFT\t\t0\n\n \n#define RT5665_IF3_ADC_IN_MASK\t\t\t(0x7 << 4)\n#define RT5665_IF3_ADC_IN_SFT\t\t\t4\n#define RT5665_IF3_DAC_SEL_MASK\t\t\t(0x3 << 2)\n#define RT5665_IF3_DAC_SEL_SFT\t\t\t2\n#define RT5665_IF3_ADC_SEL_MASK\t\t\t(0x3 << 0)\n#define RT5665_IF3_ADC_SEL_SFT\t\t\t0\n\n \n#define RT5665_M_PDM1_L\t\t\t\t(0x1 << 14)\n#define RT5665_M_PDM1_L_SFT\t\t\t14\n#define RT5665_M_PDM1_R\t\t\t\t(0x1 << 12)\n#define RT5665_M_PDM1_R_SFT\t\t\t12\n#define RT5665_PDM1_L_MASK\t\t\t(0x3 << 10)\n#define RT5665_PDM1_L_SFT\t\t\t10\n#define RT5665_PDM1_R_MASK\t\t\t(0x3 << 8)\n#define RT5665_PDM1_R_SFT\t\t\t8\n#define RT5665_PDM1_BUSY\t\t\t(0x1 << 6)\n#define RT5665_PDM_PATTERN\t\t\t(0x1 << 5)\n#define RT5665_PDM_GAIN\t\t\t\t(0x1 << 4)\n#define RT5665_LRCK_PDM_PI2C\t\t\t(0x1 << 3)\n#define RT5665_PDM_DIV_MASK\t\t\t(0x3)\n\n \n#define RT5665_SPDIF_SEL_MASK\t\t\t(0x3 << 0)\n#define RT5665_SPDIF_SEL_SFT\t\t\t0\n\n \n#define RT5665_M_CBJ_RM1_L\t\t\t(0x1 << 7)\n#define RT5665_M_CBJ_RM1_L_SFT\t\t\t7\n#define RT5665_M_BST1_RM1_L\t\t\t(0x1 << 5)\n#define RT5665_M_BST1_RM1_L_SFT\t\t\t5\n#define RT5665_M_BST2_RM1_L\t\t\t(0x1 << 4)\n#define RT5665_M_BST2_RM1_L_SFT\t\t\t4\n#define RT5665_M_BST3_RM1_L\t\t\t(0x1 << 3)\n#define RT5665_M_BST3_RM1_L_SFT\t\t\t3\n#define RT5665_M_BST4_RM1_L\t\t\t(0x1 << 2)\n#define RT5665_M_BST4_RM1_L_SFT\t\t\t2\n#define RT5665_M_INL_RM1_L\t\t\t(0x1 << 1)\n#define RT5665_M_INL_RM1_L_SFT\t\t\t1\n#define RT5665_M_INR_RM1_L\t\t\t(0x1)\n#define RT5665_M_INR_RM1_L_SFT\t\t\t0\n\n \n#define RT5665_M_AEC_REF_RM1_R\t\t\t(0x1 << 7)\n#define RT5665_M_AEC_REF_RM1_R_SFT\t\t7\n#define RT5665_M_BST1_RM1_R\t\t\t(0x1 << 5)\n#define RT5665_M_BST1_RM1_R_SFT\t\t\t5\n#define RT5665_M_BST2_RM1_R\t\t\t(0x1 << 4)\n#define RT5665_M_BST2_RM1_R_SFT\t\t\t4\n#define RT5665_M_BST3_RM1_R\t\t\t(0x1 << 3)\n#define RT5665_M_BST3_RM1_R_SFT\t\t\t3\n#define RT5665_M_BST4_RM1_R\t\t\t(0x1 << 2)\n#define RT5665_M_BST4_RM1_R_SFT\t\t\t2\n#define RT5665_M_INR_RM1_R\t\t\t(0x1 << 1)\n#define RT5665_M_INR_RM1_R_SFT\t\t\t1\n#define RT5665_M_MONOVOL_RM1_R\t\t\t(0x1)\n#define RT5665_M_MONOVOL_RM1_R_SFT\t\t0\n\n \n#define RT5665_M_CBJ_RM2_L\t\t\t(0x1 << 7)\n#define RT5665_M_CBJ_RM2_L_SFT\t\t\t7\n#define RT5665_M_BST1_RM2_L\t\t\t(0x1 << 5)\n#define RT5665_M_BST1_RM2_L_SFT\t\t\t5\n#define RT5665_M_BST2_RM2_L\t\t\t(0x1 << 4)\n#define RT5665_M_BST2_RM2_L_SFT\t\t\t4\n#define RT5665_M_BST3_RM2_L\t\t\t(0x1 << 3)\n#define RT5665_M_BST3_RM2_L_SFT\t\t\t3\n#define RT5665_M_BST4_RM2_L\t\t\t(0x1 << 2)\n#define RT5665_M_BST4_RM2_L_SFT\t\t\t2\n#define RT5665_M_INL_RM2_L\t\t\t(0x1 << 1)\n#define RT5665_M_INL_RM2_L_SFT\t\t\t1\n#define RT5665_M_INR_RM2_L\t\t\t(0x1)\n#define RT5665_M_INR_RM2_L_SFT\t\t\t0\n\n \n#define RT5665_M_MONOVOL_RM2_R\t\t\t(0x1 << 7)\n#define RT5665_M_MONOVOL_RM2_R_SFT\t\t7\n#define RT5665_M_BST1_RM2_R\t\t\t(0x1 << 5)\n#define RT5665_M_BST1_RM2_R_SFT\t\t\t5\n#define RT5665_M_BST2_RM2_R\t\t\t(0x1 << 4)\n#define RT5665_M_BST2_RM2_R_SFT\t\t\t4\n#define RT5665_M_BST3_RM2_R\t\t\t(0x1 << 3)\n#define RT5665_M_BST3_RM2_R_SFT\t\t\t3\n#define RT5665_M_BST4_RM2_R\t\t\t(0x1 << 2)\n#define RT5665_M_BST4_RM2_R_SFT\t\t\t2\n#define RT5665_M_INL_RM2_R\t\t\t(0x1 << 1)\n#define RT5665_M_INL_RM2_R_SFT\t\t\t1\n#define RT5665_M_INR_RM2_R\t\t\t(0x1)\n#define RT5665_M_INR_RM2_R_SFT\t\t\t0\n\n \n#define RT5665_M_BST3_SM_L\t\t\t(0x1 << 4)\n#define RT5665_M_BST3_SM_L_SFT\t\t\t4\n#define RT5665_M_IN_R_SM_L\t\t\t(0x1 << 3)\n#define RT5665_M_IN_R_SM_L_SFT\t\t\t3\n#define RT5665_M_IN_L_SM_L\t\t\t(0x1 << 2)\n#define RT5665_M_IN_L_SM_L_SFT\t\t\t2\n#define RT5665_M_BST1_SM_L\t\t\t(0x1 << 1)\n#define RT5665_M_BST1_SM_L_SFT\t\t\t1\n#define RT5665_M_DAC_L2_SM_L\t\t\t(0x1)\n#define RT5665_M_DAC_L2_SM_L_SFT\t\t0\n\n \n#define RT5665_M_BST3_SM_R\t\t\t(0x1 << 4)\n#define RT5665_M_BST3_SM_R_SFT\t\t\t4\n#define RT5665_M_IN_R_SM_R\t\t\t(0x1 << 3)\n#define RT5665_M_IN_R_SM_R_SFT\t\t\t3\n#define RT5665_M_IN_L_SM_R\t\t\t(0x1 << 2)\n#define RT5665_M_IN_L_SM_R_SFT\t\t\t2\n#define RT5665_M_BST4_SM_R\t\t\t(0x1 << 1)\n#define RT5665_M_BST4_SM_R_SFT\t\t\t1\n#define RT5665_M_DAC_R2_SM_R\t\t\t(0x1)\n#define RT5665_M_DAC_R2_SM_R_SFT\t\t0\n\n \n#define RT5665_M_DAC_L2_SPKOMIX\t\t\t(0x1 << 13)\n#define RT5665_M_DAC_L2_SPKOMIX_SFT\t\t13\n#define RT5665_M_SPKVOLL_SPKOMIX\t\t(0x1 << 12)\n#define RT5665_M_SPKVOLL_SPKOMIX_SFT\t\t12\n#define RT5665_M_DAC_R2_SPKOMIX\t\t\t(0x1 << 9)\n#define RT5665_M_DAC_R2_SPKOMIX_SFT\t\t9\n#define RT5665_M_SPKVOLR_SPKOMIX\t\t(0x1 << 8)\n#define RT5665_M_SPKVOLR_SPKOMIX_SFT\t\t8\n\n \n#define RT5665_G_MONOVOL_MA\t\t\t(0x1 << 10)\n#define RT5665_G_MONOVOL_MA_SFT\t\t\t10\n#define RT5665_M_MONOVOL_MA\t\t\t(0x1 << 9)\n#define RT5665_M_MONOVOL_MA_SFT\t\t\t9\n#define RT5665_M_DAC_L2_MA\t\t\t(0x1 << 8)\n#define RT5665_M_DAC_L2_MA_SFT\t\t\t8\n#define RT5665_M_BST3_MM\t\t\t(0x1 << 4)\n#define RT5665_M_BST3_MM_SFT\t\t\t4\n#define RT5665_M_BST2_MM\t\t\t(0x1 << 3)\n#define RT5665_M_BST2_MM_SFT\t\t\t3\n#define RT5665_M_BST1_MM\t\t\t(0x1 << 2)\n#define RT5665_M_BST1_MM_SFT\t\t\t2\n#define RT5665_M_RECMIC2L_MM\t\t\t(0x1 << 1)\n#define RT5665_M_RECMIC2L_MM_SFT\t\t1\n#define RT5665_M_DAC_L2_MM\t\t\t(0x1)\n#define RT5665_M_DAC_L2_MM_SFT\t\t\t0\n\n \n#define RT5665_G_BST3_OM_L_MASK\t\t\t(0x7 << 12)\n#define RT5665_G_BST3_OM_L_SFT\t\t\t12\n#define RT5665_G_BST2_OM_L_MASK\t\t\t(0x7 << 9)\n#define RT5665_G_BST2_OM_L_SFT\t\t\t9\n#define RT5665_G_BST1_OM_L_MASK\t\t\t(0x7 << 6)\n#define RT5665_G_BST1_OM_L_SFT\t\t\t6\n#define RT5665_G_IN_L_OM_L_MASK\t\t\t(0x7 << 3)\n#define RT5665_G_IN_L_OM_L_SFT\t\t\t3\n#define RT5665_G_DAC_L2_OM_L_MASK\t\t(0x7 << 0)\n#define RT5665_G_DAC_L2_OM_L_SFT\t\t0\n\n \n#define RT5665_M_BST3_OM_L\t\t\t(0x1 << 4)\n#define RT5665_M_BST3_OM_L_SFT\t\t\t4\n#define RT5665_M_BST2_OM_L\t\t\t(0x1 << 3)\n#define RT5665_M_BST2_OM_L_SFT\t\t\t3\n#define RT5665_M_BST1_OM_L\t\t\t(0x1 << 2)\n#define RT5665_M_BST1_OM_L_SFT\t\t\t2\n#define RT5665_M_IN_L_OM_L\t\t\t(0x1 << 1)\n#define RT5665_M_IN_L_OM_L_SFT\t\t\t1\n#define RT5665_M_DAC_L2_OM_L\t\t\t(0x1)\n#define RT5665_M_DAC_L2_OM_L_SFT\t\t0\n\n \n#define RT5665_M_BST4_OM_R\t\t\t(0x1 << 4)\n#define RT5665_M_BST4_OM_R_SFT\t\t\t4\n#define RT5665_M_BST3_OM_R\t\t\t(0x1 << 3)\n#define RT5665_M_BST3_OM_R_SFT\t\t\t3\n#define RT5665_M_BST2_OM_R\t\t\t(0x1 << 2)\n#define RT5665_M_BST2_OM_R_SFT\t\t\t2\n#define RT5665_M_IN_R_OM_R\t\t\t(0x1 << 1)\n#define RT5665_M_IN_R_OM_R_SFT\t\t\t1\n#define RT5665_M_DAC_R2_OM_R\t\t\t(0x1)\n#define RT5665_M_DAC_R2_OM_R_SFT\t\t0\n\n \n#define RT5665_M_DAC_L2_LM\t\t\t(0x1 << 15)\n#define RT5665_M_DAC_L2_LM_SFT\t\t\t15\n#define RT5665_M_DAC_R2_LM\t\t\t(0x1 << 14)\n#define RT5665_M_DAC_R2_LM_SFT\t\t\t14\n#define RT5665_M_OV_L_LM\t\t\t(0x1 << 13)\n#define RT5665_M_OV_L_LM_SFT\t\t\t13\n#define RT5665_M_OV_R_LM\t\t\t(0x1 << 12)\n#define RT5665_M_OV_R_LM_SFT\t\t\t12\n#define RT5665_LOUT_BST_SFT\t\t\t11\n#define RT5665_LOUT_DF\t\t\t\t(0x1 << 11)\n#define RT5665_LOUT_DF_SFT\t\t\t11\n\n \n#define RT5665_PWR_I2S1_1\t\t\t(0x1 << 15)\n#define RT5665_PWR_I2S1_1_BIT\t\t\t15\n#define RT5665_PWR_I2S1_2\t\t\t(0x1 << 14)\n#define RT5665_PWR_I2S1_2_BIT\t\t\t14\n#define RT5665_PWR_I2S2_1\t\t\t(0x1 << 13)\n#define RT5665_PWR_I2S2_1_BIT\t\t\t13\n#define RT5665_PWR_I2S2_2\t\t\t(0x1 << 12)\n#define RT5665_PWR_I2S2_2_BIT\t\t\t12\n#define RT5665_PWR_DAC_L1\t\t\t(0x1 << 11)\n#define RT5665_PWR_DAC_L1_BIT\t\t\t11\n#define RT5665_PWR_DAC_R1\t\t\t(0x1 << 10)\n#define RT5665_PWR_DAC_R1_BIT\t\t\t10\n#define RT5665_PWR_I2S3\t\t\t\t(0x1 << 9)\n#define RT5665_PWR_I2S3_BIT\t\t\t9\n#define RT5665_PWR_LDO\t\t\t\t(0x1 << 8)\n#define RT5665_PWR_LDO_BIT\t\t\t8\n#define RT5665_PWR_DAC_L2\t\t\t(0x1 << 7)\n#define RT5665_PWR_DAC_L2_BIT\t\t\t7\n#define RT5665_PWR_DAC_R2\t\t\t(0x1 << 6)\n#define RT5665_PWR_DAC_R2_BIT\t\t\t6\n#define RT5665_PWR_ADC_L1\t\t\t(0x1 << 4)\n#define RT5665_PWR_ADC_L1_BIT\t\t\t4\n#define RT5665_PWR_ADC_R1\t\t\t(0x1 << 3)\n#define RT5665_PWR_ADC_R1_BIT\t\t\t3\n#define RT5665_PWR_ADC_L2\t\t\t(0x1 << 2)\n#define RT5665_PWR_ADC_L2_BIT\t\t\t2\n#define RT5665_PWR_ADC_R2\t\t\t(0x1 << 1)\n#define RT5665_PWR_ADC_R2_BIT\t\t\t1\n\n \n#define RT5665_PWR_ADC_S1F\t\t\t(0x1 << 15)\n#define RT5665_PWR_ADC_S1F_BIT\t\t\t15\n#define RT5665_PWR_ADC_S2F\t\t\t(0x1 << 14)\n#define RT5665_PWR_ADC_S2F_BIT\t\t\t14\n#define RT5665_PWR_ADC_MF_L\t\t\t(0x1 << 13)\n#define RT5665_PWR_ADC_MF_L_BIT\t\t\t13\n#define RT5665_PWR_ADC_MF_R\t\t\t(0x1 << 12)\n#define RT5665_PWR_ADC_MF_R_BIT\t\t\t12\n#define RT5665_PWR_DAC_S2F\t\t\t(0x1 << 11)\n#define RT5665_PWR_DAC_S2F_BIT\t\t\t11\n#define RT5665_PWR_DAC_S1F\t\t\t(0x1 << 10)\n#define RT5665_PWR_DAC_S1F_BIT\t\t\t10\n#define RT5665_PWR_DAC_MF_L\t\t\t(0x1 << 9)\n#define RT5665_PWR_DAC_MF_L_BIT\t\t\t9\n#define RT5665_PWR_DAC_MF_R\t\t\t(0x1 << 8)\n#define RT5665_PWR_DAC_MF_R_BIT\t\t\t8\n#define RT5665_PWR_PDM1\t\t\t\t(0x1 << 7)\n#define RT5665_PWR_PDM1_BIT\t\t\t7\n\n \n#define RT5665_PWR_VREF1\t\t\t(0x1 << 15)\n#define RT5665_PWR_VREF1_BIT\t\t\t15\n#define RT5665_PWR_FV1\t\t\t\t(0x1 << 14)\n#define RT5665_PWR_FV1_BIT\t\t\t14\n#define RT5665_PWR_VREF2\t\t\t(0x1 << 13)\n#define RT5665_PWR_VREF2_BIT\t\t\t13\n#define RT5665_PWR_FV2\t\t\t\t(0x1 << 12)\n#define RT5665_PWR_FV2_BIT\t\t\t12\n#define RT5665_PWR_VREF3\t\t\t(0x1 << 11)\n#define RT5665_PWR_VREF3_BIT\t\t\t11\n#define RT5665_PWR_FV3\t\t\t\t(0x1 << 10)\n#define RT5665_PWR_FV3_BIT\t\t\t10\n#define RT5665_PWR_MB\t\t\t\t(0x1 << 9)\n#define RT5665_PWR_MB_BIT\t\t\t9\n#define RT5665_PWR_LM\t\t\t\t(0x1 << 8)\n#define RT5665_PWR_LM_BIT\t\t\t8\n#define RT5665_PWR_BG\t\t\t\t(0x1 << 7)\n#define RT5665_PWR_BG_BIT\t\t\t7\n#define RT5665_PWR_MA\t\t\t\t(0x1 << 6)\n#define RT5665_PWR_MA_BIT\t\t\t6\n#define RT5665_PWR_HA_L\t\t\t\t(0x1 << 5)\n#define RT5665_PWR_HA_L_BIT\t\t\t5\n#define RT5665_PWR_HA_R\t\t\t\t(0x1 << 4)\n#define RT5665_PWR_HA_R_BIT\t\t\t4\n#define RT5665_HP_DRIVER_MASK\t\t\t(0x3 << 2)\n#define RT5665_HP_DRIVER_1X\t\t\t(0x0 << 2)\n#define RT5665_HP_DRIVER_3X\t\t\t(0x1 << 2)\n#define RT5665_HP_DRIVER_5X\t\t\t(0x3 << 2)\n#define RT5665_LDO1_DVO_MASK\t\t\t(0x3)\n#define RT5665_LDO1_DVO_09\t\t\t(0x0)\n#define RT5665_LDO1_DVO_10\t\t\t(0x1)\n#define RT5665_LDO1_DVO_12\t\t\t(0x2)\n#define RT5665_LDO1_DVO_14\t\t\t(0x3)\n\n \n#define RT5665_PWR_BST1\t\t\t\t(0x1 << 15)\n#define RT5665_PWR_BST1_BIT\t\t\t15\n#define RT5665_PWR_BST2\t\t\t\t(0x1 << 14)\n#define RT5665_PWR_BST2_BIT\t\t\t14\n#define RT5665_PWR_BST3\t\t\t\t(0x1 << 13)\n#define RT5665_PWR_BST3_BIT\t\t\t13\n#define RT5665_PWR_BST4\t\t\t\t(0x1 << 12)\n#define RT5665_PWR_BST4_BIT\t\t\t12\n#define RT5665_PWR_MB1\t\t\t\t(0x1 << 11)\n#define RT5665_PWR_MB1_PWR_DOWN\t\t\t(0x0 << 11)\n#define RT5665_PWR_MB1_BIT\t\t\t11\n#define RT5665_PWR_MB2\t\t\t\t(0x1 << 10)\n#define RT5665_PWR_MB2_PWR_DOWN\t\t\t(0x0 << 10)\n#define RT5665_PWR_MB2_BIT\t\t\t10\n#define RT5665_PWR_MB3\t\t\t\t(0x1 << 9)\n#define RT5665_PWR_MB3_BIT\t\t\t9\n#define RT5665_PWR_BST1_P\t\t\t(0x1 << 7)\n#define RT5665_PWR_BST1_P_BIT\t\t\t7\n#define RT5665_PWR_BST2_P\t\t\t(0x1 << 6)\n#define RT5665_PWR_BST2_P_BIT\t\t\t6\n#define RT5665_PWR_BST3_P\t\t\t(0x1 << 5)\n#define RT5665_PWR_BST3_P_BIT\t\t\t5\n#define RT5665_PWR_BST4_P\t\t\t(0x1 << 4)\n#define RT5665_PWR_BST4_P_BIT\t\t\t4\n#define RT5665_PWR_JD1\t\t\t\t(0x1 << 3)\n#define RT5665_PWR_JD1_BIT\t\t\t3\n#define RT5665_PWR_JD2\t\t\t\t(0x1 << 2)\n#define RT5665_PWR_JD2_BIT\t\t\t2\n#define RT5665_PWR_RM1_L\t\t\t(0x1 << 1)\n#define RT5665_PWR_RM1_L_BIT\t\t\t1\n#define RT5665_PWR_RM1_R\t\t\t(0x1)\n#define RT5665_PWR_RM1_R_BIT\t\t\t0\n\n \n#define RT5665_PWR_CBJ\t\t\t\t(0x1 << 9)\n#define RT5665_PWR_CBJ_BIT\t\t\t9\n#define RT5665_PWR_BST_L\t\t\t(0x1 << 8)\n#define RT5665_PWR_BST_L_BIT\t\t\t8\n#define RT5665_PWR_BST_R\t\t\t(0x1 << 7)\n#define RT5665_PWR_BST_R_BIT\t\t\t7\n#define RT5665_PWR_PLL\t\t\t\t(0x1 << 6)\n#define RT5665_PWR_PLL_BIT\t\t\t6\n#define RT5665_PWR_LDO2\t\t\t\t(0x1 << 2)\n#define RT5665_PWR_LDO2_BIT\t\t\t2\n#define RT5665_PWR_SVD\t\t\t\t(0x1 << 1)\n#define RT5665_PWR_SVD_BIT\t\t\t1\n\n \n#define RT5665_PWR_RM2_L\t\t\t(0x1 << 15)\n#define RT5665_PWR_RM2_L_BIT\t\t\t15\n#define RT5665_PWR_RM2_R\t\t\t(0x1 << 14)\n#define RT5665_PWR_RM2_R_BIT\t\t\t14\n#define RT5665_PWR_OM_L\t\t\t\t(0x1 << 13)\n#define RT5665_PWR_OM_L_BIT\t\t\t13\n#define RT5665_PWR_OM_R\t\t\t\t(0x1 << 12)\n#define RT5665_PWR_OM_R_BIT\t\t\t12\n#define RT5665_PWR_MM\t\t\t\t(0x1 << 11)\n#define RT5665_PWR_MM_BIT\t\t\t11\n#define RT5665_PWR_AEC_REF\t\t\t(0x1 << 6)\n#define RT5665_PWR_AEC_REF_BIT\t\t\t6\n#define RT5665_PWR_STO1_DAC_L\t\t\t(0x1 << 5)\n#define RT5665_PWR_STO1_DAC_L_BIT\t\t5\n#define RT5665_PWR_STO1_DAC_R\t\t\t(0x1 << 4)\n#define RT5665_PWR_STO1_DAC_R_BIT\t\t4\n#define RT5665_PWR_MONO_DAC_L\t\t\t(0x1 << 3)\n#define RT5665_PWR_MONO_DAC_L_BIT\t\t3\n#define RT5665_PWR_MONO_DAC_R\t\t\t(0x1 << 2)\n#define RT5665_PWR_MONO_DAC_R_BIT\t\t2\n#define RT5665_PWR_STO2_DAC_L\t\t\t(0x1 << 1)\n#define RT5665_PWR_STO2_DAC_L_BIT\t\t1\n#define RT5665_PWR_STO2_DAC_R\t\t\t(0x1)\n#define RT5665_PWR_STO2_DAC_R_BIT\t\t0\n\n \n#define RT5665_PWR_OV_L\t\t\t\t(0x1 << 13)\n#define RT5665_PWR_OV_L_BIT\t\t\t13\n#define RT5665_PWR_OV_R\t\t\t\t(0x1 << 12)\n#define RT5665_PWR_OV_R_BIT\t\t\t12\n#define RT5665_PWR_IN_L\t\t\t\t(0x1 << 9)\n#define RT5665_PWR_IN_L_BIT\t\t\t9\n#define RT5665_PWR_IN_R\t\t\t\t(0x1 << 8)\n#define RT5665_PWR_IN_R_BIT\t\t\t8\n#define RT5665_PWR_MV\t\t\t\t(0x1 << 7)\n#define RT5665_PWR_MV_BIT\t\t\t7\n#define RT5665_PWR_MIC_DET\t\t\t(0x1 << 5)\n#define RT5665_PWR_MIC_DET_BIT\t\t\t5\n\n \n#define RT5665_SYS_CLK_DET\t\t\t15\n#define RT5665_HP_CLK_DET\t\t\t14\n#define RT5665_MONO_CLK_DET\t\t\t13\n#define RT5665_LOUT_CLK_DET\t\t\t12\n#define RT5665_POW_CLK_DET\t\t\t0\n\n \n#define RT5665_DMIC_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5665_DMIC_1_EN_SFT\t\t\t15\n#define RT5665_DMIC_1_DIS\t\t\t(0x0 << 15)\n#define RT5665_DMIC_1_EN\t\t\t(0x1 << 15)\n#define RT5665_DMIC_2_EN_MASK\t\t\t(0x1 << 14)\n#define RT5665_DMIC_2_EN_SFT\t\t\t14\n#define RT5665_DMIC_2_DIS\t\t\t(0x0 << 14)\n#define RT5665_DMIC_2_EN\t\t\t(0x1 << 14)\n#define RT5665_DMIC_2_DP_MASK\t\t\t(0x1 << 9)\n#define RT5665_DMIC_2_DP_SFT\t\t\t9\n#define RT5665_DMIC_2_DP_GPIO5\t\t\t(0x0 << 9)\n#define RT5665_DMIC_2_DP_IN2P\t\t\t(0x1 << 9)\n#define RT5665_DMIC_CLK_MASK\t\t\t(0x7 << 5)\n#define RT5665_DMIC_CLK_SFT\t\t\t5\n#define RT5665_DMIC_1_DP_MASK\t\t\t(0x1 << 1)\n#define RT5665_DMIC_1_DP_SFT\t\t\t1\n#define RT5665_DMIC_1_DP_GPIO4\t\t\t(0x0 << 1)\n#define RT5665_DMIC_1_DP_IN2N\t\t\t(0x1 << 1)\n\n\n \n#define RT5665_DMIC_2L_LH_MASK\t\t\t(0x1 << 3)\n#define RT5665_DMIC_2L_LH_SFT\t\t\t3\n#define RT5665_DMIC_2L_LH_RISING\t\t(0x0 << 3)\n#define RT5665_DMIC_2L_LH_FALLING\t\t(0x1 << 3)\n#define RT5665_DMIC_2R_LH_MASK\t\t\t(0x1 << 2)\n#define RT5665_DMIC_2R_LH_SFT\t\t\t2\n#define RT5665_DMIC_2R_LH_RISING\t\t(0x0 << 2)\n#define RT5665_DMIC_2R_LH_FALLING\t\t(0x1 << 2)\n#define RT5665_DMIC_1L_LH_MASK\t\t\t(0x1 << 1)\n#define RT5665_DMIC_1L_LH_SFT\t\t\t1\n#define RT5665_DMIC_1L_LH_RISING\t\t(0x0 << 1)\n#define RT5665_DMIC_1L_LH_FALLING\t\t(0x1 << 1)\n#define RT5665_DMIC_1R_LH_MASK\t\t\t(0x1 << 0)\n#define RT5665_DMIC_1R_LH_SFT\t\t\t0\n#define RT5665_DMIC_1R_LH_RISING\t\t(0x0)\n#define RT5665_DMIC_1R_LH_FALLING\t\t(0x1)\n\n \n#define RT5665_I2S_MS_MASK\t\t\t(0x1 << 15)\n#define RT5665_I2S_MS_SFT\t\t\t15\n#define RT5665_I2S_MS_M\t\t\t\t(0x0 << 15)\n#define RT5665_I2S_MS_S\t\t\t\t(0x1 << 15)\n#define RT5665_I2S_PIN_CFG_MASK\t\t\t(0x1 << 14)\n#define RT5665_I2S_PIN_CFG_SFT\t\t\t14\n#define RT5665_I2S_CLK_SEL_MASK\t\t\t(0x1 << 11)\n#define RT5665_I2S_CLK_SEL_SFT\t\t\t11\n#define RT5665_I2S_BP_MASK\t\t\t(0x1 << 8)\n#define RT5665_I2S_BP_SFT\t\t\t8\n#define RT5665_I2S_BP_NOR\t\t\t(0x0 << 8)\n#define RT5665_I2S_BP_INV\t\t\t(0x1 << 8)\n#define RT5665_I2S_DL_MASK\t\t\t(0x3 << 4)\n#define RT5665_I2S_DL_SFT\t\t\t4\n#define RT5665_I2S_DL_16\t\t\t(0x0 << 4)\n#define RT5665_I2S_DL_20\t\t\t(0x1 << 4)\n#define RT5665_I2S_DL_24\t\t\t(0x2 << 4)\n#define RT5665_I2S_DL_8\t\t\t\t(0x3 << 4)\n#define RT5665_I2S_DF_MASK\t\t\t(0x7)\n#define RT5665_I2S_DF_SFT\t\t\t0\n#define RT5665_I2S_DF_I2S\t\t\t(0x0)\n#define RT5665_I2S_DF_LEFT\t\t\t(0x1)\n#define RT5665_I2S_DF_PCM_A\t\t\t(0x2)\n#define RT5665_I2S_DF_PCM_B\t\t\t(0x3)\n#define RT5665_I2S_DF_PCM_A_N\t\t\t(0x6)\n#define RT5665_I2S_DF_PCM_B_N\t\t\t(0x7)\n\n \n#define RT5665_I2S_PD1_MASK\t\t\t(0x7 << 12)\n#define RT5665_I2S_PD1_SFT\t\t\t12\n#define RT5665_I2S_PD1_1\t\t\t(0x0 << 12)\n#define RT5665_I2S_PD1_2\t\t\t(0x1 << 12)\n#define RT5665_I2S_PD1_3\t\t\t(0x2 << 12)\n#define RT5665_I2S_PD1_4\t\t\t(0x3 << 12)\n#define RT5665_I2S_PD1_6\t\t\t(0x4 << 12)\n#define RT5665_I2S_PD1_8\t\t\t(0x5 << 12)\n#define RT5665_I2S_PD1_12\t\t\t(0x6 << 12)\n#define RT5665_I2S_PD1_16\t\t\t(0x7 << 12)\n#define RT5665_I2S_M_PD2_MASK\t\t\t(0x7 << 8)\n#define RT5665_I2S_M_PD2_SFT\t\t\t8\n#define RT5665_I2S_M_PD2_1\t\t\t(0x0 << 8)\n#define RT5665_I2S_M_PD2_2\t\t\t(0x1 << 8)\n#define RT5665_I2S_M_PD2_3\t\t\t(0x2 << 8)\n#define RT5665_I2S_M_PD2_4\t\t\t(0x3 << 8)\n#define RT5665_I2S_M_PD2_6\t\t\t(0x4 << 8)\n#define RT5665_I2S_M_PD2_8\t\t\t(0x5 << 8)\n#define RT5665_I2S_M_PD2_12\t\t\t(0x6 << 8)\n#define RT5665_I2S_M_PD2_16\t\t\t(0x7 << 8)\n#define RT5665_I2S_CLK_SRC_MASK\t\t\t(0x3 << 4)\n#define RT5665_I2S_CLK_SRC_SFT\t\t\t4\n#define RT5665_I2S_CLK_SRC_MCLK\t\t\t(0x0 << 4)\n#define RT5665_I2S_CLK_SRC_PLL1\t\t\t(0x1 << 4)\n#define RT5665_I2S_CLK_SRC_RCCLK\t\t(0x2 << 4)\n#define RT5665_DAC_OSR_MASK\t\t\t(0x3 << 2)\n#define RT5665_DAC_OSR_SFT\t\t\t2\n#define RT5665_DAC_OSR_128\t\t\t(0x0 << 2)\n#define RT5665_DAC_OSR_64\t\t\t(0x1 << 2)\n#define RT5665_DAC_OSR_32\t\t\t(0x2 << 2)\n#define RT5665_ADC_OSR_MASK\t\t\t(0x3)\n#define RT5665_ADC_OSR_SFT\t\t\t0\n#define RT5665_ADC_OSR_128\t\t\t(0x0)\n#define RT5665_ADC_OSR_64\t\t\t(0x1)\n#define RT5665_ADC_OSR_32\t\t\t(0x2)\n\n \n#define RT5665_I2S_BCLK_MS2_MASK\t\t(0x1 << 15)\n#define RT5665_I2S_BCLK_MS2_SFT\t\t\t15\n#define RT5665_I2S_BCLK_MS2_32\t\t\t(0x0 << 15)\n#define RT5665_I2S_BCLK_MS2_64\t\t\t(0x1 << 15)\n#define RT5665_I2S_PD2_MASK\t\t\t(0x7 << 12)\n#define RT5665_I2S_PD2_SFT\t\t\t12\n#define RT5665_I2S_PD2_1\t\t\t(0x0 << 12)\n#define RT5665_I2S_PD2_2\t\t\t(0x1 << 12)\n#define RT5665_I2S_PD2_3\t\t\t(0x2 << 12)\n#define RT5665_I2S_PD2_4\t\t\t(0x3 << 12)\n#define RT5665_I2S_PD2_6\t\t\t(0x4 << 12)\n#define RT5665_I2S_PD2_8\t\t\t(0x5 << 12)\n#define RT5665_I2S_PD2_12\t\t\t(0x6 << 12)\n#define RT5665_I2S_PD2_16\t\t\t(0x7 << 12)\n#define RT5665_I2S_BCLK_MS3_MASK\t\t(0x1 << 11)\n#define RT5665_I2S_BCLK_MS3_SFT\t\t\t11\n#define RT5665_I2S_BCLK_MS3_32\t\t\t(0x0 << 11)\n#define RT5665_I2S_BCLK_MS3_64\t\t\t(0x1 << 11)\n#define RT5665_I2S_PD3_MASK\t\t\t(0x7 << 8)\n#define RT5665_I2S_PD3_SFT\t\t\t8\n#define RT5665_I2S_PD3_1\t\t\t(0x0 << 8)\n#define RT5665_I2S_PD3_2\t\t\t(0x1 << 8)\n#define RT5665_I2S_PD3_3\t\t\t(0x2 << 8)\n#define RT5665_I2S_PD3_4\t\t\t(0x3 << 8)\n#define RT5665_I2S_PD3_6\t\t\t(0x4 << 8)\n#define RT5665_I2S_PD3_8\t\t\t(0x5 << 8)\n#define RT5665_I2S_PD3_12\t\t\t(0x6 << 8)\n#define RT5665_I2S_PD3_16\t\t\t(0x7 << 8)\n#define RT5665_I2S_PD4_MASK\t\t\t(0x7 << 4)\n#define RT5665_I2S_PD4_SFT\t\t\t4\n#define RT5665_I2S_PD4_1\t\t\t(0x0 << 4)\n#define RT5665_I2S_PD4_2\t\t\t(0x1 << 4)\n#define RT5665_I2S_PD4_3\t\t\t(0x2 << 4)\n#define RT5665_I2S_PD4_4\t\t\t(0x3 << 4)\n#define RT5665_I2S_PD4_6\t\t\t(0x4 << 4)\n#define RT5665_I2S_PD4_8\t\t\t(0x5 << 4)\n#define RT5665_I2S_PD4_12\t\t\t(0x6 << 4)\n#define RT5665_I2S_PD4_16\t\t\t(0x7 << 4)\n\n \n#define RT5665_I2S1_MODE_MASK\t\t\t(0x1 << 15)\n#define RT5665_I2S1_MODE_I2S\t\t\t(0x0 << 15)\n#define RT5665_I2S1_MODE_TDM\t\t\t(0x1 << 15)\n#define RT5665_TDM_IN_CH_MASK\t\t\t(0x3 << 10)\n#define RT5665_TDM_IN_CH_2\t\t\t(0x0 << 10)\n#define RT5665_TDM_IN_CH_4\t\t\t(0x1 << 10)\n#define RT5665_TDM_IN_CH_6\t\t\t(0x2 << 10)\n#define RT5665_TDM_IN_CH_8\t\t\t(0x3 << 10)\n#define RT5665_TDM_OUT_CH_MASK\t\t\t(0x3 << 8)\n#define RT5665_TDM_OUT_CH_2\t\t\t(0x0 << 8)\n#define RT5665_TDM_OUT_CH_4\t\t\t(0x1 << 8)\n#define RT5665_TDM_OUT_CH_6\t\t\t(0x2 << 8)\n#define RT5665_TDM_OUT_CH_8\t\t\t(0x3 << 8)\n#define RT5665_TDM_IN_LEN_MASK\t\t\t(0x3 << 6)\n#define RT5665_TDM_IN_LEN_16\t\t\t(0x0 << 6)\n#define RT5665_TDM_IN_LEN_20\t\t\t(0x1 << 6)\n#define RT5665_TDM_IN_LEN_24\t\t\t(0x2 << 6)\n#define RT5665_TDM_IN_LEN_32\t\t\t(0x3 << 6)\n#define RT5665_TDM_OUT_LEN_MASK\t\t\t(0x3 << 4)\n#define RT5665_TDM_OUT_LEN_16\t\t\t(0x0 << 4)\n#define RT5665_TDM_OUT_LEN_20\t\t\t(0x1 << 4)\n#define RT5665_TDM_OUT_LEN_24\t\t\t(0x2 << 4)\n#define RT5665_TDM_OUT_LEN_32\t\t\t(0x3 << 4)\n\n\n \n#define RT5665_I2S1_1_DS_ADC_SLOT01_SFT\t\t14\n#define RT5665_I2S1_1_DS_ADC_SLOT23_SFT\t\t12\n#define RT5665_I2S1_1_DS_ADC_SLOT45_SFT\t\t10\n#define RT5665_I2S1_1_DS_ADC_SLOT67_SFT\t\t8\n#define RT5665_I2S1_2_DS_ADC_SLOT01_SFT\t\t6\n#define RT5665_I2S1_2_DS_ADC_SLOT23_SFT\t\t4\n#define RT5665_I2S1_2_DS_ADC_SLOT45_SFT\t\t2\n#define RT5665_I2S1_2_DS_ADC_SLOT67_SFT\t\t0\n\n \n#define RT5665_IF1_ADC1_SEL_SFT\t\t\t10\n#define RT5665_IF1_ADC2_SEL_SFT\t\t\t9\n#define RT5665_IF1_ADC3_SEL_SFT\t\t\t8\n#define RT5665_IF1_ADC4_SEL_SFT\t\t\t7\n#define RT5665_TDM_ADC_SEL_SFT\t\t\t0\n#define RT5665_TDM_ADC_CTRL_MASK\t\t(0x1f << 0)\n#define RT5665_TDM_ADC_DATA_06\t\t\t(0x6 << 0)\n\n \n#define RT5665_SCLK_SRC_MASK\t\t\t(0x3 << 14)\n#define RT5665_SCLK_SRC_SFT\t\t\t14\n#define RT5665_SCLK_SRC_MCLK\t\t\t(0x0 << 14)\n#define RT5665_SCLK_SRC_PLL1\t\t\t(0x1 << 14)\n#define RT5665_SCLK_SRC_RCCLK\t\t\t(0x2 << 14)\n#define RT5665_PLL1_SRC_MASK\t\t\t(0x7 << 8)\n#define RT5665_PLL1_SRC_SFT\t\t\t8\n#define RT5665_PLL1_SRC_MCLK\t\t\t(0x0 << 8)\n#define RT5665_PLL1_SRC_BCLK1\t\t\t(0x1 << 8)\n#define RT5665_PLL1_SRC_BCLK2\t\t\t(0x2 << 8)\n#define RT5665_PLL1_SRC_BCLK3\t\t\t(0x3 << 8)\n#define RT5665_PLL1_PD_MASK\t\t\t(0x7 << 4)\n#define RT5665_PLL1_PD_SFT\t\t\t4\n\n\n#define RT5665_PLL_INP_MAX\t\t\t40000000\n#define RT5665_PLL_INP_MIN\t\t\t256000\n \n#define RT5665_PLL_N_MAX\t\t\t0x001ff\n#define RT5665_PLL_N_MASK\t\t\t(RT5665_PLL_N_MAX << 7)\n#define RT5665_PLL_N_SFT\t\t\t7\n#define RT5665_PLL_K_MAX\t\t\t0x001f\n#define RT5665_PLL_K_MASK\t\t\t(RT5665_PLL_K_MAX)\n#define RT5665_PLL_K_SFT\t\t\t0\n\n \n#define RT5665_PLL_M_MAX\t\t\t0x00f\n#define RT5665_PLL_M_MASK\t\t\t(RT5665_PLL_M_MAX << 12)\n#define RT5665_PLL_M_SFT\t\t\t12\n#define RT5665_PLL_M_BP\t\t\t\t(0x1 << 11)\n#define RT5665_PLL_M_BP_SFT\t\t\t11\n#define RT5665_PLL_K_BP\t\t\t\t(0x1 << 10)\n#define RT5665_PLL_K_BP_SFT\t\t\t10\n\n \n#define RT5665_I2S3_ASRC_MASK\t\t\t(0x1 << 15)\n#define RT5665_I2S3_ASRC_SFT\t\t\t15\n#define RT5665_I2S2_ASRC_MASK\t\t\t(0x1 << 14)\n#define RT5665_I2S2_ASRC_SFT\t\t\t14\n#define RT5665_I2S1_ASRC_MASK\t\t\t(0x1 << 13)\n#define RT5665_I2S1_ASRC_SFT\t\t\t13\n#define RT5665_DAC_STO1_ASRC_MASK\t\t(0x1 << 12)\n#define RT5665_DAC_STO1_ASRC_SFT\t\t12\n#define RT5665_DAC_STO2_ASRC_MASK\t\t(0x1 << 11)\n#define RT5665_DAC_STO2_ASRC_SFT\t\t11\n#define RT5665_DAC_MONO_L_ASRC_MASK\t\t(0x1 << 10)\n#define RT5665_DAC_MONO_L_ASRC_SFT\t\t10\n#define RT5665_DAC_MONO_R_ASRC_MASK\t\t(0x1 << 9)\n#define RT5665_DAC_MONO_R_ASRC_SFT\t\t9\n#define RT5665_DMIC_STO1_ASRC_MASK\t\t(0x1 << 8)\n#define RT5665_DMIC_STO1_ASRC_SFT\t\t8\n#define RT5665_DMIC_STO2_ASRC_MASK\t\t(0x1 << 7)\n#define RT5665_DMIC_STO2_ASRC_SFT\t\t7\n#define RT5665_DMIC_MONO_L_ASRC_MASK\t\t(0x1 << 6)\n#define RT5665_DMIC_MONO_L_ASRC_SFT\t\t6\n#define RT5665_DMIC_MONO_R_ASRC_MASK\t\t(0x1 << 5)\n#define RT5665_DMIC_MONO_R_ASRC_SFT\t\t5\n#define RT5665_ADC_STO1_ASRC_MASK\t\t(0x1 << 4)\n#define RT5665_ADC_STO1_ASRC_SFT\t\t4\n#define RT5665_ADC_STO2_ASRC_MASK\t\t(0x1 << 3)\n#define RT5665_ADC_STO2_ASRC_SFT\t\t3\n#define RT5665_ADC_MONO_L_ASRC_MASK\t\t(0x1 << 2)\n#define RT5665_ADC_MONO_L_ASRC_SFT\t\t2\n#define RT5665_ADC_MONO_R_ASRC_MASK\t\t(0x1 << 1)\n#define RT5665_ADC_MONO_R_ASRC_SFT\t\t1\n\n \n#define RT5665_DA_STO1_CLK_SEL_MASK\t\t(0x7 << 12)\n#define RT5665_DA_STO1_CLK_SEL_SFT\t\t12\n#define RT5665_DA_STO2_CLK_SEL_MASK\t\t(0x7 << 8)\n#define RT5665_DA_STO2_CLK_SEL_SFT\t\t8\n#define RT5665_DA_MONOL_CLK_SEL_MASK\t\t(0x7 << 4)\n#define RT5665_DA_MONOL_CLK_SEL_SFT\t\t4\n#define RT5665_DA_MONOR_CLK_SEL_MASK\t\t(0x7)\n#define RT5665_DA_MONOR_CLK_SEL_SFT\t\t0\n\n \n#define RT5665_AD_STO1_CLK_SEL_MASK\t\t(0x7 << 12)\n#define RT5665_AD_STO1_CLK_SEL_SFT\t\t12\n#define RT5665_AD_STO2_CLK_SEL_MASK\t\t(0x7 << 8)\n#define RT5665_AD_STO2_CLK_SEL_SFT\t\t8\n#define RT5665_AD_MONOL_CLK_SEL_MASK\t\t(0x7 << 4)\n#define RT5665_AD_MONOL_CLK_SEL_SFT\t\t4\n#define RT5665_AD_MONOR_CLK_SEL_MASK\t\t(0x7)\n#define RT5665_AD_MONOR_CLK_SEL_SFT\t\t0\n\n \n#define RT5665_I2S1_RATE_MASK\t\t\t(0xf << 12)\n#define RT5665_I2S1_RATE_SFT\t\t\t12\n#define RT5665_I2S2_RATE_MASK\t\t\t(0xf << 8)\n#define RT5665_I2S2_RATE_SFT\t\t\t8\n#define RT5665_I2S3_RATE_MASK\t\t\t(0xf << 4)\n#define RT5665_I2S3_RATE_SFT\t\t\t4\n\n \n#define RT5665_PUMP_EN\t\t\t\t(0x1 << 3)\n\n \n#define RT5665_DEPOP_MASK\t\t\t(0x1 << 13)\n#define RT5665_DEPOP_SFT\t\t\t13\n#define RT5665_DEPOP_AUTO\t\t\t(0x0 << 13)\n#define RT5665_DEPOP_MAN\t\t\t(0x1 << 13)\n#define RT5665_RAMP_MASK\t\t\t(0x1 << 12)\n#define RT5665_RAMP_SFT\t\t\t\t12\n#define RT5665_RAMP_DIS\t\t\t\t(0x0 << 12)\n#define RT5665_RAMP_EN\t\t\t\t(0x1 << 12)\n#define RT5665_BPS_MASK\t\t\t\t(0x1 << 11)\n#define RT5665_BPS_SFT\t\t\t\t11\n#define RT5665_BPS_DIS\t\t\t\t(0x0 << 11)\n#define RT5665_BPS_EN\t\t\t\t(0x1 << 11)\n#define RT5665_FAST_UPDN_MASK\t\t\t(0x1 << 10)\n#define RT5665_FAST_UPDN_SFT\t\t\t10\n#define RT5665_FAST_UPDN_DIS\t\t\t(0x0 << 10)\n#define RT5665_FAST_UPDN_EN\t\t\t(0x1 << 10)\n#define RT5665_MRES_MASK\t\t\t(0x3 << 8)\n#define RT5665_MRES_SFT\t\t\t\t8\n#define RT5665_MRES_15MO\t\t\t(0x0 << 8)\n#define RT5665_MRES_25MO\t\t\t(0x1 << 8)\n#define RT5665_MRES_35MO\t\t\t(0x2 << 8)\n#define RT5665_MRES_45MO\t\t\t(0x3 << 8)\n#define RT5665_VLO_MASK\t\t\t\t(0x1 << 7)\n#define RT5665_VLO_SFT\t\t\t\t7\n#define RT5665_VLO_3V\t\t\t\t(0x0 << 7)\n#define RT5665_VLO_32V\t\t\t\t(0x1 << 7)\n#define RT5665_DIG_DP_MASK\t\t\t(0x1 << 6)\n#define RT5665_DIG_DP_SFT\t\t\t6\n#define RT5665_DIG_DP_DIS\t\t\t(0x0 << 6)\n#define RT5665_DIG_DP_EN\t\t\t(0x1 << 6)\n#define RT5665_DP_TH_MASK\t\t\t(0x3 << 4)\n#define RT5665_DP_TH_SFT\t\t\t4\n\n \n#define RT5665_CP_SYS_MASK\t\t\t(0x7 << 12)\n#define RT5665_CP_SYS_SFT\t\t\t12\n#define RT5665_CP_FQ1_MASK\t\t\t(0x7 << 8)\n#define RT5665_CP_FQ1_SFT\t\t\t8\n#define RT5665_CP_FQ2_MASK\t\t\t(0x7 << 4)\n#define RT5665_CP_FQ2_SFT\t\t\t4\n#define RT5665_CP_FQ3_MASK\t\t\t(0x7)\n#define RT5665_CP_FQ3_SFT\t\t\t0\n#define RT5665_CP_FQ_1_5_KHZ\t\t\t0\n#define RT5665_CP_FQ_3_KHZ\t\t\t1\n#define RT5665_CP_FQ_6_KHZ\t\t\t2\n#define RT5665_CP_FQ_12_KHZ\t\t\t3\n#define RT5665_CP_FQ_24_KHZ\t\t\t4\n#define RT5665_CP_FQ_48_KHZ\t\t\t5\n#define RT5665_CP_FQ_96_KHZ\t\t\t6\n#define RT5665_CP_FQ_192_KHZ\t\t\t7\n\n \n#define RT5665_OSW_L_MASK\t\t\t(0x1 << 11)\n#define RT5665_OSW_L_SFT\t\t\t11\n#define RT5665_OSW_L_DIS\t\t\t(0x0 << 11)\n#define RT5665_OSW_L_EN\t\t\t\t(0x1 << 11)\n#define RT5665_OSW_R_MASK\t\t\t(0x1 << 10)\n#define RT5665_OSW_R_SFT\t\t\t10\n#define RT5665_OSW_R_DIS\t\t\t(0x0 << 10)\n#define RT5665_OSW_R_EN\t\t\t\t(0x1 << 10)\n#define RT5665_PM_HP_MASK\t\t\t(0x3 << 8)\n#define RT5665_PM_HP_SFT\t\t\t8\n#define RT5665_PM_HP_LV\t\t\t\t(0x0 << 8)\n#define RT5665_PM_HP_MV\t\t\t\t(0x1 << 8)\n#define RT5665_PM_HP_HV\t\t\t\t(0x2 << 8)\n#define RT5665_IB_HP_MASK\t\t\t(0x3 << 6)\n#define RT5665_IB_HP_SFT\t\t\t6\n#define RT5665_IB_HP_125IL\t\t\t(0x0 << 6)\n#define RT5665_IB_HP_25IL\t\t\t(0x1 << 6)\n#define RT5665_IB_HP_5IL\t\t\t(0x2 << 6)\n#define RT5665_IB_HP_1IL\t\t\t(0x3 << 6)\n\n \n#define RT5665_PVDD_DET_MASK\t\t\t(0x1 << 15)\n#define RT5665_PVDD_DET_SFT\t\t\t15\n#define RT5665_PVDD_DET_DIS\t\t\t(0x0 << 15)\n#define RT5665_PVDD_DET_EN\t\t\t(0x1 << 15)\n#define RT5665_SPK_AG_MASK\t\t\t(0x1 << 14)\n#define RT5665_SPK_AG_SFT\t\t\t14\n#define RT5665_SPK_AG_DIS\t\t\t(0x0 << 14)\n#define RT5665_SPK_AG_EN\t\t\t(0x1 << 14)\n\n \n#define RT5665_MIC1_BS_MASK\t\t\t(0x1 << 15)\n#define RT5665_MIC1_BS_SFT\t\t\t15\n#define RT5665_MIC1_BS_9AV\t\t\t(0x0 << 15)\n#define RT5665_MIC1_BS_75AV\t\t\t(0x1 << 15)\n#define RT5665_MIC2_BS_MASK\t\t\t(0x1 << 14)\n#define RT5665_MIC2_BS_SFT\t\t\t14\n#define RT5665_MIC2_BS_9AV\t\t\t(0x0 << 14)\n#define RT5665_MIC2_BS_75AV\t\t\t(0x1 << 14)\n#define RT5665_MIC1_CLK_MASK\t\t\t(0x1 << 13)\n#define RT5665_MIC1_CLK_SFT\t\t\t13\n#define RT5665_MIC1_CLK_DIS\t\t\t(0x0 << 13)\n#define RT5665_MIC1_CLK_EN\t\t\t(0x1 << 13)\n#define RT5665_MIC2_CLK_MASK\t\t\t(0x1 << 12)\n#define RT5665_MIC2_CLK_SFT\t\t\t12\n#define RT5665_MIC2_CLK_DIS\t\t\t(0x0 << 12)\n#define RT5665_MIC2_CLK_EN\t\t\t(0x1 << 12)\n#define RT5665_MIC1_OVCD_MASK\t\t\t(0x1 << 11)\n#define RT5665_MIC1_OVCD_SFT\t\t\t11\n#define RT5665_MIC1_OVCD_DIS\t\t\t(0x0 << 11)\n#define RT5665_MIC1_OVCD_EN\t\t\t(0x1 << 11)\n#define RT5665_MIC1_OVTH_MASK\t\t\t(0x3 << 9)\n#define RT5665_MIC1_OVTH_SFT\t\t\t9\n#define RT5665_MIC1_OVTH_600UA\t\t\t(0x0 << 9)\n#define RT5665_MIC1_OVTH_1500UA\t\t\t(0x1 << 9)\n#define RT5665_MIC1_OVTH_2000UA\t\t\t(0x2 << 9)\n#define RT5665_MIC2_OVCD_MASK\t\t\t(0x1 << 8)\n#define RT5665_MIC2_OVCD_SFT\t\t\t8\n#define RT5665_MIC2_OVCD_DIS\t\t\t(0x0 << 8)\n#define RT5665_MIC2_OVCD_EN\t\t\t(0x1 << 8)\n#define RT5665_MIC2_OVTH_MASK\t\t\t(0x3 << 6)\n#define RT5665_MIC2_OVTH_SFT\t\t\t6\n#define RT5665_MIC2_OVTH_600UA\t\t\t(0x0 << 6)\n#define RT5665_MIC2_OVTH_1500UA\t\t\t(0x1 << 6)\n#define RT5665_MIC2_OVTH_2000UA\t\t\t(0x2 << 6)\n#define RT5665_PWR_MB_MASK\t\t\t(0x1 << 5)\n#define RT5665_PWR_MB_SFT\t\t\t5\n#define RT5665_PWR_MB_PD\t\t\t(0x0 << 5)\n#define RT5665_PWR_MB_PU\t\t\t(0x1 << 5)\n\n \n#define RT5665_PWR_CLK25M_MASK\t\t\t(0x1 << 9)\n#define RT5665_PWR_CLK25M_SFT\t\t\t9\n#define RT5665_PWR_CLK25M_PD\t\t\t(0x0 << 9)\n#define RT5665_PWR_CLK25M_PU\t\t\t(0x1 << 9)\n#define RT5665_PWR_CLK1M_MASK\t\t\t(0x1 << 8)\n#define RT5665_PWR_CLK1M_SFT\t\t\t8\n#define RT5665_PWR_CLK1M_PD\t\t\t(0x0 << 8)\n#define RT5665_PWR_CLK1M_PU\t\t\t(0x1 << 8)\n\n \n#define RT5665_CLK_SRC_MCLK\t\t\t(0x0)\n#define RT5665_CLK_SRC_PLL1\t\t\t(0x1)\n#define RT5665_CLK_SRC_RCCLK\t\t\t(0x2)\n#define RT5665_I2S_PD_1\t\t\t\t(0x0)\n#define RT5665_I2S_PD_2\t\t\t\t(0x1)\n#define RT5665_I2S_PD_3\t\t\t\t(0x2)\n#define RT5665_I2S_PD_4\t\t\t\t(0x3)\n#define RT5665_I2S_PD_6\t\t\t\t(0x4)\n#define RT5665_I2S_PD_8\t\t\t\t(0x5)\n#define RT5665_I2S_PD_12\t\t\t(0x6)\n#define RT5665_I2S_PD_16\t\t\t(0x7)\n#define RT5665_I2S2_SRC_MASK\t\t\t(0x3 << 12)\n#define RT5665_I2S2_SRC_SFT\t\t\t12\n#define RT5665_I2S2_M_PD_MASK\t\t\t(0x7 << 8)\n#define RT5665_I2S2_M_PD_SFT\t\t\t8\n#define RT5665_I2S3_SRC_MASK\t\t\t(0x3 << 4)\n#define RT5665_I2S3_SRC_SFT\t\t\t4\n#define RT5665_I2S3_M_PD_MASK\t\t\t(0x7 << 0)\n#define RT5665_I2S3_M_PD_SFT\t\t\t0\n\n\n \n#define RT5665_EQ_SRC_DAC\t\t\t(0x0 << 15)\n#define RT5665_EQ_SRC_ADC\t\t\t(0x1 << 15)\n#define RT5665_EQ_UPD\t\t\t\t(0x1 << 14)\n#define RT5665_EQ_UPD_BIT\t\t\t14\n#define RT5665_EQ_CD_MASK\t\t\t(0x1 << 13)\n#define RT5665_EQ_CD_SFT\t\t\t13\n#define RT5665_EQ_CD_DIS\t\t\t(0x0 << 13)\n#define RT5665_EQ_CD_EN\t\t\t\t(0x1 << 13)\n#define RT5665_EQ_DITH_MASK\t\t\t(0x3 << 8)\n#define RT5665_EQ_DITH_SFT\t\t\t8\n#define RT5665_EQ_DITH_NOR\t\t\t(0x0 << 8)\n#define RT5665_EQ_DITH_LSB\t\t\t(0x1 << 8)\n#define RT5665_EQ_DITH_LSB_1\t\t\t(0x2 << 8)\n#define RT5665_EQ_DITH_LSB_2\t\t\t(0x3 << 8)\n\n \n#define RT5665_JD1_1_EN_MASK\t\t\t(0x1 << 15)\n#define RT5665_JD1_1_EN_SFT\t\t\t15\n#define RT5665_JD1_1_DIS\t\t\t(0x0 << 15)\n#define RT5665_JD1_1_EN\t\t\t\t(0x1 << 15)\n#define RT5665_JD1_2_EN_MASK\t\t\t(0x1 << 12)\n#define RT5665_JD1_2_EN_SFT\t\t\t12\n#define RT5665_JD1_2_DIS\t\t\t(0x0 << 12)\n#define RT5665_JD1_2_EN\t\t\t\t(0x1 << 12)\n\n \n#define RT5665_IL_IRQ_MASK\t\t\t(0x1 << 6)\n#define RT5665_IL_IRQ_DIS\t\t\t(0x0 << 6)\n#define RT5665_IL_IRQ_EN\t\t\t(0x1 << 6)\n\n \n#define RT5665_IRQ_JD_EN\t\t\t(0x1 << 3)\n#define RT5665_IRQ_JD_EN_SFT\t\t\t3\n\n \n#define RT5665_GP1_PIN_MASK\t\t\t(0x1 << 15)\n#define RT5665_GP1_PIN_SFT\t\t\t15\n#define RT5665_GP1_PIN_GPIO1\t\t\t(0x0 << 15)\n#define RT5665_GP1_PIN_IRQ\t\t\t(0x1 << 15)\n#define RT5665_GP2_PIN_MASK\t\t\t(0x3 << 13)\n#define RT5665_GP2_PIN_SFT\t\t\t13\n#define RT5665_GP2_PIN_GPIO2\t\t\t(0x0 << 13)\n#define RT5665_GP2_PIN_BCLK2\t\t\t(0x1 << 13)\n#define RT5665_GP2_PIN_PDM_SCL\t\t\t(0x2 << 13)\n#define RT5665_GP3_PIN_MASK\t\t\t(0x3 << 11)\n#define RT5665_GP3_PIN_SFT\t\t\t11\n#define RT5665_GP3_PIN_GPIO3\t\t\t(0x0 << 11)\n#define RT5665_GP3_PIN_LRCK2\t\t\t(0x1 << 11)\n#define RT5665_GP3_PIN_PDM_SDA\t\t\t(0x2 << 11)\n#define RT5665_GP4_PIN_MASK\t\t\t(0x3 << 9)\n#define RT5665_GP4_PIN_SFT\t\t\t9\n#define RT5665_GP4_PIN_GPIO4\t\t\t(0x0 << 9)\n#define RT5665_GP4_PIN_DACDAT2_1\t\t(0x1 << 9)\n#define RT5665_GP4_PIN_DMIC1_SDA\t\t(0x2 << 9)\n#define RT5665_GP5_PIN_MASK\t\t\t(0x3 << 7)\n#define RT5665_GP5_PIN_SFT\t\t\t7\n#define RT5665_GP5_PIN_GPIO5\t\t\t(0x0 << 7)\n#define RT5665_GP5_PIN_ADCDAT2_1\t\t(0x1 << 7)\n#define RT5665_GP5_PIN_DMIC2_SDA\t\t(0x2 << 7)\n#define RT5665_GP6_PIN_MASK\t\t\t(0x3 << 5)\n#define RT5665_GP6_PIN_SFT\t\t\t5\n#define RT5665_GP6_PIN_GPIO6\t\t\t(0x0 << 5)\n#define RT5665_GP6_PIN_BCLK3\t\t\t(0x1 << 5)\n#define RT5665_GP6_PIN_PDM_SCL\t\t\t(0x2 << 5)\n#define RT5665_GP7_PIN_MASK\t\t\t(0x3 << 3)\n#define RT5665_GP7_PIN_SFT\t\t\t3\n#define RT5665_GP7_PIN_GPIO7\t\t\t(0x0 << 3)\n#define RT5665_GP7_PIN_LRCK3\t\t\t(0x1 << 3)\n#define RT5665_GP7_PIN_PDM_SDA\t\t\t(0x2 << 3)\n#define RT5665_GP8_PIN_MASK\t\t\t(0x3 << 1)\n#define RT5665_GP8_PIN_SFT\t\t\t1\n#define RT5665_GP8_PIN_GPIO8\t\t\t(0x0 << 1)\n#define RT5665_GP8_PIN_DACDAT3\t\t\t(0x1 << 1)\n#define RT5665_GP8_PIN_DMIC2_SCL\t\t(0x2 << 1)\n#define RT5665_GP8_PIN_DACDAT2_2\t\t(0x3 << 1)\n\n\n \n#define RT5665_GP9_PIN_MASK\t\t\t(0x3 << 14)\n#define RT5665_GP9_PIN_SFT\t\t\t14\n#define RT5665_GP9_PIN_GPIO9\t\t\t(0x0 << 14)\n#define RT5665_GP9_PIN_ADCDAT3\t\t\t(0x1 << 14)\n#define RT5665_GP9_PIN_DMIC1_SCL\t\t(0x2 << 14)\n#define RT5665_GP9_PIN_ADCDAT2_2\t\t(0x3 << 14)\n#define RT5665_GP10_PIN_MASK\t\t\t(0x3 << 12)\n#define RT5665_GP10_PIN_SFT\t\t\t12\n#define RT5665_GP10_PIN_GPIO10\t\t\t(0x0 << 12)\n#define RT5665_GP10_PIN_ADCDAT1_2\t\t(0x1 << 12)\n#define RT5665_GP10_PIN_LPD\t\t\t(0x2 << 12)\n#define RT5665_GP1_PF_MASK\t\t\t(0x1 << 11)\n#define RT5665_GP1_PF_IN\t\t\t(0x0 << 11)\n#define RT5665_GP1_PF_OUT\t\t\t(0x1 << 11)\n#define RT5665_GP1_OUT_MASK\t\t\t(0x1 << 10)\n#define RT5665_GP1_OUT_H\t\t\t(0x0 << 10)\n#define RT5665_GP1_OUT_L\t\t\t(0x1 << 10)\n#define RT5665_GP2_PF_MASK\t\t\t(0x1 << 9)\n#define RT5665_GP2_PF_IN\t\t\t(0x0 << 9)\n#define RT5665_GP2_PF_OUT\t\t\t(0x1 << 9)\n#define RT5665_GP2_OUT_MASK\t\t\t(0x1 << 8)\n#define RT5665_GP2_OUT_H\t\t\t(0x0 << 8)\n#define RT5665_GP2_OUT_L\t\t\t(0x1 << 8)\n#define RT5665_GP3_PF_MASK\t\t\t(0x1 << 7)\n#define RT5665_GP3_PF_IN\t\t\t(0x0 << 7)\n#define RT5665_GP3_PF_OUT\t\t\t(0x1 << 7)\n#define RT5665_GP3_OUT_MASK\t\t\t(0x1 << 6)\n#define RT5665_GP3_OUT_H\t\t\t(0x0 << 6)\n#define RT5665_GP3_OUT_L\t\t\t(0x1 << 6)\n#define RT5665_GP4_PF_MASK\t\t\t(0x1 << 5)\n#define RT5665_GP4_PF_IN\t\t\t(0x0 << 5)\n#define RT5665_GP4_PF_OUT\t\t\t(0x1 << 5)\n#define RT5665_GP4_OUT_MASK\t\t\t(0x1 << 4)\n#define RT5665_GP4_OUT_H\t\t\t(0x0 << 4)\n#define RT5665_GP4_OUT_L\t\t\t(0x1 << 4)\n#define RT5665_GP5_PF_MASK\t\t\t(0x1 << 3)\n#define RT5665_GP5_PF_IN\t\t\t(0x0 << 3)\n#define RT5665_GP5_PF_OUT\t\t\t(0x1 << 3)\n#define RT5665_GP5_OUT_MASK\t\t\t(0x1 << 2)\n#define RT5665_GP5_OUT_H\t\t\t(0x0 << 2)\n#define RT5665_GP5_OUT_L\t\t\t(0x1 << 2)\n#define RT5665_GP6_PF_MASK\t\t\t(0x1 << 1)\n#define RT5665_GP6_PF_IN\t\t\t(0x0 << 1)\n#define RT5665_GP6_PF_OUT\t\t\t(0x1 << 1)\n#define RT5665_GP6_OUT_MASK\t\t\t(0x1)\n#define RT5665_GP6_OUT_H\t\t\t(0x0)\n#define RT5665_GP6_OUT_L\t\t\t(0x1)\n\n\n \n#define RT5665_GP7_PF_MASK\t\t\t(0x1 << 15)\n#define RT5665_GP7_PF_IN\t\t\t(0x0 << 15)\n#define RT5665_GP7_PF_OUT\t\t\t(0x1 << 15)\n#define RT5665_GP7_OUT_MASK\t\t\t(0x1 << 14)\n#define RT5665_GP7_OUT_H\t\t\t(0x0 << 14)\n#define RT5665_GP7_OUT_L\t\t\t(0x1 << 14)\n#define RT5665_GP8_PF_MASK\t\t\t(0x1 << 13)\n#define RT5665_GP8_PF_IN\t\t\t(0x0 << 13)\n#define RT5665_GP8_PF_OUT\t\t\t(0x1 << 13)\n#define RT5665_GP8_OUT_MASK\t\t\t(0x1 << 12)\n#define RT5665_GP8_OUT_H\t\t\t(0x0 << 12)\n#define RT5665_GP8_OUT_L\t\t\t(0x1 << 12)\n#define RT5665_GP9_PF_MASK\t\t\t(0x1 << 11)\n#define RT5665_GP9_PF_IN\t\t\t(0x0 << 11)\n#define RT5665_GP9_PF_OUT\t\t\t(0x1 << 11)\n#define RT5665_GP9_OUT_MASK\t\t\t(0x1 << 10)\n#define RT5665_GP9_OUT_H\t\t\t(0x0 << 10)\n#define RT5665_GP9_OUT_L\t\t\t(0x1 << 10)\n#define RT5665_GP10_PF_MASK\t\t\t(0x1 << 9)\n#define RT5665_GP10_PF_IN\t\t\t(0x0 << 9)\n#define RT5665_GP10_PF_OUT\t\t\t(0x1 << 9)\n#define RT5665_GP10_OUT_MASK\t\t\t(0x1 << 8)\n#define RT5665_GP10_OUT_H\t\t\t(0x0 << 8)\n#define RT5665_GP10_OUT_L\t\t\t(0x1 << 8)\n#define RT5665_GP11_PF_MASK\t\t\t(0x1 << 7)\n#define RT5665_GP11_PF_IN\t\t\t(0x0 << 7)\n#define RT5665_GP11_PF_OUT\t\t\t(0x1 << 7)\n#define RT5665_GP11_OUT_MASK\t\t\t(0x1 << 6)\n#define RT5665_GP11_OUT_H\t\t\t(0x0 << 6)\n#define RT5665_GP11_OUT_L\t\t\t(0x1 << 6)\n\n \n#define RT5665_SV_MASK\t\t\t\t(0x1 << 15)\n#define RT5665_SV_SFT\t\t\t\t15\n#define RT5665_SV_DIS\t\t\t\t(0x0 << 15)\n#define RT5665_SV_EN\t\t\t\t(0x1 << 15)\n#define RT5665_OUT_SV_MASK\t\t\t(0x1 << 13)\n#define RT5665_OUT_SV_SFT\t\t\t13\n#define RT5665_OUT_SV_DIS\t\t\t(0x0 << 13)\n#define RT5665_OUT_SV_EN\t\t\t(0x1 << 13)\n#define RT5665_HP_SV_MASK\t\t\t(0x1 << 12)\n#define RT5665_HP_SV_SFT\t\t\t12\n#define RT5665_HP_SV_DIS\t\t\t(0x0 << 12)\n#define RT5665_HP_SV_EN\t\t\t\t(0x1 << 12)\n#define RT5665_ZCD_DIG_MASK\t\t\t(0x1 << 11)\n#define RT5665_ZCD_DIG_SFT\t\t\t11\n#define RT5665_ZCD_DIG_DIS\t\t\t(0x0 << 11)\n#define RT5665_ZCD_DIG_EN\t\t\t(0x1 << 11)\n#define RT5665_ZCD_MASK\t\t\t\t(0x1 << 10)\n#define RT5665_ZCD_SFT\t\t\t\t10\n#define RT5665_ZCD_PD\t\t\t\t(0x0 << 10)\n#define RT5665_ZCD_PU\t\t\t\t(0x1 << 10)\n#define RT5665_SV_DLY_MASK\t\t\t(0xf)\n#define RT5665_SV_DLY_SFT\t\t\t0\n\n \n#define RT5665_ZCD_HP_MASK\t\t\t(0x1 << 15)\n#define RT5665_ZCD_HP_SFT\t\t\t15\n#define RT5665_ZCD_HP_DIS\t\t\t(0x0 << 15)\n#define RT5665_ZCD_HP_EN\t\t\t(0x1 << 15)\n\n \n#define RT5665_4BTN_IL_MASK\t\t\t(0x1 << 15)\n#define RT5665_4BTN_IL_EN\t\t\t(0x1 << 15)\n#define RT5665_4BTN_IL_DIS\t\t\t(0x0 << 15)\n#define RT5665_4BTN_IL_RST_MASK\t\t\t(0x1 << 14)\n#define RT5665_4BTN_IL_NOR\t\t\t(0x1 << 14)\n#define RT5665_4BTN_IL_RST\t\t\t(0x0 << 14)\n\n \n#define RT5665_JD1_MODE_MASK\t\t\t(0x3 << 0)\n#define RT5665_JD1_MODE_0\t\t\t(0x0 << 0)\n#define RT5665_JD1_MODE_1\t\t\t(0x1 << 0)\n#define RT5665_JD1_MODE_2\t\t\t(0x2 << 0)\n\n \n#define RT5665_JD_TRI_HPO_SEL_MASK\t\t(0x7)\n#define RT5665_JD_TRI_HPO_SEL_SFT\t\t(0)\n#define RT5665_JD_HPO_GPIO_JD1\t\t\t(0x0)\n#define RT5665_JD_HPO_JD1_1\t\t\t(0x1)\n#define RT5665_JD_HPO_JD1_2\t\t\t(0x2)\n#define RT5665_JD_HPO_JD2\t\t\t(0x3)\n#define RT5665_JD_HPO_GPIO_JD2\t\t\t(0x4)\n#define RT5665_JD_HPO_JD3\t\t\t(0x5)\n#define RT5665_JD_HPO_JD_D\t\t\t(0x6)\n\n \n#define RT5665_AM_MASK\t\t\t\t(0x1 << 7)\n#define RT5665_AM_EN\t\t\t\t(0x1 << 7)\n#define RT5665_AM_DIS\t\t\t\t(0x1 << 7)\n#define RT5665_DIG_GATE_CTRL\t\t\t0x1\n#define RT5665_DIG_GATE_CTRL_SFT\t\t(0)\n\n \n#define RT5665_M_RF_DIG_MASK\t\t\t(0x1 << 12)\n#define RT5665_M_RF_DIG_SFT\t\t\t12\n#define RT5665_M_RI_DIG\t\t\t\t(0x1 << 11)\n\n \n#define RT5665_CKXEN_DAC1_MASK\t\t\t(0x1 << 13)\n#define RT5665_CKXEN_DAC1_SFT\t\t\t13\n#define RT5665_CKGEN_DAC1_MASK\t\t\t(0x1 << 12)\n#define RT5665_CKGEN_DAC1_SFT\t\t\t12\n#define RT5665_CKXEN_DAC2_MASK\t\t\t(0x1 << 5)\n#define RT5665_CKXEN_DAC2_SFT\t\t\t5\n#define RT5665_CKGEN_DAC2_MASK\t\t\t(0x1 << 4)\n#define RT5665_CKGEN_DAC2_SFT\t\t\t4\n\n \n#define RT5665_CKXEN_ADC1_MASK\t\t\t(0x1 << 13)\n#define RT5665_CKXEN_ADC1_SFT\t\t\t13\n#define RT5665_CKGEN_ADC1_MASK\t\t\t(0x1 << 12)\n#define RT5665_CKGEN_ADC1_SFT\t\t\t12\n#define RT5665_CKXEN_ADC2_MASK\t\t\t(0x1 << 5)\n#define RT5665_CKXEN_ADC2_SFT\t\t\t5\n#define RT5665_CKGEN_ADC2_MASK\t\t\t(0x1 << 4)\n#define RT5665_CKGEN_ADC2_SFT\t\t\t4\n\n \n#define RT5665_SEL_CLK_VOL_MASK\t\t\t(0x1 << 15)\n#define RT5665_SEL_CLK_VOL_EN\t\t\t(0x1 << 15)\n#define RT5665_SEL_CLK_VOL_DIS\t\t\t(0x0 << 15)\n\n \n#define RT5665_AD2DA_LB_MASK\t\t\t(0x1 << 9)\n#define RT5665_AD2DA_LB_SFT\t\t\t9\n\n \n#define RT5665_NG2_EN_MASK\t\t\t(0x1 << 15)\n#define RT5665_NG2_EN\t\t\t\t(0x1 << 15)\n#define RT5665_NG2_DIS\t\t\t\t(0x0 << 15)\n\n \n#define RT5665_DEB_STO_DAC_MASK\t\t\t(0x7 << 4)\n#define RT5665_DEB_80_MS\t\t\t(0x0 << 4)\n\n \n#define RT5665_SAR_BUTT_DET_MASK\t\t(0x1 << 15)\n#define RT5665_SAR_BUTT_DET_EN\t\t\t(0x1 << 15)\n#define RT5665_SAR_BUTT_DET_DIS\t\t\t(0x0 << 15)\n#define RT5665_SAR_BUTDET_MODE_MASK\t\t(0x1 << 14)\n#define RT5665_SAR_BUTDET_POW_SAV\t\t(0x1 << 14)\n#define RT5665_SAR_BUTDET_POW_NORM\t\t(0x0 << 14)\n#define RT5665_SAR_BUTDET_RST_MASK\t\t(0x1 << 13)\n#define RT5665_SAR_BUTDET_RST_NORMAL\t\t(0x1 << 13)\n#define RT5665_SAR_BUTDET_RST\t\t\t(0x0 << 13)\n#define RT5665_SAR_POW_MASK\t\t\t(0x1 << 12)\n#define RT5665_SAR_POW_EN\t\t\t(0x1 << 12)\n#define RT5665_SAR_POW_DIS\t\t\t(0x0 << 12)\n#define RT5665_SAR_RST_MASK\t\t\t(0x1 << 11)\n#define RT5665_SAR_RST_NORMAL\t\t\t(0x1 << 11)\n#define RT5665_SAR_RST\t\t\t\t(0x0 << 11)\n#define RT5665_SAR_BYPASS_MASK\t\t\t(0x1 << 10)\n#define RT5665_SAR_BYPASS_EN\t\t\t(0x1 << 10)\n#define RT5665_SAR_BYPASS_DIS\t\t\t(0x0 << 10)\n#define RT5665_SAR_SEL_MB1_MASK\t\t\t(0x1 << 9)\n#define RT5665_SAR_SEL_MB1_SEL\t\t\t(0x1 << 9)\n#define RT5665_SAR_SEL_MB1_NOSEL\t\t(0x0 << 9)\n#define RT5665_SAR_SEL_MB2_MASK\t\t\t(0x1 << 8)\n#define RT5665_SAR_SEL_MB2_SEL\t\t\t(0x1 << 8)\n#define RT5665_SAR_SEL_MB2_NOSEL\t\t(0x0 << 8)\n#define RT5665_SAR_SEL_MODE_MASK\t\t(0x1 << 7)\n#define RT5665_SAR_SEL_MODE_CMP\t\t\t(0x1 << 7)\n#define RT5665_SAR_SEL_MODE_ADC\t\t\t(0x0 << 7)\n#define RT5665_SAR_SEL_MB1_MB2_MASK\t\t(0x1 << 5)\n#define RT5665_SAR_SEL_MB1_MB2_AUTO\t\t(0x1 << 5)\n#define RT5665_SAR_SEL_MB1_MB2_MANU\t\t(0x0 << 5)\n#define RT5665_SAR_SEL_SIGNAL_MASK\t\t(0x1 << 4)\n#define RT5665_SAR_SEL_SIGNAL_AUTO\t\t(0x1 << 4)\n#define RT5665_SAR_SEL_SIGNAL_MANU\t\t(0x0 << 4)\n\n \nenum {\n\tRT5665_SCLK_S_MCLK,\n\tRT5665_SCLK_S_PLL1,\n\tRT5665_SCLK_S_RCCLK,\n};\n\n \nenum {\n\tRT5665_PLL1_S_MCLK,\n\tRT5665_PLL1_S_BCLK1,\n\tRT5665_PLL1_S_BCLK2,\n\tRT5665_PLL1_S_BCLK3,\n\tRT5665_PLL1_S_BCLK4,\n};\n\nenum {\n\tRT5665_AIF1_1,\n\tRT5665_AIF1_2,\n\tRT5665_AIF2_1,\n\tRT5665_AIF2_2,\n\tRT5665_AIF3,\n\tRT5665_AIFS\n};\n\nenum {\n\tCODEC_5665,\n\tCODEC_5666,\n};\n\n \nenum {\n\tRT5665_DA_STEREO1_FILTER = 0x1,\n\tRT5665_DA_STEREO2_FILTER = (0x1 << 1),\n\tRT5665_DA_MONO_L_FILTER = (0x1 << 2),\n\tRT5665_DA_MONO_R_FILTER = (0x1 << 3),\n\tRT5665_AD_STEREO1_FILTER = (0x1 << 4),\n\tRT5665_AD_STEREO2_FILTER = (0x1 << 5),\n\tRT5665_AD_MONO_L_FILTER = (0x1 << 6),\n\tRT5665_AD_MONO_R_FILTER = (0x1 << 7),\n};\n\nenum {\n\tRT5665_CLK_SEL_SYS,\n\tRT5665_CLK_SEL_I2S1_ASRC,\n\tRT5665_CLK_SEL_I2S2_ASRC,\n\tRT5665_CLK_SEL_I2S3_ASRC,\n\tRT5665_CLK_SEL_SYS2,\n\tRT5665_CLK_SEL_SYS3,\n\tRT5665_CLK_SEL_SYS4,\n};\n\nint rt5665_sel_asrc_clk_src(struct snd_soc_component *component,\n\t\tunsigned int filter_mask, unsigned int clk_src);\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}