---
layout: default
title: åŸºç¤ç·¨ ç¬¬5a.3aä»˜éŒ²ï½œã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹æ€§èƒ½æ¯”è¼ƒãƒãƒƒãƒ—
---

# ğŸ“ åŸºç¤ç·¨ ç¬¬5a.3aä»˜éŒ² : ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹æ€§èƒ½æ¯”è¼ƒãƒãƒƒãƒ—  
**Fundamentals Appendix 5a.3a : Interface Performance Comparison Map**

---

## ğŸ¯ ä»˜éŒ²ã®ç›®çš„ï½œPurpose of This Appendix

| ğŸ‡¯ğŸ‡µ æ—¥æœ¬èª | ğŸ‡ºğŸ‡¸ English |
|-----------|-----------|
| å„ç¨®ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ã®**é€Ÿåº¦ãƒ»ãƒ¬ã‚¤ãƒ†ãƒ³ã‚·ãƒ»è·é›¢ãƒ»ç”¨é€”**ã‚’ä¸€ç›®ã§æ¯”è¼ƒã§ãã‚‹ã‚ˆã†ã«ã™ã‚‹ | Provide a side-by-side comparison of various interfaces in terms of **speed, latency, distance, and applications** |
| PoCæ®µéšã¨é‡ç”£æ®µéšã§ã®**æœ€é©IFé¸å®šã®åˆ¤æ–­ææ–™**ã¨ã™ã‚‹ | Serve as a decision-making reference for selecting the optimal interface at PoC and mass production stages |

---

## ğŸ“Š ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹æ€§èƒ½æ¯”è¼ƒè¡¨ï½œInterface Performance Table

| ã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹ / Interface | æœ€å¤§é€Ÿåº¦ï¼ˆç†è«–å€¤ï¼‰ / Max Speed | ãƒ¬ã‚¤ãƒ†ãƒ³ã‚· / Latency | å…¸å‹è·é›¢ / Typical Distance | ä¸»ç”¨é€” / Main Applications |
|-----------------------------|-------------------------------|---------------------|-----------------------------|----------------------------|
| **IÂ²C (Std/Fast)**           | 100 / 400 kbps                | é«˜ / High           | ï½1 m                       | ã‚»ãƒ³ã‚µåˆ¶å¾¡ / Sensor control |
| **SPI**                     | ï½50 Mbps                     | ä½ / Low            | æ•°å cm                     | LCDåˆ¶å¾¡ã€å¤–éƒ¨ADC/DAC / LCD control, external ADC/DAC |
| **UART**                    | ï½1 Mbps                      | ä¸­ / Medium         | æ•° m                        | ãƒ‡ãƒãƒƒã‚°ã€è¨­å®š / Debug, configuration |
| **USB 2.0**                  | 480 Mbps                      | ä½ / Low            | æ•° m                        | å¤–éƒ¨I/Oã€ãƒ‡ãƒ¼ã‚¿è»¢é€ / External I/O, data transfer |
| **USB 3.x**                  | 5 Gbps                        | ä½ / Low            | æ•° m                        | é«˜é€Ÿå¤–éƒ¨I/O / High-speed external I/O |
| **Ethernet (100M/1G)**       | 100 Mbps / 1 Gbps              | ä¸­ / Medium         | ï½100 m                     | ãƒãƒƒãƒˆãƒ¯ãƒ¼ã‚¯æ¥ç¶š / Networking |
| **PCI Express Gen3**         | 8 Gbps/lane                    | ä½ / Low            | æ•°å cm                     | é«˜é€Ÿå†…éƒ¨æ¥ç¶š / High-speed internal connection |
| **DDR4-3200**                | 3.2 Gbps/pin                   | éå¸¸ã«ä½ / Very low | æ•° cm                       | ãƒ¡ã‚¤ãƒ³ãƒ¡ãƒ¢ãƒª / Main memory |
| **LPDDR4**                   | 4.2 Gbps/pin                   | éå¸¸ã«ä½ / Very low | æ•° cm                       | ãƒ¢ãƒã‚¤ãƒ«ç”¨ãƒ¡ãƒ¢ãƒª / Mobile memory |
| **MIPI CSI-2**               | ï½6 Gbps/lane                  | ä½ / Low            | æ•°å cm                     | ã‚«ãƒ¡ãƒ©å…¥åŠ› / Camera input |
| **MIPI DSI**                 | ï½6 Gbps/lane                  | ä½ / Low            | æ•°å cm                     | ãƒ‡ã‚£ã‚¹ãƒ—ãƒ¬ã‚¤å‡ºåŠ› / Display output |

---

## ğŸ—º æ€§èƒ½ãƒãƒƒãƒ—ï¼ˆå¸¯åŸŸå¹… vs è·é›¢ï¼‰ï½œPerformance Map (Bandwidth vs Distance)

```mermaid
%% Bandwidth vs Distance chart (log scale impression)
graph LR
    subgraph Short_Distance[çŸ­è·é›¢ / Short distance]
        SPI[SPI<br/>~50 Mbps]
        MIPI_CSI[MIPI CSI-2<br/>~6 Gbps]
        MIPI_DSI[MIPI DSI<br/>~6 Gbps]
        DDR4[DDR4-3200<br/>3.2 Gbps/pin]
        LPDDR4[LPDDR4<br/>4.2 Gbps/pin]
        PCIe[PCIe Gen3<br/>8 Gbps/lane]
    end

    subgraph Medium_Distance[ä¸­è·é›¢ / Medium distance]
        UART[UART<br/>~1 Mbps]
        USB2[USB 2.0<br/>480 Mbps]
        USB3[USB 3.x<br/>5 Gbps]
        Ethernet1G[Ethernet 1G<br/>1 Gbps]
    end

    subgraph Long_Distance[é•·è·é›¢ / Long distance]
        I2C[IÂ²C<br/>100/400 kbps]
        Ethernet100M[Ethernet 100M<br/>100 Mbps]
    end
```

---

## ğŸ›  è¨­è¨ˆã§ã®ä½¿ã„æ–¹ï½œHow to Use in Design

- **PoCæ®µéš**ã§ã¯å®Ÿè£…å®¹æ˜“æ€§ã¨FPGAäº’æ›æ€§ã‚’å„ªå…ˆ  
  *At PoC stage, prioritize ease of implementation and FPGA compatibility*
- **é‡ç”£æ®µéš**ã§ã¯ä¿¡å·å“è³ªãƒ»è¦æ ¼é©åˆãƒ»EMCå¯¾ç­–ã‚’é‡è¦–  
  *At mass production stage, focus on signal integrity, standard compliance, and EMC countermeasures*
- é«˜é€ŸIFã¯**é…ç·šé•·ãƒ»ãƒ¬ã‚¤ã‚¢ã‚¦ãƒˆåˆ¶ç´„**ãŒå¤§ãããªã‚‹ãŸã‚ã€æ—©æœŸã«åŸºæ¿ãƒ»ãƒ‘ãƒƒã‚±ãƒ¼ã‚¸è¨­è¨ˆã¨é€£æº  
  *High-speed IFs require early co-design with PCB and package designers due to length/layout constraints*

---

## ğŸ”™ æˆ»ã‚‹ï½œBack

**â¬… [ç¬¬5a.3ç¯€ï¼šã‚¤ãƒ³ã‚¿ãƒ¼ãƒ•ã‚§ãƒ¼ã‚¹è¨­è¨ˆã¨ç¨®é¡](5a.3_interface_design.md)**  
**ğŸ  [ç¬¬5aç« ãƒˆãƒƒãƒ—](README.md)**
