{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun May 11 21:04:54 2025 " "Info: Processing started: Sun May 11 21:04:54 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off ProjectQuartus -c ProjectQuartus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjectQuartus -c ProjectQuartus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "FastCLK " "Info: Assuming node \"FastCLK\" is an undefined clock" {  } { { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } } { "d:/altera/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/quartus/bin/Assignment Editor.qase" 1 { { 0 "FastCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "FastCLK register 7474:inst4\|9 register 7474:inst\|10 383.14 MHz 2.61 ns Internal " "Info: Clock \"FastCLK\" has Internal fmax of 383.14 MHz between source register \"7474:inst4\|9\" and destination register \"7474:inst\|10\" (period= 2.61 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.408 ns + Longest register register " "Info: + Longest register to register delay is 2.408 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst4\|9 1 REG LC_X21_Y1_N2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.880 ns) + CELL(0.088 ns) 0.968 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~1 2 COMB LC_X21_Y1_N3 1 " "Info: 2: + IC(0.880 ns) + CELL(0.088 ns) = 0.968 ns; Loc. = LC_X21_Y1_N3; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.968 ns" { 7474:inst4|9 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.340 ns) 1.626 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~4 3 COMB LC_X21_Y1_N5 1 " "Info: 3: + IC(0.318 ns) + CELL(0.340 ns) = 1.626 ns; Loc. = LC_X21_Y1_N5; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.467 ns) 2.408 ns 7474:inst\|10 4 REG LC_X21_Y1_N6 13 " "Info: 4: + IC(0.315 ns) + CELL(0.467 ns) = 2.408 ns; Loc. = LC_X21_Y1_N6; Fanout = 13; REG Node = '7474:inst\|10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.895 ns ( 37.17 % ) " "Info: Total cell delay = 0.895 ns ( 37.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.513 ns ( 62.83 % ) " "Info: Total interconnect delay = 1.513 ns ( 62.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { 7474:inst4|9 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { 7474:inst4|9 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 {} 7474:inst|10 {} } { 0.000ns 0.880ns 0.318ns 0.315ns } { 0.000ns 0.088ns 0.340ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK destination 2.110 ns + Shortest register " "Info: + Shortest clock path from clock \"FastCLK\" to destination register is 2.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.547 ns) 2.110 ns 7474:inst\|10 2 REG LC_X21_Y1_N6 13 " "Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N6; Fanout = 13; REG Node = '7474:inst\|10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.48 % ) " "Info: Total cell delay = 1.677 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.433 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK source 2.110 ns - Longest register " "Info: - Longest clock path from clock \"FastCLK\" to source register is 2.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.547 ns) 2.110 ns 7474:inst4\|9 2 REG LC_X21_Y1_N2 12 " "Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.48 % ) " "Info: Total cell delay = 1.677 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.433 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.408 ns" { 7474:inst4|9 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.408 ns" { 7474:inst4|9 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 {} 7474:inst|10 {} } { 0.000ns 0.880ns 0.318ns 0.315ns } { 0.000ns 0.088ns 0.340ns 0.467ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7474:inst\|10 Switch2 FastCLK 9.449 ns register " "Info: tsu for register \"7474:inst\|10\" (data pin = \"Switch2\", clock pin = \"FastCLK\") is 9.449 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.530 ns + Longest pin register " "Info: + Longest pin to register delay is 11.530 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Switch2 1 PIN PIN_86 10 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_86; Fanout = 10; PIN Node = 'Switch2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch2 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 304 -8 160 320 "Switch2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.218 ns) + CELL(0.088 ns) 7.441 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~0 2 COMB LC_X1_Y2_N7 2 " "Info: 2: + IC(6.218 ns) + CELL(0.088 ns) = 7.441 ns; Loc. = LC_X1_Y2_N7; Fanout = 2; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.306 ns" { Switch2 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.195 ns) + CELL(0.454 ns) 10.090 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~1 3 COMB LC_X21_Y1_N3 1 " "Info: 3: + IC(2.195 ns) + CELL(0.454 ns) = 10.090 ns; Loc. = LC_X21_Y1_N3; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.649 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.340 ns) 10.748 ns NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~4 4 COMB LC_X21_Y1_N5 1 " "Info: 4: + IC(0.318 ns) + CELL(0.340 ns) = 10.748 ns; Loc. = LC_X21_Y1_N5; Fanout = 1; COMB Node = 'NextStates:inst6\|81MUXPZ:inst1\|21mux:inst17\|5~4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.658 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.315 ns) + CELL(0.467 ns) 11.530 ns 7474:inst\|10 5 REG LC_X21_Y1_N6 13 " "Info: 5: + IC(0.315 ns) + CELL(0.467 ns) = 11.530 ns; Loc. = LC_X21_Y1_N6; Fanout = 13; REG Node = '7474:inst\|10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.782 ns" { NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.484 ns ( 21.54 % ) " "Info: Total cell delay = 2.484 ns ( 21.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.046 ns ( 78.46 % ) " "Info: Total interconnect delay = 9.046 ns ( 78.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.530 ns" { Switch2 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.530 ns" { Switch2 {} Switch2~out0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 {} 7474:inst|10 {} } { 0.000ns 0.000ns 6.218ns 2.195ns 0.318ns 0.315ns } { 0.000ns 1.135ns 0.088ns 0.454ns 0.340ns 0.467ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.029 ns + " "Info: + Micro setup delay of destination is 0.029 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK destination 2.110 ns - Shortest register " "Info: - Shortest clock path from clock \"FastCLK\" to destination register is 2.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.547 ns) 2.110 ns 7474:inst\|10 2 REG LC_X21_Y1_N6 13 " "Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N6; Fanout = 13; REG Node = '7474:inst\|10'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 304 256 320 384 "10" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.48 % ) " "Info: Total cell delay = 1.677 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.433 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "11.530 ns" { Switch2 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "11.530 ns" { Switch2 {} Switch2~out0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~0 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~1 {} NextStates:inst6|81MUXPZ:inst1|21mux:inst17|5~4 {} 7474:inst|10 {} } { 0.000ns 0.000ns 6.218ns 2.195ns 0.318ns 0.315ns } { 0.000ns 1.135ns 0.088ns 0.454ns 0.340ns 0.467ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst|10 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst|10 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "FastCLK LED3 7474:inst4\|9 9.095 ns register " "Info: tco from clock \"FastCLK\" to destination pin \"LED3\" through register \"7474:inst4\|9\" is 9.095 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK source 2.110 ns + Longest register " "Info: + Longest clock path from clock \"FastCLK\" to source register is 2.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.547 ns) 2.110 ns 7474:inst4\|9 2 REG LC_X21_Y1_N2 12 " "Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.48 % ) " "Info: Total cell delay = 1.677 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.433 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.173 ns + " "Info: + Micro clock to output delay of source is 0.173 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.812 ns + Longest register pin " "Info: + Longest register to pin delay is 6.812 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7474:inst4\|9 1 REG LC_X21_Y1_N2 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.311 ns) + CELL(0.454 ns) 2.765 ns LEDOutput:inst3\|81MUXPZ:inst3\|21mux:inst17\|5~0 2 COMB LC_X1_Y2_N8 1 " "Info: 2: + IC(2.311 ns) + CELL(0.454 ns) = 2.765 ns; Loc. = LC_X1_Y2_N8; Fanout = 1; COMB Node = 'LEDOutput:inst3\|81MUXPZ:inst3\|21mux:inst17\|5~0'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.765 ns" { 7474:inst4|9 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.306 ns) + CELL(0.340 ns) 3.411 ns LEDOutput:inst3\|81MUXPZ:inst3\|21mux:inst17\|5~1 3 COMB LC_X1_Y2_N9 1 " "Info: 3: + IC(0.306 ns) + CELL(0.340 ns) = 3.411 ns; Loc. = LC_X1_Y2_N9; Fanout = 1; COMB Node = 'LEDOutput:inst3\|81MUXPZ:inst3\|21mux:inst17\|5~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.646 ns" { LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.767 ns) + CELL(1.634 ns) 6.812 ns LED3 4 PIN PIN_4 0 " "Info: 4: + IC(1.767 ns) + CELL(1.634 ns) = 6.812 ns; Loc. = PIN_4; Fanout = 0; PIN Node = 'LED3'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "3.401 ns" { LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 LED3 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 56 1648 1824 72 "LED3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.428 ns ( 35.64 % ) " "Info: Total cell delay = 2.428 ns ( 35.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.384 ns ( 64.36 % ) " "Info: Total interconnect delay = 4.384 ns ( 64.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.812 ns" { 7474:inst4|9 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 LED3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.812 ns" { 7474:inst4|9 {} LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 {} LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 {} LED3 {} } { 0.000ns 2.311ns 0.306ns 1.767ns } { 0.000ns 0.454ns 0.340ns 1.634ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.812 ns" { 7474:inst4|9 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 LED3 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.812 ns" { 7474:inst4|9 {} LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~0 {} LEDOutput:inst3|81MUXPZ:inst3|21mux:inst17|5~1 {} LED3 {} } { 0.000ns 2.311ns 0.306ns 1.767ns } { 0.000ns 0.454ns 0.340ns 1.634ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Switch1 LED4 12.741 ns Longest " "Info: Longest tpd from source pin \"Switch1\" to destination pin \"LED4\" is 12.741 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Switch1 1 PIN PIN_98 7 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_98; Fanout = 7; PIN Node = 'Switch1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch1 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 288 -8 160 304 "Switch1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.000 ns) + CELL(0.454 ns) 7.589 ns LEDOutput:inst3\|81MUXPZ:inst4\|21mux:inst17\|5~1 2 COMB LC_X20_Y1_N3 1 " "Info: 2: + IC(6.000 ns) + CELL(0.454 ns) = 7.589 ns; Loc. = LC_X20_Y1_N3; Fanout = 1; COMB Node = 'LEDOutput:inst3\|81MUXPZ:inst4\|21mux:inst17\|5~1'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.454 ns" { Switch1 LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~1 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.088 ns) 8.002 ns LEDOutput:inst3\|81MUXPZ:inst4\|21mux:inst17\|5~2 3 COMB LC_X20_Y1_N0 1 " "Info: 3: + IC(0.325 ns) + CELL(0.088 ns) = 8.002 ns; Loc. = LC_X20_Y1_N0; Fanout = 1; COMB Node = 'LEDOutput:inst3\|81MUXPZ:inst4\|21mux:inst17\|5~2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.413 ns" { LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~1 LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~2 } "NODE_NAME" } } { "21mux.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/21mux.bdf" { { 128 376 440 168 "5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.117 ns) + CELL(1.622 ns) 12.741 ns LED4 4 PIN PIN_92 0 " "Info: 4: + IC(3.117 ns) + CELL(1.622 ns) = 12.741 ns; Loc. = PIN_92; Fanout = 0; PIN Node = 'LED4'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "4.739 ns" { LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~2 LED4 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 72 1656 1832 88 "LED4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.299 ns ( 25.89 % ) " "Info: Total cell delay = 3.299 ns ( 25.89 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.442 ns ( 74.11 % ) " "Info: Total interconnect delay = 9.442 ns ( 74.11 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "12.741 ns" { Switch1 LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~1 LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~2 LED4 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "12.741 ns" { Switch1 {} Switch1~out0 {} LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~1 {} LEDOutput:inst3|81MUXPZ:inst4|21mux:inst17|5~2 {} LED4 {} } { 0.000ns 0.000ns 6.000ns 0.325ns 3.117ns } { 0.000ns 1.135ns 0.454ns 0.088ns 1.622ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "7474:inst4\|9 Switch2 FastCLK -4.782 ns register " "Info: th for register \"7474:inst4\|9\" (data pin = \"Switch2\", clock pin = \"FastCLK\") is -4.782 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "FastCLK destination 2.110 ns + Longest register " "Info: + Longest clock path from clock \"FastCLK\" to destination register is 2.110 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.130 ns) 1.130 ns FastCLK 1 CLK PIN_10 3 " "Info: 1: + IC(0.000 ns) + CELL(1.130 ns) = 1.130 ns; Loc. = PIN_10; Fanout = 3; CLK Node = 'FastCLK'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { FastCLK } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 520 -8 160 536 "FastCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.547 ns) 2.110 ns 7474:inst4\|9 2 REG LC_X21_Y1_N2 12 " "Info: 2: + IC(0.433 ns) + CELL(0.547 ns) = 2.110 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "0.980 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.677 ns ( 79.48 % ) " "Info: Total cell delay = 1.677 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.433 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.433 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.012 ns + " "Info: + Micro hold delay of destination is 0.012 ns" {  } { { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.904 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.904 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.135 ns) 1.135 ns Switch2 1 PIN PIN_86 10 " "Info: 1: + IC(0.000 ns) + CELL(1.135 ns) = 1.135 ns; Loc. = PIN_86; Fanout = 10; PIN Node = 'Switch2'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "" { Switch2 } "NODE_NAME" } } { "ProjectQuartus.bdf" "" { Schematic "C:/Users/User/OneDrive/Desktop/LogicDesignProjectNew/ProjectQuartus.bdf" { { 304 -8 160 320 "Switch2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.201 ns) + CELL(0.568 ns) 6.904 ns 7474:inst4\|9 2 REG LC_X21_Y1_N2 12 " "Info: 2: + IC(5.201 ns) + CELL(0.568 ns) = 6.904 ns; Loc. = LC_X21_Y1_N2; Fanout = 12; REG Node = '7474:inst4\|9'" {  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "5.769 ns" { Switch2 7474:inst4|9 } "NODE_NAME" } } { "7474.bdf" "" { Schematic "d:/altera/quartus/libraries/others/maxplus2/7474.bdf" { { 64 256 320 144 "9" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 24.67 % ) " "Info: Total cell delay = 1.703 ns ( 24.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.201 ns ( 75.33 % ) " "Info: Total interconnect delay = 5.201 ns ( 75.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { Switch2 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { Switch2 {} Switch2~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 5.201ns } { 0.000ns 1.135ns 0.568ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "2.110 ns" { FastCLK 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "2.110 ns" { FastCLK {} FastCLK~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 0.433ns } { 0.000ns 1.130ns 0.547ns } "" } } { "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/quartus/bin/TimingClosureFloorplan.fld" "" "6.904 ns" { Switch2 7474:inst4|9 } "NODE_NAME" } } { "d:/altera/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/quartus/bin/Technology_Viewer.qrui" "6.904 ns" { Switch2 {} Switch2~out0 {} 7474:inst4|9 {} } { 0.000ns 0.000ns 5.201ns } { 0.000ns 1.135ns 0.568ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "170 " "Info: Peak virtual memory: 170 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun May 11 21:04:54 2025 " "Info: Processing ended: Sun May 11 21:04:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
