{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574367202259 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2018  Intel Corporation. All rights reserved. " "Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and its AMPP partner logic  " "and other software and tools, and its AMPP partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details. " "refer to the applicable agreement for further details." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 15:13:21 2019 " "Processing started: Thu Nov 21 15:13:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574367202265 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367202265 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map soc_system " "Command: quartus_map soc_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367202266 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "4 " "Parallel compilation is enabled and will use up to 4 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1574367204551 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "for soc_system_top.sv(10) " "Unrecognized synthesis attribute \"for\" at soc_system_top.sv(10)" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216155 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "all soc_system_top.sv(10) " "Unrecognized synthesis attribute \"all\" at soc_system_top.sv(10)" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216155 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "Terasic soc_system_top.sv(10) " "Unrecognized synthesis attribute \"Terasic\" at soc_system_top.sv(10)" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216155 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "Development soc_system_top.sv(10) " "Unrecognized synthesis attribute \"Development\" at soc_system_top.sv(10)" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216155 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "Boards soc_system_top.sv(10) " "Unrecognized synthesis attribute \"Boards\" at soc_system_top.sv(10)" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216155 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "and soc_system_top.sv(10) " "Unrecognized synthesis attribute \"and\" at soc_system_top.sv(10)" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216155 ""}
{ "Warning" "WVRFX_INVALID_ATTRIBUTE_TYPE" "Altera soc_system_top.sv(10) " "Unrecognized synthesis attribute \"Altera\" at soc_system_top.sv(10)" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 10 0 0 } }  } 0 10335 "Unrecognized synthesis attribute \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216155 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(384) " "Verilog HDL warning at soc_system_top.sv(384): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 384 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574367216156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(393) " "Verilog HDL warning at soc_system_top.sv(393): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 393 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574367216156 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "soc_system_top.sv(394) " "Verilog HDL warning at soc_system_top.sv(394): extended using \"x\" or \"z\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 394 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1574367216156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_top " "Found entity 1: soc_system_top" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/soc_system.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/soc_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system " "Found entity 1: soc_system" {  } { { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "soc_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_irq_mapper " "Found entity 1: soc_system_irq_mapper" {  } { { "soc_system/synthesis/submodules/soc_system_irq_mapper.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1 " "Found entity 1: soc_system_mm_interconnect_1" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216307 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_mux " "Found entity 1: soc_system_mm_interconnect_1_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216358 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216358 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_rsp_demux " "Found entity 1: soc_system_mm_interconnect_1_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_mux " "Found entity 1: soc_system_mm_interconnect_1_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_cmd_demux " "Found entity 1: soc_system_mm_interconnect_1_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216453 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216472 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216472 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216472 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216472 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216472 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216516 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "soc_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216620 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216635 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216638 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router_002 " "Found entity 2: soc_system_mm_interconnect_1_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216638 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_1_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216652 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_1_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_1_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_1_router_default_decode " "Found entity 1: soc_system_mm_interconnect_1_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216655 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_1_router " "Found entity 2: soc_system_mm_interconnect_1_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216756 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0 " "Found entity 1: soc_system_mm_interconnect_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216780 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216780 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_mux " "Found entity 1: soc_system_mm_interconnect_0_rsp_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_rsp_demux " "Found entity 1: soc_system_mm_interconnect_0_rsp_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216856 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216856 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_mux " "Found entity 1: soc_system_mm_interconnect_0_cmd_mux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_cmd_demux " "Found entity 1: soc_system_mm_interconnect_0_cmd_demux" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216890 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216905 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_002_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216908 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router_002 " "Found entity 2: soc_system_mm_interconnect_0_router_002" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216908 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel soc_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216931 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel soc_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at soc_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1574367216931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_mm_interconnect_0_router_default_decode " "Found entity 1: soc_system_mm_interconnect_0_router_default_decode" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216935 ""} { "Info" "ISGN_ENTITY_NAME" "2 soc_system_mm_interconnect_0_router " "Found entity 2: soc_system_mm_interconnect_0_router" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0 " "Found entity 1: soc_system_hps_0" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io " "Found entity 1: soc_system_hps_0_hps_io" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367216997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367216997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217440 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_hps_io_border " "Found entity 1: soc_system_hps_0_hps_io_border" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 soc_system_hps_0_fpga_interfaces " "Found entity 1: soc_system_hps_0_fpga_interfaces" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217496 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217496 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "flow_control_fifo_tx_ack.v(544) " "Verilog HDL information at flow_control_fifo_tx_ack.v(544): always construct contains both blocking and non-blocking assignments" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 544 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574367217514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v 1 1 " "Found 1 design units, including 1 entities, in source file soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" { { "Info" "ISGN_ENTITY_NAME" "1 flow_control_fifo " "Found entity 1: flow_control_fifo" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367217517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367217517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "fpga_debounced_buttons soc_system_top.sv(328) " "Verilog HDL Implicit Net warning at soc_system_top.sv(328): created implicit net for \"fpga_debounced_buttons\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 328 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367217517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367217517 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d_writedata1 flow_control_fifo_tx_ack.v(220) " "Verilog HDL Implicit Net warning at flow_control_fifo_tx_ack.v(220): created implicit net for \"d_writedata1\"" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 220 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367217517 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "soc_system_top " "Elaborating entity \"soc_system_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574367217772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system soc_system:soc_system0 " "Elaborating entity \"soc_system\" for hierarchy \"soc_system:soc_system0\"" {  } { { "soc_system_top.sv" "soc_system0" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367217806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flow_control_fifo soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0 " "Elaborating entity \"flow_control_fifo\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\"" {  } { { "soc_system/synthesis/soc_system.v" "loopback_fifo_0" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367217851 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo_write2 flow_control_fifo_tx_ack.v(180) " "Verilog HDL or VHDL warning at flow_control_fifo_tx_ack.v(180): object \"fifo_write2\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 180 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574367217852 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fifo2_in flow_control_fifo_tx_ack.v(208) " "Verilog HDL or VHDL warning at flow_control_fifo_tx_ack.v(208): object \"fifo2_in\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 208 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574367217852 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "transfer flow_control_fifo_tx_ack.v(562) " "Verilog HDL Always Construct warning at flow_control_fifo_tx_ack.v(562): variable \"transfer\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 562 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1574367217854 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1 " "Elaborating entity \"scfifo\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\"" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "the_scfifo1" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218338 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1 " "Elaborated megafunction instantiation \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\"" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218362 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1 " "Instantiated megafunction \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register ON " "Parameter \"add_ram_output_register\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367218362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 1024 " "Parameter \"lpm_numwords\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367218362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367218362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 64 " "Parameter \"lpm_width\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367218362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 10 " "Parameter \"lpm_widthu\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367218362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367218362 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367218362 ""}  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574367218362 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_pa61.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_pa61.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_pa61 " "Found entity 1: scfifo_pa61" {  } { { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367218427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367218427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_pa61 soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated " "Elaborating entity \"scfifo_pa61\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218428 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_u471.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_u471.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_u471 " "Found entity 1: a_dpfifo_u471" {  } { { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367218486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367218486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_u471 soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo " "Elaborating entity \"a_dpfifo_u471\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\"" {  } { { "db/scfifo_pa61.tdf" "dpfifo" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1qn1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1qn1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1qn1 " "Found entity 1: altsyncram_1qn1" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367218589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367218589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1qn1 soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram " "Elaborating entity \"altsyncram_1qn1\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\"" {  } { { "db/a_dpfifo_u471.tdf" "FIFOram" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_gm8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_gm8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_gm8 " "Found entity 1: cmpr_gm8" {  } { { "db/cmpr_gm8.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/cmpr_gm8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367218707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367218707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cmpr_gm8:almost_full_comparer " "Elaborating entity \"cmpr_gm8\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cmpr_gm8:almost_full_comparer\"" {  } { { "db/a_dpfifo_u471.tdf" "almost_full_comparer" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_gm8 soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cmpr_gm8:three_comparison " "Elaborating entity \"cmpr_gm8\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cmpr_gm8:three_comparison\"" {  } { { "db/a_dpfifo_u471.tdf" "three_comparison" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_mgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_mgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_mgb " "Found entity 1: cntr_mgb" {  } { { "db/cntr_mgb.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/cntr_mgb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367218825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367218825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_mgb soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cntr_mgb:rd_ptr_msb " "Elaborating entity \"cntr_mgb\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cntr_mgb:rd_ptr_msb\"" {  } { { "db/a_dpfifo_u471.tdf" "rd_ptr_msb" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ai7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ai7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ai7 " "Found entity 1: cntr_ai7" {  } { { "db/cntr_ai7.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/cntr_ai7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367218915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367218915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ai7 soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cntr_ai7:usedw_counter " "Elaborating entity \"cntr_ai7\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cntr_ai7:usedw_counter\"" {  } { { "db/a_dpfifo_u471.tdf" "usedw_counter" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367218915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_uhb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_uhb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_uhb " "Found entity 1: cntr_uhb" {  } { { "db/cntr_uhb.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/cntr_uhb.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367219015 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367219015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_uhb soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cntr_uhb:wr_ptr " "Elaborating entity \"cntr_uhb\" for hierarchy \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|cntr_uhb:wr_ptr\"" {  } { { "db/a_dpfifo_u471.tdf" "wr_ptr" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 59 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0 soc_system:soc_system0\|soc_system_hps_0:hps_0 " "Elaborating entity \"soc_system_hps_0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\"" {  } { { "soc_system/synthesis/soc_system.v" "hps_0" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219179 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_fpga_interfaces soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces " "Elaborating entity \"soc_system_hps_0_fpga_interfaces\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_fpga_interfaces:fpga_interfaces\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "fpga_interfaces" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_hps_0.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219224 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io " "Elaborating entity \"soc_system_hps_0_hps_io\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0.v" "hps_io" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_hps_0.v" 427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219271 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_hps_0_hps_io_border soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border " "Elaborating entity \"soc_system_hps_0_hps_io_border\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" "border" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_hps_0_hps_io.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst " "Elaborating entity \"hps_sdram\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\"" {  } { { "soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" "hps_sdram_inst" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_hps_0_hps_io_border.sv" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_pll soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll " "Elaborating entity \"hps_sdram_pll\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_pll:pll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "pll" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219399 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object \"pll_dr_clk\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574367219400 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "pll_locked hps_sdram_pll.sv(91) " "Output port \"pll_locked\" at hps_sdram_pll.sv(91) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_pll.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_pll.sv" 91 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574367219401 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0 soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0 " "Elaborating entity \"hps_sdram_p0\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "p0" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219428 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Using Regular core emif simulation models hps_sdram_p0.sv(405) " "Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0.sv" 405 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367219429 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_memphy soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy " "Elaborating entity \"hps_sdram_p0_acv_hard_memphy\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0.sv" "umemphy" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0.sv" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219479 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "reset_n_seq_clk hps_sdram_p0_acv_hard_memphy.v(420) " "Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1574367219481 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 hps_sdram_p0_acv_hard_memphy.v(557) " "Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574367219482 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "reset_n_seq_clk 0 hps_sdram_p0_acv_hard_memphy.v(420) " "Net \"reset_n_seq_clk\" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0'" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 420 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1574367219486 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ctl_reset_export_n hps_sdram_p0_acv_hard_memphy.v(222) " "Output port \"ctl_reset_export_n\" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 222 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574367219486 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_ldc soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc " "Elaborating entity \"hps_sdram_p0_acv_ldc\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_ldc:memphy_ldc\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "memphy_ldc" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 554 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219572 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dq hps_sdram_p0_acv_ldc.v(45) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object \"phy_clk_dq\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574367219572 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phy_clk_dqs_2x hps_sdram_p0_acv_ldc.v(47) " "Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object \"phy_clk_dqs_2x\" assigned a value but never read" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574367219572 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_io_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_io_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "uio_pads" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219597 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[179..140\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[179..140\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574367219603 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[107..104\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[107..104\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574367219603 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[71..68\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[71..68\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574367219603 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "ddio_phy_dqdin\[35..32\] hps_sdram_p0_acv_hard_io_pads.v(191) " "Output port \"ddio_phy_dqdin\[35..32\]\" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 191 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1574367219603 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_acv_hard_addr_cmd_pads soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads " "Elaborating entity \"hps_sdram_p0_acv_hard_addr_cmd_pads\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "uaddr_cmd_pads" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:uaddress_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "uaddress_pad" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ubank_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ubank_pad" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ucmd_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ucmd_pad" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_generic_ddio soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad " "Elaborating entity \"hps_sdram_p0_generic_ddio\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_generic_ddio:ureset_n_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "ureset_n_pad" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altddio_out soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborating entity \"altddio_out\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].umem_ck_pad" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219946 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Elaborated megafunction instantiation \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367219970 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad " "Instantiated megafunction \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "extend_oe_disable UNUSED " "Parameter \"extend_oe_disable\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367219970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367219970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invert_output OFF " "Parameter \"invert_output\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367219970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367219970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altddio_out " "Parameter \"lpm_type\" = \"altddio_out\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367219970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "oe_reg UNUSED " "Parameter \"oe_reg\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367219970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_high OFF " "Parameter \"power_up_high\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367219970 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width 1 " "Parameter \"width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367219970 ""}  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 317 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574367219970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ddio_out_uqe.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 ddio_out_uqe " "Found entity 1: ddio_out_uqe" {  } { { "db/ddio_out_uqe.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/ddio_out_uqe.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367220044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367220044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ddio_out_uqe soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated " "Elaborating entity \"ddio_out_uqe\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|altddio_out:clock_gen\[0\].umem_ck_pad\|ddio_out_uqe:auto_generated\"" {  } { { "altddio_out.tdf" "auto_generated" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/altddio_out.tdf" 100 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_clock_pair_generator soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator " "Elaborating entity \"hps_sdram_p0_clock_pair_generator\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads\|hps_sdram_p0_clock_pair_generator:clock_gen\[0\].uclk_generator\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "clock_gen\[0\].uclk_generator" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 337 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_sdram_p0_altdqdqs soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs " "Elaborating entity \"hps_sdram_p0_altdqdqs\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "dq_ddio\[0\].ubidir_dq_dqs" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 317 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altdq_dqs2_acv_connect_to_hard_phy_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst " "Elaborating entity \"altdq_dqs2_acv_connect_to_hard_phy_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|hps_sdram_p0:p0\|hps_sdram_p0_acv_hard_memphy:umemphy\|hps_sdram_p0_acv_hard_io_pads:uio_pads\|hps_sdram_p0_altdqdqs:dq_ddio\[0\].ubidir_dq_dqs\|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst\"" {  } { { "soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" "altdq_dqs2_inst" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hhp_qseq_synth_top soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq " "Elaborating entity \"altera_mem_if_hhp_qseq_synth_top\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hhp_qseq_synth_top:seq\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220326 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "altera_mem_if_hhp_qseq_synth_top " "Entity \"altera_mem_if_hhp_qseq_synth_top\" contains only dangling pins" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "seq" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram.v" 238 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1574367220327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_hard_memory_controller_top_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0 " "Elaborating entity \"altera_mem_if_hard_memory_controller_top_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_hard_memory_controller_top_cyclonev:c0\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "c0" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram.v" 794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220361 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574367220386 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574367220386 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574367220386 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574367220386 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574367220386 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "320 1 altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171) " "Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1)" {  } { { "soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574367220386 "|soc_system_top|soc_system:soc_system0|soc_system_hps_0:hps_0|soc_system_hps_0_hps_io:hps_io|soc_system_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_oct_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct " "Elaborating entity \"altera_mem_if_oct_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_oct_cyclonev:oct\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "oct" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram.v" 802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mem_if_dll_cyclonev soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll " "Elaborating entity \"altera_mem_if_dll_cyclonev\" for hierarchy \"soc_system:soc_system0\|soc_system_hps_0:hps_0\|soc_system_hps_0_hps_io:hps_io\|soc_system_hps_0_hps_io_border:border\|hps_sdram:hps_sdram_inst\|altera_mem_if_dll_cyclonev:dll\"" {  } { { "soc_system/synthesis/submodules/hps_sdram.v" "dll" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/hps_sdram.v" 814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"soc_system_mm_interconnect_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_0" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 450 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:loopback_fifo_0_data_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:loopback_fifo_0_data_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "loopback_fifo_0_data_translator" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "hps_0_h2f_axi_master_agent" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:hps_0_h2f_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:loopback_fifo_0_data_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:loopback_fifo_0_data_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "loopback_fifo_0_data_agent" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367220986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:loopback_fifo_0_data_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:loopback_fifo_0_data_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:loopback_fifo_0_data_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:loopback_fifo_0_data_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "loopback_fifo_0_data_agent_rsp_fifo" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:loopback_fifo_0_data_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:loopback_fifo_0_data_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "loopback_fifo_0_data_agent_rdata_fifo" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router " "Elaborating entity \"soc_system_mm_interconnect_0_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router:router\|soc_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_0_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "router_002" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_router_002:router_002\|soc_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "loopback_fifo_0_data_burst_adapter" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221269 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:loopback_fifo_0_data_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_demux" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_0_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "cmd_mux" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221581 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_demux" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_0_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "rsp_mux" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_0:mm_interconnect_0\|soc_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1 soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1 " "Elaborating entity \"soc_system_mm_interconnect_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\"" {  } { { "soc_system/synthesis/soc_system.v" "mm_interconnect_1" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 498 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221783 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:loopback_fifo_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_translator:loopback_fifo_0_csr_translator\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "loopback_fifo_0_csr_translator" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221861 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "hps_0_h2f_lw_axi_master_agent" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" "align_address_to_size" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_axi_master_ni.sv" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:loopback_fifo_0_csr_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:loopback_fifo_0_csr_agent\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "loopback_fifo_0_csr_agent" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 444 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367221973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:loopback_fifo_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_slave_agent:loopback_fifo_0_csr_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:loopback_fifo_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:loopback_fifo_0_csr_agent_rsp_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "loopback_fifo_0_csr_agent_rsp_fifo" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:loopback_fifo_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_avalon_sc_fifo:loopback_fifo_0_csr_agent_rdata_fifo\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "loopback_fifo_0_csr_agent_rdata_fifo" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router " "Elaborating entity \"soc_system_mm_interconnect_1_router\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222107 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router:router\|soc_system_mm_interconnect_1_router_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" "the_default_decode" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222144 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002 soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002 " "Elaborating entity \"soc_system_mm_interconnect_1_router_002\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "router_002" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222169 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_router_002_default_decode soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode " "Elaborating entity \"soc_system_mm_interconnect_1_router_002_default_decode\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_router_002:router_002\|soc_system_mm_interconnect_1_router_002_default_decode:the_default_decode\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" "the_default_decode" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "loopback_fifo_0_csr_burst_adapter" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_13_1 soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_13_1\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_13_1.burst_adapter" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_address_alignment soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size " "Elaborating entity \"altera_merlin_address_alignment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_address_alignment:align_address_to_size\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "align_address_to_size" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 778 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_burstwrap_increment soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment " "Elaborating entity \"altera_merlin_burst_adapter_burstwrap_increment\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_burstwrap_increment" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 979 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_min soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min " "Elaborating entity \"altera_merlin_burst_adapter_min\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "the_min" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 1004 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_subtractor soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub " "Elaborating entity \"altera_merlin_burst_adapter_subtractor\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "ab_sub" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_adder soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract " "Elaborating entity \"altera_merlin_burst_adapter_adder\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|altera_merlin_burst_adapter:loopback_fifo_0_csr_burst_adapter\|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter\|altera_merlin_burst_adapter_min:the_min\|altera_merlin_burst_adapter_subtractor:ab_sub\|altera_merlin_burst_adapter_adder:subtract\"" {  } { { "soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "subtract" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_demux soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_demux:cmd_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_demux" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_cmd_mux soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux " "Elaborating entity \"soc_system_mm_interconnect_1_cmd_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_cmd_mux:cmd_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "cmd_mux" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_demux soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_demux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_demux:rsp_demux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_demux" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 704 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_rsp_mux soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux " "Elaborating entity \"soc_system_mm_interconnect_1_rsp_mux\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_rsp_mux:rsp_mux\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "rsp_mux" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" "avalon_st_adapter" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1.v" 767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0 soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0\" for hierarchy \"soc_system:soc_system0\|soc_system_mm_interconnect_1:mm_interconnect_1\|soc_system_mm_interconnect_1_avalon_st_adapter:avalon_st_adapter\|soc_system_mm_interconnect_1_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" "error_adapter_0" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/soc_system_mm_interconnect_1_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "soc_system_irq_mapper soc_system:soc_system0\|soc_system_irq_mapper:irq_mapper " "Elaborating entity \"soc_system_irq_mapper\" for hierarchy \"soc_system:soc_system0\|soc_system_irq_mapper:irq_mapper\"" {  } { { "soc_system/synthesis/soc_system.v" "irq_mapper" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller soc_system:soc_system0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\"" {  } { { "soc_system/synthesis/soc_system.v" "rst_controller" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 573 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"soc_system:soc_system0\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "soc_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222650 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debounce.v 1 1 " "Using design file debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367222720 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574367222720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:debounce_inst " "Elaborating entity \"debounce\" for hierarchy \"debounce:debounce_inst\"" {  } { { "soc_system_top.sv" "debounce_inst" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222721 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hps_reset.v 1 1 " "Using design file hps_reset.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 hps_reset " "Found entity 1: hps_reset" {  } { { "hps_reset.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/hps_reset.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367222792 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574367222792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hps_reset hps_reset:hps_reset_inst " "Elaborating entity \"hps_reset\" for hierarchy \"hps_reset:hps_reset_inst\"" {  } { { "soc_system_top.sv" "hps_reset_inst" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborating entity \"altsource_probe\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "hps_reset.v" "altsource_probe_component" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/hps_reset.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222857 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Elaborated megafunction instantiation \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\"" {  } { { "hps_reset.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/hps_reset.v" 75 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367222876 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component " "Instantiated megafunction \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability YES " "Parameter \"enable_metastability\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367222876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id RST " "Parameter \"instance_id\" = \"RST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367222876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367222876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367222876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367222876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value  0 " "Parameter \"source_initial_value\" = \" 0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367222876 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 3 " "Parameter \"source_width\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574367222876 ""}  } { { "hps_reset.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/hps_reset.v" 75 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574367222876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/altsource_probe.v" 168 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367223726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367223933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/altsource_probe.v" 242 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367224049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 535 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367224070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"hps_reset:hps_reset_inst\|altsource_probe:altsource_probe_component\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 755 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367224229 ""}
{ "Warning" "WSGN_SEARCH_FILE" "altera_edge_detector.v 1 1 " "Using design file altera_edge_detector.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 altera_edge_detector " "Found entity 1: altera_edge_detector" {  } { { "altera_edge_detector.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/altera_edge_detector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367224341 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1574367224341 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reset_qual_n altera_edge_detector.v(21) " "Verilog HDL Implicit Net warning at altera_edge_detector.v(21): created implicit net for \"reset_qual_n\"" {  } { { "altera_edge_detector.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/altera_edge_detector.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367224341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_cold_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_cold_reset\"" {  } { { "soc_system_top.sv" "pulse_cold_reset" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367224341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_warm_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_warm_reset\"" {  } { { "soc_system_top.sv" "pulse_warm_reset" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367224366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_edge_detector altera_edge_detector:pulse_debug_reset " "Elaborating entity \"altera_edge_detector\" for hierarchy \"altera_edge_detector:pulse_debug_reset\"" {  } { { "soc_system_top.sv" "pulse_debug_reset" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 366 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367224384 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "probe altsource_probe_component 1 2 " "Port \"probe\" on the entity instantiation of \"altsource_probe_component\" is connected to a signal of width 1. The formal width of the signal in the module is 2.  The extra bits will be driven by GND." {  } { { "hps_reset.v" "altsource_probe_component" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/hps_reset.v" 75 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1574367225313 "|soc_system_top|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "data the_scfifo2 1 64 " "Port \"data\" on the entity instantiation of \"the_scfifo2\" is connected to a signal of width 1. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "the_scfifo2" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 246 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1574367225508 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo2"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_WIDE" "data the_scfifo1 1 64 " "Port \"data\" on the entity instantiation of \"the_scfifo1\" is connected to a signal of width 1. The formal width of the signal in the module is 64.  The extra bits will be driven by GND." {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "the_scfifo1" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } }  } 0 12010 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be driven by GND." 0 0 "Analysis & Synthesis" 0 -1 1574367225509 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|d_writedata1 " "Net \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|d_writedata1\" is missing source, defaulting to GND" {  } { { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "d_writedata1" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 220 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1574367225511 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1574367225511 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574367226196 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.21.15:13:49 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl " "2019.11.21.15:13:49 Progress: Loading sldce0f4758/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367229896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367231437 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367231530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367232445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367232593 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367232740 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367232900 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367232909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367232913 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574367233676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldce0f4758/alt_sld_fab.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/ip/sldce0f4758/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367233963 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367233963 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367234080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367234080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367234093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367234093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367234196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367234196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367234313 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367234313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367234313 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/ip/sldce0f4758/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574367234452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367234452 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[0\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 39 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[1\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 71 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[2\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[2\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 103 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[3\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[3\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 135 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[4\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[4\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 167 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[5\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[5\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 199 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[6\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[6\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 231 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[7\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[7\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 263 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[8\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[8\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 295 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[9\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[9\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 327 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[10\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 359 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[11\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 391 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[12\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[12\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 423 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[13\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[13\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 455 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[14\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[14\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 487 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[15\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[15\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 519 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[16\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[16\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 551 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[17\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 583 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[18\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[18\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 615 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[19\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[19\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 647 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[20\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 679 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[21\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 711 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[22\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[22\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 743 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[23\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[23\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 775 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[24\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[24\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 807 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[25\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[25\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 839 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[26\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[26\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 871 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[27\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[27\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 903 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[28\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[28\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 935 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[29\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[29\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 967 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[30\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[30\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 999 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[31\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1031 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[32\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[32\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1063 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a32"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[33\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[33\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1095 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a33"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[34\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[34\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1127 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a34"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[35\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[35\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1159 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a35"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[36\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[36\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1191 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a36"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[37\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[37\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1223 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a37"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[38\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[38\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1255 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a38"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[39\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[39\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1287 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a39"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[40\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[40\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1319 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a40"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[41\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[41\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1351 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a41"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[42\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[42\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1383 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a42"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[43\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[43\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1415 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a43"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[44\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[44\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1447 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a44"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[45\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[45\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1479 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a45"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[46\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[46\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1511 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a46"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[47\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[47\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1543 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a47"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[48\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[48\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1575 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a48"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[49\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[49\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1607 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a49"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[50\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[50\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1639 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a50"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[51\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[51\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1671 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a51"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[52\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[52\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1703 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a52"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[53\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[53\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1735 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a53"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[54\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[54\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1767 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a54"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[55\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[55\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1799 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a55"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[56\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[56\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1831 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a56"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[57\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[57\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1863 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a57"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[58\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[58\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1895 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a58"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[59\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[59\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1927 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a59"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[60\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[60\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1959 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a60"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[61\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[61\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 1991 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a61"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[62\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[62\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 2023 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a62"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[63\] " "Synthesized away node \"soc_system:soc_system0\|flow_control_fifo:loopback_fifo_0\|scfifo:the_scfifo1\|scfifo_pa61:auto_generated\|a_dpfifo_u471:dpfifo\|altsyncram_1qn1:FIFOram\|q_b\[63\]\"" {  } { { "db/altsyncram_1qn1.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/altsyncram_1qn1.tdf" 2055 2 0 } } { "db/a_dpfifo_u471.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/a_dpfifo_u471.tdf" 46 2 0 } } { "db/scfifo_pa61.tdf" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/db/scfifo_pa61.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "/tools/intel/intelFPGA/18.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/submodules/flow_control_fifo_tx_ack.v" 225 0 0 } } { "soc_system/synthesis/soc_system.v" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system/synthesis/soc_system.v" 205 0 0 } } { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 318 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367236352 "|soc_system_top|soc_system:soc_system0|flow_control_fifo:loopback_fifo_0|scfifo:the_scfifo1|scfifo_pa61:auto_generated|a_dpfifo_u471:dpfifo|altsyncram_1qn1:FIFOram|ram_block1a63"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1574367236352 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1574367236352 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "34 " "34 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1574367238430 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "HPS_CONV_USB_N~synth " "Node \"HPS_CONV_USB_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[0\]~synth " "Node \"HPS_DDR3_DQ\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[1\]~synth " "Node \"HPS_DDR3_DQ\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[2\]~synth " "Node \"HPS_DDR3_DQ\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[3\]~synth " "Node \"HPS_DDR3_DQ\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[4\]~synth " "Node \"HPS_DDR3_DQ\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[5\]~synth " "Node \"HPS_DDR3_DQ\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[6\]~synth " "Node \"HPS_DDR3_DQ\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[7\]~synth " "Node \"HPS_DDR3_DQ\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[8\]~synth " "Node \"HPS_DDR3_DQ\[8\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[9\]~synth " "Node \"HPS_DDR3_DQ\[9\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[10\]~synth " "Node \"HPS_DDR3_DQ\[10\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[11\]~synth " "Node \"HPS_DDR3_DQ\[11\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[12\]~synth " "Node \"HPS_DDR3_DQ\[12\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[13\]~synth " "Node \"HPS_DDR3_DQ\[13\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[14\]~synth " "Node \"HPS_DDR3_DQ\[14\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[15\]~synth " "Node \"HPS_DDR3_DQ\[15\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[16\]~synth " "Node \"HPS_DDR3_DQ\[16\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[17\]~synth " "Node \"HPS_DDR3_DQ\[17\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[18\]~synth " "Node \"HPS_DDR3_DQ\[18\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[19\]~synth " "Node \"HPS_DDR3_DQ\[19\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[20\]~synth " "Node \"HPS_DDR3_DQ\[20\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[21\]~synth " "Node \"HPS_DDR3_DQ\[21\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[22\]~synth " "Node \"HPS_DDR3_DQ\[22\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[23\]~synth " "Node \"HPS_DDR3_DQ\[23\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[24\]~synth " "Node \"HPS_DDR3_DQ\[24\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[25\]~synth " "Node \"HPS_DDR3_DQ\[25\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[26\]~synth " "Node \"HPS_DDR3_DQ\[26\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[27\]~synth " "Node \"HPS_DDR3_DQ\[27\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[28\]~synth " "Node \"HPS_DDR3_DQ\[28\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[29\]~synth " "Node \"HPS_DDR3_DQ\[29\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[30\]~synth " "Node \"HPS_DDR3_DQ\[30\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQ\[31\]~synth " "Node \"HPS_DDR3_DQ\[31\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 113 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[0\]~synth " "Node \"HPS_DDR3_DQS_N\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[1\]~synth " "Node \"HPS_DDR3_DQS_N\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[2\]~synth " "Node \"HPS_DDR3_DQS_N\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_N\[3\]~synth " "Node \"HPS_DDR3_DQS_N\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 114 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[0\]~synth " "Node \"HPS_DDR3_DQS_P\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[1\]~synth " "Node \"HPS_DDR3_DQS_P\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[2\]~synth " "Node \"HPS_DDR3_DQS_P\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_DDR3_DQS_P\[3\]~synth " "Node \"HPS_DDR3_DQS_P\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 115 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_INT_N~synth " "Node \"HPS_ENET_INT_N~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 122 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_ENET_MDIO~synth " "Node \"HPS_ENET_MDIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 124 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_GSENSOR_INT~synth " "Node \"HPS_GSENSOR_INT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 130 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SCLK~synth " "Node \"HPS_I2C1_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 131 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C1_SDAT~synth " "Node \"HPS_I2C1_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 132 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SCLK~synth " "Node \"HPS_I2C2_SCLK~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 133 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C2_SDAT~synth " "Node \"HPS_I2C2_SDAT~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 134 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_I2C_CONTROL~synth " "Node \"HPS_I2C_CONTROL~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 135 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_KEY~synth " "Node \"HPS_KEY~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 136 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LED~synth " "Node \"HPS_LED~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 137 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_LTC_GPIO~synth " "Node \"HPS_LTC_GPIO~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 138 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_CMD~synth " "Node \"HPS_SD_CMD~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 140 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[0\]~synth " "Node \"HPS_SD_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[1\]~synth " "Node \"HPS_SD_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[2\]~synth " "Node \"HPS_SD_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SD_DATA\[3\]~synth " "Node \"HPS_SD_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 141 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_SPIM_SS~synth " "Node \"HPS_SPIM_SS~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 145 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[0\]~synth " "Node \"HPS_USB_DATA\[0\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[1\]~synth " "Node \"HPS_USB_DATA\[1\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[2\]~synth " "Node \"HPS_USB_DATA\[2\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[3\]~synth " "Node \"HPS_USB_DATA\[3\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[4\]~synth " "Node \"HPS_USB_DATA\[4\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[5\]~synth " "Node \"HPS_USB_DATA\[5\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[6\]~synth " "Node \"HPS_USB_DATA\[6\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""} { "Warning" "WMLS_MLS_NODE_NAME" "HPS_USB_DATA\[7\]~synth " "Node \"HPS_USB_DATA\[7\]~synth\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 149 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367239397 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1574367239397 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367239594 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "172 " "172 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574367240178 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "soc_system_hps_0_hps_io_border:border " "Timing-Driven Synthesis is running on partition \"soc_system_hps_0_hps_io_border:border\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367240401 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367241189 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/output_files/soc_system.map.smsg " "Generated suppressed messages file /homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/output_files/soc_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367241859 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "21 0 0 0 0 " "Adding 21 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574367403714 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574367403714 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "23 " "Design contains 23 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_DOUT " "No output dependent on input pin \"ADC_DOUT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 38 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|ADC_DOUT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 42 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 53 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "IRDA_RXD " "No output dependent on input pin \"IRDA_RXD\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 155 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|IRDA_RXD"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 159 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 171 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_CLK27 " "No output dependent on input pin \"TD_CLK27\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 174 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_CLK27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[0\] " "No output dependent on input pin \"TD_DATA\[0\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_DATA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[1\] " "No output dependent on input pin \"TD_DATA\[1\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_DATA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[2\] " "No output dependent on input pin \"TD_DATA\[2\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_DATA[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[3\] " "No output dependent on input pin \"TD_DATA\[3\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_DATA[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[4\] " "No output dependent on input pin \"TD_DATA\[4\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_DATA[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[5\] " "No output dependent on input pin \"TD_DATA\[5\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_DATA[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[6\] " "No output dependent on input pin \"TD_DATA\[6\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_DATA[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_DATA\[7\] " "No output dependent on input pin \"TD_DATA\[7\]\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 175 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_DATA[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_HS " "No output dependent on input pin \"TD_HS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 176 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_HS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "TD_VS " "No output dependent on input pin \"TD_VS\"" {  } { { "soc_system_top.sv" "" { Text "/homes/user/stud/fall18/hg2496/Desktop/lab3-hw-two-fifo/soc_system_top.sv" 191 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1574367404379 "|soc_system_top|TD_VS"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1574367404379 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2670 " "Implemented 2670 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "47 " "Implemented 47 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574367404386 ""} { "Info" "ICUT_CUT_TM_OPINS" "127 " "Implemented 127 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574367404386 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "163 " "Implemented 163 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1574367404386 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1617 " "Implemented 1617 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574367404386 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574367404386 ""} { "Info" "ICUT_CUT_TM_DLLS" "1 " "Implemented 1 delay-locked loops" {  } {  } 0 21066 "Implemented %1!d! delay-locked loops" 0 0 "Design Software" 0 -1 1574367404386 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574367404386 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 199 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 199 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1417 " "Peak virtual memory: 1417 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574367404505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 15:16:44 2019 " "Processing ended: Thu Nov 21 15:16:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574367404505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:23 " "Elapsed time: 00:03:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574367404505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:31 " "Total CPU time (on all processors): 00:03:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574367404505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574367404505 ""}
