##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_6
		4.4::Critical Path Report for Clock_Steering
		4.5::Critical Path Report for CyBUS_CLK
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
		5.2::Critical Path Report for (Clock_6:R vs. CyBUS_CLK:R)
		5.3::Critical Path Report for (Clock_6:R vs. Clock_6:R)
		5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.5::Critical Path Report for (Clock_Steering:R vs. Clock_Steering:R)
		5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 10
Clock: Clock_1                    | Frequency: 77.35 MHz  | Target: 0.10 MHz   | 
Clock: Clock_2                    | Frequency: 54.95 MHz  | Target: 0.01 MHz   | 
Clock: Clock_6                    | Frequency: 46.95 MHz  | Target: 12.00 MHz  | 
Clock: Clock_Steering             | Frequency: 79.43 MHz  | Target: 0.10 MHz   | 
Clock: CyBUS_CLK                  | Frequency: 46.95 MHz  | Target: 24.00 MHz  | 
Clock: CyBUS_CLK(fixed-function)  | N/A                   | Target: 24.00 MHz  | 
Clock: CyILO                      | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO                      | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK               | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT                  | N/A                   | Target: 24.00 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock    Capture Clock   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
--------------  --------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1         Clock_1         1e+007           9987072     N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2         Clock_2         1e+008           99981802    N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6         Clock_6         83333.3          65219       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_6         CyBUS_CLK       41666.7          20366       N/A              N/A         N/A              N/A         N/A              N/A         
Clock_Steering  Clock_Steering  1e+007           9987411     N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK       CyBUS_CLK       41666.7          25004       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name                       Setup to Clk  Clock Name:Phase  
------------------------------  ------------  ----------------  
from_comparator(0)_PAD          23047         CyBUS_CLK:R       
from_composite_sync_out(0)_PAD  25989         Clock_6:R         
from_vertical_sync_out(0)_PAD   26143         Clock_6:R         
hall_effect_sensor(0)_PAD       28765         Clock_2:R         


                       3.2::Clock to Out
                       -----------------

Port Name               Clock to Out  Clock Name:Phase  
----------------------  ------------  ----------------  
MOSFET(0)_PAD           23482         Clock_1:R         
MOSFET_Steering(0)_PAD  23845         Clock_Steering:R  
Pin_1(0)_PAD            33190         CyBUS_CLK:R       
Pin_2(0)_PAD            32960         Clock_6:R         


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)         Port Name (Destination)  Delay  
-------------------------  -----------------------  -----  
hall_effect_sensor(0)_PAD  Hall_Effect_LED(0)_PAD   33073  

 =====================================================================
                    End of Datasheet Report
 #####################################################################
 #####################################################################
                    4::Path Details for Clock Frequency Summary
 =====================================================================
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 77.35 MHz | Target: 0.10 MHz

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987072p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12428
-------------------------------------   ----- 
End-of-path arrival time (ps)           12428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9987072  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell1      2598   4888  9987072  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell1      3350   8238  9987072  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    4190  12428  9987072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 54.95 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99981802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14688
-------------------------------------   ----- 
End-of-path arrival time (ps)           14688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3888   5098  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8448  99981802  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_0                macrocell20    6240  14688  99981802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell20         0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_6
*************************************
Clock: Clock_6
Frequency: 46.95 MHz | Target: 12.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17071
-------------------------------------   ----- 
End-of-path arrival time (ps)           17071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26     1250   1250  20366  RISE       1
Net_747/main_0                                     macrocell11     3218   4468  20366  RISE       1
Net_747/q                                          macrocell11     3350   7818  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2       datapathcell6   4123  11941  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb          datapathcell6   5130  17071  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci              datapathcell7      0  17071  20366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for Clock_Steering
********************************************
Clock: Clock_Steering
Frequency: 79.43 MHz | Target: 0.10 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Steering:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steering:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12089
-------------------------------------   ----- 
End-of-path arrival time (ps)           12089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  9987411  RISE       1
\PWM_Steering:PWMUDB:status_2\/main_1          macrocell4      4131   6421  9987411  RISE       1
\PWM_Steering:PWMUDB:status_2\/q               macrocell4      3350   9771  9987411  RISE       1
\PWM_Steering:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  12089  9987411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:genblk8:stsreg\/clock                 statusicell3        0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 46.95 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17071
-------------------------------------   ----- 
End-of-path arrival time (ps)           17071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26     1250   1250  20366  RISE       1
Net_747/main_0                                     macrocell11     3218   4468  20366  RISE       1
Net_747/q                                          macrocell11     3350   7818  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2       datapathcell6   4123  11941  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb          datapathcell6   5130  17071  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci              datapathcell7      0  17071  20366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell7       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. CyBUS_CLK:R)
***********************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_1:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 25004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell7   4020   4020  25004  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_2            statusicell5    2904   6924  25004  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/interrupt           statusicell5    2460   9384  25004  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_1               macrocell33     3769  13152  25004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1


5.2::Critical Path Report for (Clock_6:R vs. CyBUS_CLK:R)
*********************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17071
-------------------------------------   ----- 
End-of-path arrival time (ps)           17071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26     1250   1250  20366  RISE       1
Net_747/main_0                                     macrocell11     3218   4468  20366  RISE       1
Net_747/q                                          macrocell11     3350   7818  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2       datapathcell6   4123  11941  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb          datapathcell6   5130  17071  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci              datapathcell7      0  17071  20366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell7       0      0  RISE       1


5.3::Critical Path Report for (Clock_6:R vs. Clock_6:R)
*******************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 65219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12055
-------------------------------------   ----- 
End-of-path arrival time (ps)           12055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell5   2290   2290  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:reload\/main_0               macrocell5      4113   6403  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:reload\/q                    macrocell5      3350   9753  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2302  12055  65219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1


5.4::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987072p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12428
-------------------------------------   ----- 
End-of-path arrival time (ps)           12428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9987072  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell1      2598   4888  9987072  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell1      3350   8238  9987072  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    4190  12428  9987072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1


5.5::Critical Path Report for (Clock_Steering:R vs. Clock_Steering:R)
*********************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Steering:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steering:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12089
-------------------------------------   ----- 
End-of-path arrival time (ps)           12089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  9987411  RISE       1
\PWM_Steering:PWMUDB:status_2\/main_1          macrocell4      4131   6421  9987411  RISE       1
\PWM_Steering:PWMUDB:status_2\/q               macrocell4      3350   9771  9987411  RISE       1
\PWM_Steering:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  12089  9987411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:genblk8:stsreg\/clock                 statusicell3        0      0  RISE       1


5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99981802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14688
-------------------------------------   ----- 
End-of-path arrival time (ps)           14688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3888   5098  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8448  99981802  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_0                macrocell20    6240  14688  99981802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell20         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 20366p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -4230
----------------------------------------------   ----- 
End-of-path required time (ps)                   37437

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17071
-------------------------------------   ----- 
End-of-path arrival time (ps)           17071
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26     1250   1250  20366  RISE       1
Net_747/main_0                                     macrocell11     3218   4468  20366  RISE       1
Net_747/q                                          macrocell11     3350   7818  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2       datapathcell6   4123  11941  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/co_msb          datapathcell6   5130  17071  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/ci              datapathcell7      0  17071  20366  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 23666p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11941
-------------------------------------   ----- 
End-of-path arrival time (ps)           11941
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26     1250   1250  20366  RISE       1
Net_747/main_0                                     macrocell11     3218   4468  20366  RISE       1
Net_747/q                                          macrocell11     3350   7818  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_2       datapathcell6   4123  11941  23666  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 23667p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -6060
----------------------------------------------   ----- 
End-of-path required time (ps)                   35607

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11940
-------------------------------------   ----- 
End-of-path arrival time (ps)           11940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name     delay     AT  slack  edge  Fanout
-------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26     1250   1250  20366  RISE       1
Net_747/main_0                                     macrocell11     3218   4468  20366  RISE       1
Net_747/q                                          macrocell11     3350   7818  20366  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_2       datapathcell7   4121  11940  23667  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_1:TimerUDB:timer_enable\/main_1
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 25004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell7   4020   4020  25004  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_2            statusicell5    2904   6924  25004  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/interrupt           statusicell5    2460   9384  25004  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_1               macrocell33     3769  13152  25004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb
Path End       : \Timer_1:TimerUDB:trig_disable\/main_1
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 25004p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13152
-------------------------------------   ----- 
End-of-path arrival time (ps)           13152
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/busclk                   datapathcell7       0      0  RISE       1

Data path
pin name                                             model name     delay     AT  slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_blk_stat_comb  datapathcell7   4020   4020  25004  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_2            statusicell5    2904   6924  25004  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/interrupt           statusicell5    2460   9384  25004  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_1               macrocell34     3769  13152  25004  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 26919p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11618
-------------------------------------   ----- 
End-of-path arrival time (ps)           11618
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q           macrocell33     1250   1250  26849  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_2    macrocell9      4202   5452  26919  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q         macrocell9      3350   8802  26919  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/f0_load  datapathcell7   2816  11618  26919  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 26930p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3130
------------------------------------------------   ----- 
End-of-path required time (ps)                     38537

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11607
-------------------------------------   ----- 
End-of-path arrival time (ps)           11607
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q           macrocell33     1250   1250  26849  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/main_2    macrocell9      4202   5452  26919  RISE       1
\Timer_1:TimerUDB:capt_fifo_load\/q         macrocell9      3350   8802  26919  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/f0_load  datapathcell6   2805  11607  26930  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 28265p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12901
-------------------------------------   ----- 
End-of-path arrival time (ps)           12901
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  25608  RISE       1
\Timer_1:TimerUDB:status_tc\/main_1         macrocell10     3721   7221  28265  RISE       1
\Timer_1:TimerUDB:status_tc\/q              macrocell10     3350  10571  28265  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_0   statusicell5    2330  12901  28265  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 28908p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6699
-------------------------------------   ---- 
End-of-path arrival time (ps)           6699
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell6   3199   6699  28908  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 28911p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6696
-------------------------------------   ---- 
End-of-path arrival time (ps)           6696
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0         datapathcell6    760    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell7      0    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell7   2740   3500  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell7   3196   6696  28911  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_5
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 29087p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9069
-------------------------------------   ---- 
End-of-path arrival time (ps)           9069
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q           macrocell33   1250   1250  26849  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_5  macrocell31   7819   9069  29087  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 29365p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6242
-------------------------------------   ---- 
End-of-path arrival time (ps)           6242
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q             macrocell33     1250   1250  26849  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/cs_addr_1  datapathcell7   4992   6242  29365  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/clock                    datapathcell7       0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer_1:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 30149p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -6060
------------------------------------------------   ----- 
End-of-path required time (ps)                     35607

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5458
-------------------------------------   ---- 
End-of-path arrival time (ps)           5458
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                      model name     delay     AT  slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q             macrocell33     1250   1250  26849  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/cs_addr_1  datapathcell6   4208   5458  30149  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:capture_last\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_4
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 30601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:capture_last\/q           macrocell28   1250   1250  27071  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_4  macrocell31   6305   7555  30601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_5
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 30780p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7377
-------------------------------------   ---- 
End-of-path arrival time (ps)           7377
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q        macrocell33   1250   1250  26849  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_5  macrocell32   6127   7377  30780  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_5
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 30796p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7361
-------------------------------------   ---- 
End-of-path arrival time (ps)           7361
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q           macrocell33   1250   1250  26849  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_5  macrocell30   6111   7361  30796  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:timer_enable\/main_5
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 31455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  25608  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_5      macrocell33     3202   6702  31455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer_1:TimerUDB:trig_disable\/main_4
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 31455p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6702
-------------------------------------   ---- 
End-of-path arrival time (ps)           6702
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u0\/clock                    datapathcell6       0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sT16:timerdp:u0\/z0       datapathcell6    760    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell7      0    760  25608  RISE       1
\Timer_1:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell7   2740   3500  25608  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_4      macrocell34     3202   6702  31455  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:capture_last\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 31508p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6649
-------------------------------------   ---- 
End-of-path arrival time (ps)           6649
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:capture_last\/q        macrocell28   1250   1250  27071  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_4  macrocell32   5399   6649  31508  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:capture_last\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_4
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 31524p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6632
-------------------------------------   ---- 
End-of-path arrival time (ps)           6632
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capture_last\/clock_0                     macrocell28         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:capture_last\/q           macrocell28   1250   1250  27071  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_4  macrocell30   5382   6632  31524  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_0
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 31657p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26   1250   1250  20366  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_0         macrocell31   5249   6499  31657  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:timer_enable\/main_3
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 31917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q       macrocell33   1250   1250  26849  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_3  macrocell33   4990   6240  31917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:timer_enable\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_2
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 31917p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6240
-------------------------------------   ---- 
End-of-path arrival time (ps)           6240
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:timer_enable\/q       macrocell33   1250   1250  26849  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_2  macrocell34   4990   6240  31917  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_7
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32198p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5959
-------------------------------------   ---- 
End-of-path arrival time (ps)           5959
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q    macrocell31   1250   1250  32198  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_7  macrocell32   4709   5959  32198  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 32574p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5582
-------------------------------------   ---- 
End-of-path arrival time (ps)           5582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26   1250   1250  20366  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_0            macrocell32   4332   5582  32574  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_0
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32583p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26   1250   1250  20366  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_0         macrocell30   4324   5574  32583  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_7
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 32751p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5406
-------------------------------------   ---- 
End-of-path arrival time (ps)           5406
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q       macrocell31   1250   1250  32198  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_7  macrocell30   4156   5406  32751  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_6
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33350p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4806
-------------------------------------   ---- 
End-of-path arrival time (ps)           4806
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q       macrocell30   1250   1250  33350  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_6  macrocell31   3556   4806  33350  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_3
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33406p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4751
-------------------------------------   ---- 
End-of-path arrival time (ps)           4751
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33406  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_3             macrocell31    3541   4751  33406  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 33408p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4749
-------------------------------------   ---- 
End-of-path arrival time (ps)           4749
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33408  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_2             macrocell31    3539   4749  33408  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:timer_enable\/main_2
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 33554p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4603
-------------------------------------   ---- 
End-of-path arrival time (ps)           4603
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  33554  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_2                 macrocell33    3393   4603  33554  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:timer_enable\/main_0
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 33688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26   1250   1250  20366  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_0             macrocell33   3218   4468  33688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_0
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 33688p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                     -3510
----------------------------------------------   ----- 
End-of-path required time (ps)                   38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4468
-------------------------------------   ---- 
End-of-path arrival time (ps)           4468
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name   delay     AT  slack  edge  Fanout
-------------------------------------------------  -----------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26   1250   1250  20366  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_0             macrocell34   3218   4468  33688  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:run_mode\/q
Path End       : \Timer_1:TimerUDB:timer_enable\/main_4
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 33695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:run_mode\/q           macrocell29   1250   1250  31938  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_4  macrocell33   3212   4462  33695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:run_mode\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_3
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 33695p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4462
-------------------------------------   ---- 
End-of-path arrival time (ps)           4462
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                         macrocell29         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:run_mode\/q           macrocell29   1250   1250  31938  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_3  macrocell34   3212   4462  33695  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_6
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 33988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4169
-------------------------------------   ---- 
End-of-path arrival time (ps)           4169
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                 model name   delay     AT  slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q    macrocell30   1250   1250  33350  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_6  macrocell32   2919   4169  33988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_1\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_6
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 33988p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4168
-------------------------------------   ---- 
End-of-path arrival time (ps)           4168
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:int_capt_count_1\/q       macrocell30   1250   1250  33350  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_6  macrocell30   2918   4168  33988  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer_1:TimerUDB:run_mode\/main_0
Capture Clock  : \Timer_1:TimerUDB:run_mode\/clock_0
Path slack     : 34296p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell5   1210   1210  33554  RISE       1
\Timer_1:TimerUDB:run_mode\/main_0                     macrocell29    2651   3861  34296  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:run_mode\/clock_0                         macrocell29         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34321p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33406  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_3                macrocell32    2626   3836  34321  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer_1:TimerUDB:capt_int_temp\/clock_0
Path slack     : 34322p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3834
-------------------------------------   ---- 
End-of-path arrival time (ps)           3834
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33408  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/main_2                macrocell32    2624   3834  34322  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_3
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34331p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3826
-------------------------------------   ---- 
End-of-path arrival time (ps)           3826
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell5   1210   1210  33406  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_3             macrocell30    2616   3826  34331  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer_1:TimerUDB:int_capt_count_1\/main_2
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_1\/clock_0
Path slack     : 34333p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3824
-------------------------------------   ---- 
End-of-path arrival time (ps)           3824
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock           controlcell5        0      0  RISE       1

Data path
pin name                                               model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell5   1210   1210  33408  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/main_2             macrocell30    2614   3824  34333  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_1\/clock_0                 macrocell30         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:int_capt_count_0\/q
Path End       : \Timer_1:TimerUDB:int_capt_count_0\/main_7
Capture Clock  : \Timer_1:TimerUDB:int_capt_count_0\/clock_0
Path slack     : 34599p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1

Data path
pin name                                    model name   delay     AT  slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:int_capt_count_0\/q       macrocell31   1250   1250  32198  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/main_7  macrocell31   2308   3558  34599  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:int_capt_count_0\/clock_0                 macrocell31         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_disable\/q
Path End       : \Timer_1:TimerUDB:timer_enable\/main_6
Capture Clock  : \Timer_1:TimerUDB:timer_enable\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:trig_disable\/q       macrocell34   1250   1250  34601  RISE       1
\Timer_1:TimerUDB:timer_enable\/main_6  macrocell33   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:timer_enable\/clock_0                     macrocell33         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:trig_disable\/q
Path End       : \Timer_1:TimerUDB:trig_disable\/main_5
Capture Clock  : \Timer_1:TimerUDB:trig_disable\/clock_0
Path slack     : 34601p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                       -3510
------------------------------------------------   ----- 
End-of-path required time (ps)                     38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                     macrocell34         0      0  RISE       1

Data path
pin name                                model name   delay     AT  slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:trig_disable\/q       macrocell34   1250   1250  34601  RISE       1
\Timer_1:TimerUDB:trig_disable\/main_5  macrocell34   2305   3555  34601  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:trig_disable\/clock_0                     macrocell34         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/reset
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 36136p

Capture Clock Arrival Time                           0
+ Clock path delay                                   0
+ Cycle adjust (Clock_6:R#1 vs. CyBUS_CLK:R#2)   41667
- Recovery time                                      0
----------------------------------------------   ----- 
End-of-path required time (ps)                   41667

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5530
-------------------------------------   ---- 
End-of-path arrival time (ps)           5530
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                           model name    delay     AT  slack  edge  Fanout
-------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q  macrocell26    1250   1250  20366  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/reset             statusicell5   4280   5530  36136  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer_1:TimerUDB:capt_int_temp\/q
Path End       : \Timer_1:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer_1:TimerUDB:rstSts:stsreg\/clock
Path slack     : 37603p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (CyBUS_CLK:R#1 vs. CyBUS_CLK:R#2)   41667
- Setup time                                        -500
------------------------------------------------   ----- 
End-of-path required time (ps)                     41167

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:capt_int_temp\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                   model name    delay     AT  slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  -----  ----  ------
\Timer_1:TimerUDB:capt_int_temp\/q         macrocell32    1250   1250  37603  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/status_1  statusicell5   2313   3563  37603  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
\Timer_1:TimerUDB:rstSts:stsreg\/clock                      statusicell5        0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_0
Capture Clock  : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 65219p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12055
-------------------------------------   ----- 
End-of-path arrival time (ps)           12055
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb    datapathcell5   2290   2290  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:reload\/main_0               macrocell5      4113   6403  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:reload\/q                    macrocell5      3350   9753  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_0  datapathcell5   2302  12055  65219  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7
Path End       : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_1
Capture Clock  : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock
Path slack     : 66886p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -6060
--------------------------------------------   ----- 
End-of-path required time (ps)                 77273

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10387
-------------------------------------   ----- 
End-of-path arrival time (ps)           10387
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sCTRLReg:ctrlreg\/clock  controlcell4        0      0  RISE       1

Data path
pin name                                                        model name     delay     AT  slack  edge  Fanout
--------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:sCTRLReg:ctrlreg\/control_7  controlcell4    1210   1210  66886  RISE       1
\Composite_Sync_Counter:CounterUDB:count_enable\/main_0         macrocell8      2922   4132  66886  RISE       1
\Composite_Sync_Counter:CounterUDB:count_enable\/q              macrocell8      3350   7482  66886  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/cs_addr_1  datapathcell5   2905  10387  66886  RISE       1

Capture Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:prevCompare\/q
Path End       : \Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/status_0
Capture Clock  : \Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71000p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11833
-------------------------------------   ----- 
End-of-path arrival time (ps)           11833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1

Data path
pin name                                                     model name    delay     AT  slack  edge  Fanout
-----------------------------------------------------------  ------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:prevCompare\/q            macrocell26    1250   1250  71000  RISE       1
\Composite_Sync_Counter:CounterUDB:status_0\/main_1          macrocell6     4324   5574  71000  RISE       1
\Composite_Sync_Counter:CounterUDB:status_0\/q               macrocell6     3350   8924  71000  RISE       1
\Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/status_0  statusicell4   2909  11833  71000  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/clock   statusicell4        0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/status_3
Capture Clock  : \Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 71605p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11228
-------------------------------------   ----- 
End-of-path arrival time (ps)           11228
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:status_3\/main_0           macrocell7      3261   5551  71605  RISE       1
\Composite_Sync_Counter:CounterUDB:status_3\/q                macrocell7      3350   8901  71605  RISE       1
\Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/status_3   statusicell4    2328  11228  71605  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/clock   statusicell4        0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/ce1_comb
Path End       : \Composite_Sync_Counter:CounterUDB:prevCompare\/main_0
Capture Clock  : \Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0
Path slack     : 72817p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7007
-------------------------------------   ---- 
End-of-path arrival time (ps)           7007
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                       model name     delay     AT  slack  edge  Fanout
-------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/ce1_comb  datapathcell5   2430   2430  71233  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/main_0         macrocell26     4577   7007  72817  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:prevCompare\/clock_0    macrocell26         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Composite_Sync_Counter:CounterUDB:underflow_reg_i\/main_0
Capture Clock  : \Composite_Sync_Counter:CounterUDB:underflow_reg_i\/clock_0
Path slack     : 73421p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                   -3510
--------------------------------------------   ----- 
End-of-path required time (ps)                 79823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6403
-------------------------------------   ---- 
End-of-path arrival time (ps)           6403
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:underflow_reg_i\/main_0    macrocell25     4113   6403  73421  RISE       1

Capture Clock Path
pin name                                                     model name      delay     AT  edge  Fanout
-----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                        clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:underflow_reg_i\/clock_0  macrocell25         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb
Path End       : \Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/status_1
Capture Clock  : \Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/clock
Path slack     : 75861p

Capture Clock Arrival Time                         0
+ Clock path delay                                 0
+ Cycle adjust (Clock_6:R#1 vs. Clock_6:R#2)   83333
- Setup time                                    -500
--------------------------------------------   ----- 
End-of-path required time (ps)                 82833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6972
-------------------------------------   ---- 
End-of-path arrival time (ps)           6972
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                       clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/clock  datapathcell5       0      0  RISE       1

Data path
pin name                                                      model name     delay     AT  slack  edge  Fanout
------------------------------------------------------------  -------------  -----  -----  -----  ----  ------
\Composite_Sync_Counter:CounterUDB:sC8:counterdp:u0\/z0_comb  datapathcell5   2290   2290  65219  RISE       1
\Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/status_1   statusicell4    4682   6972  75861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Composite_Sync_Counter:CounterUDB:sSTSReg:stsreg\/clock   statusicell4        0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987072p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12428
-------------------------------------   ----- 
End-of-path arrival time (ps)           12428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell1   2290   2290  9987072  RISE       1
\PWM:PWMUDB:status_2\/main_1          macrocell1      2598   4888  9987072  RISE       1
\PWM:PWMUDB:status_2\/q               macrocell1      3350   8238  9987072  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_2  statusicell1    4190  12428  9987072  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Steering:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \PWM_Steering:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9987411p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12089
-------------------------------------   ----- 
End-of-path arrival time (ps)           12089
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  9987411  RISE       1
\PWM_Steering:PWMUDB:status_2\/main_1          macrocell4      4131   6421  9987411  RISE       1
\PWM_Steering:PWMUDB:status_2\/q               macrocell4      3350   9771  9987411  RISE       1
\PWM_Steering:PWMUDB:genblk8:stsreg\/status_2  statusicell3    2318  12089  9987411  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:genblk8:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:runmode_enable\/q
Path End       : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9988560p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -6060
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5380
-------------------------------------   ---- 
End-of-path arrival time (ps)           5380
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:runmode_enable\/q        macrocell21     1250   1250  9988560  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   4130   5380  9988560  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989011p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -6060
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4929
-------------------------------------   ---- 
End-of-path arrival time (ps)           4929
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  9987411  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   2639   4929  9989011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989071p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4869
-------------------------------------   ---- 
End-of-path arrival time (ps)           4869
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell1   2290   2290  9987072  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell1   2579   4869  9989071  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : \PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \PWM:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 9989884p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -6060
--------------------------------------------   -------- 
End-of-path required time (ps)                  9993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4056
-------------------------------------   ---- 
End-of-path arrival time (ps)           4056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                             model name     delay     AT    slack  edge  Fanout
-----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q        macrocell13     1250   1250  9987932  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell1   2806   4056  9989884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Steering:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:prevCompare1\/clock_0
Path slack     : 9990181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  9990181  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/main_0    macrocell22     3799   6309  9990181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/clock_0                 macrocell22         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM_Steering:PWMUDB:status_0\/main_1
Capture Clock  : \PWM_Steering:PWMUDB:status_0\/clock_0
Path slack     : 9990181p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6309
-------------------------------------   ---- 
End-of-path arrival time (ps)           6309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  9990181  RISE       1
\PWM_Steering:PWMUDB:status_0\/main_1        macrocell23     3799   6309  9990181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_137/main_1
Capture Clock  : Net_137/clock_0
Path slack     : 9991089p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5401
-------------------------------------   ---- 
End-of-path arrival time (ps)           5401
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/clock                   datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  9990181  RISE       1
Net_137/main_1                               macrocell24     2891   5401  9991089  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_137/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:prevCompare1\/main_0
Capture Clock  : \PWM:PWMUDB:prevCompare1\/clock_0
Path slack     : 9991373p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991373  RISE       1
\PWM:PWMUDB:prevCompare1\/main_0    macrocell14     2607   5117  9991373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell14         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_5/main_1
Capture Clock  : Net_5/clock_0
Path slack     : 9991373p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5117
-------------------------------------   ---- 
End-of-path arrival time (ps)           5117
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991373  RISE       1
Net_5/main_1                        macrocell16     2607   5117  9991373  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5/clock_0                                              macrocell16         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \PWM:PWMUDB:status_0\/main_1
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9991387p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5103
-------------------------------------   ---- 
End-of-path arrival time (ps)           5103
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:sP8:pwmdp:u0\/clock                            datapathcell1       0      0  RISE       1

Data path
pin name                            model name     delay     AT    slack  edge  Fanout
----------------------------------  -------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell1   2510   2510  9991373  RISE       1
\PWM:PWMUDB:status_0\/main_1        macrocell15     2593   5103  9991387  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:runmode_enable\/q
Path End       : Net_137/main_0
Capture Clock  : Net_137/clock_0
Path slack     : 9992018p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4472
-------------------------------------   ---- 
End-of-path arrival time (ps)           4472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell21         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:runmode_enable\/q  macrocell21   1250   1250  9988560  RISE       1
Net_137/main_0                          macrocell24   3222   4472  9992018  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_137/clock_0                                            macrocell24         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:runmode_enable\/q
Path End       : Net_5/main_0
Capture Clock  : Net_5/clock_0
Path slack     : 9992462p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell13         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:runmode_enable\/q  macrocell13   1250   1250  9987932  RISE       1
Net_5/main_0                   macrocell16   2778   4028  9992462  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_5/clock_0                                              macrocell16         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:prevCompare1\/q
Path End       : \PWM:PWMUDB:status_0\/main_0
Capture Clock  : \PWM:PWMUDB:status_0\/clock_0
Path slack     : 9992938p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3552
-------------------------------------   ---- 
End-of-path arrival time (ps)           3552
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:prevCompare1\/clock_0                          macrocell14         0      0  RISE       1

Data path
pin name                      model name   delay     AT    slack  edge  Fanout
----------------------------  -----------  -----  -----  -------  ----  ------
\PWM:PWMUDB:prevCompare1\/q   macrocell14   1250   1250  9992938  RISE       1
\PWM:PWMUDB:status_0\/main_0  macrocell15   2302   3552  9992938  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell15         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:prevCompare1\/q
Path End       : \PWM_Steering:PWMUDB:status_0\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:status_0\/clock_0
Path slack     : 9992946p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:prevCompare1\/clock_0                 macrocell22         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:prevCompare1\/q   macrocell22   1250   1250  9992946  RISE       1
\PWM_Steering:PWMUDB:status_0\/main_0  macrocell23   2294   3544  9992946  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell23         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                      -3510
--------------------------------------------   -------- 
End-of-path required time (ps)                  9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk1:ctrlreg\/clock                         controlcell1        0      0  RISE       1

Data path
pin name                                model name    delay     AT    slack  edge  Fanout
--------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  9992966  RISE       1
\PWM:PWMUDB:runmode_enable\/main_0      macrocell13    2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:runmode_enable\/clock_0                        macrocell13         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \PWM_Steering:PWMUDB:runmode_enable\/main_0
Capture Clock  : \PWM_Steering:PWMUDB:runmode_enable\/clock_0
Path slack     : 9992966p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                    -3510
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:genblk1:ctrlreg\/clock                controlcell3        0      0  RISE       1

Data path
pin name                                         model name    delay     AT    slack  edge  Fanout
-----------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  9992966  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/main_0      macrocell21    2314   3524  9992966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:runmode_enable\/clock_0               macrocell21         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM_Steering:PWMUDB:status_0\/q
Path End       : \PWM_Steering:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM_Steering:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995935p

Capture Clock Arrival Time                                          0
+ Clock path delay                                                  0
+ Cycle adjust (Clock_Steering:R#1 vs. Clock_Steering:R#2)   10000000
- Setup time                                                     -500
----------------------------------------------------------   -------- 
End-of-path required time (ps)                                9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3565
-------------------------------------   ---- 
End-of-path arrival time (ps)           3565
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:status_0\/clock_0                     macrocell23         0      0  RISE       1

Data path
pin name                                       model name    delay     AT    slack  edge  Fanout
---------------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM_Steering:PWMUDB:status_0\/q               macrocell23    1250   1250  9995935  RISE       1
\PWM_Steering:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2315   3565  9995935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\PWM_Steering:PWMUDB:genblk8:stsreg\/clock                 statusicell3        0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \PWM:PWMUDB:status_0\/q
Path End       : \PWM:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \PWM:PWMUDB:genblk8:stsreg\/clock
Path slack     : 9995942p

Capture Clock Arrival Time                            0
+ Clock path delay                                    0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   10000000
- Setup time                                       -500
--------------------------------------------   -------- 
End-of-path required time (ps)                  9999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3558
-------------------------------------   ---- 
End-of-path arrival time (ps)           3558
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:status_0\/clock_0                              macrocell15         0      0  RISE       1

Data path
pin name                              model name    delay     AT    slack  edge  Fanout
------------------------------------  ------------  -----  -----  -------  ----  ------
\PWM:PWMUDB:status_0\/q               macrocell15    1250   1250  9995942  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/status_0  statusicell1   2308   3558  9995942  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\PWM:PWMUDB:genblk8:stsreg\/clock                          statusicell1        0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:capt_int_temp\/main_0
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99981802p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14688
-------------------------------------   ----- 
End-of-path arrival time (ps)           14688
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3888   5098  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8448  99981802  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_0                macrocell20    6240  14688  99981802  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/f0_load
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99982186p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14684
-------------------------------------   ----- 
End-of-path arrival time (ps)           14684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3888   5098  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8448  99981802  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/f0_load             datapathcell2   6236  14684  99982186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/f0_load
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99982311p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3130
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996870

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14559
-------------------------------------   ----- 
End-of-path arrival time (ps)           14559
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2      3888   5098  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell2      3350   8448  99981802  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/f0_load             datapathcell3   6111  14559  99982311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN2_0/main_0
Capture Clock  : MODIN2_0/clock_0
Path slack     : 99982493p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13997
-------------------------------------   ----- 
End-of-path arrival time (ps)           13997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3888   5098  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8448  99981802  RISE       1
MODIN2_0/main_0                                      macrocell19    5549  13997  99982493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/ci
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99984209p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -4230
--------------------------------------------   --------- 
End-of-path required time (ps)                  99995770

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11561
-------------------------------------   ----- 
End-of-path arrival time (ps)           11561
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2    760    760  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0    760  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2740   3500  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   2931   6431  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/co_msb     datapathcell2   5130  11561  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/ci         datapathcell3      0  11561  99984209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : MODIN2_1/main_0
Capture Clock  : MODIN2_1/clock_0
Path slack     : 99985420p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11070
-------------------------------------   ----- 
End-of-path arrival time (ps)           11070
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2   1210   1210  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/main_1               macrocell2     3888   5098  99981802  RISE       1
\Timer:TimerUDB:capt_fifo_load\/q                    macrocell2     3350   8448  99981802  RISE       1
MODIN2_1/main_0                                      macrocell18    2622  11070  99985420  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99987243p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12257
-------------------------------------   ----- 
End-of-path arrival time (ps)           12257
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                  model name     delay     AT     slack  edge  Fanout
----------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0       datapathcell2    760    760  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i      datapathcell3      0    760  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb  datapathcell3   2740   3500  99984209  RISE       1
\Timer:TimerUDB:status_tc\/main_1         macrocell3      3096   6596  99987243  RISE       1
\Timer:TimerUDB:status_tc\/q              macrocell3      3350   9946  99987243  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_0   statusicell2    2311  12257  99987243  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99987362p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6578
-------------------------------------   ---- 
End-of-path arrival time (ps)           6578
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2    760    760  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0    760  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2740   3500  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_0  datapathcell3   3078   6578  99987362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sT16:timerdp:u0\/z0
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99987509p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6431
-------------------------------------   ---- 
End-of-path arrival time (ps)           6431
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1

Data path
pin name                                    model name     delay     AT     slack  edge  Fanout
------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sT16:timerdp:u0\/z0         datapathcell2    760    760  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0i        datapathcell3      0    760  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/z0_comb    datapathcell3   2740   3500  99984209  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_0  datapathcell2   2931   6431  99987509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u1\/clock
Path slack     : 99989649p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4291
-------------------------------------   ---- 
End-of-path arrival time (ps)           4291
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99981802  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/cs_addr_1           datapathcell3   3081   4291  99989649  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u1\/clock                     datapathcell3       0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1
Capture Clock  : \Timer:TimerUDB:sT16:timerdp:u0\/clock
Path slack     : 99989766p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -6060
--------------------------------------------   --------- 
End-of-path required time (ps)                  99993940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4174
-------------------------------------   ---- 
End-of-path arrival time (ps)           4174
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name     delay     AT     slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell2    1210   1210  99981802  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/cs_addr_1           datapathcell2   2964   4174  99989766  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sT16:timerdp:u0\/clock                     datapathcell2       0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_1/main_3
Capture Clock  : MODIN2_1/clock_0
Path slack     : 99991559p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4931
-------------------------------------   ---- 
End-of-path arrival time (ps)           4931
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  99991559  RISE       1
MODIN2_1/main_3                                      macrocell18    3721   4931  99991559  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_1/main_2
Capture Clock  : MODIN2_1/clock_0
Path slack     : 99991719p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4771
-------------------------------------   ---- 
End-of-path arrival time (ps)           4771
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell19   1250   1250  99991719  RISE       1
MODIN2_1/main_2  macrocell18   3521   4771  99991719  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_1/main_4
Capture Clock  : MODIN2_1/clock_0
Path slack     : 99991734p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4756
-------------------------------------   ---- 
End-of-path arrival time (ps)           4756
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  99991734  RISE       1
MODIN2_1/main_4                                      macrocell18    3546   4756  99991734  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_0/main_1
Capture Clock  : MODIN2_0/clock_0
Path slack     : 99991872p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4618
-------------------------------------   ---- 
End-of-path arrival time (ps)           4618
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell18   1250   1250  99991872  RISE       1
MODIN2_0/main_1  macrocell19   3368   4618  99991872  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : \Timer:TimerUDB:capt_int_temp\/main_1
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99991885p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4605
-------------------------------------   ---- 
End-of-path arrival time (ps)           4605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q                             macrocell18   1250   1250  99991872  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_1  macrocell20   3355   4605  99991885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : MODIN2_0/main_3
Capture Clock  : MODIN2_0/clock_0
Path slack     : 99992481p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4009
-------------------------------------   ---- 
End-of-path arrival time (ps)           4009
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  99991559  RISE       1
MODIN2_0/main_3                                      macrocell19    2799   4009  99992481  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1
Path End       : \Timer:TimerUDB:capt_int_temp\/main_3
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99992485p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4005
-------------------------------------   ---- 
End-of-path arrival time (ps)           4005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_1  controlcell2   1210   1210  99991559  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_3                macrocell20    2795   4005  99992485  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : \Timer:TimerUDB:capt_int_temp\/main_2
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name                               model name   delay     AT     slack  edge  Fanout
-------------------------------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q                             macrocell19   1250   1250  99991719  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_2  macrocell20   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_0/q
Path End       : MODIN2_0/main_2
Capture Clock  : MODIN2_0/clock_0
Path slack     : 99992645p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell19         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_0/q       macrocell19   1250   1250  99991719  RISE       1
MODIN2_0/main_2  macrocell19   2595   3845  99992645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : \Timer:TimerUDB:capt_int_temp\/main_4
Capture Clock  : \Timer:TimerUDB:capt_int_temp\/clock_0
Path slack     : 99992659p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  99991734  RISE       1
\Timer:TimerUDB:capt_int_temp\/main_4                macrocell20    2621   3831  99992659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell20         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0
Path End       : MODIN2_0/main_4
Capture Clock  : MODIN2_0/clock_0
Path slack     : 99992672p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3818
-------------------------------------   ---- 
End-of-path arrival time (ps)           3818
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock            controlcell2        0      0  RISE       1

Data path
pin name                                             model name    delay     AT     slack  edge  Fanout
---------------------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_0  controlcell2   1210   1210  99991734  RISE       1
MODIN2_0/main_4                                      macrocell19    2608   3818  99992672  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_0/clock_0                                           macrocell19         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN2_1/q
Path End       : MODIN2_1/main_1
Capture Clock  : MODIN2_1/clock_0
Path slack     : 99992947p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                       -3510
--------------------------------------------   --------- 
End-of-path required time (ps)                  99996490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3543
-------------------------------------   ---- 
End-of-path arrival time (ps)           3543
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell18         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN2_1/q       macrocell18   1250   1250  99991872  RISE       1
MODIN2_1/main_1  macrocell18   2293   3543  99992947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN2_1/clock_0                                           macrocell18         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Timer:TimerUDB:capt_int_temp\/q
Path End       : \Timer:TimerUDB:rstSts:stsreg\/status_1
Capture Clock  : \Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 99995937p

Capture Clock Arrival Time                             0
+ Clock path delay                                     0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   100000000
- Setup time                                        -500
--------------------------------------------   --------- 
End-of-path required time (ps)                  99999500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3563
-------------------------------------   ---- 
End-of-path arrival time (ps)           3563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:capt_int_temp\/clock_0                     macrocell20         0      0  RISE       1

Data path
pin name                                 model name    delay     AT     slack  edge  Fanout
---------------------------------------  ------------  -----  -----  --------  ----  ------
\Timer:TimerUDB:capt_int_temp\/q         macrocell20    1250   1250  99995937  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/status_1  statusicell2   2313   3563  99995937  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\Timer:TimerUDB:rstSts:stsreg\/clock                       statusicell2        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

