<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="http://www.clifford.at/yosys/" target="_blank">yosys-sv</a></h3>
<pre class="test-passed">
description: Tests imported from utd-sv
rc: 0 (means success: 1)
tags: utd-sv
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/utd-sv
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v</a>
defines: 
time_elapsed: 0.065s
ram usage: 12748 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmpml1jyum2/run.sh
+ cat /tmpfs/tmp/tmpml1jyum2/scr.ys
read_verilog -sv  -I /tmpfs/src/github/sv-tests/third_party/tests/utd-sv  <a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v</a>
+ antmicro-yosys -Q -T /tmpfs/tmp/tmpml1jyum2/scr.ys

-- Executing script file `/tmpfs/tmp/tmpml1jyum2/scr.ys&#39; --

1. Executing Verilog-2005 frontend: <a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v</a>
Parsing SystemVerilog input from `<a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v</a>&#39; to AST representation.
Warning: Found one of those horrible `(synopsys|synthesis) translate_off&#39; comments.
Yosys does support them but it is recommended to use `ifdef constructs instead!
Generating RTLIL representation for module `\sctag_wbctl&#39;.
<a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html#l-274" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v:274</a>: Warning: Identifier `\arbctl_wbctl_inst_vld_c3&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html#l-281" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v:281</a>: Warning: Identifier `\arbdp_inst_fb_c3&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html#l-288" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v:288</a>: Warning: Identifier `\arbctl_wbctl_hit_off_c2&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html#l-368" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v:368</a>: Warning: Identifier `\l2_bypass_mode_on_d1&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html#l-385" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v:385</a>: Warning: Identifier `\wbtag_write_we_c5&#39; is implicitly declared.
<a href="../../../../third_party/tests/utd-sv/sctag_wbctl.v.html#l-391" target="file-frame">third_party/tests/utd-sv/sctag_wbctl.v:391</a>: Warning: Identifier `\wbtag_write_we_c6&#39; is implicitly declared.
Successfully finished Verilog frontend.

</pre>
</body>