
19. Printing statistics.

=== rr_6x6_15 ===

   Number of wires:                 16
   Number of wire bits:             86
   Number of public wires:          16
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_5                          1
     NR_5_1                          1
     NR_5_5                          1
     customAdder5_0                  1
     customAdder6_0                  1

   Area for cell type \NR_5_5 is unknown!
   Area for cell type \NR_1_5 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_5_1 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \customAdder6_0 is unknown!

=== rr_8x8_11 ===

   Number of wires:                 16
   Number of wire bits:            122
   Number of public wires:          16
   Number of public wire bits:     122
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_6                          1
     NR_6_2                          1
     customAdder10_1                 1
     customAdder8_0                  1
     rr_6x6_15                       1

   Area for cell type \NR_6_2 is unknown!
   Area for cell type \NR_2_6 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder10_1 is unknown!
   Area for cell type \customAdder8_0 is unknown!
   Area for cell type \rr_6x6_15 is unknown!

=== rr_6x6_3 ===

   Number of wires:                 16
   Number of wire bits:             86
   Number of public wires:          16
   Number of public wire bits:      86
   Number of ports:                  3
   Number of port bits:             24
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_1_1                          1
     NR_1_5                          1
     NR_5_1                          1
     NR_5_5                          1
     customAdder5_0                  1
     customAdder6_0                  1

   Area for cell type \NR_5_5 is unknown!
   Area for cell type \NR_1_5 is unknown!
   Area for cell type \NR_1_1 is unknown!
   Area for cell type \NR_5_1 is unknown!
   Area for cell type \customAdder5_0 is unknown!
   Area for cell type \customAdder6_0 is unknown!

=== rr_8x8_2 ===

   Number of wires:                 16
   Number of wire bits:            122
   Number of public wires:          16
   Number of public wire bits:     122
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_2_2                          1
     NR_2_6                          1
     NR_6_2                          1
     customAdder14_5                 1
     customAdder8_0                  1
     rr_6x6_3                        1

   Area for cell type \NR_6_2 is unknown!
   Area for cell type \NR_2_6 is unknown!
   Area for cell type \NR_2_2 is unknown!
   Area for cell type \customAdder8_0 is unknown!
   Area for cell type \customAdder14_5 is unknown!
   Area for cell type \rr_6x6_3 is unknown!

=== multiplier16bit_18 ===

   Number of wires:                 16
   Number of wire bits:            242
   Number of public wires:          16
   Number of public wire bits:     242
   Number of ports:                  3
   Number of port bits:             64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     NR_8_8                          2
     customAdder16_0                 1
     customAdder24_7                 1
     rr_8x8_11                       1
     rr_8x8_2                        1

   Area for cell type \NR_8_8 is unknown!
   Area for cell type \customAdder16_0 is unknown!
   Area for cell type \customAdder24_7 is unknown!
   Area for cell type \rr_8x8_2 is unknown!
   Area for cell type \rr_8x8_11 is unknown!

=== unsignedBrentKungAdder14bit ===

   Number of wires:                 73
   Number of wire bits:            113
   Number of public wires:          73
   Number of public wire bits:     113
   Number of ports:                  3
   Number of port bits:             43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     BitwisePG                      14
     BlackCell                       8
     GrayCell                       13
     XorGate                        13

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== XorGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\XorGate': 0.131220
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder6_0 ===

   Number of wires:                  3
   Number of wire bits:             19
   Number of public wires:           3
   Number of public wire bits:      19
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder6bit      1

   Area for cell type \unsignedBrentKungAdder6bit is unknown!

=== GrayCell ===

   Number of wires:                  5
   Number of wire bits:              5
   Number of public wires:           5
   Number of public wire bits:       5
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\GrayCell': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== BlackCell ===

   Number of wires:                  6
   Number of wire bits:              6
   Number of public wires:           6
   Number of public wire bits:       6
   Number of ports:                  6
   Number of port bits:              6
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     AO21x1_ASAP7_75t_R              1

   Chip area for module '\BlackCell': 0.174960
     of which used for sequential elements: 0.000000 (0.00%)

=== BitwisePG ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\BitwisePG': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder10_1 ===

   Number of wires:                  3
   Number of wire bits:             30
   Number of public wires:           3
   Number of public wire bits:      30
   Number of ports:                  3
   Number of port bits:             30
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder10bit      1

   Area for cell type \unsignedBrentKungAdder10bit is unknown!

=== unsignedBrentKungAdder6bit ===

   Number of wires:                 29
   Number of wire bits:             45
   Number of public wires:          29
   Number of public wire bits:      45
   Number of ports:                  3
   Number of port bits:             19
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     BitwisePG                       6
     BlackCell                       2
     GrayCell                        5
     XorGate                         5

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder24_7 ===

   Number of wires:                  3
   Number of wire bits:             66
   Number of public wires:           3
   Number of public wire bits:      66
   Number of ports:                  3
   Number of port bits:             66
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder24bit      1

   Area for cell type \unsignedBrentKungAdder24bit is unknown!

=== unsignedBrentKungAdder5bit ===

   Number of wires:                 23
   Number of wire bits:             36
   Number of public wires:          23
   Number of public wire bits:      36
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     BitwisePG                       5
     BlackCell                       1
     GrayCell                        4
     XorGate                         4

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder16_0 ===

   Number of wires:                  3
   Number of wire bits:             49
   Number of public wires:           3
   Number of public wire bits:      49
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder16bit      1

   Area for cell type \unsignedBrentKungAdder16bit is unknown!

=== unsignedBrentKungAdder8bit ===

   Number of wires:                 41
   Number of wire bits:             63
   Number of public wires:          41
   Number of public wire bits:      63
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     BitwisePG                       8
     BlackCell                       4
     GrayCell                        7
     XorGate                         7

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_2_2 ===

   Number of wires:                  7
   Number of wire bits:             12
   Number of public wires:           7
   Number of public wire bits:      12
   Number of ports:                  3
   Number of port bits:              8
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AndGate                         4
     unsignedBrentKungAdder1bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder1bit is unknown!

=== AndGate ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\AndGate': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder24bit ===

   Number of wires:                133
   Number of wire bits:            203
   Number of public wires:         133
   Number of public wire bits:     203
   Number of ports:                  3
   Number of port bits:             73
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 88
     BitwisePG                      24
     BlackCell                      18
     GrayCell                       23
     XorGate                        23

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== NR_1_1 ===

   Number of wires:                  3
   Number of wire bits:              3
   Number of public wires:           3
   Number of public wire bits:       3
   Number of ports:                  3
   Number of port bits:              3
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     AND2x2_ASAP7_75t_R              1

   Chip area for module '\NR_1_1': 0.087480
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_1_5 ===

   Number of wires:                  3
   Number of wire bits:             11
   Number of public wires:           3
   Number of public wire bits:      11
   Number of ports:                  3
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AND2x2_ASAP7_75t_R              5

   Chip area for module '\NR_1_5': 0.437400
     of which used for sequential elements: 0.000000 (0.00%)

=== customAdder8_0 ===

   Number of wires:                  3
   Number of wire bits:             25
   Number of public wires:           3
   Number of public wire bits:      25
   Number of ports:                  3
   Number of port bits:             25
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder8bit      1

   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== NR_2_6 ===

   Number of wires:                 15
   Number of wire bits:             28
   Number of public wires:          15
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     AndGate                        12
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== HalfAdder ===

   Number of wires:                  4
   Number of wire bits:              4
   Number of public wires:           4
   Number of public wire bits:       4
   Number of ports:                  4
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\HalfAdder': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_5 ===

   Number of wires:                 52
   Number of wire bits:             69
   Number of public wires:          52
   Number of public wire bits:      69
   Number of ports:                  3
   Number of port bits:             20
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 38
     AndGate                        25
     FullAdder                       8
     HalfAdder                       4
     unsignedBrentKungAdder8bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder8bit is unknown!

=== FullAdder ===

   Number of wires:                  7
   Number of wire bits:              7
   Number of public wires:           7
   Number of public wire bits:       7
   Number of ports:                  5
   Number of port bits:              5
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  4
     MAJx2_ASAP7_75t_R               1
     NAND3xp33_ASAP7_75t_R           1
     NOR3xp33_ASAP7_75t_R            1
     OAI21xp33_ASAP7_75t_R           1

   Chip area for module '\FullAdder': 0.349920
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_6_2 ===

   Number of wires:                 15
   Number of wire bits:             28
   Number of public wires:          15
   Number of public wire bits:      28
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 13
     AndGate                        12
     unsignedBrentKungAdder5bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== NR_8_8 ===

   Number of wires:                151
   Number of wire bits:            180
   Number of public wires:         151
   Number of public wire bits:     180
   Number of ports:                  3
   Number of port bits:             32
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                107
     AndGate                        64
     FullAdder                      35
     HalfAdder                       7
     unsignedBrentKungAdder14bit      1

   Area for cell type \AndGate is unknown!
   Area for cell type \FullAdder is unknown!
   Area for cell type \HalfAdder is unknown!
   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== unsignedBrentKungAdder16bit ===

   Number of wires:                 87
   Number of wire bits:            133
   Number of public wires:          87
   Number of public wire bits:     133
   Number of ports:                  3
   Number of port bits:             49
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     BitwisePG                      16
     BlackCell                      11
     GrayCell                       15
     XorGate                        15

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder5_0 ===

   Number of wires:                  3
   Number of wire bits:             16
   Number of public wires:           3
   Number of public wire bits:      16
   Number of ports:                  3
   Number of port bits:             16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder5bit      1

   Area for cell type \unsignedBrentKungAdder5bit is unknown!

=== unsignedBrentKungAdder1bit ===

   Number of wires:                  3
   Number of wire bits:              4
   Number of public wires:           3
   Number of public wire bits:       4
   Number of ports:                  3
   Number of port bits:              4
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     AND2x2_ASAP7_75t_R              1
     XOR2xp5_ASAP7_75t_R             1

   Chip area for module '\unsignedBrentKungAdder1bit': 0.218700
     of which used for sequential elements: 0.000000 (0.00%)

=== NR_5_1 ===

   Number of wires:                  3
   Number of wire bits:             11
   Number of public wires:           3
   Number of public wire bits:      11
   Number of ports:                  3
   Number of port bits:             11
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     AND2x2_ASAP7_75t_R              5

   Chip area for module '\NR_5_1': 0.437400
     of which used for sequential elements: 0.000000 (0.00%)

=== unsignedBrentKungAdder10bit ===

   Number of wires:                 51
   Number of wire bits:             79
   Number of public wires:          51
   Number of public wire bits:      79
   Number of ports:                  3
   Number of port bits:             31
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 33
     BitwisePG                      10
     BlackCell                       5
     GrayCell                        9
     XorGate                         9

   Area for cell type \BitwisePG is unknown!
   Area for cell type \BlackCell is unknown!
   Area for cell type \GrayCell is unknown!
   Area for cell type \XorGate is unknown!

=== customAdder14_5 ===

   Number of wires:                  3
   Number of wire bits:             38
   Number of public wires:           3
   Number of public wire bits:      38
   Number of ports:                  3
   Number of port bits:             38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     unsignedBrentKungAdder14bit      1

   Area for cell type \unsignedBrentKungAdder14bit is unknown!

=== design hierarchy ===

   multiplier16bit_18                1
     NR_8_8                          2
       AndGate                      64
       FullAdder                    35
       HalfAdder                     7
       unsignedBrentKungAdder14bit      1
         BitwisePG                  14
         BlackCell                   8
         GrayCell                   13
         XorGate                    13
     customAdder16_0                 1
       unsignedBrentKungAdder16bit      1
         BitwisePG                  16
         BlackCell                  11
         GrayCell                   15
         XorGate                    15
     customAdder24_7                 1
       unsignedBrentKungAdder24bit      1
         BitwisePG                  24
         BlackCell                  18
         GrayCell                   23
         XorGate                    23
     rr_8x8_11                       1
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       NR_2_6                        1
         AndGate                    12
         unsignedBrentKungAdder5bit      1
           BitwisePG                 5
           BlackCell                 1
           GrayCell                  4
           XorGate                   4
       NR_6_2                        1
         AndGate                    12
         unsignedBrentKungAdder5bit      1
           BitwisePG                 5
           BlackCell                 1
           GrayCell                  4
           XorGate                   4
       customAdder10_1               1
         unsignedBrentKungAdder10bit      1
           BitwisePG                10
           BlackCell                 5
           GrayCell                  9
           XorGate                   9
       customAdder8_0                1
         unsignedBrentKungAdder8bit      1
           BitwisePG                 8
           BlackCell                 4
           GrayCell                  7
           XorGate                   7
       rr_6x6_15                     1
         NR_1_1                      1
         NR_1_5                      1
         NR_5_1                      1
         NR_5_5                      1
           AndGate                  25
           FullAdder                 8
           HalfAdder                 4
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7
         customAdder5_0              1
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         customAdder6_0              1
           unsignedBrentKungAdder6bit      1
             BitwisePG               6
             BlackCell               2
             GrayCell                5
             XorGate                 5
     rr_8x8_2                        1
       NR_2_2                        1
         AndGate                     4
         unsignedBrentKungAdder1bit      1
       NR_2_6                        1
         AndGate                    12
         unsignedBrentKungAdder5bit      1
           BitwisePG                 5
           BlackCell                 1
           GrayCell                  4
           XorGate                   4
       NR_6_2                        1
         AndGate                    12
         unsignedBrentKungAdder5bit      1
           BitwisePG                 5
           BlackCell                 1
           GrayCell                  4
           XorGate                   4
       customAdder14_5               1
         unsignedBrentKungAdder14bit      1
           BitwisePG                14
           BlackCell                 8
           GrayCell                 13
           XorGate                  13
       customAdder8_0                1
         unsignedBrentKungAdder8bit      1
           BitwisePG                 8
           BlackCell                 4
           GrayCell                  7
           XorGate                   7
       rr_6x6_3                      1
         NR_1_1                      1
         NR_1_5                      1
         NR_5_1                      1
         NR_5_5                      1
           AndGate                  25
           FullAdder                 8
           HalfAdder                 4
           unsignedBrentKungAdder8bit      1
             BitwisePG               8
             BlackCell               4
             GrayCell                7
             XorGate                 7
         customAdder5_0              1
           unsignedBrentKungAdder5bit      1
             BitwisePG               5
             BlackCell               1
             GrayCell                4
             XorGate                 4
         customAdder6_0              1
           unsignedBrentKungAdder6bit      1
             BitwisePG               6
             BlackCell               2
             GrayCell                5
             XorGate                 5

   Number of wires:               5208
   Number of wire bits:           6709
   Number of public wires:        5208
   Number of public wire bits:    6709
   Number of ports:               3725
   Number of port bits:           4809
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               1444
     AND2x2_ASAP7_75t_R            530
     AO21x1_ASAP7_75t_R            232
     MAJx2_ASAP7_75t_R              86
     NAND3xp33_ASAP7_75t_R          86
     NOR3xp33_ASAP7_75t_R           86
     OAI21xp33_ASAP7_75t_R          86
     XOR2xp5_ASAP7_75t_R           338

   Chip area for top module '\multiplier16bit_18': 141.105240
     of which used for sequential elements: 0.000000 (0.00%)

Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          9.22e-05   1.04e-04   1.26e-07   1.96e-04 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  9.22e-05   1.04e-04   1.26e-07   1.96e-04 100.0%
                          47.0%      52.9%       0.1%
Startpoint: B[8] (input port clocked by clk)
Endpoint: P[31] (output port clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ input external delay
  39.64   39.64 ^ B[8] (in)
  33.51   73.16 ^ M3/M4/M4/uut4/_0_/Y (AND2x2_ASAP7_75t_R)
  23.44   96.60 ^ M3/M4/M4/uut25/_0_/Y (AND2x2_ASAP7_75t_R)
  26.87  123.46 ^ M3/M4/M4/uut29/_2_/Y (MAJx2_ASAP7_75t_R)
  25.94  149.41 v M3/M4/M4/uut29/_5_/Y (OAI21xp33_ASAP7_75t_R)
  37.99  187.40 v M3/M4/M4/uut34/_2_/Y (MAJx2_ASAP7_75t_R)
  26.89  214.29 ^ M3/M4/M4/uut34/_5_/Y (OAI21xp33_ASAP7_75t_R)
  42.41  256.70 ^ M3/M4/M4/uut37/uut4/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  29.46  286.16 ^ M3/M4/M4/uut37/uut10/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  22.46  308.62 ^ M3/M4/M4/uut37/uut15/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.80  329.42 ^ M3/M4/M4/uut37/uut18/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.62  360.04 ^ M3/M4/M4/uut37/uut25/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.10  399.14 ^ M3/M4/adder2/adder_module/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.60  424.73 ^ M3/M4/adder2/adder_module/uut7/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  24.14  448.88 ^ M3/M4/adder2/adder_module/uut9/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  33.07  481.94 ^ M3/M4/adder2/adder_module/uut16/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  39.18  521.13 ^ M3/adder2/adder_module/uut3/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  25.60  546.72 ^ M3/adder2/adder_module/uut11/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  26.46  573.18 ^ M3/adder2/adder_module/uut15/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  22.37  595.55 ^ M3/adder2/adder_module/uut21/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.26  625.81 ^ M3/adder2/adder_module/uut28/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.03  665.84 ^ adder1/adder_module/uut11/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.83  692.67 ^ adder1/adder_module/uut21/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.29  712.96 ^ adder1/adder_module/uut26/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  24.46  737.42 ^ adder1/adder_module/uut31/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17  761.59 ^ adder1/adder_module/uut34/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78  782.37 ^ adder1/adder_module/uut41/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  30.27  812.64 ^ adder1/adder_module/uut56/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  40.30  852.94 ^ adder2/adder_module/uut15/P\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
  26.84  879.78 ^ adder2/adder_module/uut31/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  20.18  899.96 ^ adder2/adder_module/uut39/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  18.72  918.68 ^ adder2/adder_module/uut43/P\\AND2x2_ASAP7_75t_R/Y (AND2x2_ASAP7_75t_R)
  28.37  947.04 ^ adder2/adder_module/uut45/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  28.03  975.08 ^ adder2/adder_module/uut48/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  24.17  999.24 ^ adder2/adder_module/uut53/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  20.78 1020.02 ^ adder2/adder_module/uut64/G\\AO21x1_ASAP7_75t_R/Y (AO21x1_ASAP7_75t_R)
  38.31 1058.33 ^ adder2/adder_module/uut87/Y\\XOR2xp5_ASAP7_75t_R/Y (XOR2xp5_ASAP7_75t_R)
   0.00 1058.33 ^ P[31] (out)
        1058.33   data arrival time

10000.00 10000.00   clock clk (rise edge)
   0.00 10000.00   clock network delay (ideal)
   0.00 10000.00   clock reconvergence pessimism
   0.00 10000.00   output external delay
        10000.00   data required time
---------------------------------------------------------
        10000.00   data required time
        -1058.33   data arrival time
---------------------------------------------------------
        8941.67   slack (MET)


