var group__tisci__clocks =
[
    [ "TISCI_DEV_ADC0_ADC_CLK", "group__tisci__clocks.html#gae3ad1bc0cbd85bee7469c0aa3132783f", null ],
    [ "TISCI_DEV_ADC0_ADC_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga4b9fb7b475914bffe96f009daa97c1a5", null ],
    [ "TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaebe75cd39bda0a99bf3773d170d324ed", null ],
    [ "TISCI_DEV_ADC0_ADC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT8_CLK", "group__tisci__clocks.html#ga3cabf7bdb84cc35c279f8aa43e7f1d7c", null ],
    [ "TISCI_DEV_ADC0_ADC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gad3dae078e9a231a464b7922bd6ba6e6f", null ],
    [ "TISCI_DEV_ADC0_SYS_CLK", "group__tisci__clocks.html#gaa04c47b321783b760cc1b00bcdff88a0", null ],
    [ "TISCI_DEV_ADC0_VBUS_CLK", "group__tisci__clocks.html#ga8f1942ec7948a4c429e150159b122b09", null ],
    [ "TISCI_DEV_CMP_EVENT_INTROUTER0_INTR_CLK", "group__tisci__clocks.html#gad47c73af5756b54cb454a979fa0383c9", null ],
    [ "TISCI_DEV_DBGSUSPENDROUTER0_INTR_CLK", "group__tisci__clocks.html#gacb4d19010eca9df67e443ad7c997bad6", null ],
    [ "TISCI_DEV_MAIN_GPIOMUX_INTROUTER0_INTR_CLK", "group__tisci__clocks.html#ga7f78038b6d7033bb5778ae070659ea9d", null ],
    [ "TISCI_DEV_MCU_MCU_GPIOMUX_INTROUTER0_INTR_CLK", "group__tisci__clocks.html#ga29fedfa269b18c7dad8e1b2bcd1c54a0", null ],
    [ "TISCI_DEV_TIMESYNC_EVENT_INTROUTER0_INTR_CLK", "group__tisci__clocks.html#ga15cfd202d8debc16c971033e9ad2f5ad", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CORE0_DAP_CLK", "group__tisci__clocks.html#ga4ac53ca4b8a7dc6daff61520589175a8", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK", "group__tisci__clocks.html#gabe4d5239655e3cd6aa122c64b1c77324", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#ga0f875fe7d576313ed59c2d5a86a34760", null ],
    [ "TISCI_DEV_MCU_M4FSS0_CORE0_VBUS_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK2", "group__tisci__clocks.html#gaeaac6e1bb48410e071c2be0b9e0b2cb2", null ],
    [ "TISCI_DEV_CPSW0_CPPI_CLK_CLK", "group__tisci__clocks.html#ga718c67ce71ec223580e979c1ed02a9de", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK", "group__tisci__clocks.html#ga8b17add2435c194805fbae71543fc935", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga3112312df5f933cc19c6ca0187fff5ce", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#gabeefaf9ecbee6263889033b73336d32d", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga452019d6751dfea08267c0a201fe527a", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gaaa27d1092969784aee79f1f9d2e2d60f", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gaddddd9634e9f022a29e1334637930dee", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gaf1563dbb9c5d658d2833dbccb3fb733e", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK", "group__tisci__clocks.html#ga12ac6d3b02e9eb329de7014f4f433359", null ],
    [ "TISCI_DEV_CPSW0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#ga60caec67bc5fd15332d994612f5b9570", null ],
    [ "TISCI_DEV_CPSW0_GMII1_MR_CLK", "group__tisci__clocks.html#gaeb8cb56dd94ef07df274987e1735559c", null ],
    [ "TISCI_DEV_CPSW0_GMII1_MT_CLK", "group__tisci__clocks.html#gadcfc256287dc8c95956979fe64232bfc", null ],
    [ "TISCI_DEV_CPSW0_GMII2_MR_CLK", "group__tisci__clocks.html#ga80b92c4801d11c38bf9010d905c58a56", null ],
    [ "TISCI_DEV_CPSW0_GMII2_MT_CLK", "group__tisci__clocks.html#gab0d8a281b65fcdfc9f27bacbb2bd4877", null ],
    [ "TISCI_DEV_CPSW0_GMII_RFT_CLK", "group__tisci__clocks.html#gab7c4813a84163230809c2144001a6e52", null ],
    [ "TISCI_DEV_CPSW0_RGMII1_RXC_I", "group__tisci__clocks.html#ga816b156bf6621d95d4e17b0e16e6f6d7", null ],
    [ "TISCI_DEV_CPSW0_RGMII1_TXC_I", "group__tisci__clocks.html#gafaf2ea92f182d9b672f880c4f2ba1986", null ],
    [ "TISCI_DEV_CPSW0_RGMII2_RXC_I", "group__tisci__clocks.html#gaaca495dffc75f091a810522203760410", null ],
    [ "TISCI_DEV_CPSW0_RGMII2_TXC_I", "group__tisci__clocks.html#gaa2440da74d128f0870763c86d01ca94f", null ],
    [ "TISCI_DEV_CPSW0_RGMII_MHZ_250_CLK", "group__tisci__clocks.html#gae5de6f7877a240025296e171f80ccad7", null ],
    [ "TISCI_DEV_CPSW0_RGMII_MHZ_50_CLK", "group__tisci__clocks.html#ga3f3509813d9ffbccf969e39ca9475952", null ],
    [ "TISCI_DEV_CPSW0_RGMII_MHZ_5_CLK", "group__tisci__clocks.html#ga392af1bba3d9145b032a6d45a02017a3", null ],
    [ "TISCI_DEV_CPSW0_RMII_MHZ_50_CLK", "group__tisci__clocks.html#gae436ba54277f23db56135456efd15c47", null ],
    [ "TISCI_DEV_CPSW0_CPTS_GENF0", "group__tisci__clocks.html#gac5e5f502b1c3833c5c20ae0d240d6893", null ],
    [ "TISCI_DEV_CPSW0_CPTS_GENF1", "group__tisci__clocks.html#ga8584d68d07955df0440023d0eccf85c1", null ],
    [ "TISCI_DEV_CPSW0_RGMII1_TXC_O", "group__tisci__clocks.html#gae9b7e35dac2877e4160e833687de5d88", null ],
    [ "TISCI_DEV_CPSW0_RGMII2_TXC_O", "group__tisci__clocks.html#ga0a0e49273c2f1f10470f94ab439f65a2", null ],
    [ "TISCI_DEV_CPT2_AGGR0_VCLK_CLK", "group__tisci__clocks.html#ga7101f62879245cad81f91d1564085f6f", null ],
    [ "TISCI_DEV_STM0_ATB_CLK", "group__tisci__clocks.html#gadd98d33fd65a38f40fb8ea8406b5fe9e", null ],
    [ "TISCI_DEV_STM0_CORE_CLK", "group__tisci__clocks.html#gab68839bfed26170c5b62194730cfc228", null ],
    [ "TISCI_DEV_STM0_VBUSP_CLK", "group__tisci__clocks.html#ga6fb125347b73563a4e4622f506af8fcd", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#gac3ddbca1fcd5dd81e1e220ebce00c52c", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga53e2a51e72dd86e37777f137cabff3e4", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga5c56e2f32b607fc96f36d2a26c424e4d", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#ga8240b9267a31490ea61b5826383eee54", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga5de4505602fa66747bce520c4a6957dc", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#gac97fc0dd801532bdc43594f58573eb39", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#gae2fcfe332b5df13e522d22dae994b269", null ],
    [ "TISCI_DEV_DCC0_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga7fdfc5533baf5515ae3579afc2c516e3", null ],
    [ "TISCI_DEV_DCC0_DCC_INPUT00_CLK", "group__tisci__clocks.html#ga6e9c6fab2a3da54def85d8be16f6f609", null ],
    [ "TISCI_DEV_DCC0_DCC_INPUT01_CLK", "group__tisci__clocks.html#gafc6f2b30d7acb9b68a7e02f986bc2284", null ],
    [ "TISCI_DEV_DCC0_DCC_INPUT02_CLK", "group__tisci__clocks.html#gab639920b7917dd4a76e709f2b8987286", null ],
    [ "TISCI_DEV_DCC0_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga2ea7ed68c1cb4a3dd7f578ec6d2762c7", null ],
    [ "TISCI_DEV_DCC0_VBUS_CLK", "group__tisci__clocks.html#ga44052039033ff8953a1b16eb5f588aac", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga0db045b4161ce6c558a708827bc0adbe", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga8c29b9d27488d9d4fa530bf6979251dc", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga4c997f131810698cb6a4c7b6707857a8", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#gab7744d1d69b2431a8d11c7feb9cc3143", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga096c1e4d8da0fc2cec2c3ac32d24c070", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#gaa883551d38ae24dabaae4f83ed14b6a1", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga2077c462949ce91c5acbd04ac3e3c8a5", null ],
    [ "TISCI_DEV_DCC1_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#gae465713c0eacee49bcc2b1fb8d129446", null ],
    [ "TISCI_DEV_DCC1_DCC_INPUT00_CLK", "group__tisci__clocks.html#ga2509f86cc5d57d1b2097561b3c68b134", null ],
    [ "TISCI_DEV_DCC1_DCC_INPUT01_CLK", "group__tisci__clocks.html#gae044e74f4d171752351a15ae83140521", null ],
    [ "TISCI_DEV_DCC1_DCC_INPUT02_CLK", "group__tisci__clocks.html#ga75e20996c4e0017b3792b331cf9f24db", null ],
    [ "TISCI_DEV_DCC1_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga69caa47940f7ad189971751b83802e96", null ],
    [ "TISCI_DEV_DCC1_VBUS_CLK", "group__tisci__clocks.html#ga394bbf87cca44b9a4d267e62fe9cca0a", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#gabd232a972772ba0546646ca089aab9ed", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga0f0e36f60ec89ed35576d7dbd26424c3", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga3b7b1ed9de16cee22f91a2b31f59041b", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#ga15652361c342ef043bf04ad8d0ef7370", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#gad2fd766411a18ade728e6a2ece4995de", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#gaecb4bfb2988c0b055680b0a319a01c1c", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#gad17f0c0fb7ff858a2f98babead02a909", null ],
    [ "TISCI_DEV_DCC2_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga1ee9b6f1cfc1898cf37635861e32a70f", null ],
    [ "TISCI_DEV_DCC2_DCC_INPUT00_CLK", "group__tisci__clocks.html#gaa8d6590209d7c8780947faed14b1b4c9", null ],
    [ "TISCI_DEV_DCC2_DCC_INPUT01_CLK", "group__tisci__clocks.html#gad4eca951fc5ec168dbce5fad927a89dd", null ],
    [ "TISCI_DEV_DCC2_DCC_INPUT02_CLK", "group__tisci__clocks.html#gacf676fc05b851de8bdf1e8810876de7a", null ],
    [ "TISCI_DEV_DCC2_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga602ad99bf9db20a9b2c68cf2942b53db", null ],
    [ "TISCI_DEV_DCC2_VBUS_CLK", "group__tisci__clocks.html#gacedc274729acd8c80b5d14cc80b5e755", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#gafbf45e8e8d6741ab8e6d43579196e809", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga1d710b79dd287dc1cb9ed0246f3ada85", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga2579e2560e4d580c5e3ba90c883869c0", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#ga9bdcd53690b40adc3c915cd76a1c975a", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga9991c75bee60c1d13f860e8c8b56e22a", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#ga248887fcc23ef9c887813ea8e0f48f3f", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#gad2158aa30322ae4f5cabcfe2da2db504", null ],
    [ "TISCI_DEV_DCC3_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#gaac433b6f9a6860853cab826f4ca327a6", null ],
    [ "TISCI_DEV_DCC3_DCC_INPUT00_CLK", "group__tisci__clocks.html#gaaebba72f96f3ee1d3cc357a8ce9dac9e", null ],
    [ "TISCI_DEV_DCC3_DCC_INPUT01_CLK", "group__tisci__clocks.html#ga17b4c1d120bc540dc1315313f87c933b", null ],
    [ "TISCI_DEV_DCC3_DCC_INPUT02_CLK", "group__tisci__clocks.html#gaa9cf86ed1243cf59464a74d8257d84fd", null ],
    [ "TISCI_DEV_DCC3_DCC_INPUT10_CLK", "group__tisci__clocks.html#gad97f6cddcffb79ba346ac25c703e0c9f", null ],
    [ "TISCI_DEV_DCC3_VBUS_CLK", "group__tisci__clocks.html#ga457f1a8fb544d8221ccae973e7f45e31", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga3779f1353fcb961d0c6094709ed60c29", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga0e23a1a7c26723e0742c7130106d1bc1", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC0_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK", "group__tisci__clocks.html#gaca1f9dc6782c5049fef55c9dbe2a6a5b", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#gab4ae6473fe8662a28a81ff47d0655d5f", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga724da00cada77dc28282bb38c8e0f992", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#gaf29433a3e81d9ad99533392fad2328ac", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga1f28209bf19203877383483327f5da89", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#ga8507fde51255f5633764b4da12f7078a", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga3ddc75e2a1a693910fedb106d2ae4c1b", null ],
    [ "TISCI_DEV_DCC4_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga707a8aa7d33f5dbbb379971f2f9f2981", null ],
    [ "TISCI_DEV_DCC4_DCC_INPUT00_CLK", "group__tisci__clocks.html#gaea81b6bfa1bbcded50c6828e1073cf36", null ],
    [ "TISCI_DEV_DCC4_DCC_INPUT01_CLK", "group__tisci__clocks.html#ga7da71c9103899405afddaeed57cd9bb5", null ],
    [ "TISCI_DEV_DCC4_DCC_INPUT02_CLK", "group__tisci__clocks.html#ga7ac1397f8d612d013ad8b7615fc35c55", null ],
    [ "TISCI_DEV_DCC4_DCC_INPUT10_CLK", "group__tisci__clocks.html#gad3799b8c540a9a1e306319baed2661b8", null ],
    [ "TISCI_DEV_DCC4_VBUS_CLK", "group__tisci__clocks.html#ga3b76dec04641505142d0343ee11af999", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga4a9d0799ee640844a2a57ab9173a6aec", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga5b3374fab95073e902021b34dc86a2e5", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#ga014cd1a57e970e24fe045328c5a44da5", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#ga77c7271f436f958504eeaac11cae9f4a", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#ga8bf89cbd17c15ed1eb7a2029f402d62b", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#gaa200791cc764a4d3564fc19163cee96e", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga2113bea3febd359b5e5c82369180a603", null ],
    [ "TISCI_DEV_DCC5_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#gaed2fa9983813f676beba5b4fcf28f2e9", null ],
    [ "TISCI_DEV_DCC5_DCC_INPUT00_CLK", "group__tisci__clocks.html#ga44ed7d30db5ff4c565ddf862ddf994eb", null ],
    [ "TISCI_DEV_DCC5_DCC_INPUT01_CLK", "group__tisci__clocks.html#ga5a5702c8c6e67c4e7fd85bbf7711da00", null ],
    [ "TISCI_DEV_DCC5_DCC_INPUT02_CLK", "group__tisci__clocks.html#ga0f4b947573e509d4f6d7185614c820db", null ],
    [ "TISCI_DEV_DCC5_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga30726b5f8c5ff97caf84977371b91c09", null ],
    [ "TISCI_DEV_DCC5_VBUS_CLK", "group__tisci__clocks.html#ga61ff5ec79bfe8eed6cce84064a233334", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC0_CLK", "group__tisci__clocks.html#ga1a50a85a71b896de4e5ed32e9de332e2", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC1_CLK", "group__tisci__clocks.html#ga74238fec42bdb0ff2002376b82f1b084", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC2_CLK", "group__tisci__clocks.html#gaa11fff763a1e07eb3d528945e6a14153", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC3_CLK", "group__tisci__clocks.html#gab9f3f09331bc37a726457c554c63a39c", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC4_CLK", "group__tisci__clocks.html#gade0a9978cb64d62318cb53100fac1661", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC5_CLK", "group__tisci__clocks.html#ga05a5c4d1169fd11bc802742740e79eec", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC6_CLK", "group__tisci__clocks.html#ga40143f3cf993664a32b02161c649fd32", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_CLKSRC7_CLK", "group__tisci__clocks.html#ga49b834bb2f1ca68af93d9de13cf427fe", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_INPUT00_CLK", "group__tisci__clocks.html#ga4f5a93b2ac1a289e5f512842652c2a4b", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_INPUT01_CLK", "group__tisci__clocks.html#gacff868d93ca8eb2ccf6247822987c8f9", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_INPUT02_CLK", "group__tisci__clocks.html#ga9f5f08b00950460f5d66561ec800646c", null ],
    [ "TISCI_DEV_MCU_DCC0_DCC_INPUT10_CLK", "group__tisci__clocks.html#ga225fcc87c90ebb00d127006211076e78", null ],
    [ "TISCI_DEV_MCU_DCC0_VBUS_CLK", "group__tisci__clocks.html#gac13c64d959d58fc20c35ff85a01611c9", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_ATB_CLK", "group__tisci__clocks.html#ga32a34ebc355f4706f36885a85026b049", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_CORE_CLK", "group__tisci__clocks.html#ga47fb085ff85161977d3c222240158736", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_JTAG_TCK", "group__tisci__clocks.html#ga70bcc27b97a2b1f7ed3467b02c67dd59", null ],
    [ "TISCI_DEV_DEBUGSS_WRAP0_TREXPT_CLK", "group__tisci__clocks.html#gaac3945bb1a90356e542773e2191851e5", null ],
    [ "TISCI_DEV_DMASS0_BCDMA_0_CLK", "group__tisci__clocks.html#gad6ace3f51814fc5ca92f7f82fbe034de", null ],
    [ "TISCI_DEV_DMASS0_CBASS_0_CLK", "group__tisci__clocks.html#ga8ebb5bdf9549b1ba12ab11a7c3672f78", null ],
    [ "TISCI_DEV_DMASS0_INTAGGR_0_CLK", "group__tisci__clocks.html#ga4de8e9880d8e2e05102a21d0e6b7f816", null ],
    [ "TISCI_DEV_DMASS0_IPCSS_0_CLK", "group__tisci__clocks.html#ga2f210b34f1bdb83721f98b4a73b32d71", null ],
    [ "TISCI_DEV_DMASS0_PKTDMA_0_CLK", "group__tisci__clocks.html#ga776b4afb87dd38deff24c8e410abab40", null ],
    [ "TISCI_DEV_DMASS0_PSILCFG_0_CLK", "group__tisci__clocks.html#ga98e44686ca60cb5f5249e3424c1ac420", null ],
    [ "TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN0_CLK", "group__tisci__clocks.html#ga2f9669f5e96a3438debd13724fbce590", null ],
    [ "TISCI_DEV_DMASS0_PSILSS_0_PDMA_MAIN1_CLK", "group__tisci__clocks.html#ga3ebcd0b3e98892df29dd084b623f72a1", null ],
    [ "TISCI_DEV_DMASS0_PSILSS_0_VD2CLK", "group__tisci__clocks.html#gaf04963b9dafc5da4ae276bc964c96d37", null ],
    [ "TISCI_DEV_DMASS0_RINGACC_0_CLK", "group__tisci__clocks.html#ga0be1ebda8a85f466ce0ec9cd7a732e56", null ],
    [ "TISCI_DEV_TIMER0_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga2182e09edd0b95a3aade4e3b048a03cf", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK", "group__tisci__clocks.html#gad4ffb40bf0a2c705dd9fec4219c91f48", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga878295d8d709ff7950b57c9ab3f88c73", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gad819466580b9b59b63702b98f1aee7bd", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga951b487a54acd9b8848ac3b65c834ba3", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga75f47060b250818703512ca3d0a3a41f", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga9dbe19356addf9eba384ce26eff12d6e", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga35c2c52d496718ea9b1d1525b9e1ce0f", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#ga5a19a909c4fe91c0dd39833a7fe41be1", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#gacc01d9cc8fb73b767d8bce75a06485f8", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga7e97598728e82de68a047ead6a417aae", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gaab5b243e048198c4b8a9403027683c79", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gaf409a2dcb3510d6e25cb4d9b46b96e43", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga9de2d1b03e7246989497dc1bf8b5d2e2", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gae05a5b3c92bcae8aba0913a6fb8df02a", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga9e277b9fd757c85fc796af4196dc0891", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#gac0c84ecd86ea6c0c46e9b153a81a80b6", null ],
    [ "TISCI_DEV_TIMER0_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#gabbdbf66eea60564658db6c9268aef604", null ],
    [ "TISCI_DEV_TIMER0_TIMER_PWM", "group__tisci__clocks.html#ga01b44bb1064a0131e54e2ea9a8aac056", null ],
    [ "TISCI_DEV_TIMER1_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga8e737ab725dc9d5206446a691e425e9f", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga6b2269acd21eb6b85e844aa24737c6db", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga96d5d5078563914758764ef73cf9d0d5", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga25c8ff01d0adc8becf71675ea257f42f", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gadb09a6c9ca814a4d1f8261459ba0ea5d", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga9c318bf2a3aa5b64dec34ec91b84ed7a", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga5b2195a8f8214e224f60c79bc6083009", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga5af1d30837182ebe5c495369d6852300", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#ga92ab44b80ff496d63b71f20f2e1ab71b", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#ga46446f66bcafdf5f9a10a284ec25fc88", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga79abdce282faf12715de3c7ec3901f9b", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gab605fd0cbf71406dd8425c3008f2edeb", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga56b4dab326b112823d05e438d488ec97", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga9cb438fe6ff815f0758ee10814b9d27c", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga723e1bf73dff1e4e078f7d00491295a3", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga82f58206d9d400343c58bac4b9e132aa", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga448e56cf2bfc2628236f30e14aa11f92", null ],
    [ "TISCI_DEV_TIMER1_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga9c79c42e00cd8f621c2d64553bab7291", null ],
    [ "TISCI_DEV_TIMER1_TIMER_PWM", "group__tisci__clocks.html#gabfade20dc10e448fce4cdf354b13c4cd", null ],
    [ "TISCI_DEV_TIMER10_TIMER_HCLK_CLK", "group__tisci__clocks.html#gaf78bb805dc7bc26c473bb1a761b22009", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga813c50ad0eec019aee98f8438396f318", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga212f0371365c7711119ab7076d750a79", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga2ccb66082fd1cef11359f1d1094a932e", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga3e7b203a760ecaa5414f05d9548b733b", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gad68e693ad5d0baa73ec96405ce00c1f8", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga3e3e60070f6cd9f5276ed4afc7150e24", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga8a436f75e2b142bbce03bbacca9a423a", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#ga974a73b868d1971e80e36622a6c0425f", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#ga0bb1bb7030e7fa14ff257def7bac0cef", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#gafc5b93963c768edff808f7aeb483518b", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga04a314ac4399756d6fdd201f176ad5ad", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gaebfe378e2ccffb2820f891730d8b38d0", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga11e43f77be5a0d5b1720149b933e2030", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga7da60805f70124de8f122e3a1426a9c9", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gae598b05b6b96d318123f081954fdc1a1", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#gaf5c5b15d8c9f186df7d3e2d3ba87daa0", null ],
    [ "TISCI_DEV_TIMER10_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga52d4e0ee364cebbf8ddbdab2528165ef", null ],
    [ "TISCI_DEV_TIMER10_TIMER_PWM", "group__tisci__clocks.html#ga5ddd153b185962ae08dec0e3df8557d8", null ],
    [ "TISCI_DEV_TIMER11_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga4ef8ba6305a27a4f694de73c5d48b3c2", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga613c4cdeeb66043c98f703db498832e3", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga1a8fb572fb7ae7b20f0f9b7e179e3f19", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga38513f5268829c49bc711f51d42e0afa", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga07522acf8eb06b394c1cf7ca34f1a40e", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga644f1c825357e424977a366826e41a66", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gab9c8b5da8e9b220d0699dbd4fa45e141", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga3734162cf9891eaf5c8c6fc13783debc", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#gad37dffd0c8b636d75dc532103608d2d7", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#ga11a1ea13573e9a49dd828a530a548ffc", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#gad1bc19a50fefe0f083fe48208b467452", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gabb1ba29132687bc5c74ac9366b049b04", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga115a720d91ad836858dd163caaebedb8", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga742a5113ef8e882edfe7882bc8828f90", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga5e7f0d7845add66991b27981b616ca6d", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga32ef8b4be8cf298b8dedc52fb044789e", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga6d257450b2f3caf1280adb37b05d77c4", null ],
    [ "TISCI_DEV_TIMER11_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga7eb366541f5963c4d23d91c25ac2fd08", null ],
    [ "TISCI_DEV_TIMER11_TIMER_PWM", "group__tisci__clocks.html#ga0b92a2c572b818d83b5fd76d1218d889", null ],
    [ "TISCI_DEV_TIMER2_TIMER_HCLK_CLK", "group__tisci__clocks.html#gac4e620a3a422b9308eb10dcb74a38256", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK", "group__tisci__clocks.html#gabd6aea8ab2c109bfd763175b0d505413", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga597c5b8d6090f1b8ea280dc51ba85f71", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga01e9227e5a5df9e440cb87f83a8a1736", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga601d7c81bd7ce6933b802a648d62c7c2", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga2301efcbd42f8df702a089ce175510d7", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga985ec24ce163ccac78d15cf222b6a7ff", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga066af677976712bbf89b47b500bfecab", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#ga88b1cbe332a9f5f564c09f0119c5e39b", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#ga4b17f87f1da7f1691ac07897f12e0b48", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga338f586ce2fc855e1bb5556187ab93e6", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga1995891d4f33f130b768eab0872c4710", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga3f3a19aa4c35de9bd02824350032bb3a", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga31d0855411192b0a5f3495de958d0609", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gafd0cc07de26e697e7af69e8999bf447a", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga5601cd82cfe77d1094a4651f54788ce7", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga06a3bb424ba4b8eb55097054fdd7d7db", null ],
    [ "TISCI_DEV_TIMER2_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#gab50a617a8bc4dfed0a67db76f2ca2097", null ],
    [ "TISCI_DEV_TIMER2_TIMER_PWM", "group__tisci__clocks.html#gafb4a565a99bdbe20a303847ef4325845", null ],
    [ "TISCI_DEV_TIMER3_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga77c6d236af01073283d494ef18f08331", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga23a2b4c95ad53825ae39b5b3fc68b1bb", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga065bb525689f945de5d6772a7686ab5d", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga315b2d82a8401fea39a2558ba705efe7", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga8b46ba0a262b862d3d68cabc44aa894e", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gadc852cd8dc00026daa94f6fce4a0774c", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gaa052e8a86789bc6b4e4d6656f0c8298c", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga14e28b947bb596aa269165910c6f91ee", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#gad21f6b6e0cc2c6972295ede4501c1239", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#gabc3591b48112d39eb315bc894cc15840", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga8ecd13b6eebe26f8ceaaf10226317a9b", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gac3229e94f5434e042d279474d0d500b3", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga9acd053f9f7b7ebeb51061082596c86e", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga37fcf8848d4667a088648cc3edc26efb", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga12bddfa328aceb1eaab0470cac5d7702", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gac4133348ae1745f0f586cf4ef8da903e", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#gae52f6ce94c8143538184d8af027e3421", null ],
    [ "TISCI_DEV_TIMER3_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga3cfa9248608a7b0f5acf833303b81c6a", null ],
    [ "TISCI_DEV_TIMER3_TIMER_PWM", "group__tisci__clocks.html#gaaefd289b2a45fccbc36fa484bdb7661f", null ],
    [ "TISCI_DEV_TIMER4_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga7ec8dfedd4a222b4d77ebada7764be11", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga425ee54249f3a3d129559906c2a8ba43", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga73a48b0df1cd186859bc25577fc30d1c", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga998564ab65f246ded4ec322a89b53a06", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gaa8d326eefca8197c1c5e5dee8c069b9d", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga0dfd58c8641b027b467d5e5b4a52017e", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gae9174f56268721e30eab6d7735a3761e", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#gafdae0d12c2815397ba19159633b94dda", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#gaec473b1a3b8ab317886c65c034a01f27", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#ga60ce0833f364ce7debf7e11e2c87b844", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga40719846d6c615fe1bc52b4286ac4b51", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga4f05f4ab1a6b8691a8373c5084755bfc", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga84660ab0b358590fba80ca309a6ef81a", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gaefa1780b71d12f6c2676775c89c6f979", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga5e641ceb721759af528fe75d7a9e0d90", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gab74063c3e8ff38fc7f77cafba9b88009", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#gab90e4195e1f84029f7f74c0bd95822bb", null ],
    [ "TISCI_DEV_TIMER4_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaf9ac42263ce89440305d039fdac567ba", null ],
    [ "TISCI_DEV_TIMER4_TIMER_PWM", "group__tisci__clocks.html#gab9353fb7bba842dca231100115b585fd", null ],
    [ "TISCI_DEV_TIMER5_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga73e008dac4a6bfe2a97850befde729ff", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK", "group__tisci__clocks.html#gabd040e15f5c8d44e7f903c53b8cde152", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga7a7359d1dbc6352117c014e53e02f065", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gaf86db2df438212e031d692a7c77fa044", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga17bc898db845acf3a8123b02d44cc0fc", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga237e30c3a4a27891f0223b3483dcc047", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gade2c7bf088336507d6556cfc260737df", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga6c90f9132110177b4395966bf87b3060", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#gab99e1b26d46ab3d7b5671494921b8f44", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#ga2896c8a5a1a3b93401c3ecc4c063bedd", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#gab0366ac7a97c8974698d075791b34154", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga67fb76caa3ddcb23fcf0d6986e94cad5", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga5313ed25f8d2bca49e60918c08a87f1c", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga492427e00afbd295004fb2e44b816e71", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga8b10eff00878173c6596a897f4bb616a", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga1d5de18248fedef090a8f61a4359d8b6", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga0777d2dc7498568179de3e3d78c88ea9", null ],
    [ "TISCI_DEV_TIMER5_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga496fbe304e946da1c4379ddd1e1513e1", null ],
    [ "TISCI_DEV_TIMER5_TIMER_PWM", "group__tisci__clocks.html#ga65b4d6b1e338594a7a366e7a3aababc6", null ],
    [ "TISCI_DEV_TIMER6_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga51fab3c531aa15347c8212372d0ebe94", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK", "group__tisci__clocks.html#gae418f60737eb09600f8070236a09e518", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga5dffac690c523e2924064933d0df9861", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga7c12c189d71409c425a54cf067925a34", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gac0819eff37b1131a4119f644e38245dc", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gaa2b8b13923474f7be78c952de893ebac", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga752080bfca6532ceb4a6c795b8b70604", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga0fd3b216960949a17c0278a3e976a4a9", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#ga114eb3447e0497df27c831a854a8a22c", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#gafc612d48017d644d261439dfae0d0b65", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#gaf419ca3b4ade90f72bb896e9dc99a1cb", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga89003d5b3e7f56e0030cbe7e0d4b2d11", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gaebe7ddb04cc96e20b98a3dd8400367e8", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga660f37882046899036f7ee521593f70e", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga59dbd3ff1855e1137ce95d1d1432ba77", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga003edaef77561d9e029beac74e61b422", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga2373eeb5e8541ca973b4d5a065b3857b", null ],
    [ "TISCI_DEV_TIMER6_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga5a2f330b14937f70b8f86d9d2a20fd8d", null ],
    [ "TISCI_DEV_TIMER6_TIMER_PWM", "group__tisci__clocks.html#ga1e771cdc43f6fb115ff148fd67cf6143", null ],
    [ "TISCI_DEV_TIMER7_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga3ad930bf3d192178e6a57549dcc46fda", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga56e9329588a021d6e35c1b97346feb73", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga7171cc4a22ddc548b60318e196a84046", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga395d7875c85f18d16f369de18187cf4e", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga682d172e4decc4c4a5da31673cc2d173", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gad4b7a2c34665d1e125460eb0df25e2c5", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga04457cb076c9fec3329d81a67f972441", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#gadcc60b9513fb366070212270a380e4c8", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#gab66c66bb7a9b30a0af8ebfd8f138fa40", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#gaedb158bd0d075891d018f9c750df408e", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga59adca775ba5c1b463f802baad55c00f", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga878bf924a23d74fee76d078ed8310792", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gab1c533f0a9abfcff55884738476cbae5", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga33f2507f6bfcea0de563cdca8fdca31e", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga8dbf1fbbbaa5a2706014ec65e9b60f74", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gabdf189896410d422c632268048793e7a", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga41ba1b31bb80085c68b14b67a1f6af0c", null ],
    [ "TISCI_DEV_TIMER7_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaa09e336ccc06fe28b77476c4f9ab3127", null ],
    [ "TISCI_DEV_TIMER7_TIMER_PWM", "group__tisci__clocks.html#ga5165cb832ecaccefedb98bc520b3feed", null ],
    [ "TISCI_DEV_TIMER8_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga767f3412eae5d6a0f91086a07a27dc9b", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga30ba634cfc17eaf9e8efe01cc19c9b6e", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga928b9af3ded21baa379bbeb63f1289c5", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga6e49f1b05312982b9b2bf18aa93b3a2c", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gadedd72a51337d0dc9565155351be948d", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gab67a291b09c933e522d8d6a0a699d367", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga874be240a4687db8bf31910e353ae9d7", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga885366a1184e685908507328691df1fa", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#ga0180ee4fe355e2f9f18d0dd583c51b6a", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#ga434f8de516bcde446bea105c2807dfad", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#gafdb6175457c142b11a9ff3418057963d", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga8360578e8abdb8eae374d90c5a4afd4f", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga7c2537b8f6aba064d095370e74eeda36", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gad74c85840d39a04b5a2ea71eaf810907", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gaca24d92cca16d84b02faa81122cf5573", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gab728c7d2079ede8bb6a4ea52ac83e08f", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga0fa65bf1bcd7eb12a34f7a86a65dbb20", null ],
    [ "TISCI_DEV_TIMER8_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga83b07e0847eb76760b1d91086d3189e4", null ],
    [ "TISCI_DEV_TIMER8_TIMER_PWM", "group__tisci__clocks.html#ga37715199ac2474a62afaa85d154faec0", null ],
    [ "TISCI_DEV_TIMER9_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga0625d935bb60b2bda4aab3efdd15419f", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK", "group__tisci__clocks.html#gaace484e6ee726bc8b6378dc0a46e4cce", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga30b3e256f236e26d2af1837f2dc7dd60", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga30cec63576654bd8648f13a7fdfd73df", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gaea0518f2b9842e61df2f44aecf683ff8", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gab80c74570d2c49be2662729d55dbef31", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga985573b65cc8ed4556a52577daf38a4d", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#gac63e74a18993dd728793475d32ce28e7", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#ga5c336c52dd0e5fa4926a97f94ae260a8", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_K3_CPTS_MAIN_0_CPTS_GENF4", "group__tisci__clocks.html#ga140b09a3c19029dd800f9cc3a6e3e5e5", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga39e566fcabc6771f8c530ded89b9229e", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga02947ec80f41ce85789c71ebf5f2b403", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga5bfff0c50a52e0fa38d25ec287b57c55", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga389dea64a8f9e5314be5cc58d0f19f8c", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gaf993bc26bdbeed76a8ec3bdfe0ea94dd", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga5cbe16730837ff2415539f890b0acc90", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT3_CLK", "group__tisci__clocks.html#gab8d8eae3120de9381ce597da4b5edb31", null ],
    [ "TISCI_DEV_TIMER9_TIMER_TCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga53149fa86adad7fd2bb4342631faecb2", null ],
    [ "TISCI_DEV_TIMER9_TIMER_PWM", "group__tisci__clocks.html#ga9c2d46f8e68fc44a90d8443f63e28426", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga48c371ec1dfec572dad9f2cf4b53f12b", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga3f5b379ecba1780ad8428dfbd447dd6c", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga05bca1f368994b059d6858d7d44a56dd", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#ga7062f5f3626fefc5d16041e28c2ac2ea", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga48acf012fc52e8bed349d691bccfb60e", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga4e6752ac423d6c10d75e545c8810f669", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga079c9e2bde83c07fa325db648bd08c25", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gaf50d94421450330795b35d77e0fbcae5", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga1006fafe28aac3c7fee8903c54e84c8e", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga215f98b64eaa4983fde1b2f1423328eb", null ],
    [ "TISCI_DEV_MCU_TIMER0_TIMER_PWM", "group__tisci__clocks.html#ga6499989fcc8b70b341b97c8cfecbf021", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga2c95ad88a909a02b3fa869033a794214", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga972800a71cc85fa2dd978986fb5797a4", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga8e6855e0b7eb91a61195ab8c95948f79", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#gafbc6ae598b4068a5ff85976cca3380dd", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga4b3ba9464cd3ee335628f3edd4f2fa45", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga96e9e4d0a8a221dd4250bfc87d370c17", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga3d88e0e7ae056782a10d81ce768a60a0", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga8fd91e2d5d4bbe8d39ee487230baf70a", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#ga30c4a6e8aa847f3bf9142daaccb7f0e9", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#gab556fe07769caaf005257a1355fe8ddd", null ],
    [ "TISCI_DEV_MCU_TIMER1_TIMER_PWM", "group__tisci__clocks.html#gade969527b16b8459a2cbe829a24b95e8", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga094ded942fad1ea7e612f76d25bd3852", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga20a76fc8ddec6031ad5b755037ff8442", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga13d4e2952c21be2862a96663275a3482", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#gaa3cc2a246ab518346df98b3dbe613291", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga5a3fb145590e8f3df9493116754a687d", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga367a9982bc364f9ac9fdcbab687b4c4b", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gae3ce7a9558e1d1dabfe2e40ac58022ca", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gaded890f27f93c7c7174562728f8b665b", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gaea7384132b1915165501b976e8433f2e", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga565286bd368e86c483177c85ec601338", null ],
    [ "TISCI_DEV_MCU_TIMER2_TIMER_PWM", "group__tisci__clocks.html#gabd092d580af839a967c2a632f44b11fa", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_HCLK_CLK", "group__tisci__clocks.html#ga76dd53571ad710eb06a93edb2d84d40b", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK", "group__tisci__clocks.html#ga36120c94c30a41b1981201c827f54367", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga15bfc2b27c222d71ce6de6ac1ba05d15", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_K3_PLL_CTRL_WRAP_MCU_0_CHIP_DIV1_CLK_CLK4", "group__tisci__clocks.html#gafc8e29406216ba607e5050c38ed520eb", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga7852aad304386eacaffbc6abdb7d50d6", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV4_16FFT_MCU_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga7d8cf81f1e55ae146be06908130cae03", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga1437e893ce41c6af47901519bd4110c9", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga60e80e9de24a8b5a9e230ccf348e4ded", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gaa2f426b8de0cd844d3e414238f89e2d0", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_TCLK_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga80b417ffcb0a4e1b326db4e84c0c67e5", null ],
    [ "TISCI_DEV_MCU_TIMER3_TIMER_PWM", "group__tisci__clocks.html#gaba844b1fb571aae9c0232040d65e7cdd", null ],
    [ "TISCI_DEV_ECAP0_VBUS_CLK", "group__tisci__clocks.html#ga1e963d48a7b44041627fdafce83028e3", null ],
    [ "TISCI_DEV_ECAP1_VBUS_CLK", "group__tisci__clocks.html#gad777f104156ff2c9e34267ac8d62363a", null ],
    [ "TISCI_DEV_ECAP2_VBUS_CLK", "group__tisci__clocks.html#ga5f155ff971fa60a2ee7b6ce85171897f", null ],
    [ "TISCI_DEV_ELM0_VBUSP_CLK", "group__tisci__clocks.html#ga3021d13a781eb373fd13e695706ce553", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSS_VBUS_CLK", "group__tisci__clocks.html#gadfff53283f837e3e5631ce66e97d4259", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK", "group__tisci__clocks.html#gaa84b7fe69d27f22f6ed1bffdfda583ea", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga2efa06d6e1ce924c43d6fa70a69f2128", null ],
    [ "TISCI_DEV_MMCSD0_EMMCSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "group__tisci__clocks.html#gabd91c3345f4a065515dc01041be46f3c", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I", "group__tisci__clocks.html#ga947159946ced917145ec53f2f2384448", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_BOARD_0_MMC1_CLKLB_OUT", "group__tisci__clocks.html#gab368347875cd9c820b23861d220b1e71", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_I_PARENT_EMMCSD4SS_MAIN_0_EMMCSDSS_IO_CLK_O", "group__tisci__clocks.html#ga15c23cc678e5465a5e918792edfcaeb6", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_VBUS_CLK", "group__tisci__clocks.html#ga389a08cb2bea7d76c181342833398106", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK", "group__tisci__clocks.html#ga33340032465078f69af54a08d7570b91", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga7b98017ac1cfe7da0b3a3181860b94c7", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_XIN_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT2_CLK", "group__tisci__clocks.html#ga769d873dc5ba6996ace68973f5b8ffeb", null ],
    [ "TISCI_DEV_MMCSD1_EMMCSDSS_IO_CLK_O", "group__tisci__clocks.html#gacbaaa317d381f8bac631667edae9b4af", null ],
    [ "TISCI_DEV_EQEP0_VBUS_CLK", "group__tisci__clocks.html#gacddb647dfcdc751021f1f9f1c0e29169", null ],
    [ "TISCI_DEV_EQEP1_VBUS_CLK", "group__tisci__clocks.html#ga7a194515e0adff9009e90db367f8697c", null ],
    [ "TISCI_DEV_EQEP2_VBUS_CLK", "group__tisci__clocks.html#ga404420247ca93f9fe223b4e1ed3eb22f", null ],
    [ "TISCI_DEV_ESM0_CLK", "group__tisci__clocks.html#ga6c1a534d2f359b8133f0955db872c096", null ],
    [ "TISCI_DEV_MCU_ESM0_CLK", "group__tisci__clocks.html#gabb6aee84ad16842b09a3bdab2cb8ce57", null ],
    [ "TISCI_DEV_FSIRX0_FSI_RX_CK", "group__tisci__clocks.html#ga92d5a7997edf3efe9054a6ada5bba0dd", null ],
    [ "TISCI_DEV_FSIRX0_FSI_RX_LPBK_CK", "group__tisci__clocks.html#ga4bae7a6c122175e8a5376482b4ddb40c", null ],
    [ "TISCI_DEV_FSIRX0_FSI_RX_VBUS_CLK", "group__tisci__clocks.html#gac4353e3d0d18c56c9e38a71bb61a40b9", null ],
    [ "TISCI_DEV_FSIRX1_FSI_RX_CK", "group__tisci__clocks.html#ga7b09128f76c72ab72f97b09564695448", null ],
    [ "TISCI_DEV_FSIRX1_FSI_RX_LPBK_CK", "group__tisci__clocks.html#gad1e6a40e6a161f9bed7fb2598705d665", null ],
    [ "TISCI_DEV_FSIRX1_FSI_RX_VBUS_CLK", "group__tisci__clocks.html#gaa017f9e8232d58c138d4d32c6f4e99d4", null ],
    [ "TISCI_DEV_FSIRX2_FSI_RX_CK", "group__tisci__clocks.html#gada6c6f1f7ed781a362e024f765e47331", null ],
    [ "TISCI_DEV_FSIRX2_FSI_RX_LPBK_CK", "group__tisci__clocks.html#ga93798a7c4e7b5830c928f3a909491d81", null ],
    [ "TISCI_DEV_FSIRX2_FSI_RX_VBUS_CLK", "group__tisci__clocks.html#ga30d42528e3bd93225d4606c9982c54ea", null ],
    [ "TISCI_DEV_FSIRX3_FSI_RX_CK", "group__tisci__clocks.html#ga4529ffbf98a98e8538ef9e5a5f5c7e66", null ],
    [ "TISCI_DEV_FSIRX3_FSI_RX_LPBK_CK", "group__tisci__clocks.html#ga407db4bef6f1107709e2c4c43d13aace", null ],
    [ "TISCI_DEV_FSIRX3_FSI_RX_VBUS_CLK", "group__tisci__clocks.html#gaa246ead6eca800fc01d1291b8efb59cb", null ],
    [ "TISCI_DEV_FSIRX4_FSI_RX_CK", "group__tisci__clocks.html#ga25ccd5281ac1493c3b42c6146781ba57", null ],
    [ "TISCI_DEV_FSIRX4_FSI_RX_LPBK_CK", "group__tisci__clocks.html#ga320481d55c6d57be50de17626bffbe62", null ],
    [ "TISCI_DEV_FSIRX4_FSI_RX_VBUS_CLK", "group__tisci__clocks.html#ga019d82c5c60f248c662b4d7f66932530", null ],
    [ "TISCI_DEV_FSIRX5_FSI_RX_CK", "group__tisci__clocks.html#ga87140045f767c43620f3108c6583d21b", null ],
    [ "TISCI_DEV_FSIRX5_FSI_RX_LPBK_CK", "group__tisci__clocks.html#ga9c88a5bcee1d7a035f5b49acb60ace40", null ],
    [ "TISCI_DEV_FSIRX5_FSI_RX_VBUS_CLK", "group__tisci__clocks.html#ga7b768361328e4db2f45b05c1c75816ad", null ],
    [ "TISCI_DEV_FSITX0_FSI_TX_PLL_CLK", "group__tisci__clocks.html#gac5121825da51100368ccfaa35978e286", null ],
    [ "TISCI_DEV_FSITX0_FSI_TX_VBUS_CLK", "group__tisci__clocks.html#ga5f029b73be41ce29b0e3ab387cb9b9b5", null ],
    [ "TISCI_DEV_FSITX0_FSI_TX_CK", "group__tisci__clocks.html#gab746f545dbbdf18d81c95e9cde43d1fc", null ],
    [ "TISCI_DEV_FSITX1_FSI_TX_PLL_CLK", "group__tisci__clocks.html#gaf5f577bc915788b8b953a131d9bec811", null ],
    [ "TISCI_DEV_FSITX1_FSI_TX_VBUS_CLK", "group__tisci__clocks.html#ga7e630ebd5ff9cf234b4779f439d9ebec", null ],
    [ "TISCI_DEV_FSITX1_FSI_TX_CK", "group__tisci__clocks.html#gaf02431d619ffee59b4701e5d7e430448", null ],
    [ "TISCI_DEV_FSS0_FSAS_0_GCLK", "group__tisci__clocks.html#gae13f5a7f53ba68f57e95477f0bfbbe95", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_DQS_CLK", "group__tisci__clocks.html#gab9a153dffe04e0809800bd7372304374", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_HCLK_CLK", "group__tisci__clocks.html#gaccc6919fc163dcc0b4fda83500850943", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK", "group__tisci__clocks.html#ga0be40b5e292d7be49e3869789d5f3e34", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_DQS_OUT", "group__tisci__clocks.html#ga5013826e7da6a6e2f89f2752e699daad", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_ICLK_CLK_PARENT_BOARD_0_OSPI0_LBCLKO_OUT", "group__tisci__clocks.html#ga3425f7d2f413f4646f00b9c7441d0271", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_PCLK_CLK", "group__tisci__clocks.html#ga2964f2cdac17e01745667731b43da83c", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK", "group__tisci__clocks.html#gab5540e03ab173a9e978889572222b23f", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT1_CLK", "group__tisci__clocks.html#ga44a756d11ff55e19018fca758edc35a0", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_RCLK_CLK_PARENT_POSTDIV1_16FFT_MAIN_1_HSDIVOUT5_CLK", "group__tisci__clocks.html#gacdb8a9ec78fcdde7616677585d4209f4", null ],
    [ "TISCI_DEV_FSS0_OSPI_0_OSPI_OCLK_CLK", "group__tisci__clocks.html#ga3946d38768b915aa4d310dbe99d428a4", null ],
    [ "TISCI_DEV_GICSS0_VCLK_CLK", "group__tisci__clocks.html#gac74fc4c0692aab2a1a9a5ba78072681b", null ],
    [ "TISCI_DEV_GPIO0_MMR_CLK", "group__tisci__clocks.html#gad91a72d443c5e2d25e5085f11e1be315", null ],
    [ "TISCI_DEV_GPIO1_MMR_CLK", "group__tisci__clocks.html#ga8ccd45a440b19d9b3a9d50d6a0412cf2", null ],
    [ "TISCI_DEV_MCU_GPIO0_MMR_CLK", "group__tisci__clocks.html#gaeaf1be9657e468118c1e06c1b999c08c", null ],
    [ "TISCI_DEV_GPMC0_FUNC_CLK", "group__tisci__clocks.html#ga1e314172177878f2167ba450d0feba84", null ],
    [ "TISCI_DEV_GPMC0_FUNC_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#gaba6a30f0f1f197c29f2d31419766e95b", null ],
    [ "TISCI_DEV_GPMC0_FUNC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga25a8bdeaaa220497b93afad1007de50e", null ],
    [ "TISCI_DEV_GPMC0_PI_GPMC_RET_CLK", "group__tisci__clocks.html#ga89a01bb5da703fec502b134506d04bf9", null ],
    [ "TISCI_DEV_GPMC0_VBUSM_CLK", "group__tisci__clocks.html#ga37825c8cb4c5160fc7dad09752aca0fc", null ],
    [ "TISCI_DEV_GPMC0_PO_GPMC_DEV_CLK", "group__tisci__clocks.html#gad482b6e5722fbe1f35c65b4de825a01f", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK", "group__tisci__clocks.html#ga13a267f40018093327b06949d60669b0", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#gae5a598b440e721d52773bf68414cf9ff", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaf365c2301f2fbf48283b4ed9daf84865", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gaa13da738565e8e9461c499cdcba518b8", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga9d8129328867d433ad5df38dee946184", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gac5b0dec78e457e66bd9489d2d6296a7f", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga3dda54c0222831089f7851d0dfd01917", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK", "group__tisci__clocks.html#gac2ffeeb094a8040a8707230863dbb3bc", null ],
    [ "TISCI_DEV_GTC0_GTC_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#gad3c4582fa4178bfb14ce6ebdb1054465", null ],
    [ "TISCI_DEV_GTC0_VBUSP_CLK", "group__tisci__clocks.html#gae1cdf0217c5bb0f49dd34a2c9f8b28c1", null ],
    [ "TISCI_DEV_PRU_ICSSG0_CORE_CLK", "group__tisci__clocks.html#gab3ae38dc7470ded73bd5e2fa76d206f7", null ],
    [ "TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga5cc368f3c687d4bf69782dee507ce61c", null ],
    [ "TISCI_DEV_PRU_ICSSG0_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK", "group__tisci__clocks.html#ga1f6130f48615d610906bd9b828feb671", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK", "group__tisci__clocks.html#ga9210d8217bdf4295e8794baaaca7dca6", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga9f61efe059ff756ee25995fc78e05b29", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga7458efecb11771d8a110fa08f7c460c6", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga7e0228cda5abc07d2329a12f2b754083", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gad40d080ee911df440cb5dc470de696b9", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga8c2d9b88218c1180512b7587cea99e2e", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga08ebf2d12e9183dd05241cb4f8708363", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK", "group__tisci__clocks.html#ga3d52a69ff39696f8f8c297589af795fa", null ],
    [ "TISCI_DEV_PRU_ICSSG0_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#ga83dca14937c159b2ca1d88b736acc976", null ],
    [ "TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_RXC_I", "group__tisci__clocks.html#gacb2d9e785cd81d0554b0a66b0583412b", null ],
    [ "TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_I", "group__tisci__clocks.html#ga98ed328bca64012d1c9fbbc3030b7a51", null ],
    [ "TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_RXC_I", "group__tisci__clocks.html#gaafddaf944d6c9c50ba8d7d16b470aadb", null ],
    [ "TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_I", "group__tisci__clocks.html#ga9761a03cdd22c70b554e4e521c6860a0", null ],
    [ "TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_250_CLK", "group__tisci__clocks.html#ga2d0e4802425bbcf89868e3eb3ed6f8a9", null ],
    [ "TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_50_CLK", "group__tisci__clocks.html#gacf4eca75b422581425ad6b21d93ec738", null ],
    [ "TISCI_DEV_PRU_ICSSG0_RGMII_MHZ_5_CLK", "group__tisci__clocks.html#ga44f6b05678071d1ecd8cd798abdc6792", null ],
    [ "TISCI_DEV_PRU_ICSSG0_UCLK_CLK", "group__tisci__clocks.html#gab9f3871bb44d56596732286ce74f1501", null ],
    [ "TISCI_DEV_PRU_ICSSG0_VCLK_CLK", "group__tisci__clocks.html#ga2fa7071344659f3fc31e63b2246f1081", null ],
    [ "TISCI_DEV_PRU_ICSSG0_PR1_MDIO_MDCLK_O", "group__tisci__clocks.html#ga07a8cd685e5044a3fdaa7f77f37235fe", null ],
    [ "TISCI_DEV_PRU_ICSSG0_PR1_RGMII0_TXC_O", "group__tisci__clocks.html#ga94d3c845c0464374bf48e8b9a2fc855e", null ],
    [ "TISCI_DEV_PRU_ICSSG0_PR1_RGMII1_TXC_O", "group__tisci__clocks.html#gaa6366d8d9e63f21e7f47a83b2f2f07b3", null ],
    [ "TISCI_DEV_PRU_ICSSG1_CORE_CLK", "group__tisci__clocks.html#gaacc33f208c2334ea650fbf933b4acd4d", null ],
    [ "TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga278e5e4064787d15b8679b8b4ec9dfbf", null ],
    [ "TISCI_DEV_PRU_ICSSG1_CORE_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT9_CLK", "group__tisci__clocks.html#gabdf2dc7f31710fac4466aa02f904a6eb", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK", "group__tisci__clocks.html#ga554abbd886227b94a2081d13387d9d81", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#gad28012a9c1dd8a74a2704449abba1659", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga5cf016e30ba6567ee2174af365c415f7", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga9c7ab6f6e39d3e9e3349a6bdf4af763e", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gacd6c3f9325889dbb225be3ff580e2911", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga53408e4dc1e2a791619e93d3e1fef43a", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga1edc6efaa87b35e55644878e173a0bbb", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK", "group__tisci__clocks.html#gaff3ef4d797f62c930361b1aa9ed4eff8", null ],
    [ "TISCI_DEV_PRU_ICSSG1_IEP_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#gafa6f0e3da3ffb029869c613074e78425", null ],
    [ "TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_RXC_I", "group__tisci__clocks.html#ga3ed9250532a228ab4c1cd5acfc7f520e", null ],
    [ "TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_I", "group__tisci__clocks.html#ga07e48ea6aaaca138fecdcc0bd8e5a256", null ],
    [ "TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_RXC_I", "group__tisci__clocks.html#ga6650ca4f8a8769d18e55574e049d8ed2", null ],
    [ "TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_I", "group__tisci__clocks.html#gad9fa61e5641d1e1e533e5f70b921ad73", null ],
    [ "TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_250_CLK", "group__tisci__clocks.html#gad828bfbd548d07a7600e57c792635eb2", null ],
    [ "TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_50_CLK", "group__tisci__clocks.html#ga62c8a7cfe88b5f0541232897e57043ee", null ],
    [ "TISCI_DEV_PRU_ICSSG1_RGMII_MHZ_5_CLK", "group__tisci__clocks.html#ga0accb2d3b9da3d5ef8961b711d6892f0", null ],
    [ "TISCI_DEV_PRU_ICSSG1_UCLK_CLK", "group__tisci__clocks.html#gaf152c440a3de91b063d9cafa25f16edf", null ],
    [ "TISCI_DEV_PRU_ICSSG1_VCLK_CLK", "group__tisci__clocks.html#gaf1f18c3813afe1e4a47ea33c8f68061c", null ],
    [ "TISCI_DEV_PRU_ICSSG1_PR1_MDIO_MDCLK_O", "group__tisci__clocks.html#ga9b53653341e3eeca853fe1699b2f61f3", null ],
    [ "TISCI_DEV_PRU_ICSSG1_PR1_RGMII0_TXC_O", "group__tisci__clocks.html#gaaeb1f2a6be16fb5aa39318c52e542171", null ],
    [ "TISCI_DEV_PRU_ICSSG1_PR1_RGMII1_TXC_O", "group__tisci__clocks.html#ga325e6bd103d08fe5f73a4c5ef5ca609f", null ],
    [ "TISCI_DEV_LED0_LED_CLK", "group__tisci__clocks.html#ga8f7145906c8cd1a9ea9a3987a4715784", null ],
    [ "TISCI_DEV_LED0_VBUSP_CLK", "group__tisci__clocks.html#ga4ba090888950830d7d670a3e62ebcdf4", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK", "group__tisci__clocks.html#ga1b4442c73e122f1b4d6bd0e3c0b39f1d", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga5f955ffa5b615239231d4b18adb2f197", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga1e0a05296594192c62bdbb5997bc448b", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga50fec011c2390413e6decdac0a05141f", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga6c1bb658c4121328fc4997775f06efc4", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga9f82fdf47633906e3f0a110e79a433ed", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gaf3fc1a90a11869641a46ae89a6a78348", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK", "group__tisci__clocks.html#gac1b3d9b194fe60565c37ccce1d434b5e", null ],
    [ "TISCI_DEV_CPTS0_CPTS_RFT_CLK_PARENT_K3_PLL_CTRL_WRAP_MAIN_0_CHIP_DIV1_CLK_CLK", "group__tisci__clocks.html#ga2e059c72f476f2dfd3c9e728222b5b8e", null ],
    [ "TISCI_DEV_CPTS0_VBUSP_CLK", "group__tisci__clocks.html#ga2b3f94b229194fa5785f1ae56db5d912", null ],
    [ "TISCI_DEV_CPTS0_CPTS_GENF1", "group__tisci__clocks.html#gaf933587ce0c7cf022828ae3ef4a4310c", null ],
    [ "TISCI_DEV_CPTS0_CPTS_GENF2", "group__tisci__clocks.html#ga4221d6feec8aee28590f5dcc3979c901", null ],
    [ "TISCI_DEV_CPTS0_CPTS_GENF3", "group__tisci__clocks.html#ga403ec6b63fdffc52f63bb9e690dde362", null ],
    [ "TISCI_DEV_CPTS0_CPTS_GENF4", "group__tisci__clocks.html#ga10c9de658b85f63dc4bee22bfc444108", null ],
    [ "TISCI_DEV_DDPA0_DDPA_CLK", "group__tisci__clocks.html#ga758f6b92ed0e8536978577ad558bf3ed", null ],
    [ "TISCI_DEV_EPWM0_VBUSP_CLK", "group__tisci__clocks.html#gad123e689f2d1586805b4b00c70fd4805", null ],
    [ "TISCI_DEV_EPWM1_VBUSP_CLK", "group__tisci__clocks.html#ga87ebf9b6f37d07af7d0ec0f7d1e7f3d6", null ],
    [ "TISCI_DEV_EPWM2_VBUSP_CLK", "group__tisci__clocks.html#ga7ea36e9c4937531eebde48c0c086d7ed", null ],
    [ "TISCI_DEV_EPWM3_VBUSP_CLK", "group__tisci__clocks.html#ga736e25ca74419118c608f949120e2659", null ],
    [ "TISCI_DEV_EPWM4_VBUSP_CLK", "group__tisci__clocks.html#gaf4ec8656f21c745886bb678969944f5e", null ],
    [ "TISCI_DEV_EPWM5_VBUSP_CLK", "group__tisci__clocks.html#ga639f86e75b29952d5f6c3001365b884b", null ],
    [ "TISCI_DEV_EPWM6_VBUSP_CLK", "group__tisci__clocks.html#ga036af99f527f7cd0b28930d7527ba30f", null ],
    [ "TISCI_DEV_EPWM7_VBUSP_CLK", "group__tisci__clocks.html#gae728a0828b97e62cdfb2221c76301c89", null ],
    [ "TISCI_DEV_EPWM8_VBUSP_CLK", "group__tisci__clocks.html#gabd63707520762eee81248acd259b224f", null ],
    [ "TISCI_DEV_PBIST0_CLK8_CLK", "group__tisci__clocks.html#ga679c87709014a3aec94d39bb4cb33a4f", null ],
    [ "TISCI_DEV_PBIST1_CLK8_CLK", "group__tisci__clocks.html#ga5e51f3c3a8782ad234cb9ed824e15019", null ],
    [ "TISCI_DEV_PBIST2_CLK8_CLK", "group__tisci__clocks.html#ga1069101d87d0d3ac9efb920c087e613e", null ],
    [ "TISCI_DEV_PBIST3_CLK8_CLK", "group__tisci__clocks.html#ga40da17690f6cd65bbccfcf3138e4fa4f", null ],
    [ "TISCI_DEV_VTM0_FIX_REF2_CLK", "group__tisci__clocks.html#ga09211dd0ca237313fd817cb6a5222aa6", null ],
    [ "TISCI_DEV_VTM0_FIX_REF_CLK", "group__tisci__clocks.html#gafa2111e014973c1ecf2cf14f654e1afb", null ],
    [ "TISCI_DEV_VTM0_VBUSP_CLK", "group__tisci__clocks.html#gab2fccbccbd42a65bcc4d9409fec517cd", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK", "group__tisci__clocks.html#ga763e24239247fcd57efd698169df62bd", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK", "group__tisci__clocks.html#ga17bbc87c3711f9b8f58ac1110a1b1e74", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga36d715e23893eb9df0e30ad507e322bc", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga042cf0102194466959977c6a7ef00aad", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga7ec66a402d45892054585423866e771c", null ],
    [ "TISCI_DEV_MCAN0_MCANSS_HCLK_CLK", "group__tisci__clocks.html#gaaf43d36c5b9d12e1ce2b5a38ac901bf2", null ],
    [ "TISCI_DEV_MCAN1_MCANSS_CCLK_CLK", "group__tisci__clocks.html#ga33f7ff376277c3e9a96633dcc78aea33", null ],
    [ "TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT2_CLK", "group__tisci__clocks.html#gae46071072d7e97429f138f672b13fa6a", null ],
    [ "TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga2d0ce4483d1f50a765d4973b7cc4ff7b", null ],
    [ "TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga536bcc1674185402d00b641a0e1da890", null ],
    [ "TISCI_DEV_MCAN1_MCANSS_CCLK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga30686c02504d09add446671f0d7c8457", null ],
    [ "TISCI_DEV_MCAN1_MCANSS_HCLK_CLK", "group__tisci__clocks.html#ga62602f2351d570a71675a014db050569", null ],
    [ "TISCI_DEV_MCU_MCRC64_0_CLK", "group__tisci__clocks.html#gaebafd72394824f5e41cfde6d96dfe92d", null ],
    [ "TISCI_DEV_I2C0_CLK", "group__tisci__clocks.html#gabbcc7e642faa1a4157dde4d807ca7b7e", null ],
    [ "TISCI_DEV_I2C0_PISCL", "group__tisci__clocks.html#ga7cf832112029fdb4ade66a7c22d034ec", null ],
    [ "TISCI_DEV_I2C0_PISYS_CLK", "group__tisci__clocks.html#ga5b8be93bfab3e54487b849e348caffe5", null ],
    [ "TISCI_DEV_I2C0_PORSCL", "group__tisci__clocks.html#ga6bbf9a68a6d4f59c08ede53cbe3eeb26", null ],
    [ "TISCI_DEV_I2C1_CLK", "group__tisci__clocks.html#ga975dd7f221ff09fb0a415b0d90eac4ca", null ],
    [ "TISCI_DEV_I2C1_PISCL", "group__tisci__clocks.html#gaef77416ddd7bbb1333cfcc7d09be3e5c", null ],
    [ "TISCI_DEV_I2C1_PISYS_CLK", "group__tisci__clocks.html#gaebe3e3a4ace5a1fe4f13fe4d6a6eb4d6", null ],
    [ "TISCI_DEV_I2C1_PORSCL", "group__tisci__clocks.html#gaeac746b95cd665e66ca0976539deddeb", null ],
    [ "TISCI_DEV_I2C2_CLK", "group__tisci__clocks.html#gad97d661bbe18ca70c52381cf06041065", null ],
    [ "TISCI_DEV_I2C2_PISCL", "group__tisci__clocks.html#ga2382e8c9b01777e86df25d6580bc67d2", null ],
    [ "TISCI_DEV_I2C2_PISYS_CLK", "group__tisci__clocks.html#ga0ddca892b3a796d58790955cde39ea7b", null ],
    [ "TISCI_DEV_I2C2_PORSCL", "group__tisci__clocks.html#gaa9a6d1be738e5edcfc827d969a391750", null ],
    [ "TISCI_DEV_I2C3_CLK", "group__tisci__clocks.html#ga5bab10898b4dcafc6014e67f8108ffd1", null ],
    [ "TISCI_DEV_I2C3_PISCL", "group__tisci__clocks.html#ga291ec905c296ac530b97320d1f226a63", null ],
    [ "TISCI_DEV_I2C3_PISYS_CLK", "group__tisci__clocks.html#gacc5308e4d5edbcdb2553238b2376ad17", null ],
    [ "TISCI_DEV_I2C3_PORSCL", "group__tisci__clocks.html#ga9fbf8f0691a2a9fa09a17a43a592ddca", null ],
    [ "TISCI_DEV_MCU_I2C0_CLK", "group__tisci__clocks.html#gaff73f6c28ec14145193470966306adf0", null ],
    [ "TISCI_DEV_MCU_I2C0_PISCL", "group__tisci__clocks.html#gae99b0b3609d35d41d74cb34dbc312354", null ],
    [ "TISCI_DEV_MCU_I2C0_PISYS_CLK", "group__tisci__clocks.html#ga7fcb28756e136e7a27612986c64b06e8", null ],
    [ "TISCI_DEV_MCU_I2C0_PORSCL", "group__tisci__clocks.html#ga725cd6b3cc6f95411e3fcc4b2e28b85e", null ],
    [ "TISCI_DEV_MCU_I2C1_CLK", "group__tisci__clocks.html#gac4c8ea8196ed985798b584977c793ade", null ],
    [ "TISCI_DEV_MCU_I2C1_PISCL", "group__tisci__clocks.html#ga219da6dbec45a12b5258f5988c92c015", null ],
    [ "TISCI_DEV_MCU_I2C1_PISYS_CLK", "group__tisci__clocks.html#gac63b828d710f23dd888d0d294ab07e15", null ],
    [ "TISCI_DEV_MCU_I2C1_PORSCL", "group__tisci__clocks.html#ga7ecb81f47acd840245f520003b1d40d0", null ],
    [ "TISCI_DEV_MSRAM_256K0_CCLK_CLK", "group__tisci__clocks.html#gafe696f5fc342f43eba59b8f24aec6a15", null ],
    [ "TISCI_DEV_MSRAM_256K0_VCLK_CLK", "group__tisci__clocks.html#gad9401c32fff52fafe5c5cc1d1c7d0e31", null ],
    [ "TISCI_DEV_MSRAM_256K1_CCLK_CLK", "group__tisci__clocks.html#ga0623a67a5ae693b8af1ff90d6cd41c72", null ],
    [ "TISCI_DEV_MSRAM_256K1_VCLK_CLK", "group__tisci__clocks.html#ga320ab68e0d29efdd4e82f5179ac07b2b", null ],
    [ "TISCI_DEV_MSRAM_256K2_CCLK_CLK", "group__tisci__clocks.html#ga40f05b6b06e75fbeb24a4b144fa6cec3", null ],
    [ "TISCI_DEV_MSRAM_256K2_VCLK_CLK", "group__tisci__clocks.html#ga9c80eb1a71fc46300aca413ecb0779ce", null ],
    [ "TISCI_DEV_MSRAM_256K3_CCLK_CLK", "group__tisci__clocks.html#ga3e070cafb9889d5e8cfc58e5041ee801", null ],
    [ "TISCI_DEV_MSRAM_256K3_VCLK_CLK", "group__tisci__clocks.html#gab39eeaf4993654a9b2837849801e0617", null ],
    [ "TISCI_DEV_MSRAM_256K4_CCLK_CLK", "group__tisci__clocks.html#ga82cb83b04f7557c7d0255294a664c98d", null ],
    [ "TISCI_DEV_MSRAM_256K4_VCLK_CLK", "group__tisci__clocks.html#gae8ad3931134cbebde84bba6e051cabb0", null ],
    [ "TISCI_DEV_MSRAM_256K5_CCLK_CLK", "group__tisci__clocks.html#ga2cbd8c78bec24c15818b970b07591a43", null ],
    [ "TISCI_DEV_MSRAM_256K5_VCLK_CLK", "group__tisci__clocks.html#gabe4e3d424f1ee17d9b84fd7a95806f7d", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CBA_CLK", "group__tisci__clocks.html#gaf44a79697a4ca1f3a17d9fcb25278b10", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK", "group__tisci__clocks.html#ga3ae2d8d1f48446b61936a675999e55d2", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT5_CLK", "group__tisci__clocks.html#gaa1952b5110cda8ea043d822695e1d00a", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaff52a2e18b512f51b17740a38dd9e146", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#ga93869864e9e8e084f38fcce7e8713df1", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gaf44ea21744ca8ef970f41e1490bc41a0", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#gac653192aba08bae40c5dbecd65957e1a", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga425e5f9e412d21f5b926470ff5e0ed34", null ],
    [ "TISCI_DEV_PCIE0_PCIE_CPTS_RCLK_CLK_PARENT_WIZ16B2M4CT_MAIN_0_IP1_LN0_TXMCLK", "group__tisci__clocks.html#ga57abed0318d9bb2546b9f1fc32f5eb26", null ],
    [ "TISCI_DEV_PCIE0_PCIE_LANE0_REFCLK", "group__tisci__clocks.html#gad24f04237e8375e345626d60fac33ba1", null ],
    [ "TISCI_DEV_PCIE0_PCIE_LANE0_RXCLK", "group__tisci__clocks.html#ga1605c8372b7425744b41ee27f9c7bb47", null ],
    [ "TISCI_DEV_PCIE0_PCIE_LANE0_RXFCLK", "group__tisci__clocks.html#ga23f157ef38c6f6c6e05e89a6ea8dc4a4", null ],
    [ "TISCI_DEV_PCIE0_PCIE_LANE0_TXFCLK", "group__tisci__clocks.html#ga3e915526f482e3a6ba34ad454c699faf", null ],
    [ "TISCI_DEV_PCIE0_PCIE_LANE0_TXMCLK", "group__tisci__clocks.html#ga4c32c4a4e24745a2fedb6fb05777bf29", null ],
    [ "TISCI_DEV_PCIE0_PCIE_PM_CLK", "group__tisci__clocks.html#gadd158d9ae17d5482520bea883c302077", null ],
    [ "TISCI_DEV_PCIE0_PCIE_LANE0_TXCLK", "group__tisci__clocks.html#ga8f67aeff94211ff1be7c2f328eb00dd2", null ],
    [ "TISCI_DEV_POSTDIV1_16FFT1_FREF_CLK", "group__tisci__clocks.html#ga0d21a5b652f4c7faa2b5b5a5ca2e239a", null ],
    [ "TISCI_DEV_POSTDIV1_16FFT1_POSTDIV_CLKIN_CLK", "group__tisci__clocks.html#gad03547a3411903117e34615bfcd2f03b", null ],
    [ "TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga1ccf05c2bfa89a90bfd3513e4e8e246b", null ],
    [ "TISCI_DEV_POSTDIV1_16FFT1_HSDIVOUT6_CLK", "group__tisci__clocks.html#gaaa258663a89e9cb823e10a36f0e97348", null ],
    [ "TISCI_DEV_POSTDIV4_16FF0_FREF_CLK", "group__tisci__clocks.html#ga2185041027b0dc8688491aee8442a76b", null ],
    [ "TISCI_DEV_POSTDIV4_16FF0_POSTDIV_CLKIN_CLK", "group__tisci__clocks.html#gabeaf829a4e9ac1e153c4b9fe3773ca76", null ],
    [ "TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT5_CLK", "group__tisci__clocks.html#ga010367081258c8abae30c218b7f7c877", null ],
    [ "TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga1e58cd1869d1fbbd0c5e37c9c2682759", null ],
    [ "TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT7_CLK", "group__tisci__clocks.html#gaf9361616a19f8c6d3e4b0d9e45a4cd53", null ],
    [ "TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT8_CLK", "group__tisci__clocks.html#gac172f6e129294a359087a323ca008651", null ],
    [ "TISCI_DEV_POSTDIV4_16FF0_HSDIVOUT9_CLK", "group__tisci__clocks.html#gaa6cf9a6c6c149f3ce7801d7a08c1306a", null ],
    [ "TISCI_DEV_POSTDIV4_16FF2_FREF_CLK", "group__tisci__clocks.html#gac7461999e3c58ccf07a9fb8caef0ff63", null ],
    [ "TISCI_DEV_POSTDIV4_16FF2_POSTDIV_CLKIN_CLK", "group__tisci__clocks.html#ga65419c2af7dd56bb1ca0cc1f55eaef0c", null ],
    [ "TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT5_CLK", "group__tisci__clocks.html#gad6931c1be7f46ad7ea118c44e543f712", null ],
    [ "TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT6_CLK", "group__tisci__clocks.html#ga2917a5bd6252e1256c012d67636ccd5a", null ],
    [ "TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT7_CLK", "group__tisci__clocks.html#ga0d71087a895f948fe1c851c2616b1497", null ],
    [ "TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT8_CLK", "group__tisci__clocks.html#ga0bfcefd731022ccda74a459124e37c6f", null ],
    [ "TISCI_DEV_POSTDIV4_16FF2_HSDIVOUT9_CLK", "group__tisci__clocks.html#ga53897d357353398fdc535b41930d511a", null ],
    [ "TISCI_DEV_PSRAMECC0_CLK_CLK", "group__tisci__clocks.html#gadbc5a82e5c4ebe6bf1411d920c87e62d", null ],
    [ "TISCI_DEV_R5FSS0_CORE0_CPU_CLK", "group__tisci__clocks.html#ga5a6dd612068e02325abc8d1a98d701bc", null ],
    [ "TISCI_DEV_R5FSS0_CORE0_INTERFACE_CLK", "group__tisci__clocks.html#gaec9817ad97e4f661cec532153407f566", null ],
    [ "TISCI_DEV_R5FSS0_CORE1_CPU_CLK", "group__tisci__clocks.html#ga39258cc2d5939e53016e9651b76ef95f", null ],
    [ "TISCI_DEV_R5FSS0_CORE1_INTERFACE_CLK", "group__tisci__clocks.html#ga6d8ab0b9bb4b2b96e185075b21f5a23f", null ],
    [ "TISCI_DEV_R5FSS1_CORE0_CPU_CLK", "group__tisci__clocks.html#ga626d80e522e69b1723862671ace63ad1", null ],
    [ "TISCI_DEV_R5FSS1_CORE0_INTERFACE_CLK", "group__tisci__clocks.html#ga97be7495d89976290894eb494e4ef6ea", null ],
    [ "TISCI_DEV_R5FSS1_CORE1_CPU_CLK", "group__tisci__clocks.html#ga3f91792e189dc8cefe18ff6e8fec3aef", null ],
    [ "TISCI_DEV_R5FSS1_CORE1_INTERFACE_CLK", "group__tisci__clocks.html#ga25f3e09a121f93cd786ecc7d80490663", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK", "group__tisci__clocks.html#gaf73b7d793e8283584f639b9ebe683802", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga21060aa8b1b205ce48d8b483e13cbaab", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gae64e42f95ecbbd1359bf869853eb071e", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga34e925a52ba20338b34135d8e1b1653e", null ],
    [ "TISCI_DEV_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga8b8642c6c8e73d238417e8643bb60826", null ],
    [ "TISCI_DEV_RTI0_VBUSP_CLK", "group__tisci__clocks.html#ga3e8b1e68f04953f99a092da97e113800", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK", "group__tisci__clocks.html#ga98b5889e37c31126dc3ada9108520744", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gaa6cf5f2781d3fbf9e7dd8aee51998c45", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga0edaf62e70f5dc7edb6300c4edec86a1", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gaf6e1a8bc74658bce1c3d1184fdc7550d", null ],
    [ "TISCI_DEV_RTI1_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga669403f1980c8fb86e5a4e33ce2baadb", null ],
    [ "TISCI_DEV_RTI1_VBUSP_CLK", "group__tisci__clocks.html#gae872557c78e8eec88e59794a039eead5", null ],
    [ "TISCI_DEV_RTI8_RTI_CLK", "group__tisci__clocks.html#gab8bd86c1d1b059515b85e08154ab601c", null ],
    [ "TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga59ed56ea5363c5fbf40f703046f030f5", null ],
    [ "TISCI_DEV_RTI8_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga2247953e69a6ed440e598ff7ba5ed4f1", null ],
    [ "TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga34ec31ccf12d26ccf15ecc8b8b233125", null ],
    [ "TISCI_DEV_RTI8_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga93bd9ff4b28051b3308530fe75dda256", null ],
    [ "TISCI_DEV_RTI8_VBUSP_CLK", "group__tisci__clocks.html#gac78329009bc9dacd1774c51193201351", null ],
    [ "TISCI_DEV_RTI9_RTI_CLK", "group__tisci__clocks.html#ga5361be7d78bafe8b63c365ee8af0a056", null ],
    [ "TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gaff0e3f67a725631c1d68f03cd38f7da6", null ],
    [ "TISCI_DEV_RTI9_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga746a746b3ef7542de486cbb06d3d3ee3", null ],
    [ "TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga6e407a80d549928e2060170d56f0a1a8", null ],
    [ "TISCI_DEV_RTI9_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga99eecdd4a30763494c984f457e760faf", null ],
    [ "TISCI_DEV_RTI9_VBUSP_CLK", "group__tisci__clocks.html#gaec0f49a8d0fff0601e6fa1356f110ae7", null ],
    [ "TISCI_DEV_RTI10_RTI_CLK", "group__tisci__clocks.html#ga78ef9cfb43ad19f8b31f0038dc4f6e35", null ],
    [ "TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga10b44c8c088ec103b4c66dded60a09bd", null ],
    [ "TISCI_DEV_RTI10_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga5de7e486939beb3ef76f179a5458a0c4", null ],
    [ "TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gad809790b3cac784e9ba0175bab809cac", null ],
    [ "TISCI_DEV_RTI10_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga527ef67fbc59be209d59525010799151", null ],
    [ "TISCI_DEV_RTI10_VBUSP_CLK", "group__tisci__clocks.html#ga9ecc530f8fdf95413690706b342348ff", null ],
    [ "TISCI_DEV_RTI11_RTI_CLK", "group__tisci__clocks.html#gaf2ac3ed8a2bc40dbe2be1eb4e058f9c2", null ],
    [ "TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gad9d7ff6dbc8590043f37717449ec4cb0", null ],
    [ "TISCI_DEV_RTI11_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#ga9bb57e33cb66b5ea0448f4123981380c", null ],
    [ "TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#gad3d911943d258cd78194de1998d17d5c", null ],
    [ "TISCI_DEV_RTI11_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#gafd80d31df057a6d7853fa3904e3e4b66", null ],
    [ "TISCI_DEV_RTI11_VBUSP_CLK", "group__tisci__clocks.html#ga78afce4cb6f87c708873bf27958e3877", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK", "group__tisci__clocks.html#ga59ff9a3d1babf9b017bf82cdf739ea73", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga9f0cd111f4f3c573fb623d40a978340e", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gabfe253a36992047da25fa5e7c7b7d99b", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga65c45d47c6b83bac4febc9c2cdf6871e", null ],
    [ "TISCI_DEV_MCU_RTI0_RTI_CLK_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#gaaa7d6cb2a87d9cee666b2e5fba7f44a1", null ],
    [ "TISCI_DEV_MCU_RTI0_VBUSP_CLK", "group__tisci__clocks.html#ga8f5376b8dc611c11bd9ab248a685bb9d", null ],
    [ "TISCI_DEV_SA2_UL0_PKA_IN_CLK", "group__tisci__clocks.html#gaf766d1f2f3bedcb862470379e529fca2", null ],
    [ "TISCI_DEV_SA2_UL0_X1_CLK", "group__tisci__clocks.html#gaf0e4cfd7af8108de6d6bd361b934b708", null ],
    [ "TISCI_DEV_SA2_UL0_X2_CLK", "group__tisci__clocks.html#ga1bdbe3a8ce1691985be721872df776ad", null ],
    [ "TISCI_DEV_A53SS0_CORE_0_A53_CORE0_ARM_CLK_CLK", "group__tisci__clocks.html#gad092089abc8f263de98b629934eb91a3", null ],
    [ "TISCI_DEV_A53SS0_CORE_1_A53_CORE1_ARM_CLK_CLK", "group__tisci__clocks.html#ga999987aec04294e1b6b8f2af89730602", null ],
    [ "TISCI_DEV_A53SS0_COREPAC_ARM_CLK_CLK", "group__tisci__clocks.html#gabada43ab91f6a55b79e5ea3c1e5a4033", null ],
    [ "TISCI_DEV_A53SS0_PLL_CTRL_CLK", "group__tisci__clocks.html#gabe9290b3c163da25c21a57e4351146f5", null ],
    [ "TISCI_DEV_A53SS0_A53_DIVH_CLK4_OBSCLK_OUT_CLK", "group__tisci__clocks.html#gaf493d3abe68e9fe240d4a8d5d6d9095f", null ],
    [ "TISCI_DEV_DDR16SS0_DDRSS_DDR_PLL_CLK", "group__tisci__clocks.html#gaa3e52d33698e5d14831dc4faafb49610", null ],
    [ "TISCI_DEV_DDR16SS0_PLL_CTRL_CLK", "group__tisci__clocks.html#ga5637438709cc9ea5641e2caee971b0c8", null ],
    [ "TISCI_DEV_PSC0_CLK", "group__tisci__clocks.html#ga1b6295d45f982f5364a68364b6e5f553", null ],
    [ "TISCI_DEV_PSC0_SLOW_CLK", "group__tisci__clocks.html#ga868207986f6ada78671570f21352145c", null ],
    [ "TISCI_DEV_MCU_PSC0_CLK", "group__tisci__clocks.html#ga21315ba7d5472efdff6789e9c8402dd6", null ],
    [ "TISCI_DEV_MCU_PSC0_SLOW_CLK", "group__tisci__clocks.html#ga688fadfd595eab483b8cbd7e41311cef", null ],
    [ "TISCI_DEV_MCSPI0_CLKSPIREF_CLK", "group__tisci__clocks.html#ga13bc478eee1d2e4c708e4420908b1413", null ],
    [ "TISCI_DEV_MCSPI0_IO_CLKSPII_CLK", "group__tisci__clocks.html#gadac2540fe4c1a3ef52ca8ab8d04532d4", null ],
    [ "TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI0_CLK_OUT", "group__tisci__clocks.html#gabf524edc2f1425d63047be0865f845d5", null ],
    [ "TISCI_DEV_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MAIN_0_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gacfa2949c8367bed6abdc3d36b1e1325d", null ],
    [ "TISCI_DEV_MCSPI0_VBUSP_CLK", "group__tisci__clocks.html#ga58fb48a66f05d849e7b99300fb60e659", null ],
    [ "TISCI_DEV_MCSPI0_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gad4284c4921bd458313d8bc3c3968e7be", null ],
    [ "TISCI_DEV_MCSPI1_CLKSPIREF_CLK", "group__tisci__clocks.html#gad6e0b64b14d0dda83042ed13dcd3706a", null ],
    [ "TISCI_DEV_MCSPI1_IO_CLKSPII_CLK", "group__tisci__clocks.html#ga3069526f442f576553aed1d6afe56453", null ],
    [ "TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI1_CLK_OUT", "group__tisci__clocks.html#gae3f350e6454a126b252e76f6080122ff", null ],
    [ "TISCI_DEV_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MAIN_1_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga177c770d211dd9a5b562142ea74b2e74", null ],
    [ "TISCI_DEV_MCSPI1_VBUSP_CLK", "group__tisci__clocks.html#gafac986a92c4f421c337de3a5581ad339", null ],
    [ "TISCI_DEV_MCSPI1_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gaa407ec170c7e82b37bb9e46b25da0db9", null ],
    [ "TISCI_DEV_MCSPI2_CLKSPIREF_CLK", "group__tisci__clocks.html#ga0f6b1b47efd612873029358d5df0d483", null ],
    [ "TISCI_DEV_MCSPI2_IO_CLKSPII_CLK", "group__tisci__clocks.html#gaedb34b83b13788ec07360b55a3cb5e0c", null ],
    [ "TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI2_CLK_OUT", "group__tisci__clocks.html#gac6650a11579b3b2d36cfec4cbe498865", null ],
    [ "TISCI_DEV_MCSPI2_IO_CLKSPII_CLK_PARENT_SPI_MAIN_2_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga6ae7242deffe9a365cba1052d98ca117", null ],
    [ "TISCI_DEV_MCSPI2_VBUSP_CLK", "group__tisci__clocks.html#ga27eb14bf5e6f7a5d022048eb3cf1cafc", null ],
    [ "TISCI_DEV_MCSPI2_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga559e57729c80538fa687b7c0775da0b8", null ],
    [ "TISCI_DEV_MCSPI3_CLKSPIREF_CLK", "group__tisci__clocks.html#ga629337f443bbc31bcd74344d5ca5f7fb", null ],
    [ "TISCI_DEV_MCSPI3_IO_CLKSPII_CLK", "group__tisci__clocks.html#ga6475b4a0812c75061ff6e0c8f0407eb9", null ],
    [ "TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI3_CLK_OUT", "group__tisci__clocks.html#ga780b8695a5d063b8ace431ac593288e0", null ],
    [ "TISCI_DEV_MCSPI3_IO_CLKSPII_CLK_PARENT_SPI_MAIN_3_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga241b4f1b169a511b45ec5613308ca2f4", null ],
    [ "TISCI_DEV_MCSPI3_VBUSP_CLK", "group__tisci__clocks.html#ga22bb6b2523656542ba790034fa875b16", null ],
    [ "TISCI_DEV_MCSPI3_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga0c058e3a98ac1e7ac4c796bd8caf12e7", null ],
    [ "TISCI_DEV_MCSPI4_CLKSPIREF_CLK", "group__tisci__clocks.html#gaa21b9f064a6449330158a8bbfd6bf221", null ],
    [ "TISCI_DEV_MCSPI4_IO_CLKSPII_CLK", "group__tisci__clocks.html#gab09c0bc42c9a369f96784db14fc16ada", null ],
    [ "TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_BOARD_0_SPI4_CLK_OUT", "group__tisci__clocks.html#gae61350021b7195207bb277afb3164583", null ],
    [ "TISCI_DEV_MCSPI4_IO_CLKSPII_CLK_PARENT_SPI_MAIN_4_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gacc1e1b4489b5537fcf935092eb8ee018", null ],
    [ "TISCI_DEV_MCSPI4_VBUSP_CLK", "group__tisci__clocks.html#gac01d6335ec788b9bdaf0ba45c58f5636", null ],
    [ "TISCI_DEV_MCSPI4_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga717cc7db98d512d3faf8247240a83132", null ],
    [ "TISCI_DEV_MCU_MCSPI0_CLKSPIREF_CLK", "group__tisci__clocks.html#ga95da21f9d8ab9b27d012e5438fe55b7b", null ],
    [ "TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK", "group__tisci__clocks.html#gaad047e2eaa5a5c5b6e4a25dbc3f2a59d", null ],
    [ "TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI0_CLK_OUT", "group__tisci__clocks.html#ga8959e0b55d7a510db0688050154fe739", null ],
    [ "TISCI_DEV_MCU_MCSPI0_IO_CLKSPII_CLK_PARENT_SPI_MCU_0_IO_CLKSPIO_CLK", "group__tisci__clocks.html#gac2c32d7b2d7881b9764e853dbfa0a41b", null ],
    [ "TISCI_DEV_MCU_MCSPI0_VBUSP_CLK", "group__tisci__clocks.html#ga0578f8bdbda43ec4d857a5cde819829a", null ],
    [ "TISCI_DEV_MCU_MCSPI0_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga9f8fb1a41ec762b17175bc0800287659", null ],
    [ "TISCI_DEV_MCU_MCSPI1_CLKSPIREF_CLK", "group__tisci__clocks.html#ga3268503359aa53a943cd40139e412b38", null ],
    [ "TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK", "group__tisci__clocks.html#gaa5293fa16e60c3fe36597338fc4bb39a", null ],
    [ "TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_BOARD_0_MCU_SPI1_CLK_OUT", "group__tisci__clocks.html#gae85a11cd7599c803fa3fd59a5a695746", null ],
    [ "TISCI_DEV_MCU_MCSPI1_IO_CLKSPII_CLK_PARENT_SPI_MCU_1_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga630cae520fdddec10841d7a914e9203d", null ],
    [ "TISCI_DEV_MCU_MCSPI1_VBUSP_CLK", "group__tisci__clocks.html#ga8bd3a6e71fd7f004643ff26a41cdacc4", null ],
    [ "TISCI_DEV_MCU_MCSPI1_IO_CLKSPIO_CLK", "group__tisci__clocks.html#ga0c50663ab6f719b29120f3e614e60461", null ],
    [ "TISCI_DEV_SPINLOCK0_VCLK_CLK", "group__tisci__clocks.html#ga66a659caf63111b8fb06ba70907f7626", null ],
    [ "TISCI_DEV_TIMERMGR0_VCLK_CLK", "group__tisci__clocks.html#ga59f356160dcfd749cfe31eca24cfd207", null ],
    [ "TISCI_DEV_UART0_FCLK_CLK", "group__tisci__clocks.html#ga4c1eb273b5d67729c130c674742ac37f", null ],
    [ "TISCI_DEV_UART0_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT0", "group__tisci__clocks.html#ga139b159e05e8a3a0bcf8f8b8c718975f", null ],
    [ "TISCI_DEV_UART0_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#ga6cb66f830e87323c754361f6a424b2be", null ],
    [ "TISCI_DEV_UART0_VBUSP_CLK", "group__tisci__clocks.html#gab46f0c27d8e854b0608211dc76ab41d3", null ],
    [ "TISCI_DEV_UART1_FCLK_CLK", "group__tisci__clocks.html#ga1e33f70b8b53267e0eefbed199a3ef72", null ],
    [ "TISCI_DEV_UART1_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT1", "group__tisci__clocks.html#gad9a2955468a37d6e1336eddb925d5b28", null ],
    [ "TISCI_DEV_UART1_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#gac7450669633f97d3162ede9b5dfc4a88", null ],
    [ "TISCI_DEV_UART1_VBUSP_CLK", "group__tisci__clocks.html#gacd3681c5f6bf2e3d1616016d893c0fc1", null ],
    [ "TISCI_DEV_UART2_FCLK_CLK", "group__tisci__clocks.html#ga135f846f1d1e1fa1fe4bd98592faec7a", null ],
    [ "TISCI_DEV_UART2_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT2", "group__tisci__clocks.html#gab32ff700fc520bc02a7bfd0ea696ab41", null ],
    [ "TISCI_DEV_UART2_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#gabcc103ac06d9652c875eee902951ca1a", null ],
    [ "TISCI_DEV_UART2_VBUSP_CLK", "group__tisci__clocks.html#gae5cd3543b1dd76c6d9ea640cad3be498", null ],
    [ "TISCI_DEV_UART3_FCLK_CLK", "group__tisci__clocks.html#gaf550c20a2ac28fa571ac5c3d92632170", null ],
    [ "TISCI_DEV_UART3_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT3", "group__tisci__clocks.html#ga5f28c1638bbc90757c7d3c1fbf023bbf", null ],
    [ "TISCI_DEV_UART3_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#gaa0319271900b3771b7a60d56007a2103", null ],
    [ "TISCI_DEV_UART3_VBUSP_CLK", "group__tisci__clocks.html#ga0016fe9c4dd9dad3bd06c76021449d3c", null ],
    [ "TISCI_DEV_UART4_FCLK_CLK", "group__tisci__clocks.html#ga6096c8182ded5681eae7bb509193d291", null ],
    [ "TISCI_DEV_UART4_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT4", "group__tisci__clocks.html#gaa301a338a148e5d678ed231a17f0be0a", null ],
    [ "TISCI_DEV_UART4_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#ga2ea875bd2e6e014694bc54ef8685d545", null ],
    [ "TISCI_DEV_UART4_VBUSP_CLK", "group__tisci__clocks.html#ga65c4fc436b6b29ea90cc209ff41a7fbd", null ],
    [ "TISCI_DEV_UART5_FCLK_CLK", "group__tisci__clocks.html#ga315bec82ddae0af1c76928933935e974", null ],
    [ "TISCI_DEV_UART5_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT5", "group__tisci__clocks.html#ga7e8f2597f3f6ff982cf2212568c8c44c", null ],
    [ "TISCI_DEV_UART5_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#gaecbb9ddcfdde5478d39eac052b8be5c3", null ],
    [ "TISCI_DEV_UART5_VBUSP_CLK", "group__tisci__clocks.html#gae628d7c3c3fcc7497bd7e47b1531c105", null ],
    [ "TISCI_DEV_UART6_FCLK_CLK", "group__tisci__clocks.html#gaee54a2fb61af06fcde242d6d2b42e393", null ],
    [ "TISCI_DEV_UART6_FCLK_CLK_PARENT_USART_PROGRAMMABLE_CLOCK_DIVIDER_OUT6", "group__tisci__clocks.html#ga3c0706e6b483e2aaac41cda1ab0a1d08", null ],
    [ "TISCI_DEV_UART6_FCLK_CLK_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT1_CLK", "group__tisci__clocks.html#ga305bcbbe0a95b5c5dcb501eaa7012645", null ],
    [ "TISCI_DEV_UART6_VBUSP_CLK", "group__tisci__clocks.html#ga5ba455bdfd99c551427d2f6467ebfbc8", null ],
    [ "TISCI_DEV_MCU_UART0_FCLK_CLK", "group__tisci__clocks.html#gacb53e451ebc51497f5e7479a5aa95e0a", null ],
    [ "TISCI_DEV_MCU_UART0_VBUSP_CLK", "group__tisci__clocks.html#ga3f2d0074772a2e2309f22c33b3ea6a83", null ],
    [ "TISCI_DEV_MCU_UART1_FCLK_CLK", "group__tisci__clocks.html#gae2a2555ab35e58ac4dc822da9e14f781", null ],
    [ "TISCI_DEV_MCU_UART1_VBUSP_CLK", "group__tisci__clocks.html#ga419a5e72e3ddf86aca66e3b90985eec5", null ],
    [ "TISCI_DEV_USB0_ACLK_CLK", "group__tisci__clocks.html#ga812964e74c6a8f3597706f4fd08f6c01", null ],
    [ "TISCI_DEV_USB0_CLK_LPM_CLK", "group__tisci__clocks.html#ga4f8f43708502f648fdda7d2fa0888cad", null ],
    [ "TISCI_DEV_USB0_PCLK_CLK", "group__tisci__clocks.html#ga961011757504987c85ca9bb44489da71", null ],
    [ "TISCI_DEV_USB0_PIPE_REFCLK", "group__tisci__clocks.html#gaa01e331d689d1579021aa6ed3cfd1b20", null ],
    [ "TISCI_DEV_USB0_PIPE_RXCLK", "group__tisci__clocks.html#ga0df5637ffcb2f8eb9f387070f537a09a", null ],
    [ "TISCI_DEV_USB0_PIPE_RXFCLK", "group__tisci__clocks.html#gafd2283db08755212b0aecf39f8322a84", null ],
    [ "TISCI_DEV_USB0_PIPE_TXFCLK", "group__tisci__clocks.html#ga954c51191d8a6b3a1c67cc8463f8ccdd", null ],
    [ "TISCI_DEV_USB0_PIPE_TXMCLK", "group__tisci__clocks.html#ga5b0657e1624df3e0c4de8ec6fd4ccd38", null ],
    [ "TISCI_DEV_USB0_USB2_APB_PCLK_CLK", "group__tisci__clocks.html#gafc618869858dd83e4a4074f7d5ad30d2", null ],
    [ "TISCI_DEV_USB0_USB2_REFCLOCK_CLK", "group__tisci__clocks.html#ga831904d774de0055e6af177a9a5f6315", null ],
    [ "TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#gaffa08378f74efe691c06e8098ff6db73", null ],
    [ "TISCI_DEV_USB0_USB2_REFCLOCK_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK", "group__tisci__clocks.html#gabb7a2d57bef0eb0134f537808ced389e", null ],
    [ "TISCI_DEV_USB0_PIPE_TXCLK", "group__tisci__clocks.html#ga1c634bb9fb8c08aa7e3b68526b47b770", null ],
    [ "TISCI_DEV_SERDES_10G0_CLK", "group__tisci__clocks.html#gaea091ec933831b51b5c28009a0a34f97", null ],
    [ "TISCI_DEV_SERDES_10G0_CORE_REF_CLK", "group__tisci__clocks.html#ga85f4e5e67ad89223b1c3eefe70646cfa", null ],
    [ "TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga039c9d2a57d845bc195fc15f06cf9ae6", null ],
    [ "TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_BOARD_0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#ga64a75e359778bcc7d84812380d0ff585", null ],
    [ "TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_POSTDIV4_16FF_MAIN_0_HSDIVOUT8_CLK", "group__tisci__clocks.html#ga72faff385b962de9b1c595631b17e58c", null ],
    [ "TISCI_DEV_SERDES_10G0_CORE_REF_CLK_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT4_CLK", "group__tisci__clocks.html#ga5703b645d5a942ffd8dd1a382e61b781", null ],
    [ "TISCI_DEV_SERDES_10G0_IP1_LN0_TXCLK", "group__tisci__clocks.html#gafb63efe2926d92b7bf2eb8cd41ea952a", null ],
    [ "TISCI_DEV_SERDES_10G0_IP2_LN0_TXCLK", "group__tisci__clocks.html#gaa8ccad87a376b8bce19a406d90493349", null ],
    [ "TISCI_DEV_SERDES_10G0_IP1_LN0_REFCLK", "group__tisci__clocks.html#ga90d279ac5b4c64e8dfd3371ac4129e7b", null ],
    [ "TISCI_DEV_SERDES_10G0_IP1_LN0_RXCLK", "group__tisci__clocks.html#ga765f58332c0fc89a597ec99d3c77807b", null ],
    [ "TISCI_DEV_SERDES_10G0_IP1_LN0_RXFCLK", "group__tisci__clocks.html#gacf5bcf2045467761c424a597e67a19dd", null ],
    [ "TISCI_DEV_SERDES_10G0_IP1_LN0_TXFCLK", "group__tisci__clocks.html#ga8edb65af52125ceb549a33de7f56a815", null ],
    [ "TISCI_DEV_SERDES_10G0_IP1_LN0_TXMCLK", "group__tisci__clocks.html#ga642a2692e24eaa43ead02830f37d927e", null ],
    [ "TISCI_DEV_SERDES_10G0_IP2_LN0_REFCLK", "group__tisci__clocks.html#ga7ab8f2a5df84ade2881a04705e31bae5", null ],
    [ "TISCI_DEV_SERDES_10G0_IP2_LN0_RXCLK", "group__tisci__clocks.html#ga2cd2bbf0773205286863a5b70c068667", null ],
    [ "TISCI_DEV_SERDES_10G0_IP2_LN0_RXFCLK", "group__tisci__clocks.html#ga5379418e8778931cfd25f8ba92b25c97", null ],
    [ "TISCI_DEV_SERDES_10G0_IP2_LN0_TXFCLK", "group__tisci__clocks.html#gaf1f97c8881aac28f8cd244f0ddc66c1d", null ],
    [ "TISCI_DEV_SERDES_10G0_IP2_LN0_TXMCLK", "group__tisci__clocks.html#ga49224252063c9ad6f10628f96c284fad", null ],
    [ "TISCI_DEV_BOARD0_FSI_TX0_CLK_IN", "group__tisci__clocks.html#gad8dfe2916f9fcb9798f4b672f84d97ee", null ],
    [ "TISCI_DEV_BOARD0_FSI_TX1_CLK_IN", "group__tisci__clocks.html#ga41b4876f83a2e9214183056f33534f09", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_CLKLB_IN", "group__tisci__clocks.html#gaca18f3f6431c73acb958dfe017097026", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_CLK_IN", "group__tisci__clocks.html#ga4b8c54c0a845536634923cf9c01c3425", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN", "group__tisci__clocks.html#ga7b849e4b5246e49c44bd219676c606ab", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT3_CLK", "group__tisci__clocks.html#ga8abd0c8bb3e7c611d7be0ff797e28fed", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_FCLK_MUX_IN_PARENT_POSTDIV4_16FF_MAIN_2_HSDIVOUT7_CLK", "group__tisci__clocks.html#gab4528977d5555a6a4db600f4c3032970", null ],
    [ "TISCI_DEV_BOARD0_I2C0_SCL_IN", "group__tisci__clocks.html#ga3a4cfddd4eea111bd71484dbd5676212", null ],
    [ "TISCI_DEV_BOARD0_I2C1_SCL_IN", "group__tisci__clocks.html#ga331ec46b67ec3dee4b315f0e92c88695", null ],
    [ "TISCI_DEV_BOARD0_I2C2_SCL_IN", "group__tisci__clocks.html#ga6cab3e17295588769fda1e2514acfbdd", null ],
    [ "TISCI_DEV_BOARD0_I2C3_SCL_IN", "group__tisci__clocks.html#gac792028cb8f51636ba91c7fb356998fe", null ],
    [ "TISCI_DEV_BOARD0_MCU_I2C0_SCL_IN", "group__tisci__clocks.html#gaa5600889de5bcc875b2f43122babf46c", null ],
    [ "TISCI_DEV_BOARD0_MCU_I2C1_SCL_IN", "group__tisci__clocks.html#gae6768f8a882b7e393701cf7b11751a10", null ],
    [ "TISCI_DEV_BOARD0_MCU_OBSCLK0_IN", "group__tisci__clocks.html#gadd1af5ddb6d999e977bb6a41b8f25b0f", null ],
    [ "TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_MCU_OBSCLK_DIV_OUT0", "group__tisci__clocks.html#gac3413bf5297841c51279f803ec64d4dd", null ],
    [ "TISCI_DEV_BOARD0_MCU_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga40f06c6974c2fab5928f337ba054d6f6", null ],
    [ "TISCI_DEV_BOARD0_MCU_SPI0_CLK_IN", "group__tisci__clocks.html#gaa2c7d663ed531988eae944b6972922e9", null ],
    [ "TISCI_DEV_BOARD0_MCU_SPI1_CLK_IN", "group__tisci__clocks.html#ga733d8c8269ba30558fa3e1c65ab5686b", null ],
    [ "TISCI_DEV_BOARD0_MCU_SYSCLKOUT0_IN", "group__tisci__clocks.html#ga2ead3abbf3f5be2d37b632c2f2d14887", null ],
    [ "TISCI_DEV_BOARD0_MCU_TIMER_IO0_IN", "group__tisci__clocks.html#ga9d97f4e5bd7e3f5950003d91c4f0535e", null ],
    [ "TISCI_DEV_BOARD0_MCU_TIMER_IO1_IN", "group__tisci__clocks.html#ga882f07264663db5b344aae290d3d8dab", null ],
    [ "TISCI_DEV_BOARD0_MCU_TIMER_IO2_IN", "group__tisci__clocks.html#ga5dadc50807f45f336e149470d0573697", null ],
    [ "TISCI_DEV_BOARD0_MCU_TIMER_IO3_IN", "group__tisci__clocks.html#gaba696cace2de5331b722c8c0b17cfe47", null ],
    [ "TISCI_DEV_BOARD0_MMC1_CLK_IN", "group__tisci__clocks.html#ga8de64f9b3cc828c7f1bcd4c0ad185831", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN", "group__tisci__clocks.html#ga24bef5dffb879c1b95a3216866cd2a3d", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga7522875e5d5156b864d37c685c05caf6", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_1_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga2cdf68d4e28fa3d29e5afe4193dfe726", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF0", "group__tisci__clocks.html#gac67c9cab3b223399bb7fcdc6f97bd2f8", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_CPSW_3GUSS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#gad9d7c5ddd5f24a889195fe386487c543", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF1", "group__tisci__clocks.html#ga8e4ca5ac14660fc86d1b4f551a8ddf4d", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF2", "group__tisci__clocks.html#ga9507b3cc419617dfaec7cd509488e339", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_K3_CPTS_MAIN_0_CPTS_GENF3", "group__tisci__clocks.html#ga857bb9ea4b8df8951ead8c6c6b797812", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV1_16FFT_MAIN_14_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga66a125d585883d0b08ea243d19e74079", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_2_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga9a30f611509a0c387cb1ecd183d658a0", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_8_HSDIVOUT0_CLK", "group__tisci__clocks.html#gad99a28d7f3403f091295d2ec276b9492", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MAIN_12_HSDIVOUT0_CLK", "group__tisci__clocks.html#ga8259f596c95fad901d91ba73e4bc73b5", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLKOUT", "group__tisci__clocks.html#ga26ca9deb4a0ab0769e93690e1a896f6d", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV0_16FFT_MCU_32KHZ_GEN_0_HSDIVOUT0_CLK8", "group__tisci__clocks.html#gab49a8b0f79ff1f2cf28a805657cc55e9", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_HSDIV4_16FFT_MAIN_0_HSDIVOUT0_CLK_DUP0", "group__tisci__clocks.html#ga800ab4842340a7dab30bb824f1f32b5c", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_HFOSC0_CLKOUT", "group__tisci__clocks.html#ga352fab942983f0c3fa92683f99687ddc", null ],
    [ "TISCI_DEV_BOARD0_OBSCLK0_IN_PARENT_GLUELOGIC_RCOSC_CLK_1P0V_97P65K3", "group__tisci__clocks.html#ga431da05d2893ebcc6587cb7aa0c10f4f", null ],
    [ "TISCI_DEV_BOARD0_OSPI0_LBCLKO_IN", "group__tisci__clocks.html#gab796edd2a5f2f30e42be1ce7cecf9681", null ],
    [ "TISCI_DEV_BOARD0_PRG0_MDIO0_MDC_IN", "group__tisci__clocks.html#gaebbc642cdfee82670c60f7c6561ca364", null ],
    [ "TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_IN", "group__tisci__clocks.html#gab7432a7e3d4e80bde529c37bef2ca788", null ],
    [ "TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_IN", "group__tisci__clocks.html#ga0fac7646a1df2b72d2390ed1bd5cff1f", null ],
    [ "TISCI_DEV_BOARD0_PRG1_MDIO0_MDC_IN", "group__tisci__clocks.html#ga874da6d54f65c36b64fb051d52a4444d", null ],
    [ "TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_IN", "group__tisci__clocks.html#ga7fbf6cb097302e3dc041ba18ce562859", null ],
    [ "TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_IN", "group__tisci__clocks.html#gadf385943d75a5641d30fd0f6131d9505", null ],
    [ "TISCI_DEV_BOARD0_RGMII1_TXC_IN", "group__tisci__clocks.html#gaf820bf002cb1d66a5b903e7945509f3e", null ],
    [ "TISCI_DEV_BOARD0_RGMII2_TXC_IN", "group__tisci__clocks.html#ga476162217cdc09cee0bab8dba22adda5", null ],
    [ "TISCI_DEV_BOARD0_SPI0_CLK_IN", "group__tisci__clocks.html#gaca1ef5d27a9b94289b9ea531f876244d", null ],
    [ "TISCI_DEV_BOARD0_SPI1_CLK_IN", "group__tisci__clocks.html#ga5653a0b25e4913af1bc8f3e41d4f4e9e", null ],
    [ "TISCI_DEV_BOARD0_SPI2_CLK_IN", "group__tisci__clocks.html#ga0d255d27d5dd2eb8b3b2c7c3c5f0ca49", null ],
    [ "TISCI_DEV_BOARD0_SPI3_CLK_IN", "group__tisci__clocks.html#ga498e9ed36c32e867e8aae99f627a22bf", null ],
    [ "TISCI_DEV_BOARD0_SPI4_CLK_IN", "group__tisci__clocks.html#ga231fc4d49b56986d5aecd04f365d6a32", null ],
    [ "TISCI_DEV_BOARD0_SYSCLKOUT0_IN", "group__tisci__clocks.html#ga399780a268a683e8b58859bfd9823b93", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO0_IN", "group__tisci__clocks.html#gaf6b19ebe7036d8055a9db630c51a0705", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO10_IN", "group__tisci__clocks.html#ga0536365248c5852b09909bcccfdd4087", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO11_IN", "group__tisci__clocks.html#ga3bf17bb8d07aa3636b3e90b374f7240a", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO1_IN", "group__tisci__clocks.html#gab3cf353a0229d54a4cd438b0471e5c0f", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO2_IN", "group__tisci__clocks.html#ga932304e65ce916f61fdfc4f7462be4b2", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO3_IN", "group__tisci__clocks.html#ga1882ccf589b2f8ddac93ba8bc50139f8", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO4_IN", "group__tisci__clocks.html#gae6ff79169781edf6c2e285bfadfcb32e", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO5_IN", "group__tisci__clocks.html#gadf1132e3a9a31c30f12ea4eff409f8d2", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO6_IN", "group__tisci__clocks.html#gac48a45268629788bc7c12fa848d70f6d", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO7_IN", "group__tisci__clocks.html#gaed2b695a904f26eec7fcb60589b0583c", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO8_IN", "group__tisci__clocks.html#ga326e0983b6398a3a2cf774a27382f9fc", null ],
    [ "TISCI_DEV_BOARD0_TIMER_IO9_IN", "group__tisci__clocks.html#gab0a9209b8d7beaaa6b0ceb8e8d230887", null ],
    [ "TISCI_DEV_BOARD0_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gadae2c4cc9f95085ff0776f8cbd1fe52e", null ],
    [ "TISCI_DEV_BOARD0_CP_GEMAC_CPTS0_RFT_CLK_OUT", "group__tisci__clocks.html#gac040afeb9a6452bbebca78314017bab8", null ],
    [ "TISCI_DEV_BOARD0_EXT_REFCLK1_OUT", "group__tisci__clocks.html#gabffbc2c392bb56168704a3de5ad73057", null ],
    [ "TISCI_DEV_BOARD0_FSI_RX0_CLK_OUT", "group__tisci__clocks.html#gaf2a03a38469744531b1f874d917c536d", null ],
    [ "TISCI_DEV_BOARD0_FSI_RX1_CLK_OUT", "group__tisci__clocks.html#gae38106a6c882731a81a260c813a56e28", null ],
    [ "TISCI_DEV_BOARD0_FSI_RX2_CLK_OUT", "group__tisci__clocks.html#ga42efa9a512f9f4de59bf4056741f0aed", null ],
    [ "TISCI_DEV_BOARD0_FSI_RX3_CLK_OUT", "group__tisci__clocks.html#ga690bfde5eb0e3bc2ac2b8d39bf21fee0", null ],
    [ "TISCI_DEV_BOARD0_FSI_RX4_CLK_OUT", "group__tisci__clocks.html#ga40a92e95ab578ce04a30e1e6653dc0dd", null ],
    [ "TISCI_DEV_BOARD0_FSI_RX5_CLK_OUT", "group__tisci__clocks.html#ga2ec30cf0765d82b1e862a86fd734c61e", null ],
    [ "TISCI_DEV_BOARD0_GPMC0_CLKLB_OUT", "group__tisci__clocks.html#ga69ad3d090f142dafba910fece2963f61", null ],
    [ "TISCI_DEV_BOARD0_I2C0_SCL_OUT", "group__tisci__clocks.html#ga8cbdcb7871956bc3a7e0b3e64c036216", null ],
    [ "TISCI_DEV_BOARD0_I2C1_SCL_OUT", "group__tisci__clocks.html#ga9534687b016ddef68053275c955b2001", null ],
    [ "TISCI_DEV_BOARD0_I2C2_SCL_OUT", "group__tisci__clocks.html#ga7dcd1077a252700a00a826eb511c7e3e", null ],
    [ "TISCI_DEV_BOARD0_I2C3_SCL_OUT", "group__tisci__clocks.html#ga3724cd81561e4bd697f6bbc8b5b48671", null ],
    [ "TISCI_DEV_BOARD0_LED_CLK_OUT", "group__tisci__clocks.html#gad11b8cff4479a8e2cee0a5e4d3a0e3c1", null ],
    [ "TISCI_DEV_BOARD0_MCU_EXT_REFCLK0_OUT", "group__tisci__clocks.html#ga6ae5958cf39368dbe9629ab6bcbf1757", null ],
    [ "TISCI_DEV_BOARD0_MCU_I2C0_SCL_OUT", "group__tisci__clocks.html#gab4fa2ea4345ea0ffd36be1eef364ac2b", null ],
    [ "TISCI_DEV_BOARD0_MCU_I2C1_SCL_OUT", "group__tisci__clocks.html#gafa467d7fd94c88496def0da76aafce7b", null ],
    [ "TISCI_DEV_BOARD0_MCU_SPI0_CLK_OUT", "group__tisci__clocks.html#ga5e8313d7c6cd350ad1ad82e8eb82cd88", null ],
    [ "TISCI_DEV_BOARD0_MCU_SPI1_CLK_OUT", "group__tisci__clocks.html#gaa35fb7ed1e3a2180532a2ffbbab1114c", null ],
    [ "TISCI_DEV_BOARD0_MMC1_CLKLB_OUT", "group__tisci__clocks.html#gafa3ab375c803a6ab14a909be4232ecf9", null ],
    [ "TISCI_DEV_BOARD0_OSPI0_DQS_OUT", "group__tisci__clocks.html#ga9440c2b9c0e4b8af0ba7ee4e4261c9ec", null ],
    [ "TISCI_DEV_BOARD0_OSPI0_LBCLKO_OUT", "group__tisci__clocks.html#gab2980fffcf3c63ea655f3e0e592b6d01", null ],
    [ "TISCI_DEV_BOARD0_PRG0_RGMII1_RXC_OUT", "group__tisci__clocks.html#gab23867b35f3df4f8cf0b7820a94ae365", null ],
    [ "TISCI_DEV_BOARD0_PRG0_RGMII1_TXC_OUT", "group__tisci__clocks.html#ga460a2525b05a5acccf0a3ff157d10465", null ],
    [ "TISCI_DEV_BOARD0_PRG0_RGMII2_RXC_OUT", "group__tisci__clocks.html#ga182f21645f59abe319427f4e784a3a64", null ],
    [ "TISCI_DEV_BOARD0_PRG0_RGMII2_TXC_OUT", "group__tisci__clocks.html#gac295c2d973dc28e3eb2e9bd6098301aa", null ],
    [ "TISCI_DEV_BOARD0_PRG1_RGMII1_RXC_OUT", "group__tisci__clocks.html#ga20a81b76bf558e736981db1ee5b31e6b", null ],
    [ "TISCI_DEV_BOARD0_PRG1_RGMII1_TXC_OUT", "group__tisci__clocks.html#gac0f197309d678ea7b383936906fd9950", null ],
    [ "TISCI_DEV_BOARD0_PRG1_RGMII2_RXC_OUT", "group__tisci__clocks.html#gafb09c667857231831ee822da08853532", null ],
    [ "TISCI_DEV_BOARD0_PRG1_RGMII2_TXC_OUT", "group__tisci__clocks.html#gaedfd633fb301c18b0a52c3e77b83c569", null ],
    [ "TISCI_DEV_BOARD0_RGMII1_RXC_OUT", "group__tisci__clocks.html#gaaa8fe34a3bcdf0c63c3f83a3cab77ca3", null ],
    [ "TISCI_DEV_BOARD0_RGMII1_TXC_OUT", "group__tisci__clocks.html#ga84ca9934a96c675db75e350a0b690216", null ],
    [ "TISCI_DEV_BOARD0_RGMII2_RXC_OUT", "group__tisci__clocks.html#ga06830588c9adb446188ad2dd2bae5227", null ],
    [ "TISCI_DEV_BOARD0_RGMII2_TXC_OUT", "group__tisci__clocks.html#ga8775cde31e588ff73a7734bcf19e72a6", null ],
    [ "TISCI_DEV_BOARD0_RMII_REF_CLK_OUT", "group__tisci__clocks.html#ga9b7c7302c89a25536c41c511a7a0fe03", null ],
    [ "TISCI_DEV_BOARD0_SPI0_CLK_OUT", "group__tisci__clocks.html#ga06fe58a8f52377d7e4b4a157d4830efe", null ],
    [ "TISCI_DEV_BOARD0_SPI1_CLK_OUT", "group__tisci__clocks.html#gac67ddd39afe1806f67b49cc968b4d8ff", null ],
    [ "TISCI_DEV_BOARD0_SPI2_CLK_OUT", "group__tisci__clocks.html#ga470f06622bd9a81fcc83b65ebdb76c1e", null ],
    [ "TISCI_DEV_BOARD0_SPI3_CLK_OUT", "group__tisci__clocks.html#gae74255ca7d8c0466cf214a976c40dacb", null ],
    [ "TISCI_DEV_BOARD0_SPI4_CLK_OUT", "group__tisci__clocks.html#ga40653bea67fb0490b74819e1b4ed35d1", null ],
    [ "TISCI_DEV_BOARD0_TCK_OUT", "group__tisci__clocks.html#gade263a150bcf452795b7e121af7abdb3", null ]
];