/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [21:0] celloutsig_0_1z;
  wire [4:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_5z;
  reg [20:0] celloutsig_0_6z;
  wire celloutsig_1_0z;
  wire [9:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  reg [12:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [2:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire [10:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = ~((celloutsig_1_0z | celloutsig_1_4z[1]) & (celloutsig_1_4z[2] | celloutsig_1_3z));
  assign celloutsig_1_18z = ~((celloutsig_1_11z | celloutsig_1_4z[0]) & (celloutsig_1_1z | celloutsig_1_10z[5]));
  assign celloutsig_1_11z = celloutsig_1_2z[0] ^ celloutsig_1_6z[1];
  assign celloutsig_1_2z = in_data[170:166] + { celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[178:176] + celloutsig_1_2z[3:1];
  assign celloutsig_0_0z = in_data[81:59] === in_data[37:15];
  assign celloutsig_1_0z = ! in_data[155:150];
  assign celloutsig_1_1z = { in_data[147:136], celloutsig_1_0z } < { in_data[113:103], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = celloutsig_1_2z[3] & ~(celloutsig_1_2z[1]);
  assign celloutsig_0_1z[21:1] = in_data[5] ? { in_data[82:64], celloutsig_0_0z, celloutsig_0_0z } : { in_data[23:6], 1'h0, in_data[4:3] };
  assign celloutsig_1_9z = - { celloutsig_1_8z[4:1], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_1z };
  assign celloutsig_1_5z = ^ { celloutsig_1_2z[3:0], celloutsig_1_0z };
  assign celloutsig_0_5z = in_data[58:49] >> { celloutsig_0_1z[20:16], celloutsig_0_2z };
  assign celloutsig_1_10z = { in_data[144:139], celloutsig_1_0z, celloutsig_1_4z } >> { celloutsig_1_9z[4:2], celloutsig_1_1z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_3z };
  assign celloutsig_1_6z = celloutsig_1_2z[2:0] ~^ celloutsig_1_2z[4:2];
  assign celloutsig_1_8z = { celloutsig_1_2z[4:2], celloutsig_1_1z, celloutsig_1_5z } ~^ { celloutsig_1_2z[3:0], celloutsig_1_1z };
  assign celloutsig_0_2z = celloutsig_0_1z[13:9] ~^ in_data[62:58];
  always_latch
    if (clkin_data[32]) celloutsig_0_6z = 21'h000000;
    else if (celloutsig_1_19z[0]) celloutsig_0_6z = { celloutsig_0_1z[20:1], celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_1_19z = 13'h0000;
    else if (clkin_data[0]) celloutsig_1_19z = { celloutsig_1_9z[8:1], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z };
  assign celloutsig_0_1z[0] = celloutsig_0_0z;
  assign { out_data[128], out_data[108:96], out_data[41:32], out_data[20:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_5z, celloutsig_0_6z };
endmodule
