design_2_processing_system7_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_processing_system7_0_0/sim/design_2_processing_system7_0_0.v,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_proc_sys_reset_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_proc_sys_reset_0_0/sim/design_2_proc_sys_reset_0_0.vhd,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_xbar_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_xbar_0/sim/design_2_xbar_0.v,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_auto_pc_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_auto_pc_0/sim/design_2_auto_pc_0.v,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_myPrescaler_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_myPrescaler_0_0/sim/design_2_myPrescaler_0_0.v,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_axi_fifo_mm_s_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_axi_fifo_mm_s_0_0/sim/design_2_axi_fifo_mm_s_0_0.vhd,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_axi_fifo_mm_s_1_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_axi_fifo_mm_s_1_0/sim/design_2_axi_fifo_mm_s_1_0.vhd,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_myI2STx_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_myI2STx_v1_0_0_0/sim/design_2_myI2STx_v1_0_0_0.v,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_mySPIRxTx_v1_0_0_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_mySPIRxTx_v1_0_0_0/sim/design_2_mySPIRxTx_v1_0_0_0.v,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_myPrescaler_1_0.v,verilog,xil_defaultlib,../../../bd/design_2/ip/design_2_myPrescaler_1_0/sim/design_2_myPrescaler_1_0.v,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2_axi_gpio_0_0.vhd,vhdl,xil_defaultlib,../../../bd/design_2/ip/design_2_axi_gpio_0_0/sim/design_2_axi_gpio_0_0.vhd,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
design_2.v,verilog,xil_defaultlib,../../../bd/design_2/sim/design_2.v,incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="$ref_dir/../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/ec67/hdl"incdir="../../../../finalproject_3.srcs/sources_1/bd/design_2/ipshared/6b56/hdl"
glbl.v,Verilog,xil_defaultlib,glbl.v
