

================================================================
== Vitis HLS Report for 'LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Wed Sep 18 18:08:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%out_pkts_data = alloca i32 1"   --->   Operation 5 'alloca' 'out_pkts_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%out_pkts_keep = alloca i32 1"   --->   Operation 6 'alloca' 'out_pkts_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%out_pkts_strb = alloca i32 1"   --->   Operation 7 'alloca' 'out_pkts_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%out_pkts_user = alloca i32 1"   --->   Operation 8 'alloca' 'out_pkts_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%out_pkts_id = alloca i32 1"   --->   Operation 9 'alloca' 'out_pkts_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%out_pkts_dest = alloca i32 1"   --->   Operation 10 'alloca' 'out_pkts_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V, void @empty_5"   --->   Operation 11 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i6 %in_stream_V_dest_V, i5 %in_stream_V_id_V, i1 %in_stream_V_last_V, i2 %in_stream_V_user_V, i4 %in_stream_V_strb_V, i4 %in_stream_V_keep_V, i32 %in_stream_V_data_V, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%in_pkts_data_0_070_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %in_pkts_data_0_070"   --->   Operation 13 'read' 'in_pkts_data_0_070_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%in_pkts_keep_0_071_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_keep_0_071"   --->   Operation 14 'read' 'in_pkts_keep_0_071_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%in_pkts_strb_0_072_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %in_pkts_strb_0_072"   --->   Operation 15 'read' 'in_pkts_strb_0_072_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%in_pkts_user_0_073_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %in_pkts_user_0_073"   --->   Operation 16 'read' 'in_pkts_user_0_073_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%in_pkts_id_0_074_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %in_pkts_id_0_074"   --->   Operation 17 'read' 'in_pkts_id_0_074_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%in_pkts_dest_0_075_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %in_pkts_dest_0_075"   --->   Operation 18 'read' 'in_pkts_dest_0_075_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i6 %in_pkts_dest_0_075_read, i6 %out_pkts_dest"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 %in_pkts_id_0_074_read, i5 %out_pkts_id"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i2 %in_pkts_user_0_073_read, i2 %out_pkts_user"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %in_pkts_strb_0_072_read, i4 %out_pkts_strb"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 %in_pkts_keep_0_071_read, i4 %out_pkts_keep"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 %in_pkts_data_0_070_read, i32 %out_pkts_data"   --->   Operation 24 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 25 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.36>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%i_3 = load i3 %i" [src/main.cpp:17]   --->   Operation 27 'load' 'i_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.65ns)   --->   "%icmp_ln16 = icmp_eq  i3 %i_3, i3 4" [src/main.cpp:16]   --->   Operation 29 'icmp' 'icmp_ln16' <Predicate = true> <Delay = 1.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln16 = add i3 %i_3, i3 1" [src/main.cpp:16]   --->   Operation 30 'add' 'add_ln16' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %icmp_ln16, void %for.inc.split, void %for.body14.preheader.exitStub" [src/main.cpp:16]   --->   Operation 31 'br' 'br_ln16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_pkts_data_load_1 = load i32 %out_pkts_data" [src/main.cpp:17]   --->   Operation 32 'load' 'out_pkts_data_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%out_pkts_keep_load_1 = load i4 %out_pkts_keep" [src/main.cpp:17]   --->   Operation 33 'load' 'out_pkts_keep_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%out_pkts_strb_load_1 = load i4 %out_pkts_strb" [src/main.cpp:17]   --->   Operation 34 'load' 'out_pkts_strb_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%out_pkts_user_load_1 = load i2 %out_pkts_user" [src/main.cpp:17]   --->   Operation 35 'load' 'out_pkts_user_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%out_pkts_id_load_1 = load i5 %out_pkts_id" [src/main.cpp:17]   --->   Operation 36 'load' 'out_pkts_id_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%out_pkts_dest_load_1 = load i6 %out_pkts_dest" [src/main.cpp:17]   --->   Operation 37 'load' 'out_pkts_dest_load_1' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%speclooptripcount_ln16 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [src/main.cpp:16]   --->   Operation 38 'speclooptripcount' 'speclooptripcount_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln16 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [src/main.cpp:16]   --->   Operation 39 'specloopname' 'specloopname_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln17 = trunc i3 %i_3" [src/main.cpp:17]   --->   Operation 40 'trunc' 'trunc_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %in_stream_V_data_V, i4 %in_stream_V_keep_V, i4 %in_stream_V_strb_V, i2 %in_stream_V_user_V, i1 %in_stream_V_last_V, i5 %in_stream_V_id_V, i6 %in_stream_V_dest_V" [src/main.cpp:17]   --->   Operation 41 'read' 'empty' <Predicate = (!icmp_ln16)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node select_ln17)   --->   "%in_pkts_data_0 = extractvalue i54 %empty" [src/main.cpp:17]   --->   Operation 42 'extractvalue' 'in_pkts_data_0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_1)   --->   "%in_pkts_keep_0 = extractvalue i54 %empty" [src/main.cpp:17]   --->   Operation 43 'extractvalue' 'in_pkts_keep_0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_2)   --->   "%in_pkts_strb_0 = extractvalue i54 %empty" [src/main.cpp:17]   --->   Operation 44 'extractvalue' 'in_pkts_strb_0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_3)   --->   "%in_pkts_user_0 = extractvalue i54 %empty" [src/main.cpp:17]   --->   Operation 45 'extractvalue' 'in_pkts_user_0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_4)   --->   "%in_pkts_id_0 = extractvalue i54 %empty" [src/main.cpp:17]   --->   Operation 46 'extractvalue' 'in_pkts_id_0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln17_5)   --->   "%in_pkts_dest_0 = extractvalue i54 %empty" [src/main.cpp:17]   --->   Operation 47 'extractvalue' 'in_pkts_dest_0' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (1.56ns)   --->   "%icmp_ln17 = icmp_eq  i2 %trunc_ln17, i2 0" [src/main.cpp:17]   --->   Operation 48 'icmp' 'icmp_ln17' <Predicate = (!icmp_ln16)> <Delay = 1.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.56> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln17 = select i1 %icmp_ln17, i32 %in_pkts_data_0, i32 %out_pkts_data_load_1" [src/main.cpp:17]   --->   Operation 49 'select' 'select_ln17' <Predicate = (!icmp_ln16)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln17_1 = select i1 %icmp_ln17, i4 %in_pkts_keep_0, i4 %out_pkts_keep_load_1" [src/main.cpp:17]   --->   Operation 50 'select' 'select_ln17_1' <Predicate = (!icmp_ln16)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln17_2 = select i1 %icmp_ln17, i4 %in_pkts_strb_0, i4 %out_pkts_strb_load_1" [src/main.cpp:17]   --->   Operation 51 'select' 'select_ln17_2' <Predicate = (!icmp_ln16)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.99ns) (out node of the LUT)   --->   "%select_ln17_3 = select i1 %icmp_ln17, i2 %in_pkts_user_0, i2 %out_pkts_user_load_1" [src/main.cpp:17]   --->   Operation 52 'select' 'select_ln17_3' <Predicate = (!icmp_ln16)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln17_4 = select i1 %icmp_ln17, i5 %in_pkts_id_0, i5 %out_pkts_id_load_1" [src/main.cpp:17]   --->   Operation 53 'select' 'select_ln17_4' <Predicate = (!icmp_ln16)> <Delay = 1.21> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln17_5 = select i1 %icmp_ln17, i6 %in_pkts_dest_0, i6 %out_pkts_dest_load_1" [src/main.cpp:17]   --->   Operation 54 'select' 'select_ln17_5' <Predicate = (!icmp_ln16)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (1.58ns)   --->   "%store_ln16 = store i6 %select_ln17_5, i6 %out_pkts_dest" [src/main.cpp:16]   --->   Operation 55 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 56 [1/1] (1.58ns)   --->   "%store_ln16 = store i5 %select_ln17_4, i5 %out_pkts_id" [src/main.cpp:16]   --->   Operation 56 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 57 [1/1] (1.58ns)   --->   "%store_ln16 = store i2 %select_ln17_3, i2 %out_pkts_user" [src/main.cpp:16]   --->   Operation 57 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 58 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %select_ln17_2, i4 %out_pkts_strb" [src/main.cpp:16]   --->   Operation 58 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 59 [1/1] (1.58ns)   --->   "%store_ln16 = store i4 %select_ln17_1, i4 %out_pkts_keep" [src/main.cpp:16]   --->   Operation 59 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 60 [1/1] (1.58ns)   --->   "%store_ln16 = store i32 %select_ln17, i32 %out_pkts_data" [src/main.cpp:16]   --->   Operation 60 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 61 [1/1] (1.58ns)   --->   "%store_ln16 = store i3 %add_ln16, i3 %i" [src/main.cpp:16]   --->   Operation 61 'store' 'store_ln16' <Predicate = (!icmp_ln16)> <Delay = 1.58>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln16 = br void %for.inc" [src/main.cpp:16]   --->   Operation 62 'br' 'br_ln16' <Predicate = (!icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%out_pkts_data_load = load i32 %out_pkts_data"   --->   Operation 63 'load' 'out_pkts_data_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%out_pkts_keep_load = load i4 %out_pkts_keep"   --->   Operation 64 'load' 'out_pkts_keep_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%out_pkts_strb_load = load i4 %out_pkts_strb"   --->   Operation 65 'load' 'out_pkts_strb_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%out_pkts_user_load = load i2 %out_pkts_user"   --->   Operation 66 'load' 'out_pkts_user_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%out_pkts_id_load = load i5 %out_pkts_id"   --->   Operation 67 'load' 'out_pkts_id_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%out_pkts_dest_load = load i6 %out_pkts_dest"   --->   Operation 68 'load' 'out_pkts_dest_load' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i6P0A, i6 %out_pkts_dest_out, i6 %out_pkts_dest_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i5P0A, i5 %out_pkts_id_out, i5 %out_pkts_id_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %out_pkts_user_out, i2 %out_pkts_user_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %out_pkts_strb_out, i4 %out_pkts_strb_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i4P0A, i4 %out_pkts_keep_out, i4 %out_pkts_keep_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %out_pkts_data_out, i32 %out_pkts_data_load"   --->   Operation 74 'write' 'write_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 75 'ret' 'ret_ln0' <Predicate = (icmp_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation ('out_pkts_dest') [26]  (0.000 ns)
	'store' operation ('store_ln0') of variable 'in_pkts_dest_0_075_read' on local variable 'out_pkts_dest' [35]  (1.588 ns)

 <State 2>: 4.368ns
The critical path consists of the following:
	'load' operation ('i', src/main.cpp:17) on local variable 'i' [44]  (0.000 ns)
	'icmp' operation ('icmp_ln17', src/main.cpp:17) [66]  (1.565 ns)
	'select' operation ('select_ln17_4', src/main.cpp:17) [71]  (1.215 ns)
	'store' operation ('store_ln16', src/main.cpp:16) of variable 'select_ln17_4', src/main.cpp:17 on local variable 'out_pkts_id' [74]  (1.588 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
