% \begin{table}[]
% \centering
% \caption{The overview of current software-hardware co-design approaches for accelerating ViT on edge devices. 
% In the baseline models, \textbf{B} denotes Base; \textbf{S} denotes Small; and \textbf{T} denotes Tiny versions. 
% Five types of hardware devices are used in existing hardware-software co-design frameworks: 
% GPU ($\spadesuit$), EdgeGPU ($\blacktriangle$), CPU ($\bigstar$), FPGA ($\clubsuit$), and AMD Versal Adaptive Compute Acceleration (ACAP) ($\blacklozenge$). 
% \textbf{\textsuperscript{*}} indicates energy efficiency measurements in W·S (power × time).
% }
% \label{hwswco}
% \renewcommand{\arraystretch}{1}
% \resizebox{\columnwidth}{!}{%
% \begin{tabular}{c|c|c|cc|cc|c|c|c|c}
% \hline
%  &
%    &
%    &
%   \multicolumn{2}{c|}{\textbf{Hardware device}} &
%   \multicolumn{2}{c|}{\textbf{Key optimization}} &
%   &
%    &
%    &
%    \\ \cline{4-7}
% \multirow{-2}{*}{\textbf{Framework}} &
%   \multirow{-2}{*}{\textbf{Retrain}} &
%   \multirow{-2}{*}{\textbf{\begin{tabular}[c]{@{}c@{}}Baseline\\ Models\end{tabular}}} &
%   \multicolumn{1}{c|}{\textbf{Baseline}} &
%   \textbf{Experiment} &
%   \multicolumn{1}{c|}{\textbf{Software}} &
%   \textbf{Hardware} &
%   \multirow{-2}{*}{\textbf{Datasets}} &
%   \multirow{-2}{*}{\textbf{\begin{tabular}[c]{@{}c@{}}Energy \\ (FPS/W)\end{tabular}}} &
%   \multirow{-2}{*}{\textbf{\begin{tabular}[c]{@{}c@{}}Throughput \\ (GOPs)\end{tabular}}} &
%   \multirow{-2}{*}{\textbf{\begin{tabular}[c]{@{}c@{}}Speedup \\ ($\uparrow$)\end{tabular}}} \\ \hline
%  &
%    &
%    &
%   \multicolumn{1}{c|}{Intel i7-9800X\textsuperscript{$\bigstar$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    &
%    &
%    &
%    &
%    \\
% \multirow{-2}{*}{VAQF~\cite{sun2022vaqf}} &
%   \multirow{-2}{*}{\xmark} &
%   \multirow{-2}{*}{DeiT-B/S/T} &
%   \multicolumn{1}{c|}{TITAN RTX\textsuperscript{$\spadesuit$}} &
%   \multirow{-2}{*}{ZCU102\textsuperscript{$\clubsuit$}} &
%   \multicolumn{1}{c|}{\multirow{-2}{*}{Quantization}} &
%   \multirow{-2}{*}{\begin{tabular}[c]{@{}c@{}}Traditional\\ resources\end{tabular}} &
%   \multirow{-2}{*}{ImageNet-1K~\cite{5206848}} &
%   \multirow{-2}{*}{4.05} &
%   \multirow{-2}{*}{861.2} &
%   \multirow{-2}{*}{-} \\ \hline
% Auto-ViT-Acc ~\cite{lit2022auto} &
%   \xmark &
%   DeiT-B/S/T &
%   \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
%   ZCU102 \textsuperscript{$\clubsuit$} &
%   \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}Mixed \\ quantization\end{tabular}} &
%   \begin{tabular}[c]{@{}c@{}}Traditional\\ resources\end{tabular} &
%   ImageNet-1K~\cite{5206848} &
%   10.35 &
%   907.8 &
%   - \\ \hline
% HeatViT~\cite{dong2023heatvit} &
%   \cmark &
%   DeiT-B/S/T &
%   \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
%   ZCU102 \textsuperscript{$\clubsuit$} &
%   \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}Adaptive \\ token pruning\end{tabular}} &
%   \begin{tabular}[c]{@{}c@{}}Motivated from\\ ~\cite{lit2022auto}\end{tabular} &
%   ImageNet-1K~\cite{5206848} &
%   19.4 &
%   271.2 &
%   2.34$\times$ \\ \hline
%  &
%    &
%    &
%   \multicolumn{1}{c|}{ZCU102\textsuperscript{$\clubsuit$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    &
%    &
%    &
%   - &
%   59.5$\times$ \\ \cline{10-11} 
%  &
%    &
%    &
%   \multicolumn{1}{c|}{U250\textsuperscript{$\clubsuit$}} &
%   \multirow{-2}{*}{VCK190\textsuperscript{$\blacklozenge$}} &
%   \multicolumn{1}{c|}{} &
%    &
%   \multirow{-2}{*}{ImageNet-1k~\cite{5206848}} &
%   \multirow{-2}{*}{224.7} &
%   - &
%   13.1$\times$ \\ \cline{5-5} \cline{9-11} 
%  &
%    &
%    &
%   \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}AGX Orin\textsuperscript{\\ $\blacktriangle$}\end{tabular}} &
%    &
%   \multicolumn{1}{c|}{} &
%    &
%    &
%    &
%   - &
%   14.92$\times$ \\ \cline{10-11} 
% \multirow{-4}{*}{EQ-ViT~\cite{10745859}} &
%   \multirow{-4}{*}{\cmark} &
%   \multirow{-4}{*}{DeiT-T} &
%   \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
%   \multirow{-2}{*}{VEK280\textsuperscript{$\blacklozenge$}} &
%   \multicolumn{1}{c|}{\multirow{-4}{*}{\begin{tabular}[c]{@{}c@{}}Kernel-level \\ profiling\end{tabular}}} &
%   \multirow{-4}{*}{\begin{tabular}[c]{@{}c@{}}Spatial and \\ heterogeneous \\ accelerators\end{tabular}} &
%   \multirow{-2}{*}{Cifar-100~\cite{cifar10}} &
%   \multirow{-2}{*}{427.8} &
%   - &
%   3.38$\times$ \\ \hline
%  &
%    &
%    &
%   \multicolumn{1}{c|}{} &
%    &
%   \multicolumn{1}{c|}{} &
%    &
%   PASCAL~\cite{everingham2010pascal} &
%   0.690\textsuperscript{*} &
%   1217.4 &
%   - \\ \cline{9-11} 
% \multirow{-2}{*}{M\textsuperscript{3}ViT~\cite{fan2022m3vit}} &
%   \multirow{-2}{*}{\cmark} &
%   \multirow{-2}{*}{ViT-S/T} &
%   \multicolumn{1}{c|}{\multirow{-2}{*}{RTX 8000\textsuperscript{$\spadesuit$}}} &
%   \multirow{-2}{*}{ZCU102\textsuperscript{$\clubsuit$}} &
%   \multicolumn{1}{c|}{\multirow{-2}{*}{\begin{tabular}[c]{@{}c@{}}Mixture of expert\\  (MoE)\end{tabular}}} &
%   \multirow{-2}{*}{\begin{tabular}[c]{@{}c@{}}Computing MoE\\  expert-by-expert\end{tabular}} &
%   NYUD-v2~\cite{silberman2012indoor} &
%   0.845\textsuperscript{*} &
%   1183.4 &
%    \\ \hline
%  &
%    &
%    &
%   \multicolumn{1}{c|}{Jetson Xavier\textsuperscript{$\blacktriangle$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    &
%   ImageNet-1k~\cite{5206848} &
%    &
%    &
%   5.6$\times$ \\ \cline{11-11} 
% \multirow{-2}{*}{ViTCoD~\cite{you2023vitcod}} &
%   \multirow{-2}{*}{\cmark} &
%   \multirow{-2}{*}{DeiT-B/S/T} &
%   \multicolumn{1}{c|}{CPU\textsuperscript{$\bigstar$}} &
%   \multirow{-2}{*}{ASIC} &
%   \multicolumn{1}{c|}{\multirow{-2}{*}{\begin{tabular}[c]{@{}c@{}}Prunes \& polarizes \\ the attention maps\end{tabular}}} &
%   \multirow{-2}{*}{\begin{tabular}[c]{@{}c@{}}On-chip encoder  \\ \& decoder engines\end{tabular}} &
%   Human3.6M~\cite{ionescu2013human3} &
%   \multirow{-2}{*}{-} &
%   \multirow{-2}{*}{-} &
%   33.8$\times$ \\ \hline
% SOLE~\cite{wang2023sole} &
%   \xmark &
%   DeiT-T &
%   \multicolumn{1}{c|}{2080Ti\textsuperscript{$\spadesuit$}} &
%   ASIC &
%   \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}E2Softmax \& \\ AILayerNorm\end{tabular}} &
%   \begin{tabular}[c]{@{}c@{}}Custom hardware\\  unit\end{tabular} &
%   ImageNet-1k~\cite{5206848} &
%   - &
%   - &
%   57.5$\times$ \\ \hline
% \end{tabular}%
% }
% \vspace{-6mm}
% \end{table}
% Please add the following required packages to your document preamble:
% \usepackage{multirow}
% \usepackage{graphicx}
% Please add the following required packages to your document preamble:
% \usepackage{multirow}
% \usepackage{graphicx}
% \begin{table}[]
% \centering
% \caption{The overview of current accelerating techniques for ViT on edge devices. 
% In the baseline models, \textbf{B} denotes Base; \textbf{S} denotes Small, and \textbf{T} denotes Tiny versions. 
% Five types of hardware devices are used in existing hardware-software co-design frameworks: 
% GPU ($\spadesuit$), EdgeGPU ($\blacktriangle$), CPU ($\bigstar$), FPGA ($\clubsuit$), and AMD Versal Adaptive Compute Acceleration (ACAP) ($\blacklozenge$). 
% }
% \label{hwswco}
% \renewcommand{\arraystretch}{0.9}
% \resizebox{\columnwidth}{!}{%
% \begin{tabular}{c|c|c|c|cc|cc}
% \hline
% \multirow{2}{*}{\textbf{Approaches}} &
%   \multirow{2}{*}{\textbf{Framework}} &
%   \multirow{2}{*}{\textbf{Retrain}} &
%   \multirow{2}{*}{\textbf{\begin{tabular}[c]{@{}c@{}}Baseline\\ Models\end{tabular}}} &
%   \multicolumn{2}{c|}{\textbf{Hardware device}} &
%   \multicolumn{2}{c}{\textbf{Key optimization}} \\ \cline{5-8} 
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{\textbf{Baseline}} &
%   \textbf{Experiment} &
%   \multicolumn{1}{c|}{\textbf{Software}} &
%   \textbf{Hardware} \\ \hline
% \multirow{13}{*}{SW-HW co-design} &
%   \multirow{2}{*}{VAQF~\cite{sun2022vaqf}} &
%   \multirow{2}{*}{\xmark} &
%   \multirow{2}{*}{DeiT-B/S/T} &
%   \multicolumn{1}{c|}{Intel i7-9800X\textsuperscript{$\bigstar$}} &
%   \multirow{2}{*}{ZCU102\textsuperscript{$\clubsuit$}} &
%   \multicolumn{1}{c|}{\multirow{2}{*}{Quantization}} &
%   \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Traditional\\ resources\end{tabular}} \\
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{TITAN RTX\textsuperscript{$\spadesuit$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    \\ \cline{2-8} 
%  &
%   Auto-ViT-Acc ~\cite{lit2022auto} &
%   \xmark &
%   DeiT-B/S/T &
%   \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
%   ZCU102 \textsuperscript{$\clubsuit$} &
%   \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}Mixed \\ quantization\end{tabular}} &
%   \begin{tabular}[c]{@{}c@{}}Traditional\\ resources\end{tabular} \\ \cline{2-8} 
%  &
%   HeatViT~\cite{dong2023heatvit} &
%   \cmark &
%   DeiT-B/S/T &
%   \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
%   ZCU102 \textsuperscript{$\clubsuit$} &
%   \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}Adaptive \\ token pruning\end{tabular}} &
%   \begin{tabular}[c]{@{}c@{}}Motivated from\\ ~\cite{lit2022auto}\end{tabular} \\ \cline{2-8} 
%  &
%   \multirow{4}{*}{EQ-ViT~\cite{10745859}} &
%   \multirow{4}{*}{\cmark} &
%   \multirow{4}{*}{DeiT-T} &
%   \multicolumn{1}{c|}{ZCU102\textsuperscript{$\clubsuit$}} &
%   \multirow{2}{*}{VCK190\textsuperscript{$\blacklozenge$}} &
%   \multicolumn{1}{c|}{\multirow{4}{*}{\begin{tabular}[c]{@{}c@{}}Kernel-level \\ profiling\end{tabular}}} &
%   \multirow{4}{*}{\begin{tabular}[c]{@{}c@{}}Spatial and \\ heterogeneous \\ accelerators\end{tabular}} \\
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{U250\textsuperscript{$\clubsuit$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    \\
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}AGX Orin\textsuperscript{\\ $\blacktriangle$}\end{tabular}} &
%   \multirow{2}{*}{VEK280\textsuperscript{$\blacklozenge$}} &
%   \multicolumn{1}{c|}{} &
%    \\
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    \\ \cline{2-8} 
%  &
%   \multirow{2}{*}{M\textsuperscript{3}ViT~\cite{fan2022m3vit}} &
%   \multirow{2}{*}{\cmark} &
%   \multirow{2}{*}{ViT-S/T} &
%   \multicolumn{1}{c|}{\multirow{2}{*}{RTX 8000\textsuperscript{$\spadesuit$}}} &
%   \multirow{2}{*}{ZCU102\textsuperscript{$\clubsuit$}} &
%   \multicolumn{1}{c|}{\multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Mixture of expert\\  (MoE)\end{tabular}}} &
%   \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Computing MoE\\  expert-by-expert\end{tabular}} \\
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{} &
%    &
%   \multicolumn{1}{c|}{} &
%    \\ \cline{2-8} 
%  &
%   \multirow{2}{*}{ViTCoD~\cite{you2023vitcod}} &
%   \multirow{2}{*}{\cmark} &
%   \multirow{2}{*}{DeiT-B/S/T} &
%   \multicolumn{1}{c|}{Jetson Xavier\textsuperscript{$\blacktriangle$}} &
%   \multirow{2}{*}{ASIC (28nm)} &
%   \multicolumn{1}{c|}{\multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Prunes \& polarizes \\ the attention maps\end{tabular}}} &
%   \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}On-chip encoder  \\ \& decoder engines\end{tabular}} \\
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{CPU\textsuperscript{$\bigstar$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    \\ \cline{2-8} 
%  &
%   SOLE~\cite{wang2023sole} &
%   \xmark &
%   DeiT-T &
%   \multicolumn{1}{c|}{2080Ti\textsuperscript{$\spadesuit$}} &
%   ASIC (28nm) &
%   \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}E2Softmax \& \\ AILayerNorm\end{tabular}} &
%   \begin{tabular}[c]{@{}c@{}}Custom hardware\\  unit\end{tabular} \\ \hline
% \multirow{3}{*}{Only HW} &
%   \multirow{2}{*}{ViA~\cite{wang2022via}} &
%   \multirow{2}{*}{\xmark} &
%   \multirow{2}{*}{Swin-T} &
%   \multicolumn{1}{c|}{Intel i7-5930X\textsuperscript{$\bigstar$}} &
%   \multirow{2}{*}{Alveo U50\textsuperscript{$\clubsuit$}} &
%   \multicolumn{1}{c|}{\multirow{2}{*}{-}} &
%   \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Multi kernel parallelism\\ with half mappiing method\end{tabular}} \\
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{V100\textsuperscript{$\spadesuit$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    \\ \cline{2-8} 
%  &
%   ViTA ~\cite{nag2023vita} &
%   \xmark &
%   DeiT-B/S/T &
%   \multicolumn{1}{c|}{ASIC (40nm)} &
%   Zynq ZC7020\textsuperscript{$\clubsuit$} &
%   \multicolumn{1}{c|}{-} &
%   \begin{tabular}[c]{@{}c@{}}Head level pipeline\\ \& Inter-layer MLP\end{tabular} \\ \hline
% \multirow{3}{*}{Other Approaches} &
%   ED-ViT~\cite{liu2024ed} &
%   \cmark &
%   ViT-B/S/T &
%   \multicolumn{1}{c|}{-} &
%   \begin{tabular}[c]{@{}c@{}}(1-10) Raspberry Pi-4B\\ RTX 4090\textsuperscript{$\spadesuit$}\end{tabular} &
%   \multicolumn{1}{c|}{-} &
%   \begin{tabular}[c]{@{}c@{}}Distributed edge devices\\ for deploying submodels\end{tabular} \\ \cline{2-8} 
%  &
%   \multirow{2}{*}{COSA Plus~\cite{10612833}} &
%   \multirow{2}{*}{\xmark} &
%   \multirow{2}{*}{ViT-B} &
%   \multicolumn{1}{c|}{RTX 3090\textsuperscript{$\spadesuit$}} &
%   \multirow{2}{*}{XCVU13P \textsuperscript{$\clubsuit$}} &
%   \multicolumn{1}{c|}{\multirow{2}{*}{-}} &
%   \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Systolic array with\\ optimized dataflow\end{tabular}} \\ \cline{5-5}
%  &
%    &
%    &
%    &
%   \multicolumn{1}{c|}{6226R server CPU\textsuperscript{$\bigstar$}} &
%    &
%   \multicolumn{1}{c|}{} &
%    \\ \hline
% \end{tabular}%
% }
% \end{table}
% Please add the following required packages to your document preamble:
% \usepackage{multirow}
% \usepackage{graphicx}
\begin{table}[!htb]
\centering
\caption{The overview of current accelerating techniques for ViT on edge devices. 
In the baseline models, \textbf{B} denotes Base; \textbf{S} denotes Small, and \textbf{T} denotes Tiny versions. 
Five types of hardware devices are used in existing hardware-software co-design frameworks: 
GPU ($\spadesuit$), EdgeGPU ($\blacktriangle$), CPU ($\bigstar$), FPGA ($\clubsuit$), and AMD Versal Adaptive Compute Acceleration (ACAP) ($\blacklozenge$).}
\label{hwswco}
\renewcommand{\arraystretch}{0.9}
\resizebox{\columnwidth}{!}{%
\begin{tabular}{c|c|c|c|cc|cc}
\hline
\multirow{2}{*}{\textbf{Approaches}} &
  \multirow{2}{*}{\textbf{Framework}} &
  \multirow{2}{*}{\textbf{Retrain}} &
  \multirow{2}{*}{\textbf{\begin{tabular}[c]{@{}c@{}}Baseline\\ Models\end{tabular}}} &
  \multicolumn{2}{c|}{\textbf{Hardware device}} &
  \multicolumn{2}{c}{\textbf{Key optimization}} \\ \cline{5-8} 
 &
   &
   &
   &
  \multicolumn{1}{c|}{\textbf{Baseline}} &
  \textbf{Experiment} &
  \multicolumn{1}{c|}{\textbf{Software}} &
  \textbf{Hardware} \\ \hline
\multirow{13}{*}{SW-HW co-design} &
  \multirow{2}{*}{VAQF~\cite{sun2022vaqf}} &
  \multirow{2}{*}{\xmark} &
  \multirow{2}{*}{DeiT-B/S/T} &
  \multicolumn{1}{c|}{Intel i7-9800X\textsuperscript{$\bigstar$}} &
  \multirow{2}{*}{ZCU102\textsuperscript{$\clubsuit$}} &
  \multicolumn{1}{c|}{\multirow{2}{*}{Quantization}} &
  \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Traditional\\ resources\end{tabular}} \\
 &
   &
   &
   &
  \multicolumn{1}{c|}{TITAN RTX\textsuperscript{$\spadesuit$}} &
   &
  \multicolumn{1}{c|}{} &
   \\ \cline{2-8} 
 &
  Auto-ViT-Acc ~\cite{lit2022auto} &
  \xmark &
  DeiT-B/S/T &
  \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
  ZCU102 \textsuperscript{$\clubsuit$} &
  \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}Mixed \\ quantization\end{tabular}} &
  \begin{tabular}[c]{@{}c@{}}Traditional\\ resources\end{tabular} \\ \cline{2-8} 
&
  HeatViT~\cite{dong2023heatvit} &
  \cmark &
  DeiT-B/S/T &
  \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
  ZCU102 \textsuperscript{$\clubsuit$} &
  \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}Adaptive \\ token pruning\end{tabular}} &
  \begin{tabular}[c]{@{}c@{}}Motivated from\\ ~\cite{lit2022auto}\end{tabular} \\ \cline{2-8} 
 &
  \multirow{4}{*}{EQ-ViT~\cite{10745859}} &
  \multirow{4}{*}{\cmark} &
  \multirow{4}{*}{DeiT-T} &
  \multicolumn{1}{c|}{ZCU102\textsuperscript{$\clubsuit$}} &
  \multirow{2}{*}{VCK190\textsuperscript{$\blacklozenge$}} &
  \multicolumn{1}{c|}{\multirow{4}{*}{\begin{tabular}[c]{@{}c@{}}Kernel-level\\ profiling\end{tabular}}} &
  \multirow{4}{*}{\begin{tabular}[c]{@{}c@{}}Spatial \& heterogeneous \\ accelerators\end{tabular}} \\
 &
   &
   &
   &
  \multicolumn{1}{c|}{U250\textsuperscript{$\clubsuit$}} &
   &
  \multicolumn{1}{c|}{} &
   \\
   &
   &
   &
   &
  \multicolumn{1}{c|}{AGX Orin\textsuperscript{$\blacktriangle$}} &
  \multirow{2}{*}{VEK280\textsuperscript{$\blacklozenge$}} &
  \multicolumn{1}{c|}{} &
   \\
 &
   &
   &
   &
  \multicolumn{1}{c|}{A100\textsuperscript{$\spadesuit$}} &
   &
  \multicolumn{1}{c|}{} &
   \\ \cline{2-8} 
 &
  \multirow{2}{*}{M\textsuperscript{3}ViT~\cite{fan2022m3vit}} &
  \multirow{2}{*}{\cmark} &
  \multirow{2}{*}{ViT-S/T} &
  \multicolumn{1}{c|}{\multirow{2}{*}{RTX 8000\textsuperscript{$\spadesuit$}}} &
  \multirow{2}{*}{ZCU102\textsuperscript{$\clubsuit$}} &
  \multicolumn{1}{c|}{\multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Mixture of expert\\ (MoE)\end{tabular}}} &
  \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Computing MoE\\ expert-by-expert\end{tabular}} \\
 &
   &
   &
   &
  \multicolumn{1}{c|}{} &
   &
  \multicolumn{1}{c|}{} &
   \\ \cline{2-8} 
 &
  \multirow{2}{*}{ViTCoD~\cite{you2023vitcod}} &
  \multirow{2}{*}{\cmark} &
  \multirow{2}{*}{DeiT-B/S/T} &
  \multicolumn{1}{c|}{Jetson Xavier\textsuperscript{$\blacktriangle$}} &
  \multirow{2}{*}{ASIC (28nm)} &
  \multicolumn{1}{c|}{\multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Prunes \& polarizes \\ the attention maps\end{tabular}}} &
  \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}On-chip encoder \\ \& decoder engines\end{tabular}} \\
 &
   &
   &
   &
  \multicolumn{1}{c|}{CPU\textsuperscript{$\bigstar$}} &
   &
  \multicolumn{1}{c|}{} &
   \\ \cline{2-8} 
 &
  SOLE~\cite{wang2023sole} &
  \xmark &
  DeiT-T &
  \multicolumn{1}{c|}{2080Ti\textsuperscript{$\spadesuit$}} &
  ASIC (28nm) &
  \multicolumn{1}{c|}{\begin{tabular}[c]{@{}c@{}}E2Softmax \& \\ AILayerNorm\end{tabular}} &
  \begin{tabular}[c]{@{}c@{}}Custom hardware\\ unit\end{tabular} \\ \hline
\multirow{3}{*}{Pure HW} &
  \multirow{2}{*}{ViA~\cite{wang2022via}} &
  \multirow{2}{*}{\xmark} &
  \multirow{2}{*}{Swin-T} &
  \multicolumn{1}{c|}{Intel i7-5930X\textsuperscript{$\bigstar$}} &
  \multirow{2}{*}{Alveo U50\textsuperscript{$\clubsuit$}} &
  \multicolumn{1}{c|}{\multirow{2}{*}{-}} &
  \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Multi kernel parallelism\\ with half mapping method\end{tabular}} \\
 &
   &
   &
   &
  \multicolumn{1}{c|}{V100\textsuperscript{$\spadesuit$}} &
   &
  \multicolumn{1}{c|}{} &
   \\ \cline{2-8} 
 &
  ViTA ~\cite{nag2023vita} &
  \xmark &
  DeiT-B/S/T &
  \multicolumn{1}{c|}{ASIC (40nm)} &
  Zynq ZC7020\textsuperscript{$\clubsuit$} &
  \multicolumn{1}{c|}{-} &
  \begin{tabular}[c]{@{}c@{}}Head level pipeline\\ \& Inter-layer MLP\end{tabular} \\ \hline
\multirow{3}{*}{Other Techniques} &
  ED-ViT~\cite{liu2024ed} &
  \cmark &
  ViT-B/S/T &
  \multicolumn{1}{c|}{-} &
  \begin{tabular}[c]{@{}c@{}}Raspberry Pi-4B\\ RTX 4090\textsuperscript{$\spadesuit$}\end{tabular} &
  \multicolumn{1}{c|}{-} &
  \begin{tabular}[c]{@{}c@{}}Distributed edge devices\\ for deploying submodels\end{tabular} \\ \cline{2-8} 
 &
  \multirow{2}{*}{COSA Plus~\cite{10612833}} &
  \multirow{2}{*}{\xmark} &
  \multirow{2}{*}{ViT-B} &
  \multicolumn{1}{c|}{RTX 3090\textsuperscript{$\spadesuit$}} &
  \multirow{2}{*}{XCVU13P \textsuperscript{$\clubsuit$}} &
  \multicolumn{1}{c|}{\multirow{2}{*}{-}} &
  \multirow{2}{*}{\begin{tabular}[c]{@{}c@{}}Systolic array with\\ optimized dataflow\end{tabular}} \\ \cline{5-5}
   &
   &
   &
   &
  \multicolumn{1}{c|}{6226R server CPU\textsuperscript{$\bigstar$}} &
   &
  \multicolumn{1}{c|}{} &
   \\ \hline
\end{tabular}
}
\vspace{-3mm}
\end{table}