==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2015.2
Copyright (C) 2015 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [LIC-101] Checked out feature [HLS]
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Analyzing design file '643_PE/week3.c' ... 
@I [HLS-10] Validating synthesis directives ...
@W [HLS-40] Directive 'PIPELINE' cannot be applied: Label 'COL' does not exist in function 'needlemanWunsch'. 
@I [HLS-10] Starting code transformations ...
@I [XFORM-603] Inlining function 'doRow' into 'needlemanWunsch' (643_PE/week3.c:104).
@I [XFORM-603] Inlining function 'doRow' into 'needlemanWunsch' (643_PE/week3.c:92).
@I [HLS-10] Checking synthesizability ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'ROW' (643_PE/week3.c:91) in function 'needlemanWunsch' for pipelining.
@W [XFORM-505] Ignored pipeline directive for loop 'COL' (643_PE/week3.c:22) because its parent loop or function is pipelined.
@W [XFORM-505] Ignored pipeline directive for loop 'COL' (643_PE/week3.c:22) because its parent loop or function is pipelined.
@I [XFORM-501] Unrolling loop 'COL' (643_PE/week3.c:22) in function 'needlemanWunsch' completely.
@I [XFORM-131] Reshaping array 'ref_genome' (643_PE/week3.c:74) in dimension 1 with a cyclic factor of 4.
@I [XFORM-131] Reshaping array 'read' (643_PE/week3.c:74) in dimension 1 with a cyclic factor of 4.
@W [XFORM-124] Array 'ref_genome' (643_PE/week3.c:74): may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
@I [XFORM-401] Performing if-conversion on hyperblock from (643_PE/week3.c:91:66) to (643_PE/week3.c:91:60) in function 'needlemanWunsch'... converting 397 basic blocks.
@I [HLS-111] Elapsed time: 12.726 seconds; current memory usage: 98.3 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'needlemanWunsch' ...
@W [SYN-107] Renaming port name 'needlemanWunsch/read' to 'needlemanWunsch/read_r' to avoid the conflict with HDL keywords or other object names.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'ROW'.
@I [SCHED-61] Pipelining result: Target II: 100, Final II: 100, Depth: 205.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 21.315 seconds; current memory usage: 143 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 8.987 seconds; current memory usage: 150 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'needlemanWunsch' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/read_r' to 'bram'.
@I [RTGEN-500] Setting interface mode on port 'needlemanWunsch/ref_genome' to 'axis'.
@I [RTGEN-500] Setting interface mode on function 'needlemanWunsch' to 's_axilite & ap_ctrl_hs'.
@W [RTGEN-101] Setting dangling out port 'needlemanWunsch/read_r_WEN_A' to 0.
@W [RTGEN-101] Setting dangling out port 'needlemanWunsch/read_r_Din_A' to 0.
@W [RTGEN-101] Setting dangling out port 'needlemanWunsch/read_r_WEN_B' to 0.
@W [RTGEN-101] Setting dangling out port 'needlemanWunsch/read_r_Din_B' to 0.
@I [RTGEN-100] Finished creating RTL model for 'needlemanWunsch'.
@I [HLS-111] Elapsed time: 4.404 seconds; current memory usage: 163 MB.
@I [RTMG-278] Implementing memory 'needlemanWunsch_score1_ram' using block RAMs.
@I [RTMG-278] Implementing memory 'needlemanWunsch_orig1_ram' using block RAMs.
@I [HLS-10] Finished generating all RTL models.
@I [WSYSC-301] Generating RTL SystemC for 'needlemanWunsch'.
@I [WVHDL-304] Generating RTL VHDL for 'needlemanWunsch'.
@I [WVLOG-307] Generating RTL Verilog for 'needlemanWunsch'.
@I [HLS-112] Total elapsed time: 55.564 seconds; peak memory usage: 163 MB.
@I [LIC-101] Checked in feature [HLS]
