
---------- Begin Simulation Statistics ----------
final_tick                                   42433500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 148883                       # Simulator instruction rate (inst/s)
host_mem_usage                                 664692                       # Number of bytes of host memory used
host_op_rate                                   171892                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.09                       # Real time elapsed on the host
host_tick_rate                              489776315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       12885                       # Number of instructions simulated
sim_ops                                         14890                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000042                       # Number of seconds simulated
sim_ticks                                    42433500                       # Number of ticks simulated
system.cpu.committedInsts                       12885                       # Number of instructions committed
system.cpu.committedOps                         14890                       # Number of ops (including micro ops) committed
system.cpu.cpi                               6.586496                       # CPI: cycles per instruction
system.cpu.discardedOps                          1780                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                           63152                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.151826                       # IPC: instructions per cycle
system.cpu.numCycles                            84867                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   10323     69.33%     69.33% # Class of committed instruction
system.cpu.op_class_0::IntMult                     45      0.30%     69.63% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     69.63% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               21      0.14%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     69.77% # Class of committed instruction
system.cpu.op_class_0::MemRead                   2408     16.17%     85.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  2093     14.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    14890                       # Class of committed instruction
system.cpu.tickCycles                           21715                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    10                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           504                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            6                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          103                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests          633                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                    4314                       # Number of BP lookups
system.cpu.branchPred.condPredicted              2980                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               517                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 1808                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                     960                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             53.097345                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                     351                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  1                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             242                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                118                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              124                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted           61                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data         4427                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             4427                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data         4445                       # number of overall hits
system.cpu.dcache.overall_hits::total            4445                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          211                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            211                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          229                       # number of overall misses
system.cpu.dcache.overall_misses::total           229                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     16764000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     16764000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     16764000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     16764000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data         4638                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         4638                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data         4674                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         4674                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.045494                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.045494                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.048994                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048994                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79450.236967                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79450.236967                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 73205.240175                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73205.240175                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.demand_mshr_hits::.cpu.data           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           51                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           51                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           51                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          160                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          171                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          171                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     12676500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     12676500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13589000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     13589000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034498                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034498                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.036585                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.036585                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 79228.125000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 79228.125000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 79467.836257                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 79467.836257                       # average overall mshr miss latency
system.cpu.dcache.replacements                      3                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         2500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            2500                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data           98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            98                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      7692500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      7692500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         2598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         2598                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.037721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.037721                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 78494.897959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 78494.897959                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           93                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      7228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      7228000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.035797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.035797                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77720.430108                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77720.430108                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         1927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           1927                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          113                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      9071500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      9071500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         2040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         2040                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.055392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.055392                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80278.761062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80278.761062                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           46                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           67                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      5448500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      5448500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.032843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.032843                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81320.895522                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81320.895522                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            18                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           18                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           36                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           11                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       912500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       912500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.305556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.305556                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82954.545455                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           18                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           18                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            98.054970                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                4652                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               171                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             27.204678                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    98.054970                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.095757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.095757                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          168                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.164062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              9591                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             9591                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions               11125                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions               2809                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions              1459                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst         4576                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4576                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4576                       # number of overall hits
system.cpu.icache.overall_hits::total            4576                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          374                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            374                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          374                       # number of overall misses
system.cpu.icache.overall_misses::total           374                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27392000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27392000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27392000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27392000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4950                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4950                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4950                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4950                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.075556                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.075556                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.075556                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.075556                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 73240.641711                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73240.641711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 73240.641711                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73240.641711                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           85                       # number of writebacks
system.cpu.icache.writebacks::total                85                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          374                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          374                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          374                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     27018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     27018000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     27018000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     27018000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.075556                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.075556                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.075556                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.075556                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 72240.641711                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 72240.641711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 72240.641711                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 72240.641711                       # average overall mshr miss latency
system.cpu.icache.replacements                     85                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4576                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4576                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          374                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           374                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27392000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27392000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4950                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.075556                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.075556                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 73240.641711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73240.641711                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          374                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     27018000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     27018000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.075556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.075556                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 72240.641711                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 72240.641711                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           160.863590                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                4950                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               374                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             13.235294                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   160.863590                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.314187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.314187                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          289                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          208                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.564453                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10274                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10274                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     42433500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                    12885                       # Number of Instructions committed
system.cpu.thread_0.numOps                      14890                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   26                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   12                       # number of demand (read+write) hits
system.l2.demand_hits::total                       38                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  26                       # number of overall hits
system.l2.overall_hits::.cpu.data                  12                       # number of overall hits
system.l2.overall_hits::total                      38                       # number of overall hits
system.l2.demand_misses::.cpu.inst                348                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                159                       # number of demand (read+write) misses
system.l2.demand_misses::total                    507                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               348                       # number of overall misses
system.l2.overall_misses::.cpu.data               159                       # number of overall misses
system.l2.overall_misses::total                   507                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     26176000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     13193500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         39369500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     26176000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     13193500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        39369500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              374                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data              171                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  545                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             374                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data             171                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 545                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.930481                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.929825                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.930275                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.930481                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.929825                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.930275                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75218.390805                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 82977.987421                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77651.873767                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75218.390805                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 82977.987421                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77651.873767                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           347                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           157                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               504                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          347                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          157                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              504                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     22623000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     11488500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     34111500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     22623000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     11488500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     34111500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.927807                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.918129                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.924771                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.927807                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.918129                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.924771                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65195.965418                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73175.159236                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67681.547619                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65195.965418                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73175.159236                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67681.547619                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackClean_hits::.writebacks           79                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               79                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           79                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           79                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_misses::.cpu.data              67                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  67                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data      5347000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       5347000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data            67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                67                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79805.970149                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79805.970149                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data           67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             67                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data      4677000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      4677000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69805.970149                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69805.970149                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 26                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              348                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     26176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     26176000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            374                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.930481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.930481                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75218.390805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75218.390805                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          347                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     22623000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     22623000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.927807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.927807                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65195.965418                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65195.965418                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data           92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              92                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      7846500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      7846500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           104                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.884615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.884615                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85288.043478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85288.043478                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           90                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      6811500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      6811500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.865385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.865385                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 75683.333333                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75683.333333                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   272.922955                       # Cycle average of tags in use
system.l2.tags.total_refs                         624                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       504                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.238095                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst       180.736085                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        92.186870                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.005516                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.002813                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.008329                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           504                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          419                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.015381                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      5520                       # Number of tag accesses
system.l2.tags.data_accesses                     5520                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples       347.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000518000                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1006                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         504                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       504                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   504                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      66                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                   32256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    760.15                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                      42354000                       # Total gap between requests
system.mem_ctrls.avgGap                      84035.71                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        22208                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data        10048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 523360081.068024098873                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 236794042.442881226540                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          347                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data          157                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst      8416750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data      5018250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24255.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     31963.38                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        22208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data        10048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total         32256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        22208                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          347                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data          157                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total            504                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    523360081                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    236794042                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        760154124                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    523360081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    523360081                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    523360081                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    236794042                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       760154124                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                  504                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1           21                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3           15                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8            1                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9           10                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11           45                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12           63                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13           24                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14           18                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15           54                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                 3985000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat               2520000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat           13435000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7906.75                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26656.75                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                 385                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            76.39                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          112                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   275.428571                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   191.796876                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   259.413535                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127           26     23.21%     23.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255           40     35.71%     58.93% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383           17     15.18%     74.11% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           12     10.71%     84.82% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639            5      4.46%     89.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767            3      2.68%     91.96% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895            1      0.89%     92.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023            1      0.89%     93.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151            7      6.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          112                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                 32256                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              760.154124                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.94                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                5.94                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               76.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy          514080                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy          261855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy        1863540                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy     18348300                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy       843360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy      24904335                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   586.902683                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE      2043500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT     39090000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy          335580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy          163185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy        1735020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 3073200.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy     18386490                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy       811200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy      24504675                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   577.484181                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      1945750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF      1300000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT     39187750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                437                       # Transaction distribution
system.membus.trans_dist::ReadExReq                67                       # Transaction distribution
system.membus.trans_dist::ReadExResp               67                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           437                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         1008                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   1008                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port        32256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                   32256                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               504                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     504    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 504                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy              581000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2687250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              6.3                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp               478                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           85                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict               3                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               67                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              67                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           374                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          104                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          833                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port          345                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  1178                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        29376                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port        10944                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                  40320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples              545                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.038532                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.192654                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                    524     96.15%     96.15% # Request fanout histogram
system.tol2bus.snoop_fanout::1                     21      3.85%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                545                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     42433500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy             401500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            561499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy            257498                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
