// Seed: 648994863
module module_0 (
    output supply1 id_0,
    output wand id_1,
    input wire id_2,
    output wand id_3,
    input tri id_4,
    output tri1 id_5,
    input wor id_6,
    output tri id_7,
    output wand id_8
);
  always_latch @(id_4) if (1);
endmodule
module module_1 (
    input wand id_0,
    input wire id_1,
    input supply0 id_2,
    output supply1 id_3,
    output uwire id_4,
    input wand id_5,
    output wor id_6,
    input tri0 id_7,
    input supply0 id_8,
    input tri1 id_9,
    input uwire id_10,
    input tri0 id_11,
    input wor id_12,
    input tri0 id_13,
    output uwire id_14,
    input tri0 id_15,
    input wand id_16
);
  wire id_18;
  xor (id_6, id_2, id_1, id_16, id_5, id_18, id_0, id_15, id_7, id_8, id_13, id_9, id_12, id_10);
  module_0(
      id_4, id_14, id_0, id_4, id_2, id_3, id_13, id_14, id_6
  );
endmodule : id_19
