{
    "cores":[
        {
            "repository":"https://github.com/riscv-steel/riscv-steel.git",
            "name":"RISC-V STEEL",
            "folder":"stell",
            "files": [
                "processors/stell/hardware/ram-memory.v",
                "processors/stell/hardware/rvsteel-core.v",
                "processors/stell/hardware/uart.v",
                "processors/stell/hardware/system-bus.v",
                "processors/stell/hardware/rvsteel-soc.v",
                "rtl/tools/uart_tx.v",
                "rtl/tools/uart_rx.v",
                "rtl/controler_stell.v"
            ],
            "constraints": [
                "serial",
                "led_n:1"
            ],
            "enable": true
        },
        {
            "repository":"https://github.com/liangkangnan/tinyriscv.git",
            "name":"Tinyriscv",
            "folder":"tinyriscv",
            "files": [

            ],
            "constraints": [
                "serial"
            ],
            "enable": false
        },
        {
            "repository":"https://github.com/veeYceeY/AUK-V-Aethia.git",
            "name":"Auk-V",
            "folder":"auk-v",
            "files": [

            ],
            "constraints": [
                "serial"
            ],
            "enable": false
        }
    ]
}