Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Mar 26 00:49:14 2023
| Host         : EugeneZen5 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CartMaster_timing_summary_routed.rpt -pb CartMaster_timing_summary_routed.pb -rpx CartMaster_timing_summary_routed.rpx -warn_on_violation
| Design       : CartMaster
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: KHz/new_clock_reg/Q (HIGH)

 There are 40 register/latch pins with no clock driven by root clock pin: clk/clk_1hz_reg/Q (HIGH)

 There are 115 register/latch pins with no clock driven by root clock pin: clk/clk_625mhz_reg/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: digit_count/clk/C0_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_count/disp_digit_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_count/disp_digit_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: digit_count/disp_digit_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 430 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.806        0.000                      0                   98        0.147        0.000                      0                   98        4.500        0.000                       0                    84  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.806        0.000                      0                   98        0.147        0.000                      0                   98        4.500        0.000                       0                    84  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.806ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.806ns  (required time - arrival time)
  Source:                 KHz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KHz/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.936ns  (logic 1.750ns (44.463%)  route 2.186ns (55.537%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    KHz/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  KHz/counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.224    KHz/counter[12]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.348 r  KHz/counter[12]_i_6/O
                         net (fo=8, routed)           0.602     6.949    KHz/counter[12]_i_6_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.073 f  KHz/counter[0]_i_3/O
                         net (fo=7, routed)           0.434     7.507    KHz/counter[0]_i_3_n_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.631 r  KHz/counter[4]_i_2/O
                         net (fo=1, routed)           0.468     8.099    KHz/counter[4]_i_2_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.679 r  KHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    KHz/counter_reg[4]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  KHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    KHz/counter_reg[8]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  KHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    KHz/counter_reg[12]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.021 r  KHz/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.021    KHz/p_0_in[16]
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    KHz/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[16]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)       -0.198    14.827    KHz/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                          -9.021    
  -------------------------------------------------------------------
                         slack                                  5.806    

Slack (MET) :             5.846ns  (required time - arrival time)
  Source:                 KHz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KHz/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.156ns  (logic 1.970ns (47.403%)  route 2.186ns (52.597%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    KHz/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  KHz/counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.224    KHz/counter[12]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.348 r  KHz/counter[12]_i_6/O
                         net (fo=8, routed)           0.602     6.949    KHz/counter[12]_i_6_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.073 f  KHz/counter[0]_i_3/O
                         net (fo=7, routed)           0.434     7.507    KHz/counter[0]_i_3_n_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.631 r  KHz/counter[4]_i_2/O
                         net (fo=1, routed)           0.468     8.099    KHz/counter[4]_i_2_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.679 r  KHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    KHz/counter_reg[4]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  KHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    KHz/counter_reg[8]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  KHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    KHz/counter_reg[12]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.241 r  KHz/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.241    KHz/p_0_in[14]
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    KHz/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[14]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.062    15.087    KHz/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.241    
  -------------------------------------------------------------------
                         slack                                  5.846    

Slack (MET) :             5.941ns  (required time - arrival time)
  Source:                 KHz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KHz/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.875ns (46.172%)  route 2.186ns (53.828%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    KHz/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  KHz/counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.224    KHz/counter[12]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.348 r  KHz/counter[12]_i_6/O
                         net (fo=8, routed)           0.602     6.949    KHz/counter[12]_i_6_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.073 f  KHz/counter[0]_i_3/O
                         net (fo=7, routed)           0.434     7.507    KHz/counter[0]_i_3_n_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.631 r  KHz/counter[4]_i_2/O
                         net (fo=1, routed)           0.468     8.099    KHz/counter[4]_i_2_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.679 r  KHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    KHz/counter_reg[4]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  KHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    KHz/counter_reg[8]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  KHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    KHz/counter_reg[12]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.146 r  KHz/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.146    KHz/p_0_in[15]
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    KHz/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[15]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.062    15.087    KHz/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.146    
  -------------------------------------------------------------------
                         slack                                  5.941    

Slack (MET) :             5.957ns  (required time - arrival time)
  Source:                 KHz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KHz/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 1.859ns (45.959%)  route 2.186ns (54.041%))
  Logic Levels:           7  (CARRY4=4 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    KHz/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  KHz/counter_reg[12]/Q
                         net (fo=2, routed)           0.682     6.224    KHz/counter[12]
    SLICE_X42Y39         LUT4 (Prop_lut4_I0_O)        0.124     6.348 r  KHz/counter[12]_i_6/O
                         net (fo=8, routed)           0.602     6.949    KHz/counter[12]_i_6_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.073 f  KHz/counter[0]_i_3/O
                         net (fo=7, routed)           0.434     7.507    KHz/counter[0]_i_3_n_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.631 r  KHz/counter[4]_i_2/O
                         net (fo=1, routed)           0.468     8.099    KHz/counter[4]_i_2_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.679 r  KHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.679    KHz/counter_reg[4]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.793 r  KHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.793    KHz/counter_reg[8]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.907 r  KHz/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.907    KHz/counter_reg[12]_i_1_n_0
    SLICE_X43Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.130 r  KHz/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.130    KHz/p_0_in[13]
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    KHz/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[13]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y40         FDRE (Setup_fdre_C_D)        0.062    15.087    KHz/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.130    
  -------------------------------------------------------------------
                         slack                                  5.957    

Slack (MET) :             5.971ns  (required time - arrival time)
  Source:                 KHz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KHz/counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.856ns (46.044%)  route 2.175ns (53.956%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    KHz/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  KHz/counter_reg[13]/Q
                         net (fo=2, routed)           0.671     6.213    KHz/counter[13]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.337 r  KHz/counter[12]_i_6/O
                         net (fo=8, routed)           0.602     6.938    KHz/counter[12]_i_6_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.062 f  KHz/counter[0]_i_3/O
                         net (fo=7, routed)           0.434     7.496    KHz/counter[0]_i_3_n_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.620 r  KHz/counter[4]_i_2/O
                         net (fo=1, routed)           0.468     8.088    KHz/counter[4]_i_2_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.668 r  KHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.668    KHz/counter_reg[4]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.782 r  KHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    KHz/counter_reg[8]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.116 r  KHz/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.116    KHz/p_0_in[10]
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    KHz/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[10]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.062    15.087    KHz/counter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.116    
  -------------------------------------------------------------------
                         slack                                  5.971    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.546ns (47.141%)  route 1.733ns (52.859%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  counter_reg[22]/Q
                         net (fo=5, routed)           1.000     6.603    clk/counter[1]
    SLICE_X34Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk/counter_1hz[0]_i_13/O
                         net (fo=1, routed)           0.000     6.727    clk/counter_1hz[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  clk/counter_1hz_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk/counter_1hz_reg[0]_i_6_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  clk/counter_1hz_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk/counter_1hz_reg[0]_i_3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.631 r  clk/counter_1hz_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.734     8.365    clk/clear
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    clk/clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[0]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.672    14.352    clk/counter_1hz_reg[0]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.546ns (47.141%)  route 1.733ns (52.859%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  counter_reg[22]/Q
                         net (fo=5, routed)           1.000     6.603    clk/counter[1]
    SLICE_X34Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk/counter_1hz[0]_i_13/O
                         net (fo=1, routed)           0.000     6.727    clk/counter_1hz[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  clk/counter_1hz_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk/counter_1hz_reg[0]_i_6_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  clk/counter_1hz_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk/counter_1hz_reg[0]_i_3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.631 r  clk/counter_1hz_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.734     8.365    clk/clear
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    clk/clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[1]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.672    14.352    clk/counter_1hz_reg[1]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.546ns (47.141%)  route 1.733ns (52.859%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  counter_reg[22]/Q
                         net (fo=5, routed)           1.000     6.603    clk/counter[1]
    SLICE_X34Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk/counter_1hz[0]_i_13/O
                         net (fo=1, routed)           0.000     6.727    clk/counter_1hz[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  clk/counter_1hz_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk/counter_1hz_reg[0]_i_6_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  clk/counter_1hz_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk/counter_1hz_reg[0]_i_3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.631 r  clk/counter_1hz_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.734     8.365    clk/clear
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    clk/clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[2]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.672    14.352    clk/counter_1hz_reg[2]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 counter_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.279ns  (logic 1.546ns (47.141%)  route 1.733ns (52.859%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    clock_IBUF_BUFG
    SLICE_X34Y44         FDRE                                         r  counter_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y44         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  counter_reg[22]/Q
                         net (fo=5, routed)           1.000     6.603    clk/counter[1]
    SLICE_X34Y44         LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk/counter_1hz[0]_i_13/O
                         net (fo=1, routed)           0.000     6.727    clk/counter_1hz[0]_i_13_n_0
    SLICE_X34Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.260 r  clk/counter_1hz_reg[0]_i_6/CO[3]
                         net (fo=1, routed)           0.000     7.260    clk/counter_1hz_reg[0]_i_6_n_0
    SLICE_X34Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.377 r  clk/counter_1hz_reg[0]_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.377    clk/counter_1hz_reg[0]_i_3_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     7.631 r  clk/counter_1hz_reg[0]_i_1/CO[0]
                         net (fo=27, routed)          0.734     8.365    clk/clear
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.443    14.784    clk/clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[3]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X35Y42         FDRE (Setup_fdre_C_R)       -0.672    14.352    clk/counter_1hz_reg[3]
  -------------------------------------------------------------------
                         required time                         14.352    
                         arrival time                          -8.365    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.992ns  (required time - arrival time)
  Source:                 KHz/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KHz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.010ns  (logic 1.835ns (45.761%)  route 2.175ns (54.238%))
  Logic Levels:           6  (CARRY4=3 LUT4=2 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.564     5.085    KHz/clock_IBUF_BUFG
    SLICE_X43Y40         FDRE                                         r  KHz/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y40         FDRE (Prop_fdre_C_Q)         0.456     5.541 f  KHz/counter_reg[13]/Q
                         net (fo=2, routed)           0.671     6.213    KHz/counter[13]
    SLICE_X42Y39         LUT4 (Prop_lut4_I1_O)        0.124     6.337 r  KHz/counter[12]_i_6/O
                         net (fo=8, routed)           0.602     6.938    KHz/counter[12]_i_6_n_0
    SLICE_X41Y38         LUT5 (Prop_lut5_I0_O)        0.124     7.062 f  KHz/counter[0]_i_3/O
                         net (fo=7, routed)           0.434     7.496    KHz/counter[0]_i_3_n_0
    SLICE_X41Y38         LUT4 (Prop_lut4_I2_O)        0.124     7.620 r  KHz/counter[4]_i_2/O
                         net (fo=1, routed)           0.468     8.088    KHz/counter[4]_i_2_n_0
    SLICE_X43Y37         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     8.668 r  KHz/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.668    KHz/counter_reg[4]_i_1_n_0
    SLICE_X43Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.782 r  KHz/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.782    KHz/counter_reg[8]_i_1_n_0
    SLICE_X43Y39         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.095 r  KHz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.095    KHz/p_0_in[12]
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          1.445    14.786    KHz/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/C
                         clock pessimism              0.274    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.062    15.087    KHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                          -9.095    
  -------------------------------------------------------------------
                         slack                                  5.992    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 digit_count/clk/COUNT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            digit_count/clk/C0_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.560     1.443    digit_count/clk/clock_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  digit_count/clk/COUNT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  digit_count/clk/COUNT_reg[2]/Q
                         net (fo=2, routed)           0.065     1.649    digit_count/clk/COUNT_reg[2]
    SLICE_X49Y32         LUT6 (Prop_lut6_I3_O)        0.045     1.694 r  digit_count/clk/C0_i_1/O
                         net (fo=1, routed)           0.000     1.694    digit_count/clk/C0_i_1_n_0
    SLICE_X49Y32         FDRE                                         r  digit_count/clk/C0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.828     1.955    digit_count/clk/clock_IBUF_BUFG
    SLICE_X49Y32         FDRE                                         r  digit_count/clk/C0_reg/C
                         clock pessimism             -0.499     1.456    
    SLICE_X49Y32         FDRE (Hold_fdre_C_D)         0.091     1.547    digit_count/clk/C0_reg
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 clk/counter_625mhz_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/clk_625mhz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.117%)  route 0.087ns (31.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.447    clk/clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk/counter_625mhz_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk/counter_625mhz_reg[0]/Q
                         net (fo=7, routed)           0.087     1.675    clk/counter_625mhz[0]
    SLICE_X33Y49         LUT6 (Prop_lut6_I2_O)        0.045     1.720 r  clk/clk_625mhz_i_1/O
                         net (fo=1, routed)           0.000     1.720    clk/clk_625mhz_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  clk/clk_625mhz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.960    clk/clock_IBUF_BUFG
    SLICE_X33Y49         FDRE                                         r  clk/clk_625mhz_reg/C
                         clock pessimism             -0.500     1.460    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.091     1.551    clk/clk_625mhz_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.720    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk/counter_1hz_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk/clock_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk/counter_1hz_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk/counter_1hz_reg[19]/Q
                         net (fo=2, routed)           0.118     1.704    clk/counter_1hz_reg[19]
    SLICE_X35Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  clk/counter_1hz_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    clk/counter_1hz_reg[16]_i_1_n_4
    SLICE_X35Y46         FDRE                                         r  clk/counter_1hz_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    clk/clock_IBUF_BUFG
    SLICE_X35Y46         FDRE                                         r  clk/counter_1hz_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.105     1.550    clk/counter_1hz_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 KHz/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            KHz/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.444    KHz/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  KHz/counter_reg[12]/Q
                         net (fo=2, routed)           0.119     1.704    KHz/counter[12]
    SLICE_X43Y39         LUT4 (Prop_lut4_I0_O)        0.045     1.749 r  KHz/counter[12]_i_2/O
                         net (fo=1, routed)           0.000     1.749    KHz/sel0[12]
    SLICE_X43Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.812 r  KHz/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    KHz/p_0_in[12]
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    KHz/clock_IBUF_BUFG
    SLICE_X43Y39         FDRE                                         r  KHz/counter_reg[12]/C
                         clock pessimism             -0.514     1.444    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    KHz/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk/counter_1hz_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clk/counter_1hz_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y44         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk/counter_1hz_reg[11]/Q
                         net (fo=2, routed)           0.119     1.705    clk/counter_1hz_reg[11]
    SLICE_X35Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk/counter_1hz_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk/counter_1hz_reg[8]_i_1_n_4
    SLICE_X35Y44         FDRE                                         r  clk/counter_1hz_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    clk/clock_IBUF_BUFG
    SLICE_X35Y44         FDRE                                         r  clk/counter_1hz_reg[11]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y44         FDRE (Hold_fdre_C_D)         0.105     1.550    clk/counter_1hz_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk/counter_1hz_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clk/counter_1hz_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk/counter_1hz_reg[15]/Q
                         net (fo=2, routed)           0.119     1.705    clk/counter_1hz_reg[15]
    SLICE_X35Y45         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk/counter_1hz_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    clk/counter_1hz_reg[12]_i_1_n_4
    SLICE_X35Y45         FDRE                                         r  clk/counter_1hz_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    clk/clock_IBUF_BUFG
    SLICE_X35Y45         FDRE                                         r  clk/counter_1hz_reg[15]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.105     1.550    clk/counter_1hz_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk/counter_1hz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.561     1.444    clk/clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y42         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  clk/counter_1hz_reg[3]/Q
                         net (fo=2, routed)           0.120     1.705    clk/counter_1hz_reg[3]
    SLICE_X35Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  clk/counter_1hz_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.813    clk/counter_1hz_reg[0]_i_2_n_4
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.830     1.957    clk/clock_IBUF_BUFG
    SLICE_X35Y42         FDRE                                         r  clk/counter_1hz_reg[3]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X35Y42         FDRE (Hold_fdre_C_D)         0.105     1.549    clk/counter_1hz_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk/counter_1hz_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.562     1.445    clk/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk/counter_1hz_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y43         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  clk/counter_1hz_reg[7]/Q
                         net (fo=2, routed)           0.120     1.706    clk/counter_1hz_reg[7]
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  clk/counter_1hz_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    clk/counter_1hz_reg[4]_i_1_n_4
    SLICE_X35Y43         FDRE                                         r  clk/counter_1hz_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.831     1.958    clk/clock_IBUF_BUFG
    SLICE_X35Y43         FDRE                                         r  clk/counter_1hz_reg[7]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.105     1.550    clk/counter_1hz_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk/counter_1hz_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_1hz_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.563     1.446    clk/clock_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clk/counter_1hz_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y47         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  clk/counter_1hz_reg[23]/Q
                         net (fo=2, routed)           0.120     1.707    clk/counter_1hz_reg[23]
    SLICE_X35Y47         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.815 r  clk/counter_1hz_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.815    clk/counter_1hz_reg[20]_i_1_n_4
    SLICE_X35Y47         FDRE                                         r  clk/counter_1hz_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.832     1.959    clk/clock_IBUF_BUFG
    SLICE_X35Y47         FDRE                                         r  clk/counter_1hz_reg[23]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X35Y47         FDRE (Hold_fdre_C_D)         0.105     1.551    clk/counter_1hz_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 clk/counter_625mhz_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk/counter_625mhz_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.190ns (50.999%)  route 0.183ns (49.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.564     1.447    clk/clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk/counter_625mhz_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  clk/counter_625mhz_reg[3]/Q
                         net (fo=4, routed)           0.183     1.771    clk/counter_625mhz[3]
    SLICE_X32Y49         LUT5 (Prop_lut5_I3_O)        0.049     1.820 r  clk/counter_625mhz[4]_i_2/O
                         net (fo=1, routed)           0.000     1.820    clk/counter_625mhz[4]_i_2_n_0
    SLICE_X32Y49         FDRE                                         r  clk/counter_625mhz_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=83, routed)          0.833     1.960    clk/clock_IBUF_BUFG
    SLICE_X32Y49         FDRE                                         r  clk/counter_625mhz_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X32Y49         FDRE (Hold_fdre_C_D)         0.107     1.554    clk/counter_625mhz_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   clk/clk_1hz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X33Y49   clk/clk_625mhz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y48   clk/counter_1hz_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   clk/counter_1hz_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y42   clk/counter_1hz_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   clk/counter_1hz_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   clk/counter_1hz_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   clk/counter_1hz_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X35Y43   clk/counter_1hz_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   clk/clk_1hz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y49   clk/clk_625mhz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clk/counter_625mhz_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clk/counter_625mhz_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clk/counter_625mhz_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clk/counter_625mhz_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X32Y49   clk/counter_625mhz_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y44   counter_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   digit_count/clk/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y35   digit_count/clk/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   digit_count/segment_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   digit_count/segment_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X49Y25   digit_count/segment_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   digit_count/segment_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   digit_count/segment_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   digit_count/segment_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y25   digit_count/segment_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   KHz/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   KHz/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X43Y37   KHz/counter_reg[3]/C



