<profile>

<section name = "Vivado HLS Report for 'load_shortcut'" level="0">
<item name = "Date">Sun Dec 13 06:29:09 2020
</item>
<item name = "Version">2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)</item>
<item name = "Project">model</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu3eg-sbva484-1-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.00 ns, 3.500 ns, 0.50 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">73, 913, 0.292 us, 3.652 us, 73, 913, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">68, 908, 14, 1, 1, 56 ~ 896, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 458, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 2, 355, 127, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 110, -</column>
<column name="Register">0, -, 1020, 96, -</column>
<specialColumn name="Available">432, 360, 141120, 70560, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="FracNet_mul_29s_9lbW_U777">FracNet_mul_29s_9lbW, 0, 1, 153, 43, 0</column>
<column name="FracNet_mul_9ns_3mb6_U778">FracNet_mul_9ns_3mb6, 0, 1, 202, 84, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="FracNet_mac_muladncg_U779">FracNet_mac_muladncg, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln258_1_fu_928_p2">+, 0, 0, 18, 11, 1</column>
<column name="add_ln258_fu_965_p2">+, 0, 0, 39, 32, 32</column>
<column name="add_ln261_1_fu_997_p2">+, 0, 0, 19, 44, 44</column>
<column name="add_ln261_2_fu_1002_p2">+, 0, 0, 19, 44, 44</column>
<column name="add_ln261_fu_974_p2">+, 0, 0, 43, 36, 36</column>
<column name="col_fu_956_p2">+, 0, 0, 15, 1, 7</column>
<column name="ddr_channel_ptr_2_fu_879_p2">+, 0, 0, 36, 29, 6</column>
<column name="row_fu_934_p2">+, 0, 0, 12, 1, 4</column>
<column name="sub_ln253_1_fu_813_p2">-, 0, 0, 35, 1, 28</column>
<column name="sub_ln253_fu_793_p2">-, 0, 0, 39, 1, 32</column>
<column name="sub_ln255_fu_863_p2">-, 0, 0, 35, 28, 28</column>
<column name="ap_block_state10_io">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state17_pp0_stage0_iter12">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln255_fu_858_p2">icmp, 0, 0, 20, 28, 28</column>
<column name="icmp_ln258_fu_923_p2">icmp, 0, 0, 13, 11, 11</column>
<column name="icmp_ln259_fu_918_p2">icmp, 0, 0, 11, 8, 8</column>
<column name="ap_block_pp0_stage0_11001">or, 0, 0, 2, 1, 1</column>
<column name="ddr_channel_ptr_1_fu_868_p3">select, 0, 0, 27, 1, 28</column>
<column name="ddr_channel_ptr_fu_833_p3">select, 0, 0, 27, 1, 28</column>
<column name="select_ln254_fu_885_p3">select, 0, 0, 29, 1, 29</column>
<column name="select_ln258_1_fu_948_p3">select, 0, 0, 4, 1, 4</column>
<column name="select_ln258_fu_940_p3">select, 0, 0, 7, 1, 7</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">xor, 0, 0, 2, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="DDR_buf_V_blk_n_AR">9, 2, 1, 2</column>
<column name="DDR_buf_V_blk_n_R">9, 2, 1, 2</column>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter13">9, 2, 1, 2</column>
<column name="ap_phi_mux_row_0_phi_fu_767_p4">9, 2, 4, 8</column>
<column name="col_0_reg_774">9, 2, 7, 14</column>
<column name="indvar_flatten_reg_752">9, 2, 11, 22</column>
<column name="row_0_reg_763">9, 2, 4, 8</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln261_2_reg_1464">44, 0, 44, 0</column>
<column name="add_ln261_reg_1444">36, 0, 36, 0</column>
<column name="add_ln339_reg_1449">11, 0, 11, 0</column>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="ap_enable_reg_pp0_iter0">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter11">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter12">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter13">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="bound_reg_1407">8, 0, 11, 3</column>
<column name="col_0_reg_774">7, 0, 7, 0</column>
<column name="ddr_channel_ptr_reg_1374">28, 0, 28, 0</column>
<column name="icmp_ln258_reg_1417">1, 0, 1, 0</column>
<column name="indvar_flatten_reg_752">11, 0, 11, 0</column>
<column name="mul_ln261_1_reg_1459">44, 0, 44, 0</column>
<column name="mul_ln261_reg_1402">36, 0, 36, 0</column>
<column name="p_Result_2_10_reg_1530">16, 0, 16, 0</column>
<column name="p_Result_2_11_reg_1535">16, 0, 16, 0</column>
<column name="p_Result_2_12_reg_1540">16, 0, 16, 0</column>
<column name="p_Result_2_13_reg_1545">16, 0, 16, 0</column>
<column name="p_Result_2_14_reg_1550">16, 0, 16, 0</column>
<column name="p_Result_2_15_reg_1555">16, 0, 16, 0</column>
<column name="p_Result_2_16_reg_1560">16, 0, 16, 0</column>
<column name="p_Result_2_17_reg_1565">16, 0, 16, 0</column>
<column name="p_Result_2_18_reg_1570">16, 0, 16, 0</column>
<column name="p_Result_2_19_reg_1575">16, 0, 16, 0</column>
<column name="p_Result_2_1_reg_1480">16, 0, 16, 0</column>
<column name="p_Result_2_20_reg_1580">16, 0, 16, 0</column>
<column name="p_Result_2_21_reg_1585">16, 0, 16, 0</column>
<column name="p_Result_2_22_reg_1590">16, 0, 16, 0</column>
<column name="p_Result_2_23_reg_1595">16, 0, 16, 0</column>
<column name="p_Result_2_24_reg_1600">16, 0, 16, 0</column>
<column name="p_Result_2_25_reg_1605">16, 0, 16, 0</column>
<column name="p_Result_2_26_reg_1610">16, 0, 16, 0</column>
<column name="p_Result_2_27_reg_1615">16, 0, 16, 0</column>
<column name="p_Result_2_28_reg_1620">16, 0, 16, 0</column>
<column name="p_Result_2_29_reg_1625">16, 0, 16, 0</column>
<column name="p_Result_2_2_reg_1485">16, 0, 16, 0</column>
<column name="p_Result_2_30_reg_1630">16, 0, 16, 0</column>
<column name="p_Result_2_3_reg_1490">16, 0, 16, 0</column>
<column name="p_Result_2_4_reg_1495">16, 0, 16, 0</column>
<column name="p_Result_2_5_reg_1500">16, 0, 16, 0</column>
<column name="p_Result_2_6_reg_1505">16, 0, 16, 0</column>
<column name="p_Result_2_7_reg_1510">16, 0, 16, 0</column>
<column name="p_Result_2_8_reg_1515">16, 0, 16, 0</column>
<column name="p_Result_2_9_reg_1520">16, 0, 16, 0</column>
<column name="p_Result_2_s_reg_1525">16, 0, 16, 0</column>
<column name="row_0_reg_763">4, 0, 4, 0</column>
<column name="select_ln254_reg_1382">29, 0, 29, 0</column>
<column name="select_ln258_1_reg_1432">4, 0, 4, 0</column>
<column name="select_ln258_reg_1426">7, 0, 7, 0</column>
<column name="trunc_ln647_reg_1475">16, 0, 16, 0</column>
<column name="zext_ln258_1_reg_1412">26, 0, 44, 18</column>
<column name="add_ln339_reg_1449">64, 32, 11, 0</column>
<column name="icmp_ln258_reg_1417">64, 32, 1, 0</column>
<column name="select_ln258_reg_1426">64, 32, 7, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, load_shortcut, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, load_shortcut, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, load_shortcut, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, load_shortcut, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, load_shortcut, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, load_shortcut, return value</column>
<column name="out_buf_sc_0_V_address0">out, 10, ap_memory, out_buf_sc_0_V, array</column>
<column name="out_buf_sc_0_V_ce0">out, 1, ap_memory, out_buf_sc_0_V, array</column>
<column name="out_buf_sc_0_V_we0">out, 1, ap_memory, out_buf_sc_0_V, array</column>
<column name="out_buf_sc_0_V_d0">out, 16, ap_memory, out_buf_sc_0_V, array</column>
<column name="out_buf_sc_1_V_address0">out, 10, ap_memory, out_buf_sc_1_V, array</column>
<column name="out_buf_sc_1_V_ce0">out, 1, ap_memory, out_buf_sc_1_V, array</column>
<column name="out_buf_sc_1_V_we0">out, 1, ap_memory, out_buf_sc_1_V, array</column>
<column name="out_buf_sc_1_V_d0">out, 16, ap_memory, out_buf_sc_1_V, array</column>
<column name="out_buf_sc_2_V_address0">out, 10, ap_memory, out_buf_sc_2_V, array</column>
<column name="out_buf_sc_2_V_ce0">out, 1, ap_memory, out_buf_sc_2_V, array</column>
<column name="out_buf_sc_2_V_we0">out, 1, ap_memory, out_buf_sc_2_V, array</column>
<column name="out_buf_sc_2_V_d0">out, 16, ap_memory, out_buf_sc_2_V, array</column>
<column name="out_buf_sc_3_V_address0">out, 10, ap_memory, out_buf_sc_3_V, array</column>
<column name="out_buf_sc_3_V_ce0">out, 1, ap_memory, out_buf_sc_3_V, array</column>
<column name="out_buf_sc_3_V_we0">out, 1, ap_memory, out_buf_sc_3_V, array</column>
<column name="out_buf_sc_3_V_d0">out, 16, ap_memory, out_buf_sc_3_V, array</column>
<column name="out_buf_sc_4_V_address0">out, 10, ap_memory, out_buf_sc_4_V, array</column>
<column name="out_buf_sc_4_V_ce0">out, 1, ap_memory, out_buf_sc_4_V, array</column>
<column name="out_buf_sc_4_V_we0">out, 1, ap_memory, out_buf_sc_4_V, array</column>
<column name="out_buf_sc_4_V_d0">out, 16, ap_memory, out_buf_sc_4_V, array</column>
<column name="out_buf_sc_5_V_address0">out, 10, ap_memory, out_buf_sc_5_V, array</column>
<column name="out_buf_sc_5_V_ce0">out, 1, ap_memory, out_buf_sc_5_V, array</column>
<column name="out_buf_sc_5_V_we0">out, 1, ap_memory, out_buf_sc_5_V, array</column>
<column name="out_buf_sc_5_V_d0">out, 16, ap_memory, out_buf_sc_5_V, array</column>
<column name="out_buf_sc_6_V_address0">out, 10, ap_memory, out_buf_sc_6_V, array</column>
<column name="out_buf_sc_6_V_ce0">out, 1, ap_memory, out_buf_sc_6_V, array</column>
<column name="out_buf_sc_6_V_we0">out, 1, ap_memory, out_buf_sc_6_V, array</column>
<column name="out_buf_sc_6_V_d0">out, 16, ap_memory, out_buf_sc_6_V, array</column>
<column name="out_buf_sc_7_V_address0">out, 10, ap_memory, out_buf_sc_7_V, array</column>
<column name="out_buf_sc_7_V_ce0">out, 1, ap_memory, out_buf_sc_7_V, array</column>
<column name="out_buf_sc_7_V_we0">out, 1, ap_memory, out_buf_sc_7_V, array</column>
<column name="out_buf_sc_7_V_d0">out, 16, ap_memory, out_buf_sc_7_V, array</column>
<column name="out_buf_sc_8_V_address0">out, 10, ap_memory, out_buf_sc_8_V, array</column>
<column name="out_buf_sc_8_V_ce0">out, 1, ap_memory, out_buf_sc_8_V, array</column>
<column name="out_buf_sc_8_V_we0">out, 1, ap_memory, out_buf_sc_8_V, array</column>
<column name="out_buf_sc_8_V_d0">out, 16, ap_memory, out_buf_sc_8_V, array</column>
<column name="out_buf_sc_9_V_address0">out, 10, ap_memory, out_buf_sc_9_V, array</column>
<column name="out_buf_sc_9_V_ce0">out, 1, ap_memory, out_buf_sc_9_V, array</column>
<column name="out_buf_sc_9_V_we0">out, 1, ap_memory, out_buf_sc_9_V, array</column>
<column name="out_buf_sc_9_V_d0">out, 16, ap_memory, out_buf_sc_9_V, array</column>
<column name="out_buf_sc_10_V_address0">out, 10, ap_memory, out_buf_sc_10_V, array</column>
<column name="out_buf_sc_10_V_ce0">out, 1, ap_memory, out_buf_sc_10_V, array</column>
<column name="out_buf_sc_10_V_we0">out, 1, ap_memory, out_buf_sc_10_V, array</column>
<column name="out_buf_sc_10_V_d0">out, 16, ap_memory, out_buf_sc_10_V, array</column>
<column name="out_buf_sc_11_V_address0">out, 10, ap_memory, out_buf_sc_11_V, array</column>
<column name="out_buf_sc_11_V_ce0">out, 1, ap_memory, out_buf_sc_11_V, array</column>
<column name="out_buf_sc_11_V_we0">out, 1, ap_memory, out_buf_sc_11_V, array</column>
<column name="out_buf_sc_11_V_d0">out, 16, ap_memory, out_buf_sc_11_V, array</column>
<column name="out_buf_sc_12_V_address0">out, 10, ap_memory, out_buf_sc_12_V, array</column>
<column name="out_buf_sc_12_V_ce0">out, 1, ap_memory, out_buf_sc_12_V, array</column>
<column name="out_buf_sc_12_V_we0">out, 1, ap_memory, out_buf_sc_12_V, array</column>
<column name="out_buf_sc_12_V_d0">out, 16, ap_memory, out_buf_sc_12_V, array</column>
<column name="out_buf_sc_13_V_address0">out, 10, ap_memory, out_buf_sc_13_V, array</column>
<column name="out_buf_sc_13_V_ce0">out, 1, ap_memory, out_buf_sc_13_V, array</column>
<column name="out_buf_sc_13_V_we0">out, 1, ap_memory, out_buf_sc_13_V, array</column>
<column name="out_buf_sc_13_V_d0">out, 16, ap_memory, out_buf_sc_13_V, array</column>
<column name="out_buf_sc_14_V_address0">out, 10, ap_memory, out_buf_sc_14_V, array</column>
<column name="out_buf_sc_14_V_ce0">out, 1, ap_memory, out_buf_sc_14_V, array</column>
<column name="out_buf_sc_14_V_we0">out, 1, ap_memory, out_buf_sc_14_V, array</column>
<column name="out_buf_sc_14_V_d0">out, 16, ap_memory, out_buf_sc_14_V, array</column>
<column name="out_buf_sc_15_V_address0">out, 10, ap_memory, out_buf_sc_15_V, array</column>
<column name="out_buf_sc_15_V_ce0">out, 1, ap_memory, out_buf_sc_15_V, array</column>
<column name="out_buf_sc_15_V_we0">out, 1, ap_memory, out_buf_sc_15_V, array</column>
<column name="out_buf_sc_15_V_d0">out, 16, ap_memory, out_buf_sc_15_V, array</column>
<column name="out_buf_sc_16_V_address0">out, 10, ap_memory, out_buf_sc_16_V, array</column>
<column name="out_buf_sc_16_V_ce0">out, 1, ap_memory, out_buf_sc_16_V, array</column>
<column name="out_buf_sc_16_V_we0">out, 1, ap_memory, out_buf_sc_16_V, array</column>
<column name="out_buf_sc_16_V_d0">out, 16, ap_memory, out_buf_sc_16_V, array</column>
<column name="out_buf_sc_17_V_address0">out, 10, ap_memory, out_buf_sc_17_V, array</column>
<column name="out_buf_sc_17_V_ce0">out, 1, ap_memory, out_buf_sc_17_V, array</column>
<column name="out_buf_sc_17_V_we0">out, 1, ap_memory, out_buf_sc_17_V, array</column>
<column name="out_buf_sc_17_V_d0">out, 16, ap_memory, out_buf_sc_17_V, array</column>
<column name="out_buf_sc_18_V_address0">out, 10, ap_memory, out_buf_sc_18_V, array</column>
<column name="out_buf_sc_18_V_ce0">out, 1, ap_memory, out_buf_sc_18_V, array</column>
<column name="out_buf_sc_18_V_we0">out, 1, ap_memory, out_buf_sc_18_V, array</column>
<column name="out_buf_sc_18_V_d0">out, 16, ap_memory, out_buf_sc_18_V, array</column>
<column name="out_buf_sc_19_V_address0">out, 10, ap_memory, out_buf_sc_19_V, array</column>
<column name="out_buf_sc_19_V_ce0">out, 1, ap_memory, out_buf_sc_19_V, array</column>
<column name="out_buf_sc_19_V_we0">out, 1, ap_memory, out_buf_sc_19_V, array</column>
<column name="out_buf_sc_19_V_d0">out, 16, ap_memory, out_buf_sc_19_V, array</column>
<column name="out_buf_sc_20_V_address0">out, 10, ap_memory, out_buf_sc_20_V, array</column>
<column name="out_buf_sc_20_V_ce0">out, 1, ap_memory, out_buf_sc_20_V, array</column>
<column name="out_buf_sc_20_V_we0">out, 1, ap_memory, out_buf_sc_20_V, array</column>
<column name="out_buf_sc_20_V_d0">out, 16, ap_memory, out_buf_sc_20_V, array</column>
<column name="out_buf_sc_21_V_address0">out, 10, ap_memory, out_buf_sc_21_V, array</column>
<column name="out_buf_sc_21_V_ce0">out, 1, ap_memory, out_buf_sc_21_V, array</column>
<column name="out_buf_sc_21_V_we0">out, 1, ap_memory, out_buf_sc_21_V, array</column>
<column name="out_buf_sc_21_V_d0">out, 16, ap_memory, out_buf_sc_21_V, array</column>
<column name="out_buf_sc_22_V_address0">out, 10, ap_memory, out_buf_sc_22_V, array</column>
<column name="out_buf_sc_22_V_ce0">out, 1, ap_memory, out_buf_sc_22_V, array</column>
<column name="out_buf_sc_22_V_we0">out, 1, ap_memory, out_buf_sc_22_V, array</column>
<column name="out_buf_sc_22_V_d0">out, 16, ap_memory, out_buf_sc_22_V, array</column>
<column name="out_buf_sc_23_V_address0">out, 10, ap_memory, out_buf_sc_23_V, array</column>
<column name="out_buf_sc_23_V_ce0">out, 1, ap_memory, out_buf_sc_23_V, array</column>
<column name="out_buf_sc_23_V_we0">out, 1, ap_memory, out_buf_sc_23_V, array</column>
<column name="out_buf_sc_23_V_d0">out, 16, ap_memory, out_buf_sc_23_V, array</column>
<column name="out_buf_sc_24_V_address0">out, 10, ap_memory, out_buf_sc_24_V, array</column>
<column name="out_buf_sc_24_V_ce0">out, 1, ap_memory, out_buf_sc_24_V, array</column>
<column name="out_buf_sc_24_V_we0">out, 1, ap_memory, out_buf_sc_24_V, array</column>
<column name="out_buf_sc_24_V_d0">out, 16, ap_memory, out_buf_sc_24_V, array</column>
<column name="out_buf_sc_25_V_address0">out, 10, ap_memory, out_buf_sc_25_V, array</column>
<column name="out_buf_sc_25_V_ce0">out, 1, ap_memory, out_buf_sc_25_V, array</column>
<column name="out_buf_sc_25_V_we0">out, 1, ap_memory, out_buf_sc_25_V, array</column>
<column name="out_buf_sc_25_V_d0">out, 16, ap_memory, out_buf_sc_25_V, array</column>
<column name="out_buf_sc_26_V_address0">out, 10, ap_memory, out_buf_sc_26_V, array</column>
<column name="out_buf_sc_26_V_ce0">out, 1, ap_memory, out_buf_sc_26_V, array</column>
<column name="out_buf_sc_26_V_we0">out, 1, ap_memory, out_buf_sc_26_V, array</column>
<column name="out_buf_sc_26_V_d0">out, 16, ap_memory, out_buf_sc_26_V, array</column>
<column name="out_buf_sc_27_V_address0">out, 10, ap_memory, out_buf_sc_27_V, array</column>
<column name="out_buf_sc_27_V_ce0">out, 1, ap_memory, out_buf_sc_27_V, array</column>
<column name="out_buf_sc_27_V_we0">out, 1, ap_memory, out_buf_sc_27_V, array</column>
<column name="out_buf_sc_27_V_d0">out, 16, ap_memory, out_buf_sc_27_V, array</column>
<column name="out_buf_sc_28_V_address0">out, 10, ap_memory, out_buf_sc_28_V, array</column>
<column name="out_buf_sc_28_V_ce0">out, 1, ap_memory, out_buf_sc_28_V, array</column>
<column name="out_buf_sc_28_V_we0">out, 1, ap_memory, out_buf_sc_28_V, array</column>
<column name="out_buf_sc_28_V_d0">out, 16, ap_memory, out_buf_sc_28_V, array</column>
<column name="out_buf_sc_29_V_address0">out, 10, ap_memory, out_buf_sc_29_V, array</column>
<column name="out_buf_sc_29_V_ce0">out, 1, ap_memory, out_buf_sc_29_V, array</column>
<column name="out_buf_sc_29_V_we0">out, 1, ap_memory, out_buf_sc_29_V, array</column>
<column name="out_buf_sc_29_V_d0">out, 16, ap_memory, out_buf_sc_29_V, array</column>
<column name="out_buf_sc_30_V_address0">out, 10, ap_memory, out_buf_sc_30_V, array</column>
<column name="out_buf_sc_30_V_ce0">out, 1, ap_memory, out_buf_sc_30_V, array</column>
<column name="out_buf_sc_30_V_we0">out, 1, ap_memory, out_buf_sc_30_V, array</column>
<column name="out_buf_sc_30_V_d0">out, 16, ap_memory, out_buf_sc_30_V, array</column>
<column name="out_buf_sc_31_V_address0">out, 10, ap_memory, out_buf_sc_31_V, array</column>
<column name="out_buf_sc_31_V_ce0">out, 1, ap_memory, out_buf_sc_31_V, array</column>
<column name="out_buf_sc_31_V_we0">out, 1, ap_memory, out_buf_sc_31_V, array</column>
<column name="out_buf_sc_31_V_d0">out, 16, ap_memory, out_buf_sc_31_V, array</column>
<column name="m_axi_DDR_buf_V_AWVALID">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWREADY">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWADDR">out, 32, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWID">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWLEN">out, 32, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWSIZE">out, 3, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWBURST">out, 2, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWLOCK">out, 2, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWCACHE">out, 4, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWPROT">out, 3, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWQOS">out, 4, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWREGION">out, 4, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_AWUSER">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_WVALID">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_WREADY">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_WDATA">out, 512, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_WSTRB">out, 64, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_WLAST">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_WID">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_WUSER">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARVALID">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARREADY">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARADDR">out, 32, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARID">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARLEN">out, 32, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARSIZE">out, 3, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARBURST">out, 2, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARLOCK">out, 2, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARCACHE">out, 4, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARPROT">out, 3, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARQOS">out, 4, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARREGION">out, 4, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_ARUSER">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_RVALID">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_RREADY">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_RDATA">in, 512, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_RLAST">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_RID">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_RUSER">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_RRESP">in, 2, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_BVALID">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_BREADY">out, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_BRESP">in, 2, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_BID">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="m_axi_DDR_buf_V_BUSER">in, 1, m_axi, DDR_buf_V, pointer</column>
<column name="DDR_buf_V_offset">in, 26, ap_none, DDR_buf_V_offset, scalar</column>
<column name="H_fmap_out">in, 8, ap_none, H_fmap_out, scalar</column>
<column name="in_channels">in, 12, ap_none, in_channels, scalar</column>
<column name="out_channel_start">in, 32, ap_none, out_channel_start, scalar</column>
<column name="row_tile_start">in, 32, ap_none, row_tile_start, scalar</column>
<column name="switch_bank">in, 1, ap_none, switch_bank, scalar</column>
</table>
</item>
</section>
</profile>
