{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1676973253385 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1676973253385 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 21 10:54:13 2023 " "Processing started: Tue Feb 21 10:54:13 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1676973253385 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676973253385 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mli -c mli " "Command: quartus_map --read_settings_files=on --write_settings_files=off mli -c mli" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676973253385 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1676973253635 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1676973253635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/esn7/comparateur/cmp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/esn7/comparateur/cmp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp-seq " "Found design unit 1: cmp-seq" {  } { { "../comparateur/cmp.vhd" "" { Text "C:/vhdl/projects/esn7/comparateur/cmp.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "../comparateur/cmp.vhd" "" { Text "C:/vhdl/projects/esn7/comparateur/cmp.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676973260244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/esn7/comparateur_2_seuils/cmp_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/esn7/comparateur_2_seuils/cmp_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cmp_2-arch_cmp_2 " "Found design unit 1: cmp_2-arch_cmp_2" {  } { { "../comparateur_2_seuils/cmp_2.vhd" "" { Text "C:/vhdl/projects/esn7/comparateur_2_seuils/cmp_2.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""} { "Info" "ISGN_ENTITY_NAME" "1 cmp_2 " "Found entity 1: cmp_2" {  } { { "../comparateur_2_seuils/cmp_2.vhd" "" { Text "C:/vhdl/projects/esn7/comparateur_2_seuils/cmp_2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676973260244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/vhdl/projects/esn7/counter_decounter/cpt_dcpt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /vhdl/projects/esn7/counter_decounter/cpt_dcpt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpt_dcpt-seq " "Found design unit 1: cpt_dcpt-seq" {  } { { "../counter_decounter/cpt_dcpt.vhd" "" { Text "C:/vhdl/projects/esn7/counter_decounter/cpt_dcpt.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpt_dcpt " "Found entity 1: cpt_dcpt" {  } { { "../counter_decounter/cpt_dcpt.vhd" "" { Text "C:/vhdl/projects/esn7/counter_decounter/cpt_dcpt.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676973260244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mli.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mli.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mli-seq " "Found design unit 1: mli-seq" {  } { { "mli.vhd" "" { Text "C:/vhdl/projects/esn7/mli_sync/mli.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""} { "Info" "ISGN_ENTITY_NAME" "1 mli " "Found entity 1: mli" {  } { { "mli.vhd" "" { Text "C:/vhdl/projects/esn7/mli_sync/mli.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676973260244 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_mli.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tb_mli.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tb_mli-seq " "Found design unit 1: tb_mli-seq" {  } { { "tb_mli.vhd" "" { Text "C:/vhdl/projects/esn7/mli_sync/tb_mli.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""} { "Info" "ISGN_ENTITY_NAME" "1 tb_mli " "Found entity 1: tb_mli" {  } { { "tb_mli.vhd" "" { Text "C:/vhdl/projects/esn7/mli_sync/tb_mli.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1676973260244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1676973260244 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mli " "Elaborating entity \"mli\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1676973260260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpt_dcpt cpt_dcpt:compteur_decompteur " "Elaborating entity \"cpt_dcpt\" for hierarchy \"cpt_dcpt:compteur_decompteur\"" {  } { { "mli.vhd" "compteur_decompteur" { Text "C:/vhdl/projects/esn7/mli_sync/mli.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676973260275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cmp:comparateur " "Elaborating entity \"cmp\" for hierarchy \"cmp:comparateur\"" {  } { { "mli.vhd" "comparateur" { Text "C:/vhdl/projects/esn7/mli_sync/mli.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676973260275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp_2 cmp_2:comparateur_2_seuils " "Elaborating entity \"cmp_2\" for hierarchy \"cmp_2:comparateur_2_seuils\"" {  } { { "mli.vhd" "comparateur_2_seuils" { Text "C:/vhdl/projects/esn7/mli_sync/mli.vhd" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676973260275 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1676973260572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1676973260822 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1676973260822 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "129 " "Implemented 129 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "50 " "Implemented 50 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1676973260838 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1676973260838 ""} { "Info" "ICUT_CUT_TM_LCELLS" "77 " "Implemented 77 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1676973260838 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1676973260838 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1676973260838 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 21 10:54:20 2023 " "Processing ended: Tue Feb 21 10:54:20 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1676973260838 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1676973260838 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1676973260838 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1676973260838 ""}
