Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: BasicComputer.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "BasicComputer.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "BasicComputer"
Output Format                      : NGC
Target Device                      : xc6slx4-3-tqg144

---- Source Options
Top Module Name                    : BasicComputer
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Asus\Desktop\lab_10\basic_computer\BasicComputer.vhd" into library work
Parsing entity <BasicComputer>.
Parsing architecture <rtl> of entity <basiccomputer>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <BasicComputer> (architecture <rtl>) with generics from library <work>.
INFO:HDLCompiler:679 - "C:\Users\Asus\Desktop\lab_10\basic_computer\BasicComputer.vhd" Line 139. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <BasicComputer>.
    Related source file is "C:\Users\Asus\Desktop\lab_10\basic_computer\BasicComputer.vhd".
        address_width = 8
        data_width = 16
WARNING:Xst:37 - Detected unknown constraint/property "ram_init_file". This constraint/property is not supported by the current software release and will be ignored.
    Found 256x16-bit single-port RAM <Mram_ram_block> for signal <ram_block>.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <program_counter_out>.
    Found 16-bit register for signal <register_ac_out>.
    Found 16-bit register for signal <instruction_register>.
    Found 16-bit register for signal <memory_data_register_out>.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 17                                             |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clock (rising_edge)                            |
    | Reset              | reset (positive)                               |
    | Reset type         | asynchronous                                   |
    | Reset State        | reset_pc                                       |
    | Power Up State     | reset_pc                                       |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit adder for signal <program_counter[7]_GND_4_o_add_7_OUT> created at line 1241.
    Found 16-bit adder for signal <register_ac[15]_memory_data_register[15]_add_15_OUT> created at line 112.
    Found 16-bit comparator lessequal for signal <GND_4_o_register_ac[15]_LessThan_17_o> created at line 133
    Summary:
	inferred   1 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  56 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <BasicComputer> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x16-bit single-port RAM                            : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 4
 16-bit register                                       : 3
 8-bit register                                        : 1
# Comparators                                          : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 7
 16-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <BasicComputer>.
INFO:Xst:3226 - The RAM <Mram_ram_block> will be implemented as a BLOCK RAM, absorbing the following register(s): <memory_data_register>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 16-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clock>         | rise     |
    |     weA            | connected to signal <memory_write_out> | high     |
    |     addrA          | connected to signal <memory_address_register_out> |          |
    |     diA            | connected to signal <register_ac_out> |          |
    |     doA            | connected to signal <memory_data_register_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <BasicComputer> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 256x16-bit single-port block RAM                      : 1
# Adders/Subtractors                                   : 2
 16-bit adder                                          : 1
 8-bit adder                                           : 1
# Registers                                            : 40
 Flip-Flops                                            : 40
# Comparators                                          : 1
 16-bit comparator lessequal                           : 1
# Multiplexers                                         : 7
 16-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 5
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <state[1:4]> with user encoding.
----------------------------
 State          | Encoding
----------------------------
 reset_pc       | 0000
 fetch          | 0001
 decode         | 0010
 execute_add    | 0011
 execute_load   | 0100
 execute_jneg   | 0101
 execute_jneg2  | 0110
 execute_store  | 0111
 execute_store2 | 1000
 execute_jump   | 1001
----------------------------

Optimizing unit <BasicComputer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block BasicComputer, actual ratio is 3.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 44
 Flip-Flops                                            : 44

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : BasicComputer.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 100
#      GND                         : 1
#      LUT2                        : 19
#      LUT3                        : 5
#      LUT4                        : 17
#      LUT5                        : 6
#      LUT6                        : 20
#      MUXCY                       : 15
#      VCC                         : 1
#      XORCY                       : 16
# FlipFlops/Latches                : 44
#      FDC                         : 4
#      FDE                         : 40
# RAMS                             : 1
#      RAMB8BWER                   : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 50
#      IBUF                        : 1
#      OBUF                        : 49

Device utilization summary:
---------------------------

Selected Device : 6slx4tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              44  out of   4800     0%  
 Number of Slice LUTs:                   67  out of   2400     2%  
    Number used as Logic:                67  out of   2400     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     83
   Number with an unused Flip Flop:      39  out of     83    46%  
   Number with an unused LUT:            16  out of     83    19%  
   Number of fully used LUT-FF pairs:    28  out of     83    33%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          51
 Number of bonded IOBs:                  51  out of    102    50%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     12     8%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 45    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.043ns (Maximum Frequency: 247.317MHz)
   Minimum input arrival time before clock: 3.869ns
   Maximum output required time after clock: 5.279ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock'
  Clock period: 4.043ns (frequency: 247.317MHz)
  Total number of paths / destination ports: 813 / 110
-------------------------------------------------------------------------
Delay:               4.043ns (Levels of Logic = 18)
  Source:            Mram_ram_block (RAM)
  Destination:       register_ac_15 (FF)
  Source Clock:      clock rising
  Destination Clock: clock rising

  Data Path: Mram_ram_block to register_ac_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO0    4   1.650   0.684  Mram_ram_block (memory_data_register_out_0_OBUF)
     LUT2:I1->O            1   0.205   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_lut<0> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_lut<0>)
     MUXCY:S->O            1   0.172   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<0> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<1> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<2> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<3> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<4> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<5> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<6> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<7> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<8> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<9> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<10> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<10>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<11> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<11>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<12> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<12>)
     MUXCY:CI->O           1   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<13> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<13>)
     MUXCY:CI->O           0   0.019   0.000  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<14> (Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_cy<14>)
     XORCY:CI->O           1   0.180   0.580  Madd_register_ac[15]_memory_data_register[15]_add_15_OUT_xor<15> (register_ac[15]_memory_data_register[15]_add_15_OUT<15>)
     LUT4:I3->O            1   0.205   0.000  Mmux__n011881 (_n0118<1>)
     FDE:D                     0.102          register_ac_15
    ----------------------------------------
    Total                      4.043ns (2.780ns logic, 1.263ns route)
                                       (68.8% logic, 31.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 44 / 44
-------------------------------------------------------------------------
Offset:              3.869ns (Levels of Logic = 2)
  Source:            reset (PAD)
  Destination:       register_ac_0 (FF)
  Destination Clock: clock rising

  Data Path: reset to register_ac_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.222   1.118  reset_IBUF (reset_IBUF)
     LUT5:I0->O           16   0.203   1.004  _n0139_inv1 (_n0139_inv)
     FDE:CE                    0.322          register_ac_0
    ----------------------------------------
    Total                      3.869ns (1.747ns logic, 2.122ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 91 / 49
-------------------------------------------------------------------------
Offset:              5.279ns (Levels of Logic = 2)
  Source:            state_FSM_FFd2 (FF)
  Destination:       memory_write_out (PAD)
  Source Clock:      clock rising

  Data Path: state_FSM_FFd2 to memory_write_out
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             40   0.447   1.406  state_FSM_FFd2 (state_FSM_FFd2)
     LUT3:I2->O            3   0.205   0.650  state_memory_write_out1 (memory_write_out_OBUF)
     OBUF:I->O                 2.571          memory_write_out_OBUF (memory_write_out)
    ----------------------------------------
    Total                      5.279ns (3.223ns logic, 2.056ns route)
                                       (61.1% logic, 38.9% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock          |    4.043|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.26 secs
 
--> 

Total memory usage is 4502372 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    1 (   0 filtered)

