Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (win64) Build 1846317 Fri Apr 14 18:55:03 MDT 2017
| Date         : Wed May  3 20:39:26 2017
| Host         : DESKTOP-H30IADK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file toplevel_timing_summary_routed.rpt -rpx toplevel_timing_summary_routed.rpx
| Design       : toplevel
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 182 register/latch pins with no clock driven by root clock pin: bclkmon/outclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: fsmclkmon/outclk_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: serialkclkmon/outclk_reg/Q (HIGH)

 There are 1016 register/latch pins with no clock driven by root clock pin: tx/lrclk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2528 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     37.011        0.000                      0                   71        0.153        0.000                      0                   71        3.000        0.000                       0                    54  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sysclk                {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.345}     40.690          24.576          
  clkfbout_clk_wiz_0  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysclk                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       37.011        0.000                      0                   71        0.153        0.000                      0                   71       19.845        0.000                       0                    50  
  clkfbout_clk_wiz_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysclk
  To Clock:  sysclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       37.011ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.153ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.011ns  (required time - arrival time)
  Source:                 bclkmon/outclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            bclkmon/outclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 0.738ns (20.326%)  route 2.893ns (79.674%))
  Logic Levels:           2  (BUFG=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.765ns = ( 38.925 - 40.690 ) 
    Source Clock Delay      (SCD):    -1.171ns
    Clock Pessimism Removal (CPR):    0.595ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.648    -1.171    bclkmon/clk_out1
    SLICE_X84Y146        FDRE                                         r  bclkmon/outclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y146        FDRE (Prop_fdre_C_Q)         0.518    -0.653 r  bclkmon/outclk_reg/Q
                         net (fo=1, routed)           0.568    -0.085    bclkmon/bclk
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.011 r  bclkmon/bclk_BUFG_inst/O
                         net (fo=184, routed)         2.325     2.336    bclkmon/bclk_BUFG
    SLICE_X84Y146        LUT6 (Prop_lut6_I5_O)        0.124     2.460 r  bclkmon/outclk_i_1/O
                         net (fo=1, routed)           0.000     2.460    bclkmon/outclk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  bclkmon/outclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.527    38.925    bclkmon/clk_out1
    SLICE_X84Y146        FDRE                                         r  bclkmon/outclk_reg/C
                         clock pessimism              0.595    39.520    
                         clock uncertainty           -0.126    39.394    
    SLICE_X84Y146        FDRE (Setup_fdre_C_D)        0.077    39.471    bclkmon/outclk_reg
  -------------------------------------------------------------------
                         required time                         39.471    
                         arrival time                          -2.460    
  -------------------------------------------------------------------
                         slack                                 37.011    

Slack (MET) :             37.134ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.828ns (27.789%)  route 2.152ns (72.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 39.118 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.737     1.997    fsmclkmon/outclk
    SLICE_X4Y130         FDRE                                         r  fsmclkmon/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    39.118    fsmclkmon/clk_out1
    SLICE_X4Y130         FDRE                                         r  fsmclkmon/count_reg[17]/C
                         clock pessimism              0.568    39.686    
                         clock uncertainty           -0.126    39.560    
    SLICE_X4Y130         FDRE (Setup_fdre_C_R)       -0.429    39.131    fsmclkmon/count_reg[17]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 37.134    

Slack (MET) :             37.134ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.980ns  (logic 0.828ns (27.789%)  route 2.152ns (72.211%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 39.118 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.737     1.997    fsmclkmon/outclk
    SLICE_X4Y130         FDRE                                         r  fsmclkmon/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    39.118    fsmclkmon/clk_out1
    SLICE_X4Y130         FDRE                                         r  fsmclkmon/count_reg[18]/C
                         clock pessimism              0.568    39.686    
                         clock uncertainty           -0.126    39.560    
    SLICE_X4Y130         FDRE (Setup_fdre_C_R)       -0.429    39.131    fsmclkmon/count_reg[18]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                          -1.997    
  -------------------------------------------------------------------
                         slack                                 37.134    

Slack (MET) :             37.266ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.828ns (29.105%)  route 2.017ns (70.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 39.115 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.603     1.862    fsmclkmon/outclk
    SLICE_X4Y127         FDRE                                         r  fsmclkmon/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.717    39.115    fsmclkmon/clk_out1
    SLICE_X4Y127         FDRE                                         r  fsmclkmon/count_reg[5]/C
                         clock pessimism              0.568    39.683    
                         clock uncertainty           -0.126    39.557    
    SLICE_X4Y127         FDRE (Setup_fdre_C_R)       -0.429    39.128    fsmclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 37.266    

Slack (MET) :             37.266ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.828ns (29.105%)  route 2.017ns (70.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 39.115 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.603     1.862    fsmclkmon/outclk
    SLICE_X4Y127         FDRE                                         r  fsmclkmon/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.717    39.115    fsmclkmon/clk_out1
    SLICE_X4Y127         FDRE                                         r  fsmclkmon/count_reg[6]/C
                         clock pessimism              0.568    39.683    
                         clock uncertainty           -0.126    39.557    
    SLICE_X4Y127         FDRE (Setup_fdre_C_R)       -0.429    39.128    fsmclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 37.266    

Slack (MET) :             37.266ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.828ns (29.105%)  route 2.017ns (70.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 39.115 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.603     1.862    fsmclkmon/outclk
    SLICE_X4Y127         FDRE                                         r  fsmclkmon/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.717    39.115    fsmclkmon/clk_out1
    SLICE_X4Y127         FDRE                                         r  fsmclkmon/count_reg[7]/C
                         clock pessimism              0.568    39.683    
                         clock uncertainty           -0.126    39.557    
    SLICE_X4Y127         FDRE (Setup_fdre_C_R)       -0.429    39.128    fsmclkmon/count_reg[7]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 37.266    

Slack (MET) :             37.266ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.845ns  (logic 0.828ns (29.105%)  route 2.017ns (70.895%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.575ns = ( 39.115 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.603     1.862    fsmclkmon/outclk
    SLICE_X4Y127         FDRE                                         r  fsmclkmon/count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.717    39.115    fsmclkmon/clk_out1
    SLICE_X4Y127         FDRE                                         r  fsmclkmon/count_reg[8]/C
                         clock pessimism              0.568    39.683    
                         clock uncertainty           -0.126    39.557    
    SLICE_X4Y127         FDRE (Setup_fdre_C_R)       -0.429    39.128    fsmclkmon/count_reg[8]
  -------------------------------------------------------------------
                         required time                         39.128    
                         arrival time                          -1.862    
  -------------------------------------------------------------------
                         slack                                 37.266    

Slack (MET) :             37.272ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.828ns (29.143%)  route 2.013ns (70.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 39.118 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.599     1.858    fsmclkmon/outclk
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    39.118    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[13]/C
                         clock pessimism              0.568    39.686    
                         clock uncertainty           -0.126    39.560    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    39.131    fsmclkmon/count_reg[13]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                 37.272    

Slack (MET) :             37.272ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.828ns (29.143%)  route 2.013ns (70.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 39.118 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.599     1.858    fsmclkmon/outclk
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    39.118    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[14]/C
                         clock pessimism              0.568    39.686    
                         clock uncertainty           -0.126    39.560    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    39.131    fsmclkmon/count_reg[14]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                 37.272    

Slack (MET) :             37.272ns  (required time - arrival time)
  Source:                 fsmclkmon/count_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            fsmclkmon/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.690ns  (clk_out1_clk_wiz_0 rise@40.690ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.841ns  (logic 0.828ns (29.143%)  route 2.013ns (70.857%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.572ns = ( 39.118 - 40.690 ) 
    Source Clock Delay      (SCD):    -0.983ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.836    -0.983    fsmclkmon/clk_out1
    SLICE_X4Y128         FDRE                                         r  fsmclkmon/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y128         FDRE (Prop_fdre_C_Q)         0.456    -0.527 f  fsmclkmon/count_reg[12]/Q
                         net (fo=2, routed)           0.682     0.155    fsmclkmon/count_reg_n_0_[12]
    SLICE_X5Y128         LUT4 (Prop_lut4_I3_O)        0.124     0.279 f  fsmclkmon/count[18]_i_6/O
                         net (fo=1, routed)           0.301     0.580    fsmclkmon/count[18]_i_6_n_0
    SLICE_X5Y127         LUT5 (Prop_lut5_I4_O)        0.124     0.704 f  fsmclkmon/count[18]_i_5/O
                         net (fo=1, routed)           0.431     1.135    fsmclkmon/count[18]_i_5_n_0
    SLICE_X5Y128         LUT6 (Prop_lut6_I5_O)        0.124     1.259 r  fsmclkmon/count[18]_i_2/O
                         net (fo=19, routed)          0.599     1.858    fsmclkmon/outclk
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.690    40.690 r  
    R4                                                0.000    40.690 r  sysclk (IN)
                         net (fo=0)                   0.000    40.690    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    42.095 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    43.257    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    35.583 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    37.306    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    37.397 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          1.720    39.118    fsmclkmon/clk_out1
    SLICE_X4Y129         FDRE                                         r  fsmclkmon/count_reg[15]/C
                         clock pessimism              0.568    39.686    
                         clock uncertainty           -0.126    39.560    
    SLICE_X4Y129         FDRE (Setup_fdre_C_R)       -0.429    39.131    fsmclkmon/count_reg[15]
  -------------------------------------------------------------------
                         required time                         39.131    
                         arrival time                          -1.858    
  -------------------------------------------------------------------
                         slack                                 37.272    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            bclkmon/outclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (65.010%)  route 0.100ns (34.990%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.566    -0.734    bclkmon/clk_out1
    SLICE_X85Y146        FDRE                                         r  bclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.593 r  bclkmon/count_reg[0]/Q
                         net (fo=7, routed)           0.100    -0.493    bclkmon/count[0]
    SLICE_X84Y146        LUT6 (Prop_lut6_I1_O)        0.045    -0.448 r  bclkmon/outclk_i_1/O
                         net (fo=1, routed)           0.000    -0.448    bclkmon/outclk_i_1_n_0
    SLICE_X84Y146        FDRE                                         r  bclkmon/outclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.836    -0.978    bclkmon/clk_out1
    SLICE_X84Y146        FDRE                                         r  bclkmon/outclk_reg/C
                         clock pessimism              0.257    -0.721    
    SLICE_X84Y146        FDRE (Hold_fdre_C_D)         0.120    -0.601    bclkmon/outclk_reg
  -------------------------------------------------------------------
                         required time                          0.601    
                         arrival time                          -0.448    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            lrclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.625    -0.675    lrclkmon/clk_out1
    SLICE_X15Y155        FDRE                                         r  lrclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  lrclkmon/count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.402    lrclkmon/count_reg_n_0_[0]
    SLICE_X14Y155        LUT5 (Prop_lut5_I2_O)        0.048    -0.354 r  lrclkmon/count[4]_i_1__1/O
                         net (fo=1, routed)           0.000    -0.354    lrclkmon/count[4]
    SLICE_X14Y155        FDRE                                         r  lrclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.896    -0.917    lrclkmon/clk_out1
    SLICE_X14Y155        FDRE                                         r  lrclkmon/count_reg[4]/C
                         clock pessimism              0.255    -0.662    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.131    -0.531    lrclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.531    
                         arrival time                          -0.354    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            lrclkmon/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.579%)  route 0.132ns (41.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.625    -0.675    lrclkmon/clk_out1
    SLICE_X15Y155        FDRE                                         r  lrclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  lrclkmon/count_reg[0]/Q
                         net (fo=7, routed)           0.132    -0.402    lrclkmon/count_reg_n_0_[0]
    SLICE_X14Y155        LUT4 (Prop_lut4_I1_O)        0.045    -0.357 r  lrclkmon/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.357    lrclkmon/count[3]
    SLICE_X14Y155        FDRE                                         r  lrclkmon/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.896    -0.917    lrclkmon/clk_out1
    SLICE_X14Y155        FDRE                                         r  lrclkmon/count_reg[3]/C
                         clock pessimism              0.255    -0.662    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.120    -0.542    lrclkmon/count_reg[3]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.357    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.466%)  route 0.083ns (28.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.651    -0.649    serialkclkmon/clk_out1
    SLICE_X2Y136         FDRE                                         r  serialkclkmon/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  serialkclkmon/count_reg[2]/Q
                         net (fo=6, routed)           0.083    -0.401    serialkclkmon/count_reg_n_0_[2]
    SLICE_X3Y136         LUT6 (Prop_lut6_I2_O)        0.045    -0.356 r  serialkclkmon/count[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.356    serialkclkmon/count[6]
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.924    -0.890    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[6]/C
                         clock pessimism              0.254    -0.636    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.092    -0.544    serialkclkmon/count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                          -0.356    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            lrclkmon/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.850%)  route 0.136ns (42.150%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.625    -0.675    lrclkmon/clk_out1
    SLICE_X15Y155        FDRE                                         r  lrclkmon/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y155        FDRE (Prop_fdre_C_Q)         0.141    -0.534 r  lrclkmon/count_reg[0]/Q
                         net (fo=7, routed)           0.136    -0.398    lrclkmon/count_reg_n_0_[0]
    SLICE_X14Y155        LUT6 (Prop_lut6_I2_O)        0.045    -0.353 r  lrclkmon/count[5]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.353    lrclkmon/count[5]
    SLICE_X14Y155        FDRE                                         r  lrclkmon/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.896    -0.917    lrclkmon/clk_out1
    SLICE_X14Y155        FDRE                                         r  lrclkmon/count_reg[5]/C
                         clock pessimism              0.255    -0.662    
    SLICE_X14Y155        FDRE (Hold_fdre_C_D)         0.121    -0.541    lrclkmon/count_reg[5]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.353    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 lrclkmon/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            lrclkmon/outclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.477%)  route 0.126ns (37.523%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.675ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.625    -0.675    lrclkmon/clk_out1
    SLICE_X14Y153        FDRE                                         r  lrclkmon/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y153        FDRE (Prop_fdre_C_Q)         0.164    -0.511 r  lrclkmon/count_reg[6]/Q
                         net (fo=5, routed)           0.126    -0.385    lrclkmon/count_reg_n_0_[6]
    SLICE_X14Y153        LUT6 (Prop_lut6_I0_O)        0.045    -0.340 r  lrclkmon/outclk_i_1__2/O
                         net (fo=1, routed)           0.000    -0.340    lrclkmon/outclk_i_1__2_n_0
    SLICE_X14Y153        FDRE                                         r  lrclkmon/outclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.896    -0.917    lrclkmon/clk_out1
    SLICE_X14Y153        FDRE                                         r  lrclkmon/outclk_reg/C
                         clock pessimism              0.242    -0.675    
    SLICE_X14Y153        FDRE (Hold_fdre_C_D)         0.121    -0.554    lrclkmon/outclk_reg
  -------------------------------------------------------------------
                         required time                          0.554    
                         arrival time                          -0.340    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.070%)  route 0.171ns (47.930%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.651    -0.649    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y136         FDRE (Prop_fdre_C_Q)         0.141    -0.508 f  serialkclkmon/count_reg[4]/Q
                         net (fo=8, routed)           0.171    -0.337    serialkclkmon/count_reg_n_0_[4]
    SLICE_X2Y135         LUT6 (Prop_lut6_I1_O)        0.045    -0.292 r  serialkclkmon/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.292    serialkclkmon/count[0]
    SLICE_X2Y135         FDRE                                         r  serialkclkmon/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.924    -0.890    serialkclkmon/clk_out1
    SLICE_X2Y135         FDRE                                         r  serialkclkmon/count_reg[0]/C
                         clock pessimism              0.256    -0.634    
    SLICE_X2Y135         FDRE (Hold_fdre_C_D)         0.120    -0.514    serialkclkmon/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.165%)  route 0.127ns (37.835%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.651    -0.649    serialkclkmon/clk_out1
    SLICE_X2Y136         FDRE                                         r  serialkclkmon/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.485 r  serialkclkmon/count_reg[1]/Q
                         net (fo=10, routed)          0.127    -0.358    serialkclkmon/count_reg_n_0_[1]
    SLICE_X3Y136         LUT6 (Prop_lut6_I1_O)        0.045    -0.313 r  serialkclkmon/count[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.313    serialkclkmon/count[4]
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.924    -0.890    serialkclkmon/clk_out1
    SLICE_X3Y136         FDRE                                         r  serialkclkmon/count_reg[4]/C
                         clock pessimism              0.254    -0.636    
    SLICE_X3Y136         FDRE (Hold_fdre_C_D)         0.091    -0.545    serialkclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.545    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 bclkmon/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            bclkmon/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.190ns (53.464%)  route 0.165ns (46.536%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.978ns
    Source Clock Delay      (SCD):    -0.734ns
    Clock Pessimism Removal (CPR):    -0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.566    -0.734    bclkmon/clk_out1
    SLICE_X85Y146        FDRE                                         r  bclkmon/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y146        FDRE (Prop_fdre_C_Q)         0.141    -0.593 r  bclkmon/count_reg[3]/Q
                         net (fo=4, routed)           0.165    -0.427    bclkmon/count[3]
    SLICE_X85Y146        LUT5 (Prop_lut5_I3_O)        0.049    -0.378 r  bclkmon/count[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.378    bclkmon/count0[4]
    SLICE_X85Y146        FDRE                                         r  bclkmon/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.836    -0.978    bclkmon/clk_out1
    SLICE_X85Y146        FDRE                                         r  bclkmon/count_reg[4]/C
                         clock pessimism              0.244    -0.734    
    SLICE_X85Y146        FDRE (Hold_fdre_C_D)         0.107    -0.627    bclkmon/count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.627    
                         arrival time                          -0.378    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 serialkclkmon/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Destination:            serialkclkmon/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.345ns period=40.690ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.505%)  route 0.179ns (49.495%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.890ns
    Source Clock Delay      (SCD):    -0.649ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.651    -0.649    serialkclkmon/clk_out1
    SLICE_X3Y135         FDRE                                         r  serialkclkmon/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y135         FDRE (Prop_fdre_C_Q)         0.141    -0.508 r  serialkclkmon/count_reg[8]/Q
                         net (fo=4, routed)           0.179    -0.328    serialkclkmon/count_reg_n_0_[8]
    SLICE_X3Y135         LUT5 (Prop_lut5_I0_O)        0.042    -0.286 r  serialkclkmon/count[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    serialkclkmon/count[9]
    SLICE_X3Y135         FDRE                                         r  serialkclkmon/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    clkmon0/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clkmon0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clkmon0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  clkmon0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    clkmon0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  clkmon0/inst/clkout1_buf/O
                         net (fo=49, routed)          0.924    -0.890    serialkclkmon/clk_out1
    SLICE_X3Y135         FDRE                                         r  serialkclkmon/count_reg[9]/C
                         clock pessimism              0.241    -0.649    
    SLICE_X3Y135         FDRE (Hold_fdre_C_D)         0.107    -0.542    serialkclkmon/count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.542    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.345 }
Period(ns):         40.690
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.690      38.535     BUFGCTRL_X0Y2    clkmon0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.690      39.441     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X85Y146    bclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X85Y146    bclkmon/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X85Y146    bclkmon/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X85Y146    bclkmon/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X85Y146    bclkmon/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X84Y146    bclkmon/outclk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X5Y127     fsmclkmon/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.690      39.690     SLICE_X4Y128     fsmclkmon/count_reg[10]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.690      172.670    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X2Y135     serialkclkmon/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X2Y136     serialkclkmon/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X2Y136     serialkclkmon/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X2Y136     serialkclkmon/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y136     serialkclkmon/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y136     serialkclkmon/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y136     serialkclkmon/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y136     serialkclkmon/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y135     serialkclkmon/count_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X3Y135     serialkclkmon/count_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X5Y127     fsmclkmon/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y128     fsmclkmon/count_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y128     fsmclkmon/count_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y128     fsmclkmon/count_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y129     fsmclkmon/count_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y129     fsmclkmon/count_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y129     fsmclkmon/count_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y129     fsmclkmon/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y130     fsmclkmon/count_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.345      19.845     SLICE_X4Y130     fsmclkmon/count_reg[18]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clkmon0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    clkmon0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y2  clkmon0/inst/mmcm_adv_inst/CLKFBOUT



