
../repos/sgerbino-table-2fdd8d0/bin/table_sort_test:     file format elf32-littlearm


Disassembly of section .init:

00011afc <.init>:
   11afc:	push	{r3, lr}
   11b00:	bl	1209c <_start@@Base+0x3c>
   11b04:	pop	{r3, pc}

Disassembly of section .plt:

00011b08 <calloc@plt-0x14>:
   11b08:	push	{lr}		; (str lr, [sp, #-4]!)
   11b0c:	ldr	lr, [pc, #4]	; 11b18 <calloc@plt-0x4>
   11b10:	add	lr, pc, lr
   11b14:	ldr	pc, [lr, #8]!
   11b18:	andeq	r4, r1, r8, ror #9

00011b1c <calloc@plt>:
   11b1c:	add	ip, pc, #0, 12
   11b20:	add	ip, ip, #20, 20	; 0x14000
   11b24:	ldr	pc, [ip, #1256]!	; 0x4e8

00011b28 <strcmp@plt>:
   11b28:	add	ip, pc, #0, 12
   11b2c:	add	ip, ip, #20, 20	; 0x14000
   11b30:	ldr	pc, [ip, #1248]!	; 0x4e0

00011b34 <printf@plt>:
   11b34:	add	ip, pc, #0, 12
   11b38:	add	ip, ip, #20, 20	; 0x14000
   11b3c:	ldr	pc, [ip, #1240]!	; 0x4d8

00011b40 <free@plt>:
   11b40:	add	ip, pc, #0, 12
   11b44:	add	ip, ip, #20, 20	; 0x14000
   11b48:	ldr	pc, [ip, #1232]!	; 0x4d0

00011b4c <time@plt>:
   11b4c:	add	ip, pc, #0, 12
   11b50:	add	ip, ip, #20, 20	; 0x14000
   11b54:	ldr	pc, [ip, #1224]!	; 0x4c8

00011b58 <realloc@plt>:
   11b58:	add	ip, pc, #0, 12
   11b5c:	add	ip, ip, #20, 20	; 0x14000
   11b60:	ldr	pc, [ip, #1216]!	; 0x4c0

00011b64 <strcpy@plt>:
   11b64:	add	ip, pc, #0, 12
   11b68:	add	ip, ip, #20, 20	; 0x14000
   11b6c:	ldr	pc, [ip, #1208]!	; 0x4b8

00011b70 <puts@plt>:
   11b70:	add	ip, pc, #0, 12
   11b74:	add	ip, ip, #20, 20	; 0x14000
   11b78:	ldr	pc, [ip, #1200]!	; 0x4b0

00011b7c <malloc@plt>:
   11b7c:	add	ip, pc, #0, 12
   11b80:	add	ip, ip, #20, 20	; 0x14000
   11b84:	ldr	pc, [ip, #1192]!	; 0x4a8

00011b88 <__libc_start_main@plt>:
   11b88:	add	ip, pc, #0, 12
   11b8c:	add	ip, ip, #20, 20	; 0x14000
   11b90:	ldr	pc, [ip, #1184]!	; 0x4a0

00011b94 <__gmon_start__@plt>:
   11b94:	add	ip, pc, #0, 12
   11b98:	add	ip, ip, #20, 20	; 0x14000
   11b9c:	ldr	pc, [ip, #1176]!	; 0x498

00011ba0 <strlen@plt>:
   11ba0:	add	ip, pc, #0, 12
   11ba4:	add	ip, ip, #20, 20	; 0x14000
   11ba8:	ldr	pc, [ip, #1168]!	; 0x490

00011bac <srand@plt>:
   11bac:	add	ip, pc, #0, 12
   11bb0:	add	ip, ip, #20, 20	; 0x14000
   11bb4:	ldr	pc, [ip, #1160]!	; 0x488

00011bb8 <snprintf@plt>:
   11bb8:	add	ip, pc, #0, 12
   11bbc:	add	ip, ip, #20, 20	; 0x14000
   11bc0:	ldr	pc, [ip, #1152]!	; 0x480

00011bc4 <__isoc99_sscanf@plt>:
   11bc4:	add	ip, pc, #0, 12
   11bc8:	add	ip, ip, #20, 20	; 0x14000
   11bcc:	ldr	pc, [ip, #1144]!	; 0x478

00011bd0 <rand@plt>:
   11bd0:	add	ip, pc, #0, 12
   11bd4:	add	ip, ip, #20, 20	; 0x14000
   11bd8:	ldr	pc, [ip, #1136]!	; 0x470

00011bdc <abort@plt>:
   11bdc:	add	ip, pc, #0, 12
   11be0:	add	ip, ip, #20, 20	; 0x14000
   11be4:	ldr	pc, [ip, #1128]!	; 0x468

Disassembly of section .text:

00011be8 <main@@Base>:
   11be8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   11bec:	mov	r4, #0
   11bf0:	strd	r6, [sp, #8]
   11bf4:	strd	r8, [sp, #16]
   11bf8:	strd	sl, [sp, #24]
   11bfc:	str	lr, [sp, #32]
   11c00:	sub	sp, sp, #372	; 0x174
   11c04:	add	r0, sp, #52	; 0x34
   11c08:	add	r5, sp, #56	; 0x38
   11c0c:	bl	11b4c <time@plt>
   11c10:	bl	11bac <srand@plt>
   11c14:	bl	11bd0 <rand@plt>
   11c18:	mov	r2, r0
   11c1c:	movw	r3, #34079	; 0x851f
   11c20:	movt	r3, #20971	; 0x51eb
   11c24:	mov	r1, #100	; 0x64
   11c28:	mov	r0, r5
   11c2c:	umull	r3, r6, r3, r2
   11c30:	lsr	r6, r6, #5
   11c34:	mls	r6, r1, r6, r2
   11c38:	add	r6, r6, r1
   11c3c:	bl	12150 <table_init@@Base>
   11c40:	add	r4, r4, #1
   11c44:	mov	r0, r5
   11c48:	bl	146e0 <table_add_row@@Base>
   11c4c:	cmp	r6, r4
   11c50:	bgt	11c40 <main@@Base+0x58>
   11c54:	mov	r0, r5
   11c58:	ldr	r7, [pc, #992]	; 12040 <main@@Base+0x458>
   11c5c:	mov	r4, #0
   11c60:	bl	14694 <table_get_row_length@@Base>
   11c64:	str	r0, [sp, #24]
   11c68:	add	r9, sp, #112	; 0x70
   11c6c:	bl	11bd0 <rand@plt>
   11c70:	movw	r3, #52429	; 0xcccd
   11c74:	movt	r3, #52428	; 0xcccc
   11c78:	add	r7, pc, r7
   11c7c:	umull	r2, r3, r3, r0
   11c80:	lsr	r3, r3, #2
   11c84:	add	r3, r3, r3, lsl #2
   11c88:	sub	r0, r0, r3
   11c8c:	add	r6, r0, #2
   11c90:	mov	r3, r4
   11c94:	mov	r2, r7
   11c98:	mov	r1, #255	; 0xff
   11c9c:	mov	r0, r9
   11ca0:	bl	11bb8 <snprintf@plt>
   11ca4:	add	r4, r4, #1
   11ca8:	mov	r2, #0
   11cac:	mov	r1, r9
   11cb0:	mov	r0, r5
   11cb4:	bl	1384c <table_add_column@@Base>
   11cb8:	cmp	r6, r4
   11cbc:	bgt	11c90 <main@@Base+0xa8>
   11cc0:	mov	r0, r5
   11cc4:	bl	137d0 <table_get_column_length@@Base>
   11cc8:	subs	r3, r0, #0
   11ccc:	str	r3, [sp, #40]	; 0x28
   11cd0:	ble	12020 <main@@Base+0x438>
   11cd4:	ldr	r8, [sp, #24]
   11cd8:	movw	r7, #26215	; 0x6667
   11cdc:	movt	r7, #26214	; 0x6666
   11ce0:	mov	r4, #0
   11ce4:	ldr	sl, [sp, #40]	; 0x28
   11ce8:	cmp	r8, #0
   11cec:	movgt	r6, #0
   11cf0:	ble	11d2c <main@@Base+0x144>
   11cf4:	bl	11bd0 <rand@plt>
   11cf8:	mov	r3, r0
   11cfc:	asr	ip, r0, #31
   11d00:	mov	r1, r6
   11d04:	mov	r2, r4
   11d08:	mov	r0, r5
   11d0c:	smull	fp, lr, r7, r3
   11d10:	add	r6, r6, #1
   11d14:	rsb	ip, ip, lr, asr #3
   11d18:	add	ip, ip, ip, lsl #2
   11d1c:	sub	r3, r3, ip, lsl #2
   11d20:	bl	14d20 <table_set_int@@Base>
   11d24:	cmp	r8, r6
   11d28:	bne	11cf4 <main@@Base+0x10c>
   11d2c:	add	r3, r4, #1
   11d30:	cmp	sl, r3
   11d34:	beq	11d40 <main@@Base+0x158>
   11d38:	mov	r4, r3
   11d3c:	b	11ce8 <main@@Base+0x100>
   11d40:	ldr	r6, [sp, #40]	; 0x28
   11d44:	mov	r1, #4
   11d48:	mov	r0, r6
   11d4c:	bl	11b1c <calloc@plt>
   11d50:	mov	r8, r0
   11d54:	mov	r1, #4
   11d58:	mov	r0, r6
   11d5c:	mov	r6, #0
   11d60:	str	r8, [sp, #44]	; 0x2c
   11d64:	bl	11b1c <calloc@plt>
   11d68:	mov	r7, r0
   11d6c:	str	r0, [sp, #36]	; 0x24
   11d70:	str	r6, [r8, r6, lsl #2]
   11d74:	bl	11bd0 <rand@plt>
   11d78:	cmp	r0, #0
   11d7c:	add	r3, r6, #1
   11d80:	and	r0, r0, #1
   11d84:	rsblt	r0, r0, #0
   11d88:	cmp	r4, r6
   11d8c:	str	r0, [r7, r6, lsl #2]
   11d90:	mov	r6, r3
   11d94:	bne	11d70 <main@@Base+0x188>
   11d98:	mov	r0, r5
   11d9c:	ldrd	r2, [sp, #36]	; 0x24
   11da0:	ldr	r1, [sp, #44]	; 0x2c
   11da4:	bl	15220 <table_column_sort@@Base>
   11da8:	ldr	r3, [sp, #24]
   11dac:	cmp	r3, #0
   11db0:	movle	r3, #0
   11db4:	strle	r3, [sp, #16]
   11db8:	ble	11fc8 <main@@Base+0x3e0>
   11dbc:	ldr	r3, [pc, #640]	; 12044 <main@@Base+0x45c>
   11dc0:	mov	r7, #0
   11dc4:	add	r6, r7, #1
   11dc8:	str	r7, [sp, #16]
   11dcc:	ldr	sl, [sp, #40]	; 0x28
   11dd0:	str	r9, [sp, #40]	; 0x28
   11dd4:	add	r3, pc, r3
   11dd8:	str	r3, [sp, #28]
   11ddc:	mvn	r3, #0
   11de0:	str	r3, [sp, #12]
   11de4:	str	r3, [sp, #20]
   11de8:	ldr	r3, [pc, #600]	; 12048 <main@@Base+0x460>
   11dec:	add	r3, pc, r3
   11df0:	str	r3, [sp, #32]
   11df4:	ldr	r3, [sp, #24]
   11df8:	cmp	r3, r6
   11dfc:	beq	11ef8 <main@@Base+0x310>
   11e00:	cmp	sl, #0
   11e04:	ble	11ee4 <main@@Base+0x2fc>
   11e08:	ldr	r3, [sp, #36]	; 0x24
   11e0c:	mov	r4, #0
   11e10:	sub	r9, r3, #4
   11e14:	ldr	r3, [r9, #4]!
   11e18:	mov	r2, r4
   11e1c:	mov	r1, r7
   11e20:	mov	r0, r5
   11e24:	cmp	r3, #0
   11e28:	bne	11e98 <main@@Base+0x2b0>
   11e2c:	bl	14500 <table_get_int@@Base>
   11e30:	mov	r8, r0
   11e34:	mov	r2, r4
   11e38:	mov	r1, r6
   11e3c:	mov	r0, r5
   11e40:	bl	14500 <table_get_int@@Base>
   11e44:	cmp	r8, r0
   11e48:	bgt	12000 <main@@Base+0x418>
   11e4c:	add	fp, r4, #1
   11e50:	cmp	sl, fp
   11e54:	beq	11ee4 <main@@Base+0x2fc>
   11e58:	mov	r2, r4
   11e5c:	mov	r1, r6
   11e60:	mov	r0, r5
   11e64:	bl	14500 <table_get_int@@Base>
   11e68:	mov	r8, r0
   11e6c:	mov	r2, r4
   11e70:	mov	r1, r7
   11e74:	mov	r0, r5
   11e78:	bl	14500 <table_get_int@@Base>
   11e7c:	cmp	r8, r0
   11e80:	sub	r4, r4, #1
   11e84:	bne	11ee4 <main@@Base+0x2fc>
   11e88:	cmn	r4, #1
   11e8c:	bne	11e58 <main@@Base+0x270>
   11e90:	mov	r4, fp
   11e94:	b	11e14 <main@@Base+0x22c>
   11e98:	bl	14500 <table_get_int@@Base>
   11e9c:	mov	r8, r0
   11ea0:	mov	r2, r4
   11ea4:	mov	r1, r6
   11ea8:	mov	r0, r5
   11eac:	bl	14500 <table_get_int@@Base>
   11eb0:	cmp	r8, r0
   11eb4:	bge	11e4c <main@@Base+0x264>
   11eb8:	ldr	r0, [sp, #28]
   11ebc:	mov	r2, r4
   11ec0:	mov	r1, r6
   11ec4:	add	fp, r4, #1
   11ec8:	str	r4, [sp, #20]
   11ecc:	bl	11b34 <printf@plt>
   11ed0:	mvn	r3, #0
   11ed4:	cmp	sl, fp
   11ed8:	str	r6, [sp, #12]
   11edc:	str	r3, [sp, #16]
   11ee0:	bne	11e58 <main@@Base+0x270>
   11ee4:	ldr	r3, [sp, #24]
   11ee8:	mov	r7, r6
   11eec:	add	r6, r7, #1
   11ef0:	cmp	r3, r6
   11ef4:	bne	11e00 <main@@Base+0x218>
   11ef8:	ldr	r3, [sp, #12]
   11efc:	ldr	r9, [sp, #40]	; 0x28
   11f00:	cmn	r3, #1
   11f04:	beq	11fc8 <main@@Base+0x3e0>
   11f08:	mov	r0, r5
   11f0c:	bl	14694 <table_get_row_length@@Base>
   11f10:	mov	r0, r5
   11f14:	bl	14694 <table_get_row_length@@Base>
   11f18:	mov	fp, r0
   11f1c:	ldr	r0, [pc, #296]	; 1204c <main@@Base+0x464>
   11f20:	add	r0, pc, r0
   11f24:	bl	11b70 <puts@plt>
   11f28:	cmp	fp, #0
   11f2c:	ble	11fc8 <main@@Base+0x3e0>
   11f30:	ldr	r8, [pc, #280]	; 12050 <main@@Base+0x468>
   11f34:	mov	r6, #0
   11f38:	str	fp, [sp, #24]
   11f3c:	ldr	sl, [pc, #272]	; 12054 <main@@Base+0x46c>
   11f40:	ldr	r7, [sp, #12]
   11f44:	add	r8, pc, r8
   11f48:	ldr	fp, [sp, #20]
   11f4c:	add	sl, pc, sl
   11f50:	str	sl, [sp, #12]
   11f54:	mov	r4, #0
   11f58:	mov	sl, #255	; 0xff
   11f5c:	b	11f84 <main@@Base+0x39c>
   11f60:	str	sl, [sp]
   11f64:	bl	12b04 <table_cell_to_buffer@@Base>
   11f68:	cmp	r7, r6
   11f6c:	cmpeq	fp, r4
   11f70:	mov	r0, r8
   11f74:	mov	r1, r9
   11f78:	ldreq	r0, [sp, #12]
   11f7c:	add	r4, r4, #1
   11f80:	bl	11b34 <printf@plt>
   11f84:	mov	r0, r5
   11f88:	bl	137d0 <table_get_column_length@@Base>
   11f8c:	cmp	r0, r4
   11f90:	mov	r2, r4
   11f94:	mov	r3, r9
   11f98:	mov	r1, r6
   11f9c:	mov	r0, r5
   11fa0:	bgt	11f60 <main@@Base+0x378>
   11fa4:	cmp	r7, r6
   11fa8:	beq	12010 <main@@Base+0x428>
   11fac:	ldr	r0, [pc, #164]	; 12058 <main@@Base+0x470>
   11fb0:	add	r0, pc, r0
   11fb4:	bl	11b70 <puts@plt>
   11fb8:	ldr	r3, [sp, #24]
   11fbc:	add	r6, r6, #1
   11fc0:	cmp	r3, r6
   11fc4:	bne	11f54 <main@@Base+0x36c>
   11fc8:	mov	r0, r5
   11fcc:	bl	121b8 <table_destroy@@Base>
   11fd0:	ldr	r0, [sp, #44]	; 0x2c
   11fd4:	bl	11b40 <free@plt>
   11fd8:	ldr	r0, [sp, #36]	; 0x24
   11fdc:	bl	11b40 <free@plt>
   11fe0:	ldr	r0, [sp, #16]
   11fe4:	add	sp, sp, #372	; 0x174
   11fe8:	ldrd	r4, [sp]
   11fec:	ldrd	r6, [sp, #8]
   11ff0:	ldrd	r8, [sp, #16]
   11ff4:	ldrd	sl, [sp, #24]
   11ff8:	add	sp, sp, #32
   11ffc:	pop	{pc}		; (ldr pc, [sp], #4)
   12000:	mov	r2, r4
   12004:	mov	r1, r6
   12008:	ldr	r0, [sp, #32]
   1200c:	b	11ec4 <main@@Base+0x2dc>
   12010:	ldr	r0, [pc, #68]	; 1205c <main@@Base+0x474>
   12014:	add	r0, pc, r0
   12018:	bl	11b70 <puts@plt>
   1201c:	b	11fb8 <main@@Base+0x3d0>
   12020:	mov	r1, #4
   12024:	bl	11b1c <calloc@plt>
   12028:	mov	r1, #4
   1202c:	str	r0, [sp, #44]	; 0x2c
   12030:	ldr	r0, [sp, #40]	; 0x28
   12034:	bl	11b1c <calloc@plt>
   12038:	str	r0, [sp, #36]	; 0x24
   1203c:	b	11d98 <main@@Base+0x1b0>
   12040:	andeq	r3, r0, ip, lsr r8
   12044:	andeq	r3, r0, r0, lsr r7
   12048:	ldrdeq	r3, [r0], -r0
   1204c:	andeq	r3, r0, r0, lsr r6
   12050:	andeq	r3, r0, r8, lsl r6
   12054:	andeq	r3, r0, r8, lsl #12
   12058:	andeq	r3, r0, r0, lsr #11
   1205c:	andeq	r3, r0, ip, asr #10

00012060 <_start@@Base>:
   12060:	mov	fp, #0
   12064:	mov	lr, #0
   12068:	pop	{r1}		; (ldr r1, [sp], #4)
   1206c:	mov	r2, sp
   12070:	push	{r2}		; (str r2, [sp, #-4]!)
   12074:	push	{r0}		; (str r0, [sp, #-4]!)
   12078:	ldr	ip, [pc, #16]	; 12090 <_start@@Base+0x30>
   1207c:	push	{ip}		; (str ip, [sp, #-4]!)
   12080:	ldr	r0, [pc, #12]	; 12094 <_start@@Base+0x34>
   12084:	ldr	r3, [pc, #12]	; 12098 <_start@@Base+0x38>
   12088:	bl	11b88 <__libc_start_main@plt>
   1208c:	bl	11bdc <abort@plt>
   12090:	andeq	r5, r1, ip, lsr #9
   12094:	andeq	r1, r1, r8, ror #23
   12098:	andeq	r5, r1, ip, asr #8
   1209c:	ldr	r3, [pc, #20]	; 120b8 <_start@@Base+0x58>
   120a0:	ldr	r2, [pc, #20]	; 120bc <_start@@Base+0x5c>
   120a4:	add	r3, pc, r3
   120a8:	ldr	r2, [r3, r2]
   120ac:	cmp	r2, #0
   120b0:	bxeq	lr
   120b4:	b	11b94 <__gmon_start__@plt>
   120b8:	andeq	r3, r1, r4, asr pc
   120bc:	andeq	r0, r0, r4, ror r0
   120c0:	ldr	r0, [pc, #24]	; 120e0 <_start@@Base+0x80>
   120c4:	ldr	r3, [pc, #24]	; 120e4 <_start@@Base+0x84>
   120c8:	cmp	r3, r0
   120cc:	bxeq	lr
   120d0:	ldr	r3, [pc, #16]	; 120e8 <_start@@Base+0x88>
   120d4:	cmp	r3, #0
   120d8:	bxeq	lr
   120dc:	bx	r3
   120e0:	strheq	r6, [r2], -ip
   120e4:	strheq	r6, [r2], -ip
   120e8:	andeq	r0, r0, r0
   120ec:	ldr	r0, [pc, #36]	; 12118 <_start@@Base+0xb8>
   120f0:	ldr	r1, [pc, #36]	; 1211c <_start@@Base+0xbc>
   120f4:	sub	r1, r1, r0
   120f8:	asr	r1, r1, #2
   120fc:	add	r1, r1, r1, lsr #31
   12100:	asrs	r1, r1, #1
   12104:	bxeq	lr
   12108:	ldr	r3, [pc, #16]	; 12120 <_start@@Base+0xc0>
   1210c:	cmp	r3, #0
   12110:	bxeq	lr
   12114:	bx	r3
   12118:	strheq	r6, [r2], -ip
   1211c:	strheq	r6, [r2], -ip
   12120:	andeq	r0, r0, r0
   12124:	push	{r4, lr}
   12128:	ldr	r4, [pc, #24]	; 12148 <_start@@Base+0xe8>
   1212c:	ldrb	r3, [r4]
   12130:	cmp	r3, #0
   12134:	popne	{r4, pc}
   12138:	bl	120c0 <_start@@Base+0x60>
   1213c:	mov	r3, #1
   12140:	strb	r3, [r4]
   12144:	pop	{r4, pc}
   12148:	strheq	r6, [r2], -ip
   1214c:	b	120ec <_start@@Base+0x8c>

00012150 <table_init@@Base>:
   12150:	mov	r3, #0
   12154:	mov	r2, #10
   12158:	mov	r1, #20
   1215c:	str	r3, [r0]
   12160:	str	r3, [r0, #4]
   12164:	strd	r2, [r0, #8]
   12168:	str	r3, [r0, #16]
   1216c:	str	r3, [r0, #20]
   12170:	str	r1, [r0, #24]
   12174:	str	r3, [r0, #28]
   12178:	str	r3, [r0, #32]
   1217c:	str	r3, [r0, #36]	; 0x24
   12180:	str	r3, [r0, #40]	; 0x28
   12184:	str	r3, [r0, #44]	; 0x2c
   12188:	strd	r2, [r0, #48]	; 0x30
   1218c:	bx	lr

00012190 <table_new@@Base>:
   12190:	mov	r0, #56	; 0x38
   12194:	str	r4, [sp, #-8]!
   12198:	str	lr, [sp, #4]
   1219c:	bl	11b7c <malloc@plt>
   121a0:	mov	r4, r0
   121a4:	bl	12150 <table_init@@Base>
   121a8:	mov	r0, r4
   121ac:	ldr	r4, [sp]
   121b0:	add	sp, sp, #4
   121b4:	pop	{pc}		; (ldr pc, [sp], #4)

000121b8 <table_destroy@@Base>:
   121b8:	strd	r4, [sp, #-16]!
   121bc:	subs	r4, r0, #0
   121c0:	str	r6, [sp, #8]
   121c4:	str	lr, [sp, #12]
   121c8:	beq	12294 <table_destroy@@Base+0xdc>
   121cc:	mvn	r2, #0
   121d0:	mov	r3, #64	; 0x40
   121d4:	mov	r1, r2
   121d8:	bl	12a70 <table_notify@@Base>
   121dc:	mov	r0, r4
   121e0:	bl	14694 <table_get_row_length@@Base>
   121e4:	subs	r6, r0, #0
   121e8:	ble	12208 <table_destroy@@Base+0x50>
   121ec:	mov	r5, #0
   121f0:	mov	r1, r5
   121f4:	mov	r0, r4
   121f8:	add	r5, r5, #1
   121fc:	bl	147b4 <table_row_destroy@@Base>
   12200:	cmp	r6, r5
   12204:	bne	121f0 <table_destroy@@Base+0x38>
   12208:	ldr	r0, [r4, #16]
   1220c:	cmp	r0, #0
   12210:	beq	12218 <table_destroy@@Base+0x60>
   12214:	bl	11b40 <free@plt>
   12218:	mov	r0, r4
   1221c:	bl	137d0 <table_get_column_length@@Base>
   12220:	subs	r6, r0, #0
   12224:	ble	12244 <table_destroy@@Base+0x8c>
   12228:	mov	r5, #0
   1222c:	mov	r1, r5
   12230:	mov	r0, r4
   12234:	add	r5, r5, #1
   12238:	bl	13988 <table_column_destroy@@Base>
   1223c:	cmp	r6, r5
   12240:	bne	1222c <table_destroy@@Base+0x74>
   12244:	ldr	r0, [r4]
   12248:	cmp	r0, #0
   1224c:	beq	12254 <table_destroy@@Base+0x9c>
   12250:	bl	11b40 <free@plt>
   12254:	ldr	r0, [r4, #36]	; 0x24
   12258:	cmp	r0, #0
   1225c:	beq	12264 <table_destroy@@Base+0xac>
   12260:	bl	11b40 <free@plt>
   12264:	ldr	r0, [r4, #40]	; 0x28
   12268:	cmp	r0, #0
   1226c:	beq	12274 <table_destroy@@Base+0xbc>
   12270:	bl	11b40 <free@plt>
   12274:	ldr	r0, [r4, #44]	; 0x2c
   12278:	cmp	r0, #0
   1227c:	beq	12294 <table_destroy@@Base+0xdc>
   12280:	ldrd	r4, [sp]
   12284:	ldr	r6, [sp, #8]
   12288:	ldr	lr, [sp, #12]
   1228c:	add	sp, sp, #16
   12290:	b	11b40 <free@plt>
   12294:	ldrd	r4, [sp]
   12298:	ldr	r6, [sp, #8]
   1229c:	add	sp, sp, #12
   122a0:	pop	{pc}		; (ldr pc, [sp], #4)

000122a4 <table_delete@@Base>:
   122a4:	str	r4, [sp, #-8]!
   122a8:	mov	r4, r0
   122ac:	str	lr, [sp, #4]
   122b0:	bl	121b8 <table_destroy@@Base>
   122b4:	mov	r0, r4
   122b8:	ldr	r4, [sp]
   122bc:	ldr	lr, [sp, #4]
   122c0:	add	sp, sp, #8
   122c4:	b	11b40 <free@plt>

000122c8 <table_dupe@@Base>:
   122c8:	strd	r4, [sp, #-32]!	; 0xffffffe0
   122cc:	strd	r6, [sp, #8]
   122d0:	mov	r6, r0
   122d4:	strd	r8, [sp, #16]
   122d8:	str	sl, [sp, #24]
   122dc:	str	lr, [sp, #28]
   122e0:	sub	sp, sp, #16
   122e4:	bl	14694 <table_get_row_length@@Base>
   122e8:	mov	r9, r0
   122ec:	mov	r0, r6
   122f0:	bl	137d0 <table_get_column_length@@Base>
   122f4:	mov	r7, r0
   122f8:	bl	12190 <table_new@@Base>
   122fc:	cmp	r7, #0
   12300:	mov	r8, r0
   12304:	ble	12344 <table_dupe@@Base+0x7c>
   12308:	mov	r4, #0
   1230c:	mov	r1, r4
   12310:	mov	r0, r6
   12314:	bl	13b78 <table_get_column_name@@Base>
   12318:	mov	r5, r0
   1231c:	mov	r1, r4
   12320:	mov	r0, r6
   12324:	add	r4, r4, #1
   12328:	bl	13b5c <table_get_column_data_type@@Base>
   1232c:	mov	r2, r0
   12330:	mov	r1, r5
   12334:	mov	r0, r8
   12338:	bl	1384c <table_add_column@@Base>
   1233c:	cmp	r7, r4
   12340:	bne	1230c <table_dupe@@Base+0x44>
   12344:	cmp	r9, #0
   12348:	ble	12420 <table_dupe@@Base+0x158>
   1234c:	mov	r5, #0
   12350:	add	sl, sp, #12
   12354:	mov	r0, r8
   12358:	bl	146e0 <table_add_row@@Base>
   1235c:	cmp	r7, #0
   12360:	ble	12414 <table_dupe@@Base+0x14c>
   12364:	mov	r4, #0
   12368:	mov	r1, r4
   1236c:	mov	r0, r6
   12370:	bl	13b5c <table_get_column_data_type@@Base>
   12374:	cmp	r0, #23
   12378:	addls	pc, pc, r0, lsl #2
   1237c:	b	12408 <table_dupe@@Base+0x140>
   12380:	b	12490 <table_dupe@@Base+0x1c8>
   12384:	b	12704 <table_dupe@@Base+0x43c>
   12388:	b	126dc <table_dupe@@Base+0x414>
   1238c:	b	126b4 <table_dupe@@Base+0x3ec>
   12390:	b	1268c <table_dupe@@Base+0x3c4>
   12394:	b	127a4 <table_dupe@@Base+0x4dc>
   12398:	b	1277c <table_dupe@@Base+0x4b4>
   1239c:	b	12754 <table_dupe@@Base+0x48c>
   123a0:	b	1272c <table_dupe@@Base+0x464>
   123a4:	b	12664 <table_dupe@@Base+0x39c>
   123a8:	b	1263c <table_dupe@@Base+0x374>
   123ac:	b	12614 <table_dupe@@Base+0x34c>
   123b0:	b	125ec <table_dupe@@Base+0x324>
   123b4:	b	125c4 <table_dupe@@Base+0x2fc>
   123b8:	b	1259c <table_dupe@@Base+0x2d4>
   123bc:	b	12574 <table_dupe@@Base+0x2ac>
   123c0:	b	12550 <table_dupe@@Base+0x288>
   123c4:	b	1252c <table_dupe@@Base+0x264>
   123c8:	b	12508 <table_dupe@@Base+0x240>
   123cc:	b	124e0 <table_dupe@@Base+0x218>
   123d0:	b	124b8 <table_dupe@@Base+0x1f0>
   123d4:	b	12468 <table_dupe@@Base+0x1a0>
   123d8:	b	12440 <table_dupe@@Base+0x178>
   123dc:	b	123e0 <table_dupe@@Base+0x118>
   123e0:	mov	r2, r4
   123e4:	mov	r1, r5
   123e8:	mov	r0, r6
   123ec:	bl	14690 <table_get_ptr@@Base>
   123f0:	mov	r3, sl
   123f4:	mov	r2, r4
   123f8:	str	r0, [sp, #12]
   123fc:	mov	r1, r5
   12400:	mov	r0, r8
   12404:	bl	15020 <table_set_ptr@@Base>
   12408:	add	r4, r4, #1
   1240c:	cmp	r7, r4
   12410:	bne	12368 <table_dupe@@Base+0xa0>
   12414:	add	r5, r5, #1
   12418:	cmp	r9, r5
   1241c:	bne	12354 <table_dupe@@Base+0x8c>
   12420:	mov	r0, r8
   12424:	add	sp, sp, #16
   12428:	ldrd	r4, [sp]
   1242c:	ldrd	r6, [sp, #8]
   12430:	ldrd	r8, [sp, #16]
   12434:	ldr	sl, [sp, #24]
   12438:	add	sp, sp, #28
   1243c:	pop	{pc}		; (ldr pc, [sp], #4)
   12440:	mov	r2, r4
   12444:	mov	r1, r5
   12448:	mov	r0, r6
   1244c:	bl	144e4 <table_get_bool@@Base>
   12450:	mov	r3, r0
   12454:	mov	r2, r4
   12458:	mov	r1, r5
   1245c:	mov	r0, r8
   12460:	bl	14cfc <table_set_bool@@Base>
   12464:	b	12408 <table_dupe@@Base+0x140>
   12468:	mov	r2, r4
   1246c:	mov	r1, r5
   12470:	mov	r0, r6
   12474:	bl	1468c <table_get_string@@Base>
   12478:	mov	r3, r0
   1247c:	mov	r2, r4
   12480:	mov	r1, r5
   12484:	mov	r0, r8
   12488:	bl	14fbc <table_set_string@@Base>
   1248c:	b	12408 <table_dupe@@Base+0x140>
   12490:	mov	r2, r4
   12494:	mov	r1, r5
   12498:	mov	r0, r6
   1249c:	bl	14500 <table_get_int@@Base>
   124a0:	mov	r3, r0
   124a4:	mov	r2, r4
   124a8:	mov	r1, r5
   124ac:	mov	r0, r8
   124b0:	bl	14d20 <table_set_int@@Base>
   124b4:	b	12408 <table_dupe@@Base+0x140>
   124b8:	mov	r2, r4
   124bc:	mov	r1, r5
   124c0:	mov	r0, r6
   124c4:	bl	14688 <table_get_uchar@@Base>
   124c8:	mov	r3, r0
   124cc:	mov	r2, r4
   124d0:	mov	r1, r5
   124d4:	mov	r0, r8
   124d8:	bl	14ffc <table_set_uchar@@Base>
   124dc:	b	12408 <table_dupe@@Base+0x140>
   124e0:	mov	r2, r4
   124e4:	mov	r1, r5
   124e8:	mov	r0, r6
   124ec:	bl	14684 <table_get_char@@Base>
   124f0:	mov	r3, r0
   124f4:	mov	r2, r4
   124f8:	mov	r1, r5
   124fc:	mov	r0, r8
   12500:	bl	14fd8 <table_set_char@@Base>
   12504:	b	12408 <table_dupe@@Base+0x140>
   12508:	mov	r2, r4
   1250c:	mov	r1, r5
   12510:	mov	r0, r6
   12514:	bl	14668 <table_get_ldouble@@Base>
   12518:	mov	r2, r4
   1251c:	mov	r1, r5
   12520:	mov	r0, r8
   12524:	bl	14f98 <table_set_ldouble@@Base>
   12528:	b	12408 <table_dupe@@Base+0x140>
   1252c:	mov	r2, r4
   12530:	mov	r1, r5
   12534:	mov	r0, r6
   12538:	bl	1464c <table_get_double@@Base>
   1253c:	mov	r2, r4
   12540:	mov	r1, r5
   12544:	mov	r0, r8
   12548:	bl	14f74 <table_set_double@@Base>
   1254c:	b	12408 <table_dupe@@Base+0x140>
   12550:	mov	r2, r4
   12554:	mov	r1, r5
   12558:	mov	r0, r6
   1255c:	bl	14630 <table_get_float@@Base>
   12560:	mov	r2, r4
   12564:	mov	r1, r5
   12568:	mov	r0, r8
   1256c:	bl	14f50 <table_set_float@@Base>
   12570:	b	12408 <table_dupe@@Base+0x140>
   12574:	mov	r2, r4
   12578:	mov	r1, r5
   1257c:	mov	r0, r6
   12580:	bl	1462c <table_get_ullong@@Base>
   12584:	mov	r2, r4
   12588:	strd	r0, [sp]
   1258c:	mov	r1, r5
   12590:	mov	r0, r8
   12594:	bl	14f30 <table_set_ullong@@Base>
   12598:	b	12408 <table_dupe@@Base+0x140>
   1259c:	mov	r2, r4
   125a0:	mov	r1, r5
   125a4:	mov	r0, r6
   125a8:	bl	14628 <table_get_llong@@Base>
   125ac:	mov	r2, r4
   125b0:	strd	r0, [sp]
   125b4:	mov	r1, r5
   125b8:	mov	r0, r8
   125bc:	bl	14f10 <table_set_llong@@Base>
   125c0:	b	12408 <table_dupe@@Base+0x140>
   125c4:	mov	r2, r4
   125c8:	mov	r1, r5
   125cc:	mov	r0, r6
   125d0:	bl	1460c <table_get_ulong@@Base>
   125d4:	mov	r3, r0
   125d8:	mov	r2, r4
   125dc:	mov	r1, r5
   125e0:	mov	r0, r8
   125e4:	bl	14eec <table_set_ulong@@Base>
   125e8:	b	12408 <table_dupe@@Base+0x140>
   125ec:	mov	r2, r4
   125f0:	mov	r1, r5
   125f4:	mov	r0, r6
   125f8:	bl	145f0 <table_get_long@@Base>
   125fc:	mov	r3, r0
   12600:	mov	r2, r4
   12604:	mov	r1, r5
   12608:	mov	r0, r8
   1260c:	bl	14ec8 <table_set_long@@Base>
   12610:	b	12408 <table_dupe@@Base+0x140>
   12614:	mov	r2, r4
   12618:	mov	r1, r5
   1261c:	mov	r0, r6
   12620:	bl	145ec <table_get_ushort@@Base>
   12624:	mov	r3, r0
   12628:	mov	r2, r4
   1262c:	mov	r1, r5
   12630:	mov	r0, r8
   12634:	bl	14ea4 <table_set_ushort@@Base>
   12638:	b	12408 <table_dupe@@Base+0x140>
   1263c:	mov	r2, r4
   12640:	mov	r1, r5
   12644:	mov	r0, r6
   12648:	bl	145e8 <table_get_short@@Base>
   1264c:	mov	r3, r0
   12650:	mov	r2, r4
   12654:	mov	r1, r5
   12658:	mov	r0, r8
   1265c:	bl	14e80 <table_set_short@@Base>
   12660:	b	12408 <table_dupe@@Base+0x140>
   12664:	mov	r2, r4
   12668:	mov	r1, r5
   1266c:	mov	r0, r6
   12670:	bl	145cc <table_get_uint64@@Base>
   12674:	mov	r2, r4
   12678:	strd	r0, [sp]
   1267c:	mov	r1, r5
   12680:	mov	r0, r8
   12684:	bl	14e60 <table_set_uint64@@Base>
   12688:	b	12408 <table_dupe@@Base+0x140>
   1268c:	mov	r2, r4
   12690:	mov	r1, r5
   12694:	mov	r0, r6
   12698:	bl	14570 <table_get_int16@@Base>
   1269c:	mov	r3, r0
   126a0:	mov	r2, r4
   126a4:	mov	r1, r5
   126a8:	mov	r0, r8
   126ac:	bl	14db0 <table_set_int16@@Base>
   126b0:	b	12408 <table_dupe@@Base+0x140>
   126b4:	mov	r2, r4
   126b8:	mov	r1, r5
   126bc:	mov	r0, r6
   126c0:	bl	14554 <table_get_uint8@@Base>
   126c4:	mov	r3, r0
   126c8:	mov	r2, r4
   126cc:	mov	r1, r5
   126d0:	mov	r0, r8
   126d4:	bl	14d8c <table_set_uint8@@Base>
   126d8:	b	12408 <table_dupe@@Base+0x140>
   126dc:	mov	r2, r4
   126e0:	mov	r1, r5
   126e4:	mov	r0, r6
   126e8:	bl	14538 <table_get_int8@@Base>
   126ec:	mov	r3, r0
   126f0:	mov	r2, r4
   126f4:	mov	r1, r5
   126f8:	mov	r0, r8
   126fc:	bl	14d68 <table_set_int8@@Base>
   12700:	b	12408 <table_dupe@@Base+0x140>
   12704:	mov	r2, r4
   12708:	mov	r1, r5
   1270c:	mov	r0, r6
   12710:	bl	1451c <table_get_uint@@Base>
   12714:	mov	r3, r0
   12718:	mov	r2, r4
   1271c:	mov	r1, r5
   12720:	mov	r0, r8
   12724:	bl	14d44 <table_set_uint@@Base>
   12728:	b	12408 <table_dupe@@Base+0x140>
   1272c:	mov	r2, r4
   12730:	mov	r1, r5
   12734:	mov	r0, r6
   12738:	bl	145b0 <table_get_int64@@Base>
   1273c:	mov	r2, r4
   12740:	strd	r0, [sp]
   12744:	mov	r1, r5
   12748:	mov	r0, r8
   1274c:	bl	14e40 <table_set_int64@@Base>
   12750:	b	12408 <table_dupe@@Base+0x140>
   12754:	mov	r2, r4
   12758:	mov	r1, r5
   1275c:	mov	r0, r6
   12760:	bl	145ac <table_get_uint32@@Base>
   12764:	mov	r3, r0
   12768:	mov	r2, r4
   1276c:	mov	r1, r5
   12770:	mov	r0, r8
   12774:	bl	14e1c <table_set_uint32@@Base>
   12778:	b	12408 <table_dupe@@Base+0x140>
   1277c:	mov	r2, r4
   12780:	mov	r1, r5
   12784:	mov	r0, r6
   12788:	bl	145a8 <table_get_int32@@Base>
   1278c:	mov	r3, r0
   12790:	mov	r2, r4
   12794:	mov	r1, r5
   12798:	mov	r0, r8
   1279c:	bl	14df8 <table_set_int32@@Base>
   127a0:	b	12408 <table_dupe@@Base+0x140>
   127a4:	mov	r2, r4
   127a8:	mov	r1, r5
   127ac:	mov	r0, r6
   127b0:	bl	1458c <table_get_uint16@@Base>
   127b4:	mov	r3, r0
   127b8:	mov	r2, r4
   127bc:	mov	r1, r5
   127c0:	mov	r0, r8
   127c4:	bl	14dd4 <table_set_uint16@@Base>
   127c8:	b	12408 <table_dupe@@Base+0x140>

000127cc <table_get_major_version@@Base>:
   127cc:	mov	r0, #0
   127d0:	bx	lr

000127d4 <table_get_minor_version@@Base>:
   127d4:	mov	r0, #0
   127d8:	bx	lr

000127dc <table_get_patch_version@@Base>:
   127dc:	mov	r0, #0
   127e0:	bx	lr

000127e4 <table_get_version@@Base>:
   127e4:	ldr	r0, [pc, #4]	; 127f0 <table_get_version@@Base+0xc>
   127e8:	add	r0, pc, r0
   127ec:	bx	lr
   127f0:	andeq	r2, r0, r0, ror sp

000127f4 <table_get_callback_length@@Base>:
   127f4:	ldr	r0, [r0, #32]
   127f8:	bx	lr

000127fc <table_register_callback@@Base>:
   127fc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   12800:	ldr	r5, [r0, #32]
   12804:	strd	r6, [sp, #8]
   12808:	str	r8, [sp, #16]
   1280c:	str	lr, [sp, #20]
   12810:	cmp	r5, #0
   12814:	ble	12870 <table_register_callback@@Base+0x74>
   12818:	ldr	lr, [r0, #36]	; 0x24
   1281c:	mov	ip, #0
   12820:	sub	lr, lr, #4
   12824:	b	12834 <table_register_callback@@Base+0x38>
   12828:	add	ip, ip, #1
   1282c:	cmp	ip, r5
   12830:	beq	12870 <table_register_callback@@Base+0x74>
   12834:	ldr	r4, [lr, #4]!
   12838:	lsl	r6, ip, #2
   1283c:	cmp	r1, r4
   12840:	bne	12828 <table_register_callback@@Base+0x2c>
   12844:	ldr	r4, [r0, #40]	; 0x28
   12848:	ldr	r4, [r4, ip, lsl #2]
   1284c:	cmp	r2, r4
   12850:	bne	12828 <table_register_callback@@Base+0x2c>
   12854:	cmp	ip, #0
   12858:	beq	12870 <table_register_callback@@Base+0x74>
   1285c:	ldr	r2, [r0, #44]	; 0x2c
   12860:	ldr	r7, [r2, r6]
   12864:	orr	r7, r7, r3
   12868:	str	r7, [r2, r6]
   1286c:	b	128c0 <table_register_callback@@Base+0xc4>
   12870:	mov	r7, r3
   12874:	ldr	r3, [r0, #48]	; 0x30
   12878:	mov	r6, r2
   1287c:	mov	r8, r1
   12880:	mov	r4, r0
   12884:	udiv	r2, r5, r3
   12888:	mls	r5, r3, r2, r5
   1288c:	cmp	r5, #0
   12890:	beq	128d4 <table_register_callback@@Base+0xd8>
   12894:	mov	r0, r4
   12898:	bl	127f4 <table_get_callback_length@@Base>
   1289c:	ldr	r3, [r4, #36]	; 0x24
   128a0:	str	r8, [r3, r0, lsl #2]
   128a4:	ldr	r3, [r4, #40]	; 0x28
   128a8:	str	r6, [r3, r0, lsl #2]
   128ac:	ldr	r3, [r4, #44]	; 0x2c
   128b0:	str	r7, [r3, r0, lsl #2]
   128b4:	ldr	r3, [r4, #32]
   128b8:	add	r3, r3, #1
   128bc:	str	r3, [r4, #32]
   128c0:	ldrd	r4, [sp]
   128c4:	ldrd	r6, [sp, #8]
   128c8:	ldr	r8, [sp, #16]
   128cc:	add	sp, sp, #20
   128d0:	pop	{pc}		; (ldr pc, [sp], #4)
   128d4:	ldr	r2, [r4, #52]	; 0x34
   128d8:	ldr	r0, [r0, #36]	; 0x24
   128dc:	add	r3, r3, r2
   128e0:	lsl	r1, r3, #2
   128e4:	str	r3, [r4, #52]	; 0x34
   128e8:	bl	11b58 <realloc@plt>
   128ec:	ldr	r1, [r4, #52]	; 0x34
   128f0:	str	r0, [r4, #36]	; 0x24
   128f4:	ldr	r0, [r4, #40]	; 0x28
   128f8:	lsl	r1, r1, #2
   128fc:	bl	11b58 <realloc@plt>
   12900:	ldr	r1, [r4, #52]	; 0x34
   12904:	str	r0, [r4, #40]	; 0x28
   12908:	ldr	r0, [r4, #44]	; 0x2c
   1290c:	lsl	r1, r1, #2
   12910:	bl	11b58 <realloc@plt>
   12914:	str	r0, [r4, #44]	; 0x2c
   12918:	b	12894 <table_register_callback@@Base+0x98>

0001291c <table_unregister_callback@@Base>:
   1291c:	ldr	ip, [r0, #32]
   12920:	cmp	ip, #0
   12924:	bxle	lr
   12928:	strd	r4, [sp, #-16]!
   1292c:	mov	r3, #0
   12930:	str	r6, [sp, #8]
   12934:	ldr	r6, [r0, #36]	; 0x24
   12938:	str	lr, [sp, #12]
   1293c:	sub	r4, r6, #4
   12940:	b	12950 <table_unregister_callback@@Base+0x34>
   12944:	add	r3, r3, #1
   12948:	cmp	r3, ip
   1294c:	beq	12a30 <table_unregister_callback@@Base+0x114>
   12950:	ldr	r5, [r4, #4]!
   12954:	lsl	lr, r3, #2
   12958:	cmp	r1, r5
   1295c:	bne	12944 <table_unregister_callback@@Base+0x28>
   12960:	ldr	r5, [r0, #40]	; 0x28
   12964:	ldr	r5, [r5, r3, lsl #2]
   12968:	cmp	r2, r5
   1296c:	bne	12944 <table_unregister_callback@@Base+0x28>
   12970:	sub	ip, ip, #1
   12974:	cmp	ip, r3
   12978:	ble	129c8 <table_unregister_callback@@Base+0xac>
   1297c:	add	r3, r3, #1
   12980:	lsl	r2, r3, #2
   12984:	b	1298c <table_unregister_callback@@Base+0x70>
   12988:	ldr	r6, [r0, #36]	; 0x24
   1298c:	ldr	r1, [r6, r2]
   12990:	str	r1, [r6, lr]
   12994:	ldr	r1, [r0, #40]	; 0x28
   12998:	ldr	ip, [r1, r2]
   1299c:	str	ip, [r1, lr]
   129a0:	ldr	r1, [r0, #44]	; 0x2c
   129a4:	ldr	ip, [r1, r2]
   129a8:	add	r2, r2, #4
   129ac:	str	ip, [r1, lr]
   129b0:	lsl	lr, r3, #2
   129b4:	ldr	ip, [r0, #32]
   129b8:	sub	ip, ip, #1
   129bc:	cmp	ip, r3
   129c0:	add	r3, r3, #1
   129c4:	bgt	12988 <table_unregister_callback@@Base+0x6c>
   129c8:	ldr	r2, [r0, #48]	; 0x30
   129cc:	str	ip, [r0, #32]
   129d0:	udiv	r3, ip, r2
   129d4:	mls	ip, r2, r3, ip
   129d8:	cmp	ip, #0
   129dc:	bne	12a30 <table_unregister_callback@@Base+0x114>
   129e0:	mov	r4, r0
   129e4:	ldr	r0, [r0, #36]	; 0x24
   129e8:	ldr	r5, [r4, #52]	; 0x34
   129ec:	sub	r5, r5, r2
   129f0:	cmp	r5, #0
   129f4:	str	r5, [r4, #52]	; 0x34
   129f8:	beq	12a40 <table_unregister_callback@@Base+0x124>
   129fc:	lsl	r1, r5, #2
   12a00:	bl	11b58 <realloc@plt>
   12a04:	ldr	r1, [r4, #52]	; 0x34
   12a08:	str	r0, [r4, #36]	; 0x24
   12a0c:	ldr	r0, [r4, #40]	; 0x28
   12a10:	lsl	r1, r1, #2
   12a14:	bl	11b58 <realloc@plt>
   12a18:	ldr	r1, [r4, #52]	; 0x34
   12a1c:	str	r0, [r4, #40]	; 0x28
   12a20:	ldr	r0, [r4, #44]	; 0x2c
   12a24:	lsl	r1, r1, #2
   12a28:	bl	11b58 <realloc@plt>
   12a2c:	str	r0, [r4, #44]	; 0x2c
   12a30:	ldrd	r4, [sp]
   12a34:	ldr	r6, [sp, #8]
   12a38:	add	sp, sp, #12
   12a3c:	pop	{pc}		; (ldr pc, [sp], #4)
   12a40:	bl	11b40 <free@plt>
   12a44:	ldr	r0, [r4, #40]	; 0x28
   12a48:	bl	11b40 <free@plt>
   12a4c:	ldr	r0, [r4, #44]	; 0x2c
   12a50:	bl	11b40 <free@plt>
   12a54:	str	r5, [r4, #36]	; 0x24
   12a58:	str	r5, [r4, #40]	; 0x28
   12a5c:	str	r5, [r4, #44]	; 0x2c
   12a60:	ldrd	r4, [sp]
   12a64:	ldr	r6, [sp, #8]
   12a68:	add	sp, sp, #12
   12a6c:	pop	{pc}		; (ldr pc, [sp], #4)

00012a70 <table_notify@@Base>:
   12a70:	strd	r4, [sp, #-28]!	; 0xffffffe4
   12a74:	strd	r6, [sp, #8]
   12a78:	str	lr, [sp, #24]
   12a7c:	ldr	lr, [r0, #32]
   12a80:	strd	r8, [sp, #16]
   12a84:	sub	sp, sp, #12
   12a88:	cmp	lr, #0
   12a8c:	ble	12aec <table_notify@@Base+0x7c>
   12a90:	mov	r6, r3
   12a94:	mov	r8, r2
   12a98:	mov	r7, r1
   12a9c:	mov	r5, r0
   12aa0:	mov	r4, #0
   12aa4:	ldr	ip, [r5, #44]	; 0x2c
   12aa8:	mov	r3, r6
   12aac:	mov	r2, r8
   12ab0:	mov	r1, r7
   12ab4:	mov	r0, r5
   12ab8:	ldr	ip, [ip, r4, lsl #2]
   12abc:	tst	r6, ip
   12ac0:	beq	12ae0 <table_notify@@Base+0x70>
   12ac4:	ldr	ip, [r5, #36]	; 0x24
   12ac8:	ldr	lr, [r5, #40]	; 0x28
   12acc:	ldr	lr, [lr, r4, lsl #2]
   12ad0:	str	lr, [sp]
   12ad4:	ldr	r9, [ip, r4, lsl #2]
   12ad8:	blx	r9
   12adc:	ldr	lr, [r5, #32]
   12ae0:	add	r4, r4, #1
   12ae4:	cmp	lr, r4
   12ae8:	bgt	12aa4 <table_notify@@Base+0x34>
   12aec:	add	sp, sp, #12
   12af0:	ldrd	r4, [sp]
   12af4:	ldrd	r6, [sp, #8]
   12af8:	ldrd	r8, [sp, #16]
   12afc:	add	sp, sp, #24
   12b00:	pop	{pc}		; (ldr pc, [sp], #4)

00012b04 <table_cell_to_buffer@@Base>:
   12b04:	strd	r4, [sp, #-20]!	; 0xffffffec
   12b08:	mov	r4, r2
   12b0c:	mov	r5, r3
   12b10:	strd	r6, [sp, #8]
   12b14:	mov	r7, r1
   12b18:	mov	r1, r2
   12b1c:	str	lr, [sp, #16]
   12b20:	sub	sp, sp, #12
   12b24:	mov	r6, r0
   12b28:	bl	13b5c <table_get_column_data_type@@Base>
   12b2c:	cmp	r0, #23
   12b30:	addls	pc, pc, r0, lsl #2
   12b34:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12b38:	b	12fa4 <table_cell_to_buffer@@Base+0x4a0>
   12b3c:	b	12f78 <table_cell_to_buffer@@Base+0x474>
   12b40:	b	12f4c <table_cell_to_buffer@@Base+0x448>
   12b44:	b	12f20 <table_cell_to_buffer@@Base+0x41c>
   12b48:	b	12ef4 <table_cell_to_buffer@@Base+0x3f0>
   12b4c:	b	12ec8 <table_cell_to_buffer@@Base+0x3c4>
   12b50:	b	12e9c <table_cell_to_buffer@@Base+0x398>
   12b54:	b	12e70 <table_cell_to_buffer@@Base+0x36c>
   12b58:	b	12e44 <table_cell_to_buffer@@Base+0x340>
   12b5c:	b	12e18 <table_cell_to_buffer@@Base+0x314>
   12b60:	b	12dec <table_cell_to_buffer@@Base+0x2e8>
   12b64:	b	12dc0 <table_cell_to_buffer@@Base+0x2bc>
   12b68:	b	12d94 <table_cell_to_buffer@@Base+0x290>
   12b6c:	b	12d68 <table_cell_to_buffer@@Base+0x264>
   12b70:	b	12d3c <table_cell_to_buffer@@Base+0x238>
   12b74:	b	12d10 <table_cell_to_buffer@@Base+0x20c>
   12b78:	b	12ce0 <table_cell_to_buffer@@Base+0x1dc>
   12b7c:	b	12cb4 <table_cell_to_buffer@@Base+0x1b0>
   12b80:	b	12c88 <table_cell_to_buffer@@Base+0x184>
   12b84:	b	12c5c <table_cell_to_buffer@@Base+0x158>
   12b88:	b	12c30 <table_cell_to_buffer@@Base+0x12c>
   12b8c:	b	12c04 <table_cell_to_buffer@@Base+0x100>
   12b90:	b	12bd8 <table_cell_to_buffer@@Base+0xd4>
   12b94:	b	12b98 <table_cell_to_buffer@@Base+0x94>
   12b98:	mov	r2, r4
   12b9c:	mov	r1, r7
   12ba0:	mov	r0, r6
   12ba4:	bl	14690 <table_get_ptr@@Base>
   12ba8:	ldr	r2, [pc, #1056]	; 12fd0 <table_cell_to_buffer@@Base+0x4cc>
   12bac:	mov	r3, r0
   12bb0:	mov	r0, r5
   12bb4:	ldr	r1, [sp, #32]
   12bb8:	add	r2, pc, r2
   12bbc:	bl	11bb8 <snprintf@plt>
   12bc0:	mov	r0, #0
   12bc4:	add	sp, sp, #12
   12bc8:	ldrd	r4, [sp]
   12bcc:	ldrd	r6, [sp, #8]
   12bd0:	add	sp, sp, #16
   12bd4:	pop	{pc}		; (ldr pc, [sp], #4)
   12bd8:	mov	r2, r4
   12bdc:	mov	r1, r7
   12be0:	mov	r0, r6
   12be4:	bl	144e4 <table_get_bool@@Base>
   12be8:	ldr	r2, [pc, #996]	; 12fd4 <table_cell_to_buffer@@Base+0x4d0>
   12bec:	mov	r3, r0
   12bf0:	mov	r0, r5
   12bf4:	ldr	r1, [sp, #32]
   12bf8:	add	r2, pc, r2
   12bfc:	bl	11bb8 <snprintf@plt>
   12c00:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12c04:	mov	r2, r4
   12c08:	mov	r1, r7
   12c0c:	mov	r0, r6
   12c10:	bl	1468c <table_get_string@@Base>
   12c14:	ldr	r2, [pc, #956]	; 12fd8 <table_cell_to_buffer@@Base+0x4d4>
   12c18:	mov	r3, r0
   12c1c:	mov	r0, r5
   12c20:	ldr	r1, [sp, #32]
   12c24:	add	r2, pc, r2
   12c28:	bl	11bb8 <snprintf@plt>
   12c2c:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12c30:	mov	r2, r4
   12c34:	mov	r1, r7
   12c38:	mov	r0, r6
   12c3c:	bl	14688 <table_get_uchar@@Base>
   12c40:	ldr	r2, [pc, #916]	; 12fdc <table_cell_to_buffer@@Base+0x4d8>
   12c44:	mov	r3, r0
   12c48:	mov	r0, r5
   12c4c:	ldr	r1, [sp, #32]
   12c50:	add	r2, pc, r2
   12c54:	bl	11bb8 <snprintf@plt>
   12c58:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12c5c:	mov	r2, r4
   12c60:	mov	r1, r7
   12c64:	mov	r0, r6
   12c68:	bl	14684 <table_get_char@@Base>
   12c6c:	ldr	r2, [pc, #876]	; 12fe0 <table_cell_to_buffer@@Base+0x4dc>
   12c70:	mov	r3, r0
   12c74:	mov	r0, r5
   12c78:	ldr	r1, [sp, #32]
   12c7c:	add	r2, pc, r2
   12c80:	bl	11bb8 <snprintf@plt>
   12c84:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12c88:	mov	r2, r4
   12c8c:	mov	r1, r7
   12c90:	mov	r0, r6
   12c94:	bl	14668 <table_get_ldouble@@Base>
   12c98:	ldr	r2, [pc, #836]	; 12fe4 <table_cell_to_buffer@@Base+0x4e0>
   12c9c:	mov	r0, r5
   12ca0:	vstr	d0, [sp]
   12ca4:	ldr	r1, [sp, #32]
   12ca8:	add	r2, pc, r2
   12cac:	bl	11bb8 <snprintf@plt>
   12cb0:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12cb4:	mov	r2, r4
   12cb8:	mov	r1, r7
   12cbc:	mov	r0, r6
   12cc0:	bl	1464c <table_get_double@@Base>
   12cc4:	ldr	r2, [pc, #796]	; 12fe8 <table_cell_to_buffer@@Base+0x4e4>
   12cc8:	mov	r0, r5
   12ccc:	vstr	d0, [sp]
   12cd0:	ldr	r1, [sp, #32]
   12cd4:	add	r2, pc, r2
   12cd8:	bl	11bb8 <snprintf@plt>
   12cdc:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12ce0:	mov	r2, r4
   12ce4:	mov	r1, r7
   12ce8:	mov	r0, r6
   12cec:	bl	14630 <table_get_float@@Base>
   12cf0:	vcvt.f64.f32	d0, s0
   12cf4:	ldr	r2, [pc, #752]	; 12fec <table_cell_to_buffer@@Base+0x4e8>
   12cf8:	mov	r0, r5
   12cfc:	ldr	r1, [sp, #32]
   12d00:	add	r2, pc, r2
   12d04:	vstr	d0, [sp]
   12d08:	bl	11bb8 <snprintf@plt>
   12d0c:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12d10:	mov	r2, r4
   12d14:	mov	r1, r7
   12d18:	mov	r0, r6
   12d1c:	bl	1462c <table_get_ullong@@Base>
   12d20:	ldr	r2, [pc, #712]	; 12ff0 <table_cell_to_buffer@@Base+0x4ec>
   12d24:	strd	r0, [sp]
   12d28:	mov	r0, r5
   12d2c:	ldr	r1, [sp, #32]
   12d30:	add	r2, pc, r2
   12d34:	bl	11bb8 <snprintf@plt>
   12d38:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12d3c:	mov	r2, r4
   12d40:	mov	r1, r7
   12d44:	mov	r0, r6
   12d48:	bl	14628 <table_get_llong@@Base>
   12d4c:	ldr	r2, [pc, #672]	; 12ff4 <table_cell_to_buffer@@Base+0x4f0>
   12d50:	strd	r0, [sp]
   12d54:	mov	r0, r5
   12d58:	ldr	r1, [sp, #32]
   12d5c:	add	r2, pc, r2
   12d60:	bl	11bb8 <snprintf@plt>
   12d64:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12d68:	mov	r2, r4
   12d6c:	mov	r1, r7
   12d70:	mov	r0, r6
   12d74:	bl	1460c <table_get_ulong@@Base>
   12d78:	ldr	r2, [pc, #632]	; 12ff8 <table_cell_to_buffer@@Base+0x4f4>
   12d7c:	mov	r3, r0
   12d80:	mov	r0, r5
   12d84:	ldr	r1, [sp, #32]
   12d88:	add	r2, pc, r2
   12d8c:	bl	11bb8 <snprintf@plt>
   12d90:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12d94:	mov	r2, r4
   12d98:	mov	r1, r7
   12d9c:	mov	r0, r6
   12da0:	bl	145f0 <table_get_long@@Base>
   12da4:	ldr	r2, [pc, #592]	; 12ffc <table_cell_to_buffer@@Base+0x4f8>
   12da8:	mov	r3, r0
   12dac:	mov	r0, r5
   12db0:	ldr	r1, [sp, #32]
   12db4:	add	r2, pc, r2
   12db8:	bl	11bb8 <snprintf@plt>
   12dbc:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12dc0:	mov	r2, r4
   12dc4:	mov	r1, r7
   12dc8:	mov	r0, r6
   12dcc:	bl	145ec <table_get_ushort@@Base>
   12dd0:	ldr	r2, [pc, #552]	; 13000 <table_cell_to_buffer@@Base+0x4fc>
   12dd4:	mov	r3, r0
   12dd8:	mov	r0, r5
   12ddc:	ldr	r1, [sp, #32]
   12de0:	add	r2, pc, r2
   12de4:	bl	11bb8 <snprintf@plt>
   12de8:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12dec:	mov	r2, r4
   12df0:	mov	r1, r7
   12df4:	mov	r0, r6
   12df8:	bl	145e8 <table_get_short@@Base>
   12dfc:	ldr	r2, [pc, #512]	; 13004 <table_cell_to_buffer@@Base+0x500>
   12e00:	mov	r3, r0
   12e04:	mov	r0, r5
   12e08:	ldr	r1, [sp, #32]
   12e0c:	add	r2, pc, r2
   12e10:	bl	11bb8 <snprintf@plt>
   12e14:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12e18:	mov	r2, r4
   12e1c:	mov	r1, r7
   12e20:	mov	r0, r6
   12e24:	bl	145cc <table_get_uint64@@Base>
   12e28:	ldr	r2, [pc, #472]	; 13008 <table_cell_to_buffer@@Base+0x504>
   12e2c:	strd	r0, [sp]
   12e30:	mov	r0, r5
   12e34:	ldr	r1, [sp, #32]
   12e38:	add	r2, pc, r2
   12e3c:	bl	11bb8 <snprintf@plt>
   12e40:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12e44:	mov	r2, r4
   12e48:	mov	r1, r7
   12e4c:	mov	r0, r6
   12e50:	bl	145b0 <table_get_int64@@Base>
   12e54:	ldr	r2, [pc, #432]	; 1300c <table_cell_to_buffer@@Base+0x508>
   12e58:	strd	r0, [sp]
   12e5c:	mov	r0, r5
   12e60:	ldr	r1, [sp, #32]
   12e64:	add	r2, pc, r2
   12e68:	bl	11bb8 <snprintf@plt>
   12e6c:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12e70:	mov	r2, r4
   12e74:	mov	r1, r7
   12e78:	mov	r0, r6
   12e7c:	bl	145ac <table_get_uint32@@Base>
   12e80:	ldr	r2, [pc, #392]	; 13010 <table_cell_to_buffer@@Base+0x50c>
   12e84:	mov	r3, r0
   12e88:	mov	r0, r5
   12e8c:	ldr	r1, [sp, #32]
   12e90:	add	r2, pc, r2
   12e94:	bl	11bb8 <snprintf@plt>
   12e98:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12e9c:	mov	r2, r4
   12ea0:	mov	r1, r7
   12ea4:	mov	r0, r6
   12ea8:	bl	145a8 <table_get_int32@@Base>
   12eac:	ldr	r2, [pc, #352]	; 13014 <table_cell_to_buffer@@Base+0x510>
   12eb0:	mov	r3, r0
   12eb4:	mov	r0, r5
   12eb8:	ldr	r1, [sp, #32]
   12ebc:	add	r2, pc, r2
   12ec0:	bl	11bb8 <snprintf@plt>
   12ec4:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12ec8:	mov	r2, r4
   12ecc:	mov	r1, r7
   12ed0:	mov	r0, r6
   12ed4:	bl	1458c <table_get_uint16@@Base>
   12ed8:	ldr	r2, [pc, #312]	; 13018 <table_cell_to_buffer@@Base+0x514>
   12edc:	mov	r3, r0
   12ee0:	mov	r0, r5
   12ee4:	ldr	r1, [sp, #32]
   12ee8:	add	r2, pc, r2
   12eec:	bl	11bb8 <snprintf@plt>
   12ef0:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12ef4:	mov	r2, r4
   12ef8:	mov	r1, r7
   12efc:	mov	r0, r6
   12f00:	bl	14570 <table_get_int16@@Base>
   12f04:	ldr	r2, [pc, #272]	; 1301c <table_cell_to_buffer@@Base+0x518>
   12f08:	mov	r3, r0
   12f0c:	mov	r0, r5
   12f10:	ldr	r1, [sp, #32]
   12f14:	add	r2, pc, r2
   12f18:	bl	11bb8 <snprintf@plt>
   12f1c:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12f20:	mov	r2, r4
   12f24:	mov	r1, r7
   12f28:	mov	r0, r6
   12f2c:	bl	14554 <table_get_uint8@@Base>
   12f30:	ldr	r2, [pc, #232]	; 13020 <table_cell_to_buffer@@Base+0x51c>
   12f34:	mov	r3, r0
   12f38:	mov	r0, r5
   12f3c:	ldr	r1, [sp, #32]
   12f40:	add	r2, pc, r2
   12f44:	bl	11bb8 <snprintf@plt>
   12f48:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12f4c:	mov	r2, r4
   12f50:	mov	r1, r7
   12f54:	mov	r0, r6
   12f58:	bl	14538 <table_get_int8@@Base>
   12f5c:	ldr	r2, [pc, #192]	; 13024 <table_cell_to_buffer@@Base+0x520>
   12f60:	mov	r3, r0
   12f64:	mov	r0, r5
   12f68:	ldr	r1, [sp, #32]
   12f6c:	add	r2, pc, r2
   12f70:	bl	11bb8 <snprintf@plt>
   12f74:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12f78:	mov	r2, r4
   12f7c:	mov	r1, r7
   12f80:	mov	r0, r6
   12f84:	bl	1451c <table_get_uint@@Base>
   12f88:	ldr	r2, [pc, #152]	; 13028 <table_cell_to_buffer@@Base+0x524>
   12f8c:	mov	r3, r0
   12f90:	mov	r0, r5
   12f94:	ldr	r1, [sp, #32]
   12f98:	add	r2, pc, r2
   12f9c:	bl	11bb8 <snprintf@plt>
   12fa0:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12fa4:	mov	r2, r4
   12fa8:	mov	r1, r7
   12fac:	mov	r0, r6
   12fb0:	bl	14500 <table_get_int@@Base>
   12fb4:	ldr	r2, [pc, #112]	; 1302c <table_cell_to_buffer@@Base+0x528>
   12fb8:	mov	r3, r0
   12fbc:	mov	r0, r5
   12fc0:	ldr	r1, [sp, #32]
   12fc4:	add	r2, pc, r2
   12fc8:	bl	11bb8 <snprintf@plt>
   12fcc:	b	12bc0 <table_cell_to_buffer@@Base+0xbc>
   12fd0:	andeq	r2, r0, r4, ror #19
   12fd4:	andeq	r2, r0, r0, asr #17
   12fd8:	andeq	r2, r0, r4, ror #18
   12fdc:	andeq	r2, r0, r8, asr #18
   12fe0:	andeq	r2, r0, ip, lsl r9
   12fe4:	andeq	r2, r0, ip, ror #17
   12fe8:			; <UNDEFINED> instruction: 0x000028bc
   12fec:	andeq	r2, r0, ip, lsl #17
   12ff0:	andeq	r2, r0, r0, asr #16
   12ff4:	andeq	r2, r0, ip, lsl #16
   12ff8:	strdeq	r2, [r0], -ip
   12ffc:	andeq	r2, r0, ip, asr #15
   13000:	muleq	r0, ip, r7
   13004:	andeq	r2, r0, ip, ror #14
   13008:	andeq	r2, r0, r8, lsr r7
   1300c:	andeq	r2, r0, r4, lsl #14
   13010:	ldrdeq	r2, [r0], -r4
   13014:	strdeq	r2, [r0], -ip
   13018:	andeq	r2, r0, ip, ror r6
   1301c:	andeq	r2, r0, r4, lsr #11
   13020:	andeq	r2, r0, r4, lsr #12
   13024:	andeq	r2, r0, ip, asr #10
   13028:	andeq	r2, r0, ip, asr #11
   1302c:	strdeq	r2, [r0], -r4

00013030 <table_cell_from_buffer@@Base>:
   13030:	strd	r4, [sp, #-28]!	; 0xffffffe4
   13034:	mov	r4, r2
   13038:	mov	r5, r3
   1303c:	strd	r6, [sp, #8]
   13040:	strd	r8, [sp, #16]
   13044:	mov	r9, r1
   13048:	mov	r1, r2
   1304c:	str	lr, [sp, #24]
   13050:	sub	sp, sp, #268	; 0x10c
   13054:	mov	r8, r0
   13058:	bl	13b5c <table_get_column_data_type@@Base>
   1305c:	cmp	r0, #23
   13060:	addls	pc, pc, r0, lsl #2
   13064:	b	13684 <table_cell_from_buffer@@Base+0x654>
   13068:	b	13618 <table_cell_from_buffer@@Base+0x5e8>
   1306c:	b	135e0 <table_cell_from_buffer@@Base+0x5b0>
   13070:	b	135a4 <table_cell_from_buffer@@Base+0x574>
   13074:	b	1356c <table_cell_from_buffer@@Base+0x53c>
   13078:	b	13530 <table_cell_from_buffer@@Base+0x500>
   1307c:	b	134f4 <table_cell_from_buffer@@Base+0x4c4>
   13080:	b	134bc <table_cell_from_buffer@@Base+0x48c>
   13084:	b	13484 <table_cell_from_buffer@@Base+0x454>
   13088:	b	13444 <table_cell_from_buffer@@Base+0x414>
   1308c:	b	13404 <table_cell_from_buffer@@Base+0x3d4>
   13090:	b	133c8 <table_cell_from_buffer@@Base+0x398>
   13094:	b	1338c <table_cell_from_buffer@@Base+0x35c>
   13098:	b	13354 <table_cell_from_buffer@@Base+0x324>
   1309c:	b	1331c <table_cell_from_buffer@@Base+0x2ec>
   130a0:	b	132dc <table_cell_from_buffer@@Base+0x2ac>
   130a4:	b	1329c <table_cell_from_buffer@@Base+0x26c>
   130a8:	b	1322c <table_cell_from_buffer@@Base+0x1fc>
   130ac:	b	131f4 <table_cell_from_buffer@@Base+0x1c4>
   130b0:	b	13264 <table_cell_from_buffer@@Base+0x234>
   130b4:	b	13148 <table_cell_from_buffer@@Base+0x118>
   130b8:	b	131bc <table_cell_from_buffer@@Base+0x18c>
   130bc:	b	13180 <table_cell_from_buffer@@Base+0x150>
   130c0:	b	13104 <table_cell_from_buffer@@Base+0xd4>
   130c4:	b	130c8 <table_cell_from_buffer@@Base+0x98>
   130c8:	ldr	r1, [pc, #1468]	; 1368c <table_cell_from_buffer@@Base+0x65c>
   130cc:	mov	r0, r5
   130d0:	add	r2, sp, #8
   130d4:	add	r1, pc, r1
   130d8:	bl	11bc4 <__isoc99_sscanf@plt>
   130dc:	cmp	r0, #1
   130e0:	beq	13650 <table_cell_from_buffer@@Base+0x620>
   130e4:	mvn	r5, #0
   130e8:	mov	r0, r5
   130ec:	add	sp, sp, #268	; 0x10c
   130f0:	ldrd	r4, [sp]
   130f4:	ldrd	r6, [sp, #8]
   130f8:	ldrd	r8, [sp, #16]
   130fc:	add	sp, sp, #24
   13100:	pop	{pc}		; (ldr pc, [sp], #4)
   13104:	ldr	r1, [pc, #1412]	; 13690 <table_cell_from_buffer@@Base+0x660>
   13108:	mov	r0, r5
   1310c:	add	r2, sp, #8
   13110:	add	r1, pc, r1
   13114:	bl	11bc4 <__isoc99_sscanf@plt>
   13118:	cmp	r0, #1
   1311c:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13120:	ldr	r5, [sp, #8]
   13124:	cmp	r5, #0
   13128:	beq	1366c <table_cell_from_buffer@@Base+0x63c>
   1312c:	mov	r3, r0
   13130:	mov	r2, r4
   13134:	mov	r1, r9
   13138:	mov	r0, r8
   1313c:	bl	14cfc <table_set_bool@@Base>
   13140:	mov	r5, #0
   13144:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13148:	ldr	r1, [pc, #1348]	; 13694 <table_cell_from_buffer@@Base+0x664>
   1314c:	mov	r0, r5
   13150:	add	r2, sp, #8
   13154:	add	r1, pc, r1
   13158:	bl	11bc4 <__isoc99_sscanf@plt>
   1315c:	cmp	r0, #1
   13160:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13164:	mov	r2, r4
   13168:	mov	r1, r9
   1316c:	ldrb	r3, [sp, #8]
   13170:	mov	r0, r8
   13174:	mov	r5, #0
   13178:	bl	14fd8 <table_set_char@@Base>
   1317c:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13180:	ldr	r1, [pc, #1296]	; 13698 <table_cell_from_buffer@@Base+0x668>
   13184:	add	r6, sp, #8
   13188:	mov	r0, r5
   1318c:	mov	r2, r6
   13190:	add	r1, pc, r1
   13194:	bl	11bc4 <__isoc99_sscanf@plt>
   13198:	cmp	r0, #1
   1319c:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   131a0:	mov	r3, r6
   131a4:	mov	r2, r4
   131a8:	mov	r1, r9
   131ac:	mov	r0, r8
   131b0:	bl	14fbc <table_set_string@@Base>
   131b4:	mov	r5, #0
   131b8:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   131bc:	ldr	r1, [pc, #1240]	; 1369c <table_cell_from_buffer@@Base+0x66c>
   131c0:	mov	r0, r5
   131c4:	add	r2, sp, #8
   131c8:	add	r1, pc, r1
   131cc:	bl	11bc4 <__isoc99_sscanf@plt>
   131d0:	cmp	r0, #1
   131d4:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   131d8:	mov	r2, r4
   131dc:	mov	r1, r9
   131e0:	ldrb	r3, [sp, #8]
   131e4:	mov	r0, r8
   131e8:	mov	r5, #0
   131ec:	bl	14ffc <table_set_uchar@@Base>
   131f0:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   131f4:	ldr	r1, [pc, #1188]	; 136a0 <table_cell_from_buffer@@Base+0x670>
   131f8:	mov	r0, r5
   131fc:	add	r2, sp, #8
   13200:	add	r1, pc, r1
   13204:	bl	11bc4 <__isoc99_sscanf@plt>
   13208:	cmp	r0, #1
   1320c:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13210:	mov	r2, r4
   13214:	mov	r1, r9
   13218:	vldr	d0, [sp, #8]
   1321c:	mov	r0, r8
   13220:	mov	r5, #0
   13224:	bl	14f74 <table_set_double@@Base>
   13228:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   1322c:	ldr	r1, [pc, #1136]	; 136a4 <table_cell_from_buffer@@Base+0x674>
   13230:	mov	r0, r5
   13234:	add	r2, sp, #8
   13238:	add	r1, pc, r1
   1323c:	bl	11bc4 <__isoc99_sscanf@plt>
   13240:	cmp	r0, #1
   13244:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13248:	mov	r2, r4
   1324c:	mov	r1, r9
   13250:	vldr	s0, [sp, #8]
   13254:	mov	r0, r8
   13258:	mov	r5, #0
   1325c:	bl	14f50 <table_set_float@@Base>
   13260:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13264:	ldr	r1, [pc, #1084]	; 136a8 <table_cell_from_buffer@@Base+0x678>
   13268:	mov	r0, r5
   1326c:	add	r2, sp, #8
   13270:	add	r1, pc, r1
   13274:	bl	11bc4 <__isoc99_sscanf@plt>
   13278:	cmp	r0, #1
   1327c:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13280:	mov	r2, r4
   13284:	mov	r1, r9
   13288:	vldr	d0, [sp, #8]
   1328c:	mov	r0, r8
   13290:	mov	r5, #0
   13294:	bl	14f98 <table_set_ldouble@@Base>
   13298:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   1329c:	ldr	r1, [pc, #1032]	; 136ac <table_cell_from_buffer@@Base+0x67c>
   132a0:	add	r6, sp, #8
   132a4:	mov	r0, r5
   132a8:	mov	r2, r6
   132ac:	add	r1, pc, r1
   132b0:	bl	11bc4 <__isoc99_sscanf@plt>
   132b4:	cmp	r0, #1
   132b8:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   132bc:	ldrd	r6, [r6]
   132c0:	mov	r2, r4
   132c4:	mov	r1, r9
   132c8:	mov	r0, r8
   132cc:	mov	r5, #0
   132d0:	strd	r6, [sp]
   132d4:	bl	14f30 <table_set_ullong@@Base>
   132d8:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   132dc:	ldr	r1, [pc, #972]	; 136b0 <table_cell_from_buffer@@Base+0x680>
   132e0:	add	r6, sp, #8
   132e4:	mov	r0, r5
   132e8:	mov	r2, r6
   132ec:	add	r1, pc, r1
   132f0:	bl	11bc4 <__isoc99_sscanf@plt>
   132f4:	cmp	r0, #1
   132f8:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   132fc:	ldrd	r6, [r6]
   13300:	mov	r2, r4
   13304:	mov	r1, r9
   13308:	mov	r0, r8
   1330c:	mov	r5, #0
   13310:	strd	r6, [sp]
   13314:	bl	14f10 <table_set_llong@@Base>
   13318:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   1331c:	ldr	r1, [pc, #912]	; 136b4 <table_cell_from_buffer@@Base+0x684>
   13320:	mov	r0, r5
   13324:	add	r2, sp, #8
   13328:	add	r1, pc, r1
   1332c:	bl	11bc4 <__isoc99_sscanf@plt>
   13330:	cmp	r0, #1
   13334:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13338:	mov	r2, r4
   1333c:	mov	r1, r9
   13340:	ldr	r3, [sp, #8]
   13344:	mov	r0, r8
   13348:	mov	r5, #0
   1334c:	bl	14eec <table_set_ulong@@Base>
   13350:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13354:	ldr	r1, [pc, #860]	; 136b8 <table_cell_from_buffer@@Base+0x688>
   13358:	mov	r0, r5
   1335c:	add	r2, sp, #8
   13360:	add	r1, pc, r1
   13364:	bl	11bc4 <__isoc99_sscanf@plt>
   13368:	cmp	r0, #1
   1336c:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13370:	mov	r2, r4
   13374:	mov	r1, r9
   13378:	ldr	r3, [sp, #8]
   1337c:	mov	r0, r8
   13380:	mov	r5, #0
   13384:	bl	14ec8 <table_set_long@@Base>
   13388:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   1338c:	ldr	r1, [pc, #808]	; 136bc <table_cell_from_buffer@@Base+0x68c>
   13390:	add	r6, sp, #8
   13394:	mov	r0, r5
   13398:	mov	r2, r6
   1339c:	add	r1, pc, r1
   133a0:	bl	11bc4 <__isoc99_sscanf@plt>
   133a4:	cmp	r0, #1
   133a8:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   133ac:	ldrh	r3, [r6]
   133b0:	mov	r2, r4
   133b4:	mov	r1, r9
   133b8:	mov	r0, r8
   133bc:	mov	r5, #0
   133c0:	bl	14ea4 <table_set_ushort@@Base>
   133c4:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   133c8:	ldr	r1, [pc, #752]	; 136c0 <table_cell_from_buffer@@Base+0x690>
   133cc:	add	r6, sp, #8
   133d0:	mov	r0, r5
   133d4:	mov	r2, r6
   133d8:	add	r1, pc, r1
   133dc:	bl	11bc4 <__isoc99_sscanf@plt>
   133e0:	cmp	r0, #1
   133e4:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   133e8:	ldrsh	r3, [r6]
   133ec:	mov	r2, r4
   133f0:	mov	r1, r9
   133f4:	mov	r0, r8
   133f8:	mov	r5, #0
   133fc:	bl	14e80 <table_set_short@@Base>
   13400:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13404:	ldr	r1, [pc, #696]	; 136c4 <table_cell_from_buffer@@Base+0x694>
   13408:	add	r6, sp, #8
   1340c:	mov	r0, r5
   13410:	mov	r2, r6
   13414:	add	r1, pc, r1
   13418:	bl	11bc4 <__isoc99_sscanf@plt>
   1341c:	cmp	r0, #1
   13420:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13424:	ldrd	r6, [r6]
   13428:	mov	r2, r4
   1342c:	mov	r1, r9
   13430:	mov	r0, r8
   13434:	mov	r5, #0
   13438:	strd	r6, [sp]
   1343c:	bl	14e60 <table_set_uint64@@Base>
   13440:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13444:	ldr	r1, [pc, #636]	; 136c8 <table_cell_from_buffer@@Base+0x698>
   13448:	add	r6, sp, #8
   1344c:	mov	r0, r5
   13450:	mov	r2, r6
   13454:	add	r1, pc, r1
   13458:	bl	11bc4 <__isoc99_sscanf@plt>
   1345c:	cmp	r0, #1
   13460:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13464:	ldrd	r6, [r6]
   13468:	mov	r2, r4
   1346c:	mov	r1, r9
   13470:	mov	r0, r8
   13474:	mov	r5, #0
   13478:	strd	r6, [sp]
   1347c:	bl	14e40 <table_set_int64@@Base>
   13480:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13484:	ldr	r1, [pc, #576]	; 136cc <table_cell_from_buffer@@Base+0x69c>
   13488:	mov	r0, r5
   1348c:	add	r2, sp, #8
   13490:	add	r1, pc, r1
   13494:	bl	11bc4 <__isoc99_sscanf@plt>
   13498:	cmp	r0, #1
   1349c:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   134a0:	mov	r2, r4
   134a4:	mov	r1, r9
   134a8:	ldr	r3, [sp, #8]
   134ac:	mov	r0, r8
   134b0:	mov	r5, #0
   134b4:	bl	14e1c <table_set_uint32@@Base>
   134b8:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   134bc:	ldr	r1, [pc, #524]	; 136d0 <table_cell_from_buffer@@Base+0x6a0>
   134c0:	mov	r0, r5
   134c4:	add	r2, sp, #8
   134c8:	add	r1, pc, r1
   134cc:	bl	11bc4 <__isoc99_sscanf@plt>
   134d0:	cmp	r0, #1
   134d4:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   134d8:	mov	r2, r4
   134dc:	mov	r1, r9
   134e0:	ldr	r3, [sp, #8]
   134e4:	mov	r0, r8
   134e8:	mov	r5, #0
   134ec:	bl	14df8 <table_set_int32@@Base>
   134f0:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   134f4:	ldr	r1, [pc, #472]	; 136d4 <table_cell_from_buffer@@Base+0x6a4>
   134f8:	add	r6, sp, #8
   134fc:	mov	r0, r5
   13500:	mov	r2, r6
   13504:	add	r1, pc, r1
   13508:	bl	11bc4 <__isoc99_sscanf@plt>
   1350c:	cmp	r0, #1
   13510:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13514:	ldrh	r3, [r6]
   13518:	mov	r2, r4
   1351c:	mov	r1, r9
   13520:	mov	r0, r8
   13524:	mov	r5, #0
   13528:	bl	14dd4 <table_set_uint16@@Base>
   1352c:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13530:	ldr	r1, [pc, #416]	; 136d8 <table_cell_from_buffer@@Base+0x6a8>
   13534:	add	r6, sp, #8
   13538:	mov	r0, r5
   1353c:	mov	r2, r6
   13540:	add	r1, pc, r1
   13544:	bl	11bc4 <__isoc99_sscanf@plt>
   13548:	cmp	r0, #1
   1354c:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13550:	ldrsh	r3, [r6]
   13554:	mov	r2, r4
   13558:	mov	r1, r9
   1355c:	mov	r0, r8
   13560:	mov	r5, #0
   13564:	bl	14db0 <table_set_int16@@Base>
   13568:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   1356c:	ldr	r1, [pc, #360]	; 136dc <table_cell_from_buffer@@Base+0x6ac>
   13570:	mov	r0, r5
   13574:	add	r2, sp, #8
   13578:	add	r1, pc, r1
   1357c:	bl	11bc4 <__isoc99_sscanf@plt>
   13580:	cmp	r0, #1
   13584:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13588:	mov	r2, r4
   1358c:	mov	r1, r9
   13590:	ldrb	r3, [sp, #8]
   13594:	mov	r0, r8
   13598:	mov	r5, #0
   1359c:	bl	14d8c <table_set_uint8@@Base>
   135a0:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   135a4:	ldr	r1, [pc, #308]	; 136e0 <table_cell_from_buffer@@Base+0x6b0>
   135a8:	add	r6, sp, #8
   135ac:	mov	r0, r5
   135b0:	mov	r2, r6
   135b4:	add	r1, pc, r1
   135b8:	bl	11bc4 <__isoc99_sscanf@plt>
   135bc:	cmp	r0, #1
   135c0:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   135c4:	ldrsb	r3, [r6]
   135c8:	mov	r2, r4
   135cc:	mov	r1, r9
   135d0:	mov	r0, r8
   135d4:	mov	r5, #0
   135d8:	bl	14d68 <table_set_int8@@Base>
   135dc:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   135e0:	ldr	r1, [pc, #252]	; 136e4 <table_cell_from_buffer@@Base+0x6b4>
   135e4:	mov	r0, r5
   135e8:	add	r2, sp, #8
   135ec:	add	r1, pc, r1
   135f0:	bl	11bc4 <__isoc99_sscanf@plt>
   135f4:	cmp	r0, #1
   135f8:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   135fc:	mov	r2, r4
   13600:	mov	r1, r9
   13604:	ldr	r3, [sp, #8]
   13608:	mov	r0, r8
   1360c:	mov	r5, #0
   13610:	bl	14d44 <table_set_uint@@Base>
   13614:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13618:	ldr	r1, [pc, #200]	; 136e8 <table_cell_from_buffer@@Base+0x6b8>
   1361c:	mov	r0, r5
   13620:	add	r2, sp, #8
   13624:	add	r1, pc, r1
   13628:	bl	11bc4 <__isoc99_sscanf@plt>
   1362c:	cmp	r0, #1
   13630:	bne	130e4 <table_cell_from_buffer@@Base+0xb4>
   13634:	mov	r2, r4
   13638:	mov	r1, r9
   1363c:	ldr	r3, [sp, #8]
   13640:	mov	r0, r8
   13644:	mov	r5, #0
   13648:	bl	14d20 <table_set_int@@Base>
   1364c:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13650:	mov	r2, r4
   13654:	mov	r1, r9
   13658:	ldr	r3, [sp, #8]
   1365c:	mov	r0, r8
   13660:	mov	r5, #0
   13664:	bl	15020 <table_set_ptr@@Base>
   13668:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   1366c:	mov	r2, r4
   13670:	mov	r1, r9
   13674:	mov	r0, r8
   13678:	mov	r3, r5
   1367c:	bl	14cfc <table_set_bool@@Base>
   13680:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   13684:	mov	r5, #0
   13688:	b	130e8 <table_cell_from_buffer@@Base+0xb8>
   1368c:	andeq	r2, r0, r8, asr #9
   13690:	andeq	r2, r0, r8, lsr #7
   13694:	andeq	r2, r0, r4, asr #8
   13698:	strdeq	r2, [r0], -r8
   1369c:	ldrdeq	r2, [r0], -r0
   136a0:	muleq	r0, r0, r3
   136a4:	andeq	r2, r0, r4, asr r3
   136a8:	andeq	r2, r0, r4, lsr #6
   136ac:	andeq	r2, r0, r4, asr #5
   136b0:	andeq	r2, r0, ip, ror r2
   136b4:	andeq	r2, r0, ip, asr r2
   136b8:	andeq	r2, r0, r0, lsr #4
   136bc:	andeq	r2, r0, r0, ror #3
   136c0:	andeq	r2, r0, r0, lsr #3
   136c4:	andeq	r2, r0, ip, asr r1
   136c8:	andeq	r2, r0, r4, lsl r1
   136cc:	ldrdeq	r2, [r0], -r4
   136d0:	strdeq	r1, [r0], -r0
   136d4:	andeq	r2, r0, r8, ror r0
   136d8:	andeq	r2, r0, r8, lsr r0
   136dc:	andeq	r2, r0, r0, lsr r0
   136e0:	andeq	r1, r0, ip, ror #31
   136e4:	andeq	r1, r0, r8, ror pc
   136e8:	muleq	r0, r4, lr

000136ec <table_get_cell_ptr@@Base>:
   136ec:	str	r4, [sp, #-8]!
   136f0:	mov	r4, r2
   136f4:	str	lr, [sp, #4]
   136f8:	bl	1469c <table_get_row_ptr@@Base>
   136fc:	ldr	r0, [r0]
   13700:	add	r0, r0, r4, lsl #2
   13704:	ldr	r4, [sp]
   13708:	add	sp, sp, #4
   1370c:	pop	{pc}		; (ldr pc, [sp], #4)

00013710 <table_cell_init@@Base>:
   13710:	str	r4, [sp, #-8]!
   13714:	str	lr, [sp, #4]
   13718:	bl	136ec <table_get_cell_ptr@@Base>
   1371c:	mov	r3, #0
   13720:	ldr	r4, [sp]
   13724:	add	sp, sp, #4
   13728:	str	r3, [r0]
   1372c:	pop	{pc}		; (ldr pc, [sp], #4)

00013730 <table_cell_destroy@@Base>:
   13730:	strd	r4, [sp, #-16]!
   13734:	mov	r4, r2
   13738:	mov	r5, r0
   1373c:	str	r6, [sp, #8]
   13740:	mov	r6, r1
   13744:	mov	r1, r2
   13748:	str	lr, [sp, #12]
   1374c:	bl	13b5c <table_get_column_data_type@@Base>
   13750:	cmp	r0, #23
   13754:	bne	13768 <table_cell_destroy@@Base+0x38>
   13758:	ldrd	r4, [sp]
   1375c:	ldr	r6, [sp, #8]
   13760:	add	sp, sp, #12
   13764:	pop	{pc}		; (ldr pc, [sp], #4)
   13768:	mov	r2, r4
   1376c:	mov	r1, r6
   13770:	mov	r0, r5
   13774:	bl	136ec <table_get_cell_ptr@@Base>
   13778:	ldr	r0, [r0]
   1377c:	cmp	r0, #0
   13780:	beq	13758 <table_cell_destroy@@Base+0x28>
   13784:	ldrd	r4, [sp]
   13788:	ldr	r6, [sp, #8]
   1378c:	ldr	lr, [sp, #12]
   13790:	add	sp, sp, #16
   13794:	b	11b40 <free@plt>

00013798 <table_cell_nullify@@Base>:
   13798:	str	r4, [sp, #-8]!
   1379c:	str	lr, [sp, #4]
   137a0:	bl	136ec <table_get_cell_ptr@@Base>
   137a4:	mov	r4, r0
   137a8:	ldr	r0, [r0]
   137ac:	cmp	r0, #0
   137b0:	beq	137c0 <table_cell_nullify@@Base+0x28>
   137b4:	bl	11b40 <free@plt>
   137b8:	mov	r3, #0
   137bc:	str	r3, [r4]
   137c0:	ldr	r4, [sp]
   137c4:	add	sp, sp, #4
   137c8:	mov	r0, #0
   137cc:	pop	{pc}		; (ldr pc, [sp], #4)

000137d0 <table_get_column_length@@Base>:
   137d0:	ldr	r0, [r0, #4]
   137d4:	bx	lr

000137d8 <table_get_col_ptr@@Base>:
   137d8:	ldr	r0, [r0]
   137dc:	add	r1, r1, r1, lsl #1
   137e0:	add	r0, r0, r1, lsl #2
   137e4:	bx	lr

000137e8 <table_column_init@@Base>:
   137e8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   137ec:	mov	r5, r2
   137f0:	strd	r6, [sp, #8]
   137f4:	mov	r7, r3
   137f8:	str	r8, [sp, #16]
   137fc:	str	lr, [sp, #20]
   13800:	ldr	r6, [sp, #24]
   13804:	bl	137d8 <table_get_col_ptr@@Base>
   13808:	mov	r4, r0
   1380c:	mov	r0, r5
   13810:	bl	11ba0 <strlen@plt>
   13814:	add	r0, r0, #1
   13818:	bl	11b7c <malloc@plt>
   1381c:	cmp	r0, #0
   13820:	str	r0, [r4]
   13824:	beq	13830 <table_column_init@@Base+0x48>
   13828:	mov	r1, r5
   1382c:	bl	11b64 <strcpy@plt>
   13830:	ldr	r8, [sp, #16]
   13834:	str	r7, [r4, #4]
   13838:	str	r6, [r4, #8]
   1383c:	ldrd	r4, [sp]
   13840:	ldrd	r6, [sp, #8]
   13844:	add	sp, sp, #20
   13848:	pop	{pc}		; (ldr pc, [sp], #4)

0001384c <table_add_column@@Base>:
   1384c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   13850:	mov	r4, r0
   13854:	strd	r6, [sp, #8]
   13858:	mov	r7, r1
   1385c:	mov	r6, r2
   13860:	strd	r8, [sp, #16]
   13864:	str	lr, [sp, #24]
   13868:	sub	sp, sp, #12
   1386c:	bl	137d0 <table_get_column_length@@Base>
   13870:	ldr	r3, [r4, #8]
   13874:	udiv	r5, r0, r3
   13878:	mls	r5, r5, r3, r0
   1387c:	cmp	r5, #0
   13880:	beq	13924 <table_add_column@@Base+0xd8>
   13884:	mov	r0, r4
   13888:	bl	14694 <table_get_row_length@@Base>
   1388c:	mov	r8, r0
   13890:	mov	r0, r4
   13894:	bl	137d0 <table_get_column_length@@Base>
   13898:	mov	r9, r0
   1389c:	mov	r0, r6
   138a0:	bl	142c8 <table_get_default_compare_function_for_data_type@@Base>
   138a4:	mov	r3, r6
   138a8:	mov	r2, r7
   138ac:	str	r0, [sp]
   138b0:	mov	r1, r9
   138b4:	mov	r0, r4
   138b8:	bl	137e8 <table_column_init@@Base>
   138bc:	cmp	r8, #0
   138c0:	ble	138e4 <table_add_column@@Base+0x98>
   138c4:	mov	r5, #0
   138c8:	mov	r1, r5
   138cc:	mov	r2, r9
   138d0:	mov	r0, r4
   138d4:	add	r5, r5, #1
   138d8:	bl	13710 <table_cell_init@@Base>
   138dc:	cmp	r8, r5
   138e0:	bne	138c8 <table_add_column@@Base+0x7c>
   138e4:	mov	r0, r4
   138e8:	bl	137d0 <table_get_column_length@@Base>
   138ec:	mov	r2, r0
   138f0:	mov	r3, #8
   138f4:	mov	r0, r4
   138f8:	mvn	r1, #0
   138fc:	bl	12a70 <table_notify@@Base>
   13900:	ldr	r0, [r4, #4]
   13904:	add	r3, r0, #1
   13908:	str	r3, [r4, #4]
   1390c:	add	sp, sp, #12
   13910:	ldrd	r4, [sp]
   13914:	ldrd	r6, [sp, #8]
   13918:	ldrd	r8, [sp, #16]
   1391c:	add	sp, sp, #24
   13920:	pop	{pc}		; (ldr pc, [sp], #4)
   13924:	ldr	r0, [r4]
   13928:	ldr	r2, [r4, #12]
   1392c:	add	r3, r3, r2
   13930:	add	r1, r3, r3, lsl #1
   13934:	str	r3, [r4, #12]
   13938:	lsl	r1, r1, #2
   1393c:	bl	11b58 <realloc@plt>
   13940:	str	r0, [r4]
   13944:	mov	r0, r4
   13948:	bl	14694 <table_get_row_length@@Base>
   1394c:	subs	r9, r0, #0
   13950:	ble	13884 <table_add_column@@Base+0x38>
   13954:	mov	r1, r5
   13958:	mov	r0, r4
   1395c:	bl	1469c <table_get_row_ptr@@Base>
   13960:	ldr	r1, [r4, #12]
   13964:	mov	r8, r0
   13968:	add	r5, r5, #1
   1396c:	ldr	r0, [r0]
   13970:	lsl	r1, r1, #2
   13974:	bl	11b58 <realloc@plt>
   13978:	cmp	r9, r5
   1397c:	str	r0, [r8]
   13980:	bne	13954 <table_add_column@@Base+0x108>
   13984:	b	13884 <table_add_column@@Base+0x38>

00013988 <table_column_destroy@@Base>:
   13988:	str	r4, [sp, #-8]!
   1398c:	str	lr, [sp, #4]
   13990:	bl	137d8 <table_get_col_ptr@@Base>
   13994:	ldr	r0, [r0]
   13998:	cmp	r0, #0
   1399c:	beq	139b0 <table_column_destroy@@Base+0x28>
   139a0:	ldr	r4, [sp]
   139a4:	ldr	lr, [sp, #4]
   139a8:	add	sp, sp, #8
   139ac:	b	11b40 <free@plt>
   139b0:	ldr	r4, [sp]
   139b4:	add	sp, sp, #4
   139b8:	pop	{pc}		; (ldr pc, [sp], #4)

000139bc <table_remove_column@@Base>:
   139bc:	strd	r4, [sp, #-32]!	; 0xffffffe0
   139c0:	mov	r4, r0
   139c4:	mov	r5, r1
   139c8:	strd	r6, [sp, #8]
   139cc:	strd	r8, [sp, #16]
   139d0:	str	sl, [sp, #24]
   139d4:	str	lr, [sp, #28]
   139d8:	bl	13988 <table_column_destroy@@Base>
   139dc:	mov	r0, r4
   139e0:	bl	137d0 <table_get_column_length@@Base>
   139e4:	sub	r7, r0, #1
   139e8:	cmp	r5, r7
   139ec:	bge	13a30 <table_remove_column@@Base+0x74>
   139f0:	add	r3, r5, r5, lsl #1
   139f4:	mov	r0, r5
   139f8:	lsl	r3, r3, #2
   139fc:	ldr	r2, [r4]
   13a00:	add	r0, r0, #1
   13a04:	cmp	r0, r7
   13a08:	add	r1, r2, r3
   13a0c:	add	r3, r3, #12
   13a10:	add	r2, r2, r3
   13a14:	ldr	lr, [r2]
   13a18:	ldr	ip, [r2, #4]
   13a1c:	ldr	r2, [r2, #8]
   13a20:	str	lr, [r1]
   13a24:	str	ip, [r1, #4]
   13a28:	str	r2, [r1, #8]
   13a2c:	bne	139fc <table_remove_column@@Base+0x40>
   13a30:	mov	r0, r4
   13a34:	bl	14694 <table_get_row_length@@Base>
   13a38:	subs	r9, r0, #0
   13a3c:	ble	13aa0 <table_remove_column@@Base+0xe4>
   13a40:	lsl	r8, r5, #2
   13a44:	mov	r6, #0
   13a48:	mov	r2, r5
   13a4c:	mov	r1, r6
   13a50:	mov	r0, r4
   13a54:	bl	13730 <table_cell_destroy@@Base>
   13a58:	mov	r1, r6
   13a5c:	mov	r0, r4
   13a60:	bl	1469c <table_get_row_ptr@@Base>
   13a64:	cmp	r5, r7
   13a68:	bge	13a94 <table_remove_column@@Base+0xd8>
   13a6c:	mov	r3, r8
   13a70:	mov	r2, r5
   13a74:	ldr	r1, [r0]
   13a78:	add	r2, r2, #1
   13a7c:	cmp	r2, r7
   13a80:	add	ip, r1, r3
   13a84:	add	r3, r3, #4
   13a88:	ldr	r1, [r1, r3]
   13a8c:	str	r1, [ip]
   13a90:	bne	13a74 <table_remove_column@@Base+0xb8>
   13a94:	add	r6, r6, #1
   13a98:	cmp	r9, r6
   13a9c:	bne	13a48 <table_remove_column@@Base+0x8c>
   13aa0:	ldr	r3, [r4, #4]
   13aa4:	mov	r0, r4
   13aa8:	sub	r3, r3, #1
   13aac:	str	r3, [r4, #4]
   13ab0:	bl	137d0 <table_get_column_length@@Base>
   13ab4:	ldr	r3, [r4, #8]
   13ab8:	udiv	r6, r0, r3
   13abc:	mls	r6, r6, r3, r0
   13ac0:	cmp	r6, #0
   13ac4:	beq	13af8 <table_remove_column@@Base+0x13c>
   13ac8:	mov	r0, r4
   13acc:	mov	r2, r5
   13ad0:	mov	r3, #16
   13ad4:	mvn	r1, #0
   13ad8:	bl	12a70 <table_notify@@Base>
   13adc:	ldrd	r4, [sp]
   13ae0:	mov	r0, #0
   13ae4:	ldrd	r6, [sp, #8]
   13ae8:	ldrd	r8, [sp, #16]
   13aec:	ldr	sl, [sp, #24]
   13af0:	add	sp, sp, #28
   13af4:	pop	{pc}		; (ldr pc, [sp], #4)
   13af8:	ldr	r0, [r4]
   13afc:	ldr	r2, [r4, #12]
   13b00:	sub	r3, r2, r3
   13b04:	add	r1, r3, r3, lsl #1
   13b08:	str	r3, [r4, #12]
   13b0c:	lsl	r1, r1, #2
   13b10:	bl	11b58 <realloc@plt>
   13b14:	str	r0, [r4]
   13b18:	mov	r0, r4
   13b1c:	bl	14694 <table_get_row_length@@Base>
   13b20:	subs	r8, r0, #0
   13b24:	ble	13ac8 <table_remove_column@@Base+0x10c>
   13b28:	mov	r1, r6
   13b2c:	mov	r0, r4
   13b30:	bl	1469c <table_get_row_ptr@@Base>
   13b34:	ldr	r1, [r4, #12]
   13b38:	mov	r7, r0
   13b3c:	add	r6, r6, #1
   13b40:	ldr	r0, [r0]
   13b44:	lsl	r1, r1, #2
   13b48:	bl	11b58 <realloc@plt>
   13b4c:	cmp	r8, r6
   13b50:	str	r0, [r7]
   13b54:	bne	13b28 <table_remove_column@@Base+0x16c>
   13b58:	b	13ac8 <table_remove_column@@Base+0x10c>

00013b5c <table_get_column_data_type@@Base>:
   13b5c:	str	r4, [sp, #-8]!
   13b60:	str	lr, [sp, #4]
   13b64:	bl	137d8 <table_get_col_ptr@@Base>
   13b68:	ldr	r4, [sp]
   13b6c:	add	sp, sp, #4
   13b70:	ldr	r0, [r0, #4]
   13b74:	pop	{pc}		; (ldr pc, [sp], #4)

00013b78 <table_get_column_name@@Base>:
   13b78:	str	r4, [sp, #-8]!
   13b7c:	str	lr, [sp, #4]
   13b80:	bl	137d8 <table_get_col_ptr@@Base>
   13b84:	ldr	r4, [sp]
   13b88:	add	sp, sp, #4
   13b8c:	ldr	r0, [r0]
   13b90:	pop	{pc}		; (ldr pc, [sp], #4)

00013b94 <table_get_column@@Base>:
   13b94:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13b98:	mov	r5, r0
   13b9c:	strd	r6, [sp, #8]
   13ba0:	mov	r6, r1
   13ba4:	str	r8, [sp, #16]
   13ba8:	str	lr, [sp, #20]
   13bac:	bl	137d0 <table_get_column_length@@Base>
   13bb0:	subs	r7, r0, #0
   13bb4:	ble	13c00 <table_get_column@@Base+0x6c>
   13bb8:	mov	r4, #0
   13bbc:	b	13bcc <table_get_column@@Base+0x38>
   13bc0:	add	r4, r4, #1
   13bc4:	cmp	r7, r4
   13bc8:	beq	13c0c <table_get_column@@Base+0x78>
   13bcc:	mov	r1, r4
   13bd0:	mov	r0, r5
   13bd4:	bl	13b78 <table_get_column_name@@Base>
   13bd8:	mov	r1, r6
   13bdc:	bl	11b28 <strcmp@plt>
   13be0:	cmp	r0, #0
   13be4:	bne	13bc0 <table_get_column@@Base+0x2c>
   13be8:	mov	r0, r4
   13bec:	ldrd	r4, [sp]
   13bf0:	ldrd	r6, [sp, #8]
   13bf4:	ldr	r8, [sp, #16]
   13bf8:	add	sp, sp, #20
   13bfc:	pop	{pc}		; (ldr pc, [sp], #4)
   13c00:	mvneq	r4, #0
   13c04:	movne	r4, #0
   13c08:	b	13be8 <table_get_column@@Base+0x54>
   13c0c:	mvn	r4, #0
   13c10:	b	13be8 <table_get_column@@Base+0x54>

00013c14 <table_get_column_compare_function@@Base>:
   13c14:	str	r4, [sp, #-8]!
   13c18:	str	lr, [sp, #4]
   13c1c:	bl	137d8 <table_get_col_ptr@@Base>
   13c20:	ldr	r4, [sp]
   13c24:	add	sp, sp, #4
   13c28:	ldr	r0, [r0, #8]
   13c2c:	pop	{pc}		; (ldr pc, [sp], #4)

00013c30 <table_set_column_compare_function@@Base>:
   13c30:	str	r4, [sp, #-8]!
   13c34:	mov	r4, r2
   13c38:	str	lr, [sp, #4]
   13c3c:	bl	137d8 <table_get_col_ptr@@Base>
   13c40:	str	r4, [r0, #8]
   13c44:	ldr	r4, [sp]
   13c48:	add	sp, sp, #4
   13c4c:	pop	{pc}		; (ldr pc, [sp], #4)

00013c50 <table_compare_ptr@@Base>:
   13c50:	cmp	r0, r1
   13c54:	bhi	13c64 <table_compare_ptr@@Base+0x14>
   13c58:	mvncc	r0, #0
   13c5c:	movcs	r0, #0
   13c60:	bx	lr
   13c64:	mov	r0, #1
   13c68:	bx	lr

00013c6c <table_compare_string@@Base>:
   13c6c:	cmp	r0, #0
   13c70:	beq	13c80 <table_compare_string@@Base+0x14>
   13c74:	cmp	r1, #0
   13c78:	beq	13c90 <table_compare_string@@Base+0x24>
   13c7c:	b	11b28 <strcmp@plt>
   13c80:	adds	r0, r1, #0
   13c84:	movne	r0, #1
   13c88:	rsb	r0, r0, #0
   13c8c:	bx	lr
   13c90:	mov	r0, #1
   13c94:	bx	lr

00013c98 <table_compare_bool@@Base>:
   13c98:	cmp	r0, #0
   13c9c:	beq	13ccc <table_compare_bool@@Base+0x34>
   13ca0:	cmp	r1, #0
   13ca4:	beq	13cc4 <table_compare_bool@@Base+0x2c>
   13ca8:	ldrb	r2, [r0]
   13cac:	ldrb	r3, [r1]
   13cb0:	cmp	r2, r3
   13cb4:	bhi	13cc4 <table_compare_bool@@Base+0x2c>
   13cb8:	mvncc	r0, #0
   13cbc:	movcs	r0, #0
   13cc0:	bx	lr
   13cc4:	mov	r0, #1
   13cc8:	bx	lr
   13ccc:	adds	r1, r1, #0
   13cd0:	movne	r1, #1
   13cd4:	rsb	r0, r1, #0
   13cd8:	bx	lr

00013cdc <table_compare_int32@@Base>:
   13cdc:	cmp	r0, #0
   13ce0:	beq	13d10 <table_compare_int32@@Base+0x34>
   13ce4:	cmp	r1, #0
   13ce8:	beq	13d08 <table_compare_int32@@Base+0x2c>
   13cec:	ldr	r2, [r0]
   13cf0:	ldr	r3, [r1]
   13cf4:	cmp	r2, r3
   13cf8:	bgt	13d08 <table_compare_int32@@Base+0x2c>
   13cfc:	mvnlt	r0, #0
   13d00:	movge	r0, #0
   13d04:	bx	lr
   13d08:	mov	r0, #1
   13d0c:	bx	lr
   13d10:	adds	r1, r1, #0
   13d14:	movne	r1, #1
   13d18:	rsb	r0, r1, #0
   13d1c:	bx	lr

00013d20 <table_compare_uint32@@Base>:
   13d20:	cmp	r0, #0
   13d24:	beq	13d54 <table_compare_uint32@@Base+0x34>
   13d28:	cmp	r1, #0
   13d2c:	beq	13d4c <table_compare_uint32@@Base+0x2c>
   13d30:	ldr	r2, [r0]
   13d34:	ldr	r3, [r1]
   13d38:	cmp	r2, r3
   13d3c:	bhi	13d4c <table_compare_uint32@@Base+0x2c>
   13d40:	mvncc	r0, #0
   13d44:	movcs	r0, #0
   13d48:	bx	lr
   13d4c:	mov	r0, #1
   13d50:	bx	lr
   13d54:	adds	r1, r1, #0
   13d58:	movne	r1, #1
   13d5c:	rsb	r0, r1, #0
   13d60:	bx	lr

00013d64 <table_compare_int8@@Base>:
   13d64:	cmp	r0, #0
   13d68:	beq	13d98 <table_compare_int8@@Base+0x34>
   13d6c:	cmp	r1, #0
   13d70:	beq	13d90 <table_compare_int8@@Base+0x2c>
   13d74:	ldrsb	r2, [r0]
   13d78:	ldrsb	r3, [r1]
   13d7c:	cmp	r2, r3
   13d80:	bgt	13d90 <table_compare_int8@@Base+0x2c>
   13d84:	mvnlt	r0, #0
   13d88:	movge	r0, #0
   13d8c:	bx	lr
   13d90:	mov	r0, #1
   13d94:	bx	lr
   13d98:	adds	r1, r1, #0
   13d9c:	movne	r1, #1
   13da0:	rsb	r0, r1, #0
   13da4:	bx	lr

00013da8 <table_compare_char@@Base>:
   13da8:	cmp	r0, #0
   13dac:	beq	13ddc <table_compare_char@@Base+0x34>
   13db0:	cmp	r1, #0
   13db4:	beq	13dd4 <table_compare_char@@Base+0x2c>
   13db8:	ldrb	r2, [r0]
   13dbc:	ldrb	r3, [r1]
   13dc0:	cmp	r2, r3
   13dc4:	bhi	13dd4 <table_compare_char@@Base+0x2c>
   13dc8:	mvncc	r0, #0
   13dcc:	movcs	r0, #0
   13dd0:	bx	lr
   13dd4:	mov	r0, #1
   13dd8:	bx	lr
   13ddc:	adds	r1, r1, #0
   13de0:	movne	r1, #1
   13de4:	rsb	r0, r1, #0
   13de8:	bx	lr

00013dec <table_compare_short@@Base>:
   13dec:	cmp	r0, #0
   13df0:	beq	13e20 <table_compare_short@@Base+0x34>
   13df4:	cmp	r1, #0
   13df8:	beq	13e18 <table_compare_short@@Base+0x2c>
   13dfc:	ldrsh	r2, [r0]
   13e00:	ldrsh	r3, [r1]
   13e04:	cmp	r2, r3
   13e08:	bgt	13e18 <table_compare_short@@Base+0x2c>
   13e0c:	mvnlt	r0, #0
   13e10:	movge	r0, #0
   13e14:	bx	lr
   13e18:	mov	r0, #1
   13e1c:	bx	lr
   13e20:	adds	r1, r1, #0
   13e24:	movne	r1, #1
   13e28:	rsb	r0, r1, #0
   13e2c:	bx	lr

00013e30 <table_compare_ushort@@Base>:
   13e30:	cmp	r0, #0
   13e34:	beq	13e64 <table_compare_ushort@@Base+0x34>
   13e38:	cmp	r1, #0
   13e3c:	beq	13e5c <table_compare_ushort@@Base+0x2c>
   13e40:	ldrh	r2, [r0]
   13e44:	ldrh	r3, [r1]
   13e48:	cmp	r2, r3
   13e4c:	bhi	13e5c <table_compare_ushort@@Base+0x2c>
   13e50:	mvncc	r0, #0
   13e54:	movcs	r0, #0
   13e58:	bx	lr
   13e5c:	mov	r0, #1
   13e60:	bx	lr
   13e64:	adds	r1, r1, #0
   13e68:	movne	r1, #1
   13e6c:	rsb	r0, r1, #0
   13e70:	bx	lr

00013e74 <table_compare_llong@@Base>:
   13e74:	cmp	r0, #0
   13e78:	beq	13ebc <table_compare_llong@@Base+0x48>
   13e7c:	cmp	r1, #0
   13e80:	beq	13ecc <table_compare_llong@@Base+0x58>
   13e84:	strd	r4, [sp, #-8]!
   13e88:	ldrd	r2, [r1]
   13e8c:	ldrd	r4, [r0]
   13e90:	cmp	r2, r4
   13e94:	sbcs	r1, r3, r5
   13e98:	movlt	r0, #1
   13e9c:	blt	13eb0 <table_compare_llong@@Base+0x3c>
   13ea0:	cmp	r4, r2
   13ea4:	sbcs	r3, r5, r3
   13ea8:	mvnlt	r0, #0
   13eac:	movge	r0, #0
   13eb0:	ldrd	r4, [sp]
   13eb4:	add	sp, sp, #8
   13eb8:	bx	lr
   13ebc:	adds	r1, r1, #0
   13ec0:	movne	r1, #1
   13ec4:	rsb	r0, r1, #0
   13ec8:	bx	lr
   13ecc:	mov	r0, #1
   13ed0:	bx	lr

00013ed4 <table_compare_uint64@@Base>:
   13ed4:	cmp	r0, #0
   13ed8:	beq	13f14 <table_compare_uint64@@Base+0x40>
   13edc:	cmp	r1, #0
   13ee0:	beq	13f24 <table_compare_uint64@@Base+0x50>
   13ee4:	strd	r4, [sp, #-8]!
   13ee8:	ldrd	r2, [r1]
   13eec:	ldrd	r4, [r0]
   13ef0:	cmp	r5, r3
   13ef4:	cmpeq	r4, r2
   13ef8:	movhi	r0, #1
   13efc:	bhi	13f08 <table_compare_uint64@@Base+0x34>
   13f00:	mvncc	r0, #0
   13f04:	movcs	r0, #0
   13f08:	ldrd	r4, [sp]
   13f0c:	add	sp, sp, #8
   13f10:	bx	lr
   13f14:	adds	r1, r1, #0
   13f18:	movne	r1, #1
   13f1c:	rsb	r0, r1, #0
   13f20:	bx	lr
   13f24:	mov	r0, #1
   13f28:	bx	lr

00013f2c <table_compare_long@@Base>:
   13f2c:	cmp	r0, #0
   13f30:	beq	13f60 <table_compare_long@@Base+0x34>
   13f34:	cmp	r1, #0
   13f38:	beq	13f58 <table_compare_long@@Base+0x2c>
   13f3c:	ldr	r2, [r0]
   13f40:	ldr	r3, [r1]
   13f44:	cmp	r2, r3
   13f48:	bgt	13f58 <table_compare_long@@Base+0x2c>
   13f4c:	mvnlt	r0, #0
   13f50:	movge	r0, #0
   13f54:	bx	lr
   13f58:	mov	r0, #1
   13f5c:	bx	lr
   13f60:	adds	r1, r1, #0
   13f64:	movne	r1, #1
   13f68:	rsb	r0, r1, #0
   13f6c:	bx	lr

00013f70 <table_compare_ullong@@Base>:
   13f70:	cmp	r0, #0
   13f74:	beq	13fa4 <table_compare_ullong@@Base+0x34>
   13f78:	cmp	r1, #0
   13f7c:	beq	13f9c <table_compare_ullong@@Base+0x2c>
   13f80:	ldr	r2, [r0]
   13f84:	ldr	r3, [r1]
   13f88:	cmp	r2, r3
   13f8c:	bhi	13f9c <table_compare_ullong@@Base+0x2c>
   13f90:	mvncc	r0, #0
   13f94:	movcs	r0, #0
   13f98:	bx	lr
   13f9c:	mov	r0, #1
   13fa0:	bx	lr
   13fa4:	adds	r1, r1, #0
   13fa8:	movne	r1, #1
   13fac:	rsb	r0, r1, #0
   13fb0:	bx	lr

00013fb4 <table_compare_float@@Base>:
   13fb4:	cmp	r0, #0
   13fb8:	beq	13fec <table_compare_float@@Base+0x38>
   13fbc:	cmp	r1, #0
   13fc0:	beq	13fe4 <table_compare_float@@Base+0x30>
   13fc4:	vldr	s14, [r0]
   13fc8:	vldr	s15, [r1]
   13fcc:	vcmpe.f32	s14, s15
   13fd0:	vmrs	APSR_nzcv, fpscr
   13fd4:	bgt	13fe4 <table_compare_float@@Base+0x30>
   13fd8:	mvnmi	r0, #0
   13fdc:	movpl	r0, #0
   13fe0:	bx	lr
   13fe4:	mov	r0, #1
   13fe8:	bx	lr
   13fec:	adds	r1, r1, #0
   13ff0:	movne	r1, #1
   13ff4:	rsb	r0, r1, #0
   13ff8:	bx	lr

00013ffc <table_compare_double@@Base>:
   13ffc:	cmp	r0, #0
   14000:	beq	14034 <table_compare_double@@Base+0x38>
   14004:	cmp	r1, #0
   14008:	beq	1402c <table_compare_double@@Base+0x30>
   1400c:	vldr	d6, [r0]
   14010:	vldr	d7, [r1]
   14014:	vcmpe.f64	d6, d7
   14018:	vmrs	APSR_nzcv, fpscr
   1401c:	bgt	1402c <table_compare_double@@Base+0x30>
   14020:	mvnmi	r0, #0
   14024:	movpl	r0, #0
   14028:	bx	lr
   1402c:	mov	r0, #1
   14030:	bx	lr
   14034:	adds	r1, r1, #0
   14038:	movne	r1, #1
   1403c:	rsb	r0, r1, #0
   14040:	bx	lr

00014044 <table_compare_ldouble@@Base>:
   14044:	cmp	r0, #0
   14048:	beq	1407c <table_compare_ldouble@@Base+0x38>
   1404c:	cmp	r1, #0
   14050:	beq	14074 <table_compare_ldouble@@Base+0x30>
   14054:	vldr	d6, [r0]
   14058:	vldr	d7, [r1]
   1405c:	vcmpe.f64	d6, d7
   14060:	vmrs	APSR_nzcv, fpscr
   14064:	bgt	14074 <table_compare_ldouble@@Base+0x30>
   14068:	mvnmi	r0, #0
   1406c:	movpl	r0, #0
   14070:	bx	lr
   14074:	mov	r0, #1
   14078:	bx	lr
   1407c:	adds	r1, r1, #0
   14080:	movne	r1, #1
   14084:	rsb	r0, r1, #0
   14088:	bx	lr

0001408c <table_compare_uchar@@Base>:
   1408c:	cmp	r0, #0
   14090:	beq	140c0 <table_compare_uchar@@Base+0x34>
   14094:	cmp	r1, #0
   14098:	beq	140b8 <table_compare_uchar@@Base+0x2c>
   1409c:	ldrb	r2, [r0]
   140a0:	ldrb	r3, [r1]
   140a4:	cmp	r2, r3
   140a8:	bhi	140b8 <table_compare_uchar@@Base+0x2c>
   140ac:	mvncc	r0, #0
   140b0:	movcs	r0, #0
   140b4:	bx	lr
   140b8:	mov	r0, #1
   140bc:	bx	lr
   140c0:	adds	r1, r1, #0
   140c4:	movne	r1, #1
   140c8:	rsb	r0, r1, #0
   140cc:	bx	lr

000140d0 <table_compare_int@@Base>:
   140d0:	cmp	r0, #0
   140d4:	beq	14104 <table_compare_int@@Base+0x34>
   140d8:	cmp	r1, #0
   140dc:	beq	140fc <table_compare_int@@Base+0x2c>
   140e0:	ldr	r2, [r0]
   140e4:	ldr	r3, [r1]
   140e8:	cmp	r2, r3
   140ec:	bgt	140fc <table_compare_int@@Base+0x2c>
   140f0:	mvnlt	r0, #0
   140f4:	movge	r0, #0
   140f8:	bx	lr
   140fc:	mov	r0, #1
   14100:	bx	lr
   14104:	adds	r1, r1, #0
   14108:	movne	r1, #1
   1410c:	rsb	r0, r1, #0
   14110:	bx	lr

00014114 <table_compare_uint@@Base>:
   14114:	cmp	r0, #0
   14118:	beq	14148 <table_compare_uint@@Base+0x34>
   1411c:	cmp	r1, #0
   14120:	beq	14140 <table_compare_uint@@Base+0x2c>
   14124:	ldr	r2, [r0]
   14128:	ldr	r3, [r1]
   1412c:	cmp	r2, r3
   14130:	bhi	14140 <table_compare_uint@@Base+0x2c>
   14134:	mvncc	r0, #0
   14138:	movcs	r0, #0
   1413c:	bx	lr
   14140:	mov	r0, #1
   14144:	bx	lr
   14148:	adds	r1, r1, #0
   1414c:	movne	r1, #1
   14150:	rsb	r0, r1, #0
   14154:	bx	lr

00014158 <table_compare_uint8@@Base>:
   14158:	cmp	r0, #0
   1415c:	beq	1418c <table_compare_uint8@@Base+0x34>
   14160:	cmp	r1, #0
   14164:	beq	14184 <table_compare_uint8@@Base+0x2c>
   14168:	ldrb	r2, [r0]
   1416c:	ldrb	r3, [r1]
   14170:	cmp	r2, r3
   14174:	bhi	14184 <table_compare_uint8@@Base+0x2c>
   14178:	mvncc	r0, #0
   1417c:	movcs	r0, #0
   14180:	bx	lr
   14184:	mov	r0, #1
   14188:	bx	lr
   1418c:	adds	r1, r1, #0
   14190:	movne	r1, #1
   14194:	rsb	r0, r1, #0
   14198:	bx	lr

0001419c <table_compare_int16@@Base>:
   1419c:	cmp	r0, #0
   141a0:	beq	141d0 <table_compare_int16@@Base+0x34>
   141a4:	cmp	r1, #0
   141a8:	beq	141c8 <table_compare_int16@@Base+0x2c>
   141ac:	ldrsh	r2, [r0]
   141b0:	ldrsh	r3, [r1]
   141b4:	cmp	r2, r3
   141b8:	bgt	141c8 <table_compare_int16@@Base+0x2c>
   141bc:	mvnlt	r0, #0
   141c0:	movge	r0, #0
   141c4:	bx	lr
   141c8:	mov	r0, #1
   141cc:	bx	lr
   141d0:	adds	r1, r1, #0
   141d4:	movne	r1, #1
   141d8:	rsb	r0, r1, #0
   141dc:	bx	lr

000141e0 <table_compare_uint16@@Base>:
   141e0:	cmp	r0, #0
   141e4:	beq	14214 <table_compare_uint16@@Base+0x34>
   141e8:	cmp	r1, #0
   141ec:	beq	1420c <table_compare_uint16@@Base+0x2c>
   141f0:	ldrh	r2, [r0]
   141f4:	ldrh	r3, [r1]
   141f8:	cmp	r2, r3
   141fc:	bhi	1420c <table_compare_uint16@@Base+0x2c>
   14200:	mvncc	r0, #0
   14204:	movcs	r0, #0
   14208:	bx	lr
   1420c:	mov	r0, #1
   14210:	bx	lr
   14214:	adds	r1, r1, #0
   14218:	movne	r1, #1
   1421c:	rsb	r0, r1, #0
   14220:	bx	lr

00014224 <table_compare_ulong@@Base>:
   14224:	cmp	r0, #0
   14228:	beq	14258 <table_compare_ulong@@Base+0x34>
   1422c:	cmp	r1, #0
   14230:	beq	14250 <table_compare_ulong@@Base+0x2c>
   14234:	ldr	r2, [r0]
   14238:	ldr	r3, [r1]
   1423c:	cmp	r2, r3
   14240:	bhi	14250 <table_compare_ulong@@Base+0x2c>
   14244:	mvncc	r0, #0
   14248:	movcs	r0, #0
   1424c:	bx	lr
   14250:	mov	r0, #1
   14254:	bx	lr
   14258:	adds	r1, r1, #0
   1425c:	movne	r1, #1
   14260:	rsb	r0, r1, #0
   14264:	bx	lr

00014268 <table_compare_int64@@Base>:
   14268:	cmp	r0, #0
   1426c:	beq	142b0 <table_compare_int64@@Base+0x48>
   14270:	cmp	r1, #0
   14274:	beq	142c0 <table_compare_int64@@Base+0x58>
   14278:	strd	r4, [sp, #-8]!
   1427c:	ldrd	r2, [r1]
   14280:	ldrd	r4, [r0]
   14284:	cmp	r2, r4
   14288:	sbcs	r1, r3, r5
   1428c:	movlt	r0, #1
   14290:	blt	142a4 <table_compare_int64@@Base+0x3c>
   14294:	cmp	r4, r2
   14298:	sbcs	r3, r5, r3
   1429c:	mvnlt	r0, #0
   142a0:	movge	r0, #0
   142a4:	ldrd	r4, [sp]
   142a8:	add	sp, sp, #8
   142ac:	bx	lr
   142b0:	adds	r1, r1, #0
   142b4:	movne	r1, #1
   142b8:	rsb	r0, r1, #0
   142bc:	bx	lr
   142c0:	mov	r0, #1
   142c4:	bx	lr

000142c8 <table_get_default_compare_function_for_data_type@@Base>:
   142c8:	ldr	r3, [pc, #404]	; 14464 <table_get_default_compare_function_for_data_type@@Base+0x19c>
   142cc:	add	r3, pc, r3
   142d0:	cmp	r0, #23
   142d4:	addls	pc, pc, r0, lsl #2
   142d8:	b	1445c <table_get_default_compare_function_for_data_type@@Base+0x194>
   142dc:	b	14450 <table_get_default_compare_function_for_data_type@@Base+0x188>
   142e0:	b	14444 <table_get_default_compare_function_for_data_type@@Base+0x17c>
   142e4:	b	14438 <table_get_default_compare_function_for_data_type@@Base+0x170>
   142e8:	b	1442c <table_get_default_compare_function_for_data_type@@Base+0x164>
   142ec:	b	14420 <table_get_default_compare_function_for_data_type@@Base+0x158>
   142f0:	b	14414 <table_get_default_compare_function_for_data_type@@Base+0x14c>
   142f4:	b	14408 <table_get_default_compare_function_for_data_type@@Base+0x140>
   142f8:	b	143fc <table_get_default_compare_function_for_data_type@@Base+0x134>
   142fc:	b	143f0 <table_get_default_compare_function_for_data_type@@Base+0x128>
   14300:	b	143e4 <table_get_default_compare_function_for_data_type@@Base+0x11c>
   14304:	b	143d8 <table_get_default_compare_function_for_data_type@@Base+0x110>
   14308:	b	143cc <table_get_default_compare_function_for_data_type@@Base+0x104>
   1430c:	b	143c0 <table_get_default_compare_function_for_data_type@@Base+0xf8>
   14310:	b	143b4 <table_get_default_compare_function_for_data_type@@Base+0xec>
   14314:	b	143a8 <table_get_default_compare_function_for_data_type@@Base+0xe0>
   14318:	b	1439c <table_get_default_compare_function_for_data_type@@Base+0xd4>
   1431c:	b	14390 <table_get_default_compare_function_for_data_type@@Base+0xc8>
   14320:	b	14384 <table_get_default_compare_function_for_data_type@@Base+0xbc>
   14324:	b	14378 <table_get_default_compare_function_for_data_type@@Base+0xb0>
   14328:	b	1436c <table_get_default_compare_function_for_data_type@@Base+0xa4>
   1432c:	b	14360 <table_get_default_compare_function_for_data_type@@Base+0x98>
   14330:	b	14354 <table_get_default_compare_function_for_data_type@@Base+0x8c>
   14334:	b	14348 <table_get_default_compare_function_for_data_type@@Base+0x80>
   14338:	b	1433c <table_get_default_compare_function_for_data_type@@Base+0x74>
   1433c:	ldr	r2, [pc, #292]	; 14468 <table_get_default_compare_function_for_data_type@@Base+0x1a0>
   14340:	ldr	r0, [r3, r2]
   14344:	bx	lr
   14348:	ldr	r2, [pc, #284]	; 1446c <table_get_default_compare_function_for_data_type@@Base+0x1a4>
   1434c:	ldr	r0, [r3, r2]
   14350:	bx	lr
   14354:	ldr	r2, [pc, #276]	; 14470 <table_get_default_compare_function_for_data_type@@Base+0x1a8>
   14358:	ldr	r0, [r3, r2]
   1435c:	bx	lr
   14360:	ldr	r2, [pc, #268]	; 14474 <table_get_default_compare_function_for_data_type@@Base+0x1ac>
   14364:	ldr	r0, [r3, r2]
   14368:	bx	lr
   1436c:	ldr	r2, [pc, #260]	; 14478 <table_get_default_compare_function_for_data_type@@Base+0x1b0>
   14370:	ldr	r0, [r3, r2]
   14374:	bx	lr
   14378:	ldr	r2, [pc, #252]	; 1447c <table_get_default_compare_function_for_data_type@@Base+0x1b4>
   1437c:	ldr	r0, [r3, r2]
   14380:	bx	lr
   14384:	ldr	r2, [pc, #244]	; 14480 <table_get_default_compare_function_for_data_type@@Base+0x1b8>
   14388:	ldr	r0, [r3, r2]
   1438c:	bx	lr
   14390:	ldr	r2, [pc, #236]	; 14484 <table_get_default_compare_function_for_data_type@@Base+0x1bc>
   14394:	ldr	r0, [r3, r2]
   14398:	bx	lr
   1439c:	ldr	r2, [pc, #228]	; 14488 <table_get_default_compare_function_for_data_type@@Base+0x1c0>
   143a0:	ldr	r0, [r3, r2]
   143a4:	bx	lr
   143a8:	ldr	r2, [pc, #220]	; 1448c <table_get_default_compare_function_for_data_type@@Base+0x1c4>
   143ac:	ldr	r0, [r3, r2]
   143b0:	bx	lr
   143b4:	ldr	r2, [pc, #212]	; 14490 <table_get_default_compare_function_for_data_type@@Base+0x1c8>
   143b8:	ldr	r0, [r3, r2]
   143bc:	bx	lr
   143c0:	ldr	r2, [pc, #204]	; 14494 <table_get_default_compare_function_for_data_type@@Base+0x1cc>
   143c4:	ldr	r0, [r3, r2]
   143c8:	bx	lr
   143cc:	ldr	r2, [pc, #196]	; 14498 <table_get_default_compare_function_for_data_type@@Base+0x1d0>
   143d0:	ldr	r0, [r3, r2]
   143d4:	bx	lr
   143d8:	ldr	r2, [pc, #188]	; 1449c <table_get_default_compare_function_for_data_type@@Base+0x1d4>
   143dc:	ldr	r0, [r3, r2]
   143e0:	bx	lr
   143e4:	ldr	r2, [pc, #180]	; 144a0 <table_get_default_compare_function_for_data_type@@Base+0x1d8>
   143e8:	ldr	r0, [r3, r2]
   143ec:	bx	lr
   143f0:	ldr	r2, [pc, #172]	; 144a4 <table_get_default_compare_function_for_data_type@@Base+0x1dc>
   143f4:	ldr	r0, [r3, r2]
   143f8:	bx	lr
   143fc:	ldr	r2, [pc, #164]	; 144a8 <table_get_default_compare_function_for_data_type@@Base+0x1e0>
   14400:	ldr	r0, [r3, r2]
   14404:	bx	lr
   14408:	ldr	r2, [pc, #156]	; 144ac <table_get_default_compare_function_for_data_type@@Base+0x1e4>
   1440c:	ldr	r0, [r3, r2]
   14410:	bx	lr
   14414:	ldr	r2, [pc, #148]	; 144b0 <table_get_default_compare_function_for_data_type@@Base+0x1e8>
   14418:	ldr	r0, [r3, r2]
   1441c:	bx	lr
   14420:	ldr	r2, [pc, #140]	; 144b4 <table_get_default_compare_function_for_data_type@@Base+0x1ec>
   14424:	ldr	r0, [r3, r2]
   14428:	bx	lr
   1442c:	ldr	r2, [pc, #132]	; 144b8 <table_get_default_compare_function_for_data_type@@Base+0x1f0>
   14430:	ldr	r0, [r3, r2]
   14434:	bx	lr
   14438:	ldr	r2, [pc, #124]	; 144bc <table_get_default_compare_function_for_data_type@@Base+0x1f4>
   1443c:	ldr	r0, [r3, r2]
   14440:	bx	lr
   14444:	ldr	r2, [pc, #116]	; 144c0 <table_get_default_compare_function_for_data_type@@Base+0x1f8>
   14448:	ldr	r0, [r3, r2]
   1444c:	bx	lr
   14450:	ldr	r2, [pc, #108]	; 144c4 <table_get_default_compare_function_for_data_type@@Base+0x1fc>
   14454:	ldr	r0, [r3, r2]
   14458:	bx	lr
   1445c:	mov	r0, #0
   14460:	bx	lr
   14464:	andeq	r1, r1, ip, lsr #26
   14468:	andeq	r0, r0, ip, ror r0
   1446c:	andeq	r0, r0, r8, asr r0
   14470:	andeq	r0, r0, r4, lsr #1
   14474:	andeq	r0, r0, ip, lsr #1
   14478:	andeq	r0, r0, ip, asr r0
   1447c:	andeq	r0, r0, r4, asr r0
   14480:	andeq	r0, r0, r0, rrx
   14484:	andeq	r0, r0, r4, rrx
   14488:	muleq	r0, r4, r0
   1448c:	andeq	r0, r0, ip, lsl #1
   14490:	muleq	r0, r0, r0
   14494:	andeq	r0, r0, r8, lsl #1
   14498:	andeq	r0, r0, r8, rrx
   1449c:	andeq	r0, r0, r0, ror r0
   144a0:	andeq	r0, r0, r0, lsl #1
   144a4:	andeq	r0, r0, r8, lsr #1
   144a8:	muleq	r0, ip, r0
   144ac:	andeq	r0, r0, r4, lsl #1
   144b0:	andeq	r0, r0, ip, rrx
   144b4:	andeq	r0, r0, r0, lsr #1
   144b8:	muleq	r0, r8, r0
   144bc:	andeq	r0, r0, r0, asr r0
   144c0:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
   144c4:	andeq	r0, r0, r8, ror r0

000144c8 <table_get@@Base>:
   144c8:	str	r4, [sp, #-8]!
   144cc:	str	lr, [sp, #4]
   144d0:	bl	136ec <table_get_cell_ptr@@Base>
   144d4:	ldr	r4, [sp]
   144d8:	add	sp, sp, #4
   144dc:	ldr	r0, [r0]
   144e0:	pop	{pc}		; (ldr pc, [sp], #4)

000144e4 <table_get_bool@@Base>:
   144e4:	str	r4, [sp, #-8]!
   144e8:	str	lr, [sp, #4]
   144ec:	bl	144c8 <table_get@@Base>
   144f0:	ldr	r4, [sp]
   144f4:	add	sp, sp, #4
   144f8:	ldrb	r0, [r0]
   144fc:	pop	{pc}		; (ldr pc, [sp], #4)

00014500 <table_get_int@@Base>:
   14500:	str	r4, [sp, #-8]!
   14504:	str	lr, [sp, #4]
   14508:	bl	144c8 <table_get@@Base>
   1450c:	ldr	r4, [sp]
   14510:	add	sp, sp, #4
   14514:	ldr	r0, [r0]
   14518:	pop	{pc}		; (ldr pc, [sp], #4)

0001451c <table_get_uint@@Base>:
   1451c:	str	r4, [sp, #-8]!
   14520:	str	lr, [sp, #4]
   14524:	bl	144c8 <table_get@@Base>
   14528:	ldr	r4, [sp]
   1452c:	add	sp, sp, #4
   14530:	ldr	r0, [r0]
   14534:	pop	{pc}		; (ldr pc, [sp], #4)

00014538 <table_get_int8@@Base>:
   14538:	str	r4, [sp, #-8]!
   1453c:	str	lr, [sp, #4]
   14540:	bl	144c8 <table_get@@Base>
   14544:	ldr	r4, [sp]
   14548:	add	sp, sp, #4
   1454c:	ldrsb	r0, [r0]
   14550:	pop	{pc}		; (ldr pc, [sp], #4)

00014554 <table_get_uint8@@Base>:
   14554:	str	r4, [sp, #-8]!
   14558:	str	lr, [sp, #4]
   1455c:	bl	144c8 <table_get@@Base>
   14560:	ldr	r4, [sp]
   14564:	add	sp, sp, #4
   14568:	ldrb	r0, [r0]
   1456c:	pop	{pc}		; (ldr pc, [sp], #4)

00014570 <table_get_int16@@Base>:
   14570:	str	r4, [sp, #-8]!
   14574:	str	lr, [sp, #4]
   14578:	bl	144c8 <table_get@@Base>
   1457c:	ldr	r4, [sp]
   14580:	add	sp, sp, #4
   14584:	ldrsh	r0, [r0]
   14588:	pop	{pc}		; (ldr pc, [sp], #4)

0001458c <table_get_uint16@@Base>:
   1458c:	str	r4, [sp, #-8]!
   14590:	str	lr, [sp, #4]
   14594:	bl	144c8 <table_get@@Base>
   14598:	ldr	r4, [sp]
   1459c:	add	sp, sp, #4
   145a0:	ldrh	r0, [r0]
   145a4:	pop	{pc}		; (ldr pc, [sp], #4)

000145a8 <table_get_int32@@Base>:
   145a8:	b	14500 <table_get_int@@Base>

000145ac <table_get_uint32@@Base>:
   145ac:	b	1451c <table_get_uint@@Base>

000145b0 <table_get_int64@@Base>:
   145b0:	str	r4, [sp, #-8]!
   145b4:	str	lr, [sp, #4]
   145b8:	bl	144c8 <table_get@@Base>
   145bc:	ldr	r4, [sp]
   145c0:	add	sp, sp, #4
   145c4:	ldrd	r0, [r0]
   145c8:	pop	{pc}		; (ldr pc, [sp], #4)

000145cc <table_get_uint64@@Base>:
   145cc:	str	r4, [sp, #-8]!
   145d0:	str	lr, [sp, #4]
   145d4:	bl	144c8 <table_get@@Base>
   145d8:	ldr	r4, [sp]
   145dc:	add	sp, sp, #4
   145e0:	ldrd	r0, [r0]
   145e4:	pop	{pc}		; (ldr pc, [sp], #4)

000145e8 <table_get_short@@Base>:
   145e8:	b	14570 <table_get_int16@@Base>

000145ec <table_get_ushort@@Base>:
   145ec:	b	1458c <table_get_uint16@@Base>

000145f0 <table_get_long@@Base>:
   145f0:	str	r4, [sp, #-8]!
   145f4:	str	lr, [sp, #4]
   145f8:	bl	144c8 <table_get@@Base>
   145fc:	ldr	r4, [sp]
   14600:	add	sp, sp, #4
   14604:	ldr	r0, [r0]
   14608:	pop	{pc}		; (ldr pc, [sp], #4)

0001460c <table_get_ulong@@Base>:
   1460c:	str	r4, [sp, #-8]!
   14610:	str	lr, [sp, #4]
   14614:	bl	144c8 <table_get@@Base>
   14618:	ldr	r4, [sp]
   1461c:	add	sp, sp, #4
   14620:	ldr	r0, [r0]
   14624:	pop	{pc}		; (ldr pc, [sp], #4)

00014628 <table_get_llong@@Base>:
   14628:	b	145b0 <table_get_int64@@Base>

0001462c <table_get_ullong@@Base>:
   1462c:	b	145cc <table_get_uint64@@Base>

00014630 <table_get_float@@Base>:
   14630:	str	r4, [sp, #-8]!
   14634:	str	lr, [sp, #4]
   14638:	bl	144c8 <table_get@@Base>
   1463c:	ldr	r4, [sp]
   14640:	add	sp, sp, #4
   14644:	vldr	s0, [r0]
   14648:	pop	{pc}		; (ldr pc, [sp], #4)

0001464c <table_get_double@@Base>:
   1464c:	str	r4, [sp, #-8]!
   14650:	str	lr, [sp, #4]
   14654:	bl	144c8 <table_get@@Base>
   14658:	ldr	r4, [sp]
   1465c:	add	sp, sp, #4
   14660:	vldr	d0, [r0]
   14664:	pop	{pc}		; (ldr pc, [sp], #4)

00014668 <table_get_ldouble@@Base>:
   14668:	str	r4, [sp, #-8]!
   1466c:	str	lr, [sp, #4]
   14670:	bl	144c8 <table_get@@Base>
   14674:	ldr	r4, [sp]
   14678:	add	sp, sp, #4
   1467c:	vldr	d0, [r0]
   14680:	pop	{pc}		; (ldr pc, [sp], #4)

00014684 <table_get_char@@Base>:
   14684:	b	14554 <table_get_uint8@@Base>

00014688 <table_get_uchar@@Base>:
   14688:	b	14554 <table_get_uint8@@Base>

0001468c <table_get_string@@Base>:
   1468c:	b	144c8 <table_get@@Base>

00014690 <table_get_ptr@@Base>:
   14690:	b	144c8 <table_get@@Base>

00014694 <table_get_row_length@@Base>:
   14694:	ldr	r0, [r0, #20]
   14698:	bx	lr

0001469c <table_get_row_ptr@@Base>:
   1469c:	ldr	r0, [r0, #16]
   146a0:	add	r0, r0, r1, lsl #2
   146a4:	bx	lr

000146a8 <table_row_init@@Base>:
   146a8:	strd	r4, [sp, #-16]!
   146ac:	mov	r5, r0
   146b0:	str	r6, [sp, #8]
   146b4:	str	lr, [sp, #12]
   146b8:	bl	1469c <table_get_row_ptr@@Base>
   146bc:	mov	r4, r0
   146c0:	ldr	r0, [r5, #12]
   146c4:	lsl	r0, r0, #2
   146c8:	bl	11b7c <malloc@plt>
   146cc:	ldr	r6, [sp, #8]
   146d0:	str	r0, [r4]
   146d4:	ldrd	r4, [sp]
   146d8:	add	sp, sp, #12
   146dc:	pop	{pc}		; (ldr pc, [sp], #4)

000146e0 <table_add_row@@Base>:
   146e0:	strd	r4, [sp, #-24]!	; 0xffffffe8
   146e4:	mov	r4, r0
   146e8:	strd	r6, [sp, #8]
   146ec:	str	r8, [sp, #16]
   146f0:	str	lr, [sp, #20]
   146f4:	bl	14694 <table_get_row_length@@Base>
   146f8:	ldr	r3, [r4, #24]
   146fc:	udiv	r2, r0, r3
   14700:	mls	r0, r2, r3, r0
   14704:	cmp	r0, #0
   14708:	beq	14794 <table_add_row@@Base+0xb4>
   1470c:	mov	r0, r4
   14710:	bl	14694 <table_get_row_length@@Base>
   14714:	mov	r6, r0
   14718:	mov	r0, r4
   1471c:	bl	137d0 <table_get_column_length@@Base>
   14720:	mov	r7, r0
   14724:	mov	r1, r6
   14728:	mov	r0, r4
   1472c:	bl	146a8 <table_row_init@@Base>
   14730:	cmp	r7, #0
   14734:	ble	14758 <table_add_row@@Base+0x78>
   14738:	mov	r5, #0
   1473c:	mov	r2, r5
   14740:	mov	r1, r6
   14744:	add	r5, r5, #1
   14748:	mov	r0, r4
   1474c:	bl	13710 <table_cell_init@@Base>
   14750:	cmp	r7, r5
   14754:	bne	1473c <table_add_row@@Base+0x5c>
   14758:	mov	r0, r4
   1475c:	bl	14694 <table_get_row_length@@Base>
   14760:	mov	r1, r0
   14764:	mov	r3, #2
   14768:	mov	r0, r4
   1476c:	mvn	r2, #0
   14770:	bl	12a70 <table_notify@@Base>
   14774:	ldr	r0, [r4, #20]
   14778:	ldrd	r6, [sp, #8]
   1477c:	ldr	r8, [sp, #16]
   14780:	add	r3, r0, #1
   14784:	str	r3, [r4, #20]
   14788:	ldrd	r4, [sp]
   1478c:	add	sp, sp, #20
   14790:	pop	{pc}		; (ldr pc, [sp], #4)
   14794:	ldr	r0, [r4, #16]
   14798:	ldr	r2, [r4, #28]
   1479c:	add	r3, r3, r2
   147a0:	lsl	r1, r3, #2
   147a4:	str	r3, [r4, #28]
   147a8:	bl	11b58 <realloc@plt>
   147ac:	str	r0, [r4, #16]
   147b0:	b	1470c <table_add_row@@Base+0x2c>

000147b4 <table_row_destroy@@Base>:
   147b4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   147b8:	strd	r6, [sp, #8]
   147bc:	mov	r7, r1
   147c0:	mov	r6, r0
   147c4:	str	r8, [sp, #16]
   147c8:	str	lr, [sp, #20]
   147cc:	bl	137d0 <table_get_column_length@@Base>
   147d0:	mov	r5, r0
   147d4:	mov	r1, r7
   147d8:	mov	r0, r6
   147dc:	bl	1469c <table_get_row_ptr@@Base>
   147e0:	cmp	r5, #0
   147e4:	mov	r8, r0
   147e8:	ble	1480c <table_row_destroy@@Base+0x58>
   147ec:	mov	r4, #0
   147f0:	mov	r2, r4
   147f4:	mov	r1, r7
   147f8:	add	r4, r4, #1
   147fc:	mov	r0, r6
   14800:	bl	13730 <table_cell_destroy@@Base>
   14804:	cmp	r5, r4
   14808:	bne	147f0 <table_row_destroy@@Base+0x3c>
   1480c:	ldr	r0, [r8]
   14810:	cmp	r0, #0
   14814:	beq	14830 <table_row_destroy@@Base+0x7c>
   14818:	ldrd	r4, [sp]
   1481c:	ldrd	r6, [sp, #8]
   14820:	ldr	r8, [sp, #16]
   14824:	ldr	lr, [sp, #20]
   14828:	add	sp, sp, #24
   1482c:	b	11b40 <free@plt>
   14830:	ldrd	r4, [sp]
   14834:	ldrd	r6, [sp, #8]
   14838:	ldr	r8, [sp, #16]
   1483c:	add	sp, sp, #20
   14840:	pop	{pc}		; (ldr pc, [sp], #4)

00014844 <table_remove_row@@Base>:
   14844:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14848:	mov	r4, r0
   1484c:	mov	r5, r1
   14850:	strd	r6, [sp, #8]
   14854:	str	r8, [sp, #16]
   14858:	str	lr, [sp, #20]
   1485c:	bl	14694 <table_get_row_length@@Base>
   14860:	mov	r7, r0
   14864:	mov	r0, r4
   14868:	bl	137d0 <table_get_column_length@@Base>
   1486c:	subs	r8, r0, #0
   14870:	ble	148b8 <table_remove_row@@Base+0x74>
   14874:	mov	r6, #0
   14878:	mov	r1, r6
   1487c:	mov	r0, r4
   14880:	bl	13b5c <table_get_column_data_type@@Base>
   14884:	cmp	r0, #23
   14888:	mov	r2, r6
   1488c:	mov	r1, r5
   14890:	add	r6, r6, #1
   14894:	mov	r0, r4
   14898:	beq	148b0 <table_remove_row@@Base+0x6c>
   1489c:	bl	136ec <table_get_cell_ptr@@Base>
   148a0:	ldr	r3, [r0]
   148a4:	subs	r0, r3, #0
   148a8:	beq	148b0 <table_remove_row@@Base+0x6c>
   148ac:	bl	11b40 <free@plt>
   148b0:	cmp	r8, r6
   148b4:	bne	14878 <table_remove_row@@Base+0x34>
   148b8:	mov	r1, r5
   148bc:	mov	r0, r4
   148c0:	bl	1469c <table_get_row_ptr@@Base>
   148c4:	ldr	r0, [r0]
   148c8:	cmp	r0, #0
   148cc:	beq	148d4 <table_remove_row@@Base+0x90>
   148d0:	bl	11b40 <free@plt>
   148d4:	sub	r0, r7, #1
   148d8:	cmp	r5, r0
   148dc:	bge	14908 <table_remove_row@@Base+0xc4>
   148e0:	lsl	r3, r5, #2
   148e4:	mov	r2, r5
   148e8:	ldr	r1, [r4, #16]
   148ec:	add	r2, r2, #1
   148f0:	cmp	r2, r0
   148f4:	add	ip, r1, r3
   148f8:	add	r3, r3, #4
   148fc:	ldr	r1, [r1, r3]
   14900:	str	r1, [ip]
   14904:	bne	148e8 <table_remove_row@@Base+0xa4>
   14908:	ldr	r3, [r4, #20]
   1490c:	mov	r0, r4
   14910:	sub	r3, r3, #1
   14914:	str	r3, [r4, #20]
   14918:	bl	14694 <table_get_row_length@@Base>
   1491c:	ldr	r2, [r4, #24]
   14920:	udiv	r3, r0, r2
   14924:	mls	r0, r3, r2, r0
   14928:	cmp	r0, #0
   1492c:	beq	1495c <table_remove_row@@Base+0x118>
   14930:	mov	r0, r4
   14934:	mov	r1, r5
   14938:	mov	r3, #4
   1493c:	mvn	r2, #0
   14940:	bl	12a70 <table_notify@@Base>
   14944:	ldrd	r4, [sp]
   14948:	mov	r0, #0
   1494c:	ldrd	r6, [sp, #8]
   14950:	ldr	r8, [sp, #16]
   14954:	add	sp, sp, #20
   14958:	pop	{pc}		; (ldr pc, [sp], #4)
   1495c:	ldr	r0, [r4, #16]
   14960:	ldr	r3, [r4, #28]
   14964:	sub	r2, r3, r2
   14968:	lsl	r1, r2, #2
   1496c:	str	r2, [r4, #28]
   14970:	bl	11b58 <realloc@plt>
   14974:	str	r0, [r4, #16]
   14978:	b	14930 <table_remove_row@@Base+0xec>

0001497c <table_set_row_ptr@@Base>:
   1497c:	ldr	r2, [r2]
   14980:	ldr	r3, [r0, #16]
   14984:	str	r2, [r3, r1, lsl #2]
   14988:	bx	lr

0001498c <table_set@@Base>:
   1498c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   14990:	mov	r5, r0
   14994:	ldr	r4, [sp, #32]
   14998:	strd	r6, [sp, #8]
   1499c:	mov	r6, r2
   149a0:	mov	r7, r3
   149a4:	strd	r8, [sp, #16]
   149a8:	mov	r9, r1
   149ac:	str	sl, [sp, #24]
   149b0:	str	lr, [sp, #28]
   149b4:	bl	136ec <table_get_cell_ptr@@Base>
   149b8:	mov	r8, r0
   149bc:	mov	r1, r6
   149c0:	mov	r0, r5
   149c4:	bl	137d8 <table_get_col_ptr@@Base>
   149c8:	cmp	r4, #23
   149cc:	addls	pc, pc, r4, lsl #2
   149d0:	b	14a40 <table_set@@Base+0xb4>
   149d4:	b	14bf8 <table_set@@Base+0x26c>
   149d8:	b	14be8 <table_set@@Base+0x25c>
   149dc:	b	14bd8 <table_set@@Base+0x24c>
   149e0:	b	14bc8 <table_set@@Base+0x23c>
   149e4:	b	14bb8 <table_set@@Base+0x22c>
   149e8:	b	14b94 <table_set@@Base+0x208>
   149ec:	b	14b84 <table_set@@Base+0x1f8>
   149f0:	b	14b74 <table_set@@Base+0x1e8>
   149f4:	b	14c38 <table_set@@Base+0x2ac>
   149f8:	b	14c28 <table_set@@Base+0x29c>
   149fc:	b	14c18 <table_set@@Base+0x28c>
   14a00:	b	14c08 <table_set@@Base+0x27c>
   14a04:	b	14c74 <table_set@@Base+0x2e8>
   14a08:	b	14c64 <table_set@@Base+0x2d8>
   14a0c:	b	14a34 <table_set@@Base+0xa8>
   14a10:	b	14b64 <table_set@@Base+0x1d8>
   14a14:	b	14b40 <table_set@@Base+0x1b4>
   14a18:	b	14b30 <table_set@@Base+0x1a4>
   14a1c:	b	14b04 <table_set@@Base+0x178>
   14a20:	b	14af4 <table_set@@Base+0x168>
   14a24:	b	14ae4 <table_set@@Base+0x158>
   14a28:	b	14aac <table_set@@Base+0x120>
   14a2c:	b	14a88 <table_set@@Base+0xfc>
   14a30:	b	14a5c <table_set@@Base+0xd0>
   14a34:	ldr	r3, [r0, #4]
   14a38:	cmp	r3, #14
   14a3c:	beq	14b10 <table_set@@Base+0x184>
   14a40:	mvn	r0, #0
   14a44:	ldrd	r4, [sp]
   14a48:	ldrd	r6, [sp, #8]
   14a4c:	ldrd	r8, [sp, #16]
   14a50:	ldr	sl, [sp, #24]
   14a54:	add	sp, sp, #28
   14a58:	pop	{pc}		; (ldr pc, [sp], #4)
   14a5c:	ldr	r3, [r0, #4]
   14a60:	cmp	r3, #23
   14a64:	bne	14a40 <table_set@@Base+0xb4>
   14a68:	str	r7, [r8]
   14a6c:	mov	r0, r5
   14a70:	mov	r2, r6
   14a74:	mov	r1, r9
   14a78:	mov	r3, #1
   14a7c:	bl	12a70 <table_notify@@Base>
   14a80:	mov	r0, #0
   14a84:	b	14a44 <table_set@@Base+0xb8>
   14a88:	ldr	r3, [r0, #4]
   14a8c:	cmp	r3, #22
   14a90:	bne	14a40 <table_set@@Base+0xb4>
   14a94:	ldr	r0, [r8]
   14a98:	cmp	r0, #0
   14a9c:	beq	14cb4 <table_set@@Base+0x328>
   14aa0:	ldrb	r3, [r7]
   14aa4:	strb	r3, [r0]
   14aa8:	b	14a6c <table_set@@Base+0xe0>
   14aac:	ldr	r3, [r0, #4]
   14ab0:	cmp	r3, #21
   14ab4:	bne	14a40 <table_set@@Base+0xb4>
   14ab8:	mov	r0, r7
   14abc:	bl	11ba0 <strlen@plt>
   14ac0:	add	r1, r0, #1
   14ac4:	ldr	r0, [r8]
   14ac8:	bl	11b58 <realloc@plt>
   14acc:	cmp	r0, #0
   14ad0:	str	r0, [r8]
   14ad4:	beq	14a40 <table_set@@Base+0xb4>
   14ad8:	mov	r1, r7
   14adc:	bl	11b64 <strcpy@plt>
   14ae0:	b	14a6c <table_set@@Base+0xe0>
   14ae4:	ldr	r3, [r0, #4]
   14ae8:	cmp	r3, #20
   14aec:	bne	14a40 <table_set@@Base+0xb4>
   14af0:	b	14a94 <table_set@@Base+0x108>
   14af4:	ldr	r3, [r0, #4]
   14af8:	cmp	r3, #19
   14afc:	bne	14a40 <table_set@@Base+0xb4>
   14b00:	b	14a94 <table_set@@Base+0x108>
   14b04:	ldr	r3, [r0, #4]
   14b08:	cmp	r3, #18
   14b0c:	bne	14a40 <table_set@@Base+0xb4>
   14b10:	ldr	r0, [r8]
   14b14:	cmp	r0, #0
   14b18:	beq	14ccc <table_set@@Base+0x340>
   14b1c:	ldr	r2, [r7]
   14b20:	ldr	r3, [r7, #4]
   14b24:	str	r2, [r0]
   14b28:	str	r3, [r0, #4]
   14b2c:	b	14a6c <table_set@@Base+0xe0>
   14b30:	ldr	r3, [r0, #4]
   14b34:	cmp	r3, #17
   14b38:	bne	14a40 <table_set@@Base+0xb4>
   14b3c:	b	14b10 <table_set@@Base+0x184>
   14b40:	ldr	r3, [r0, #4]
   14b44:	cmp	r3, #16
   14b48:	bne	14a40 <table_set@@Base+0xb4>
   14b4c:	ldr	r0, [r8]
   14b50:	cmp	r0, #0
   14b54:	beq	14c84 <table_set@@Base+0x2f8>
   14b58:	ldr	r3, [r7]
   14b5c:	str	r3, [r0]
   14b60:	b	14a6c <table_set@@Base+0xe0>
   14b64:	ldr	r3, [r0, #4]
   14b68:	cmp	r3, #15
   14b6c:	bne	14a40 <table_set@@Base+0xb4>
   14b70:	b	14b10 <table_set@@Base+0x184>
   14b74:	ldr	r3, [r0, #4]
   14b78:	cmp	r3, #7
   14b7c:	beq	14b4c <table_set@@Base+0x1c0>
   14b80:	b	14a40 <table_set@@Base+0xb4>
   14b84:	ldr	r3, [r0, #4]
   14b88:	cmp	r3, #6
   14b8c:	beq	14b4c <table_set@@Base+0x1c0>
   14b90:	b	14a40 <table_set@@Base+0xb4>
   14b94:	ldr	r3, [r0, #4]
   14b98:	cmp	r3, #5
   14b9c:	bne	14a40 <table_set@@Base+0xb4>
   14ba0:	ldr	r0, [r8]
   14ba4:	cmp	r0, #0
   14ba8:	beq	14c9c <table_set@@Base+0x310>
   14bac:	ldrh	r3, [r7]
   14bb0:	strh	r3, [r0]
   14bb4:	b	14a6c <table_set@@Base+0xe0>
   14bb8:	ldr	r3, [r0, #4]
   14bbc:	cmp	r3, #4
   14bc0:	beq	14ba0 <table_set@@Base+0x214>
   14bc4:	b	14a40 <table_set@@Base+0xb4>
   14bc8:	ldr	r3, [r0, #4]
   14bcc:	cmp	r3, #3
   14bd0:	beq	14a94 <table_set@@Base+0x108>
   14bd4:	b	14a40 <table_set@@Base+0xb4>
   14bd8:	ldr	r3, [r0, #4]
   14bdc:	cmp	r3, #2
   14be0:	beq	14a94 <table_set@@Base+0x108>
   14be4:	b	14a40 <table_set@@Base+0xb4>
   14be8:	ldr	r3, [r0, #4]
   14bec:	cmp	r3, #1
   14bf0:	beq	14b4c <table_set@@Base+0x1c0>
   14bf4:	b	14a40 <table_set@@Base+0xb4>
   14bf8:	ldr	r3, [r0, #4]
   14bfc:	cmp	r3, #0
   14c00:	beq	14b4c <table_set@@Base+0x1c0>
   14c04:	b	14a40 <table_set@@Base+0xb4>
   14c08:	ldr	r3, [r0, #4]
   14c0c:	cmp	r3, #11
   14c10:	beq	14ba0 <table_set@@Base+0x214>
   14c14:	b	14a40 <table_set@@Base+0xb4>
   14c18:	ldr	r3, [r0, #4]
   14c1c:	cmp	r3, #10
   14c20:	beq	14ba0 <table_set@@Base+0x214>
   14c24:	b	14a40 <table_set@@Base+0xb4>
   14c28:	ldr	r3, [r0, #4]
   14c2c:	cmp	r3, #9
   14c30:	beq	14b10 <table_set@@Base+0x184>
   14c34:	b	14a40 <table_set@@Base+0xb4>
   14c38:	ldr	r0, [r0, #4]
   14c3c:	cmp	r0, #8
   14c40:	bne	14a40 <table_set@@Base+0xb4>
   14c44:	ldr	r3, [r8]
   14c48:	cmp	r3, #0
   14c4c:	beq	14ce4 <table_set@@Base+0x358>
   14c50:	ldr	r1, [r7]
   14c54:	ldr	r2, [r7, #4]
   14c58:	str	r1, [r3]
   14c5c:	str	r2, [r3, #4]
   14c60:	b	14a6c <table_set@@Base+0xe0>
   14c64:	ldr	r3, [r0, #4]
   14c68:	cmp	r3, #13
   14c6c:	bne	14a40 <table_set@@Base+0xb4>
   14c70:	b	14b4c <table_set@@Base+0x1c0>
   14c74:	ldr	r3, [r0, #4]
   14c78:	cmp	r3, #12
   14c7c:	bne	14a40 <table_set@@Base+0xb4>
   14c80:	b	14b4c <table_set@@Base+0x1c0>
   14c84:	mov	r0, #4
   14c88:	bl	11b7c <malloc@plt>
   14c8c:	cmp	r0, #0
   14c90:	str	r0, [r8]
   14c94:	bne	14b58 <table_set@@Base+0x1cc>
   14c98:	b	14a40 <table_set@@Base+0xb4>
   14c9c:	mov	r0, #2
   14ca0:	bl	11b7c <malloc@plt>
   14ca4:	cmp	r0, #0
   14ca8:	str	r0, [r8]
   14cac:	bne	14bac <table_set@@Base+0x220>
   14cb0:	b	14a40 <table_set@@Base+0xb4>
   14cb4:	mov	r0, #1
   14cb8:	bl	11b7c <malloc@plt>
   14cbc:	cmp	r0, #0
   14cc0:	str	r0, [r8]
   14cc4:	bne	14aa0 <table_set@@Base+0x114>
   14cc8:	b	14a40 <table_set@@Base+0xb4>
   14ccc:	mov	r0, #8
   14cd0:	bl	11b7c <malloc@plt>
   14cd4:	cmp	r0, #0
   14cd8:	str	r0, [r8]
   14cdc:	bne	14b1c <table_set@@Base+0x190>
   14ce0:	b	14a40 <table_set@@Base+0xb4>
   14ce4:	bl	11b7c <malloc@plt>
   14ce8:	cmp	r0, #0
   14cec:	mov	r3, r0
   14cf0:	str	r0, [r8]
   14cf4:	bne	14c50 <table_set@@Base+0x2c4>
   14cf8:	b	14a40 <table_set@@Base+0xb4>

00014cfc <table_set_bool@@Base>:
   14cfc:	mov	ip, #22
   14d00:	push	{lr}		; (str lr, [sp, #-4]!)
   14d04:	sub	sp, sp, #20
   14d08:	str	ip, [sp]
   14d0c:	strb	r3, [sp, #15]
   14d10:	add	r3, sp, #15
   14d14:	bl	1498c <table_set@@Base>
   14d18:	add	sp, sp, #20
   14d1c:	pop	{pc}		; (ldr pc, [sp], #4)

00014d20 <table_set_int@@Base>:
   14d20:	mov	ip, #0
   14d24:	push	{lr}		; (str lr, [sp, #-4]!)
   14d28:	sub	sp, sp, #20
   14d2c:	str	ip, [sp]
   14d30:	str	r3, [sp, #12]
   14d34:	add	r3, sp, #12
   14d38:	bl	1498c <table_set@@Base>
   14d3c:	add	sp, sp, #20
   14d40:	pop	{pc}		; (ldr pc, [sp], #4)

00014d44 <table_set_uint@@Base>:
   14d44:	mov	ip, #1
   14d48:	push	{lr}		; (str lr, [sp, #-4]!)
   14d4c:	sub	sp, sp, #20
   14d50:	str	ip, [sp]
   14d54:	str	r3, [sp, #12]
   14d58:	add	r3, sp, #12
   14d5c:	bl	1498c <table_set@@Base>
   14d60:	add	sp, sp, #20
   14d64:	pop	{pc}		; (ldr pc, [sp], #4)

00014d68 <table_set_int8@@Base>:
   14d68:	mov	ip, #2
   14d6c:	push	{lr}		; (str lr, [sp, #-4]!)
   14d70:	sub	sp, sp, #20
   14d74:	str	ip, [sp]
   14d78:	strb	r3, [sp, #15]
   14d7c:	add	r3, sp, #15
   14d80:	bl	1498c <table_set@@Base>
   14d84:	add	sp, sp, #20
   14d88:	pop	{pc}		; (ldr pc, [sp], #4)

00014d8c <table_set_uint8@@Base>:
   14d8c:	mov	ip, #3
   14d90:	push	{lr}		; (str lr, [sp, #-4]!)
   14d94:	sub	sp, sp, #20
   14d98:	str	ip, [sp]
   14d9c:	strb	r3, [sp, #15]
   14da0:	add	r3, sp, #15
   14da4:	bl	1498c <table_set@@Base>
   14da8:	add	sp, sp, #20
   14dac:	pop	{pc}		; (ldr pc, [sp], #4)

00014db0 <table_set_int16@@Base>:
   14db0:	mov	ip, #4
   14db4:	push	{lr}		; (str lr, [sp, #-4]!)
   14db8:	sub	sp, sp, #20
   14dbc:	str	ip, [sp]
   14dc0:	strh	r3, [sp, #14]
   14dc4:	add	r3, sp, #14
   14dc8:	bl	1498c <table_set@@Base>
   14dcc:	add	sp, sp, #20
   14dd0:	pop	{pc}		; (ldr pc, [sp], #4)

00014dd4 <table_set_uint16@@Base>:
   14dd4:	mov	ip, #5
   14dd8:	push	{lr}		; (str lr, [sp, #-4]!)
   14ddc:	sub	sp, sp, #20
   14de0:	str	ip, [sp]
   14de4:	strh	r3, [sp, #14]
   14de8:	add	r3, sp, #14
   14dec:	bl	1498c <table_set@@Base>
   14df0:	add	sp, sp, #20
   14df4:	pop	{pc}		; (ldr pc, [sp], #4)

00014df8 <table_set_int32@@Base>:
   14df8:	mov	ip, #6
   14dfc:	push	{lr}		; (str lr, [sp, #-4]!)
   14e00:	sub	sp, sp, #20
   14e04:	str	ip, [sp]
   14e08:	str	r3, [sp, #12]
   14e0c:	add	r3, sp, #12
   14e10:	bl	1498c <table_set@@Base>
   14e14:	add	sp, sp, #20
   14e18:	pop	{pc}		; (ldr pc, [sp], #4)

00014e1c <table_set_uint32@@Base>:
   14e1c:	mov	ip, #7
   14e20:	push	{lr}		; (str lr, [sp, #-4]!)
   14e24:	sub	sp, sp, #20
   14e28:	str	ip, [sp]
   14e2c:	str	r3, [sp, #12]
   14e30:	add	r3, sp, #12
   14e34:	bl	1498c <table_set@@Base>
   14e38:	add	sp, sp, #20
   14e3c:	pop	{pc}		; (ldr pc, [sp], #4)

00014e40 <table_set_int64@@Base>:
   14e40:	mov	ip, #8
   14e44:	push	{lr}		; (str lr, [sp, #-4]!)
   14e48:	sub	sp, sp, #12
   14e4c:	add	r3, sp, #16
   14e50:	str	ip, [sp]
   14e54:	bl	1498c <table_set@@Base>
   14e58:	add	sp, sp, #12
   14e5c:	pop	{pc}		; (ldr pc, [sp], #4)

00014e60 <table_set_uint64@@Base>:
   14e60:	mov	ip, #9
   14e64:	push	{lr}		; (str lr, [sp, #-4]!)
   14e68:	sub	sp, sp, #12
   14e6c:	add	r3, sp, #16
   14e70:	str	ip, [sp]
   14e74:	bl	1498c <table_set@@Base>
   14e78:	add	sp, sp, #12
   14e7c:	pop	{pc}		; (ldr pc, [sp], #4)

00014e80 <table_set_short@@Base>:
   14e80:	mov	ip, #10
   14e84:	push	{lr}		; (str lr, [sp, #-4]!)
   14e88:	sub	sp, sp, #20
   14e8c:	str	ip, [sp]
   14e90:	strh	r3, [sp, #14]
   14e94:	add	r3, sp, #14
   14e98:	bl	1498c <table_set@@Base>
   14e9c:	add	sp, sp, #20
   14ea0:	pop	{pc}		; (ldr pc, [sp], #4)

00014ea4 <table_set_ushort@@Base>:
   14ea4:	mov	ip, #11
   14ea8:	push	{lr}		; (str lr, [sp, #-4]!)
   14eac:	sub	sp, sp, #20
   14eb0:	str	ip, [sp]
   14eb4:	strh	r3, [sp, #14]
   14eb8:	add	r3, sp, #14
   14ebc:	bl	1498c <table_set@@Base>
   14ec0:	add	sp, sp, #20
   14ec4:	pop	{pc}		; (ldr pc, [sp], #4)

00014ec8 <table_set_long@@Base>:
   14ec8:	mov	ip, #12
   14ecc:	push	{lr}		; (str lr, [sp, #-4]!)
   14ed0:	sub	sp, sp, #20
   14ed4:	str	ip, [sp]
   14ed8:	str	r3, [sp, #12]
   14edc:	add	r3, sp, ip
   14ee0:	bl	1498c <table_set@@Base>
   14ee4:	add	sp, sp, #20
   14ee8:	pop	{pc}		; (ldr pc, [sp], #4)

00014eec <table_set_ulong@@Base>:
   14eec:	mov	ip, #13
   14ef0:	push	{lr}		; (str lr, [sp, #-4]!)
   14ef4:	sub	sp, sp, #20
   14ef8:	str	ip, [sp]
   14efc:	str	r3, [sp, #12]
   14f00:	add	r3, sp, #12
   14f04:	bl	1498c <table_set@@Base>
   14f08:	add	sp, sp, #20
   14f0c:	pop	{pc}		; (ldr pc, [sp], #4)

00014f10 <table_set_llong@@Base>:
   14f10:	mov	ip, #14
   14f14:	push	{lr}		; (str lr, [sp, #-4]!)
   14f18:	sub	sp, sp, #12
   14f1c:	add	r3, sp, #16
   14f20:	str	ip, [sp]
   14f24:	bl	1498c <table_set@@Base>
   14f28:	add	sp, sp, #12
   14f2c:	pop	{pc}		; (ldr pc, [sp], #4)

00014f30 <table_set_ullong@@Base>:
   14f30:	mov	ip, #15
   14f34:	push	{lr}		; (str lr, [sp, #-4]!)
   14f38:	sub	sp, sp, #12
   14f3c:	add	r3, sp, #16
   14f40:	str	ip, [sp]
   14f44:	bl	1498c <table_set@@Base>
   14f48:	add	sp, sp, #12
   14f4c:	pop	{pc}		; (ldr pc, [sp], #4)

00014f50 <table_set_float@@Base>:
   14f50:	mov	ip, #16
   14f54:	push	{lr}		; (str lr, [sp, #-4]!)
   14f58:	sub	sp, sp, #20
   14f5c:	add	r3, sp, #12
   14f60:	str	ip, [sp]
   14f64:	vstr	s0, [sp, #12]
   14f68:	bl	1498c <table_set@@Base>
   14f6c:	add	sp, sp, #20
   14f70:	pop	{pc}		; (ldr pc, [sp], #4)

00014f74 <table_set_double@@Base>:
   14f74:	mov	ip, #17
   14f78:	push	{lr}		; (str lr, [sp, #-4]!)
   14f7c:	sub	sp, sp, #20
   14f80:	add	r3, sp, #8
   14f84:	str	ip, [sp]
   14f88:	vstr	d0, [sp, #8]
   14f8c:	bl	1498c <table_set@@Base>
   14f90:	add	sp, sp, #20
   14f94:	pop	{pc}		; (ldr pc, [sp], #4)

00014f98 <table_set_ldouble@@Base>:
   14f98:	mov	ip, #18
   14f9c:	push	{lr}		; (str lr, [sp, #-4]!)
   14fa0:	sub	sp, sp, #20
   14fa4:	add	r3, sp, #8
   14fa8:	str	ip, [sp]
   14fac:	vstr	d0, [sp, #8]
   14fb0:	bl	1498c <table_set@@Base>
   14fb4:	add	sp, sp, #20
   14fb8:	pop	{pc}		; (ldr pc, [sp], #4)

00014fbc <table_set_string@@Base>:
   14fbc:	mov	ip, #21
   14fc0:	push	{lr}		; (str lr, [sp, #-4]!)
   14fc4:	sub	sp, sp, #12
   14fc8:	str	ip, [sp]
   14fcc:	bl	1498c <table_set@@Base>
   14fd0:	add	sp, sp, #12
   14fd4:	pop	{pc}		; (ldr pc, [sp], #4)

00014fd8 <table_set_char@@Base>:
   14fd8:	mov	ip, #19
   14fdc:	push	{lr}		; (str lr, [sp, #-4]!)
   14fe0:	sub	sp, sp, #20
   14fe4:	str	ip, [sp]
   14fe8:	strb	r3, [sp, #15]
   14fec:	add	r3, sp, #15
   14ff0:	bl	1498c <table_set@@Base>
   14ff4:	add	sp, sp, #20
   14ff8:	pop	{pc}		; (ldr pc, [sp], #4)

00014ffc <table_set_uchar@@Base>:
   14ffc:	mov	ip, #20
   15000:	push	{lr}		; (str lr, [sp, #-4]!)
   15004:	sub	sp, sp, #20
   15008:	str	ip, [sp]
   1500c:	strb	r3, [sp, #15]
   15010:	add	r3, sp, #15
   15014:	bl	1498c <table_set@@Base>
   15018:	add	sp, sp, #20
   1501c:	pop	{pc}		; (ldr pc, [sp], #4)

00015020 <table_set_ptr@@Base>:
   15020:	mov	ip, #23
   15024:	push	{lr}		; (str lr, [sp, #-4]!)
   15028:	sub	sp, sp, #12
   1502c:	str	ip, [sp]
   15030:	bl	1498c <table_set@@Base>
   15034:	add	sp, sp, #12
   15038:	pop	{pc}		; (ldr pc, [sp], #4)
   1503c:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15040:	strd	r6, [sp, #8]
   15044:	strd	r8, [sp, #16]
   15048:	strd	sl, [sp, #24]
   1504c:	str	lr, [sp, #32]
   15050:	sub	sp, sp, #36	; 0x24
   15054:	ldr	lr, [sp, #72]	; 0x48
   15058:	sub	lr, lr, r3
   1505c:	cmp	lr, #0
   15060:	str	lr, [sp, #20]
   15064:	ble	15190 <table_set_ptr@@Base+0x170>
   15068:	ldr	r5, [sp, #72]	; 0x48
   1506c:	mov	sl, r2
   15070:	mov	r6, r0
   15074:	mov	r4, r1
   15078:	add	fp, lr, #1
   1507c:	str	r3, [sp, #28]
   15080:	ldr	ip, [sp, #76]	; 0x4c
   15084:	mov	r7, r3
   15088:	add	r9, r5, r3
   1508c:	mov	r5, #0
   15090:	add	r9, r9, r9, lsr #31
   15094:	asr	r9, r9, #1
   15098:	add	r8, r9, #1
   1509c:	stm	sp, {r9, ip}
   150a0:	bl	1503c <table_set_ptr@@Base+0x1c>
   150a4:	ldr	r1, [sp, #72]	; 0x48
   150a8:	mov	r2, sl
   150ac:	mov	r3, r8
   150b0:	mov	r0, r6
   150b4:	ldr	ip, [sp, #76]	; 0x4c
   150b8:	stm	sp, {r1, ip}
   150bc:	mov	r1, r4
   150c0:	bl	1503c <table_set_ptr@@Base+0x1c>
   150c4:	mov	r1, sl
   150c8:	mov	r0, r6
   150cc:	bl	13c14 <table_get_column_compare_function@@Base>
   150d0:	str	sl, [sp, #12]
   150d4:	ldr	sl, [sp, #76]	; 0x4c
   150d8:	str	r0, [sp, #16]
   150dc:	cmp	sl, #0
   150e0:	bne	151ac <table_set_ptr@@Base+0x18c>
   150e4:	cmp	r9, r7
   150e8:	blt	1513c <table_set_ptr@@Base+0x11c>
   150ec:	ldr	r3, [sp, #72]	; 0x48
   150f0:	cmp	r3, r8
   150f4:	blt	15204 <table_set_ptr@@Base+0x1e4>
   150f8:	mov	r1, r7
   150fc:	mov	r0, r6
   15100:	ldr	r2, [sp, #12]
   15104:	bl	144c8 <table_get@@Base>
   15108:	mov	r3, r0
   1510c:	mov	r1, r8
   15110:	ldr	r2, [sp, #12]
   15114:	mov	r0, r6
   15118:	str	r3, [sp, #24]
   1511c:	bl	144c8 <table_get@@Base>
   15120:	ldr	r3, [sp, #24]
   15124:	mov	r1, r0
   15128:	mov	r0, r3
   1512c:	ldr	r3, [sp, #16]
   15130:	blx	r3
   15134:	cmp	r0, #0
   15138:	blt	15204 <table_set_ptr@@Base+0x1e4>
   1513c:	mov	r1, r8
   15140:	mov	r0, r6
   15144:	bl	1469c <table_get_row_ptr@@Base>
   15148:	ldr	r3, [r0]
   1514c:	add	r8, r8, #1
   15150:	str	r3, [r4, r5, lsl #2]
   15154:	add	r5, r5, #1
   15158:	cmp	r5, fp
   1515c:	bne	150dc <table_set_ptr@@Base+0xbc>
   15160:	ldr	r3, [sp, #20]
   15164:	ldr	r5, [sp, #28]
   15168:	add	r7, r5, #1
   1516c:	add	r7, r7, r3
   15170:	mov	r2, r4
   15174:	mov	r1, r5
   15178:	mov	r0, r6
   1517c:	add	r5, r5, #1
   15180:	bl	1497c <table_set_row_ptr@@Base>
   15184:	cmp	r5, r7
   15188:	add	r4, r4, #4
   1518c:	bne	15170 <table_set_ptr@@Base+0x150>
   15190:	add	sp, sp, #36	; 0x24
   15194:	ldrd	r4, [sp]
   15198:	ldrd	r6, [sp, #8]
   1519c:	ldrd	r8, [sp, #16]
   151a0:	ldrd	sl, [sp, #24]
   151a4:	add	sp, sp, #32
   151a8:	pop	{pc}		; (ldr pc, [sp], #4)
   151ac:	cmp	r9, r7
   151b0:	blt	1513c <table_set_ptr@@Base+0x11c>
   151b4:	ldr	r3, [sp, #72]	; 0x48
   151b8:	cmp	r3, r8
   151bc:	blt	15204 <table_set_ptr@@Base+0x1e4>
   151c0:	mov	r1, r7
   151c4:	mov	r0, r6
   151c8:	ldr	r2, [sp, #12]
   151cc:	bl	144c8 <table_get@@Base>
   151d0:	mov	r3, r0
   151d4:	mov	r1, r8
   151d8:	ldr	r2, [sp, #12]
   151dc:	mov	r0, r6
   151e0:	str	r3, [sp, #24]
   151e4:	bl	144c8 <table_get@@Base>
   151e8:	ldr	r3, [sp, #24]
   151ec:	mov	r1, r0
   151f0:	mov	r0, r3
   151f4:	ldr	r3, [sp, #16]
   151f8:	blx	r3
   151fc:	cmp	r0, #0
   15200:	ble	1513c <table_set_ptr@@Base+0x11c>
   15204:	mov	r1, r7
   15208:	mov	r0, r6
   1520c:	bl	1469c <table_get_row_ptr@@Base>
   15210:	ldr	r3, [r0]
   15214:	add	r7, r7, #1
   15218:	str	r3, [r4, r5, lsl #2]
   1521c:	b	15154 <table_set_ptr@@Base+0x134>

00015220 <table_column_sort@@Base>:
   15220:	cmp	r3, #0
   15224:	strd	r4, [sp, #-36]!	; 0xffffffdc
   15228:	strd	r6, [sp, #8]
   1522c:	strd	r8, [sp, #16]
   15230:	strd	sl, [sp, #24]
   15234:	mov	fp, r0
   15238:	str	lr, [sp, #32]
   1523c:	sub	sp, sp, #44	; 0x2c
   15240:	str	r2, [sp, #24]
   15244:	str	r3, [sp, #32]
   15248:	str	r1, [sp, #36]	; 0x24
   1524c:	ble	1541c <table_column_sort@@Base+0x1fc>
   15250:	ldr	r3, [sp, #36]	; 0x24
   15254:	str	r3, [sp, #16]
   15258:	mov	r3, #0
   1525c:	str	r3, [sp, #8]
   15260:	b	152c8 <table_column_sort@@Base+0xa8>
   15264:	ldr	r3, [sp, #36]	; 0x24
   15268:	mov	r1, #4
   1526c:	ldr	r6, [r3]
   15270:	ldr	r3, [sp, #24]
   15274:	ldr	r5, [r3]
   15278:	bl	11b1c <calloc@plt>
   1527c:	mov	r4, r0
   15280:	sub	r0, r8, #1
   15284:	mov	r2, r6
   15288:	mov	r1, r4
   1528c:	mov	r3, r7
   15290:	stm	sp, {r0, r5}
   15294:	mov	r0, fp
   15298:	bl	1503c <table_set_ptr@@Base+0x1c>
   1529c:	mov	r0, r4
   152a0:	bl	11b40 <free@plt>
   152a4:	ldr	r3, [sp, #8]
   152a8:	ldr	r2, [sp, #16]
   152ac:	add	r3, r3, #1
   152b0:	add	r2, r2, #4
   152b4:	str	r3, [sp, #8]
   152b8:	str	r2, [sp, #16]
   152bc:	ldr	r2, [sp, #32]
   152c0:	cmp	r2, r3
   152c4:	beq	1541c <table_column_sort@@Base+0x1fc>
   152c8:	mov	r0, fp
   152cc:	bl	14694 <table_get_row_length@@Base>
   152d0:	ldr	r7, [sp, #8]
   152d4:	mov	r8, r0
   152d8:	str	r0, [sp, #20]
   152dc:	cmp	r7, #0
   152e0:	beq	15264 <table_column_sort@@Base+0x44>
   152e4:	ldr	r3, [sp, #16]
   152e8:	mov	r0, fp
   152ec:	ldr	r1, [r3, #-4]
   152f0:	bl	13c14 <table_get_column_compare_function@@Base>
   152f4:	ldr	r3, [sp, #20]
   152f8:	mov	r8, r0
   152fc:	cmp	r3, #0
   15300:	ble	152a4 <table_column_sort@@Base+0x84>
   15304:	mvn	r2, #0
   15308:	mov	r6, #0
   1530c:	add	r3, r3, r2
   15310:	mov	r9, r2
   15314:	str	r2, [sp, #12]
   15318:	str	r3, [sp, #28]
   1531c:	b	153a0 <table_column_sort@@Base+0x180>
   15320:	cmn	r9, #1
   15324:	beq	15390 <table_column_sort@@Base+0x170>
   15328:	ldr	r3, [sp, #12]
   1532c:	cmp	r3, r6
   15330:	beq	15404 <table_column_sort@@Base+0x1e4>
   15334:	ldr	r2, [sp, #8]
   15338:	mov	r1, #4
   1533c:	ldr	r3, [sp, #16]
   15340:	ldr	sl, [sp, #12]
   15344:	ldr	r7, [r3]
   15348:	ldr	r3, [sp, #24]
   1534c:	sub	r0, sl, r9
   15350:	add	r0, r0, #1
   15354:	ldr	r5, [r3, r2, lsl #2]
   15358:	bl	11b1c <calloc@plt>
   1535c:	mvn	ip, #0
   15360:	mov	r4, r0
   15364:	str	sl, [sp]
   15368:	mov	r3, r9
   1536c:	mov	r1, r0
   15370:	mov	r2, r7
   15374:	mov	r0, fp
   15378:	str	r5, [sp, #4]
   1537c:	mov	r9, ip
   15380:	str	ip, [sp, #12]
   15384:	bl	1503c <table_set_ptr@@Base+0x1c>
   15388:	mov	r0, r4
   1538c:	bl	11b40 <free@plt>
   15390:	ldr	r3, [sp, #20]
   15394:	add	r6, r6, #1
   15398:	cmp	r3, r6
   1539c:	beq	152a4 <table_column_sort@@Base+0x84>
   153a0:	cmp	r6, #0
   153a4:	beq	15320 <table_column_sort@@Base+0x100>
   153a8:	ldr	r3, [sp, #8]
   153ac:	sub	r7, r6, #1
   153b0:	ldr	r4, [sp, #16]
   153b4:	sub	r5, r3, #1
   153b8:	ldr	r2, [r4, #-4]!
   153bc:	mov	r1, r6
   153c0:	mov	r0, fp
   153c4:	bl	144c8 <table_get@@Base>
   153c8:	mov	sl, r0
   153cc:	mov	r1, r7
   153d0:	mov	r0, fp
   153d4:	sub	r5, r5, #1
   153d8:	ldr	r2, [r4]
   153dc:	bl	144c8 <table_get@@Base>
   153e0:	mov	r1, r0
   153e4:	mov	r0, sl
   153e8:	blx	r8
   153ec:	cmp	r0, #0
   153f0:	bne	15320 <table_column_sort@@Base+0x100>
   153f4:	cmn	r5, #1
   153f8:	bne	153b8 <table_column_sort@@Base+0x198>
   153fc:	cmn	r9, #1
   15400:	moveq	r9, r7
   15404:	ldr	r3, [sp, #28]
   15408:	cmp	r3, r6
   1540c:	strne	r6, [sp, #12]
   15410:	bne	15390 <table_column_sort@@Base+0x170>
   15414:	str	r3, [sp, #12]
   15418:	b	15334 <table_column_sort@@Base+0x114>
   1541c:	mvn	r2, #0
   15420:	mov	r0, fp
   15424:	mov	r1, r2
   15428:	mov	r3, #32
   1542c:	add	sp, sp, #44	; 0x2c
   15430:	ldrd	r4, [sp]
   15434:	ldrd	r6, [sp, #8]
   15438:	ldrd	r8, [sp, #16]
   1543c:	ldrd	sl, [sp, #24]
   15440:	ldr	lr, [sp, #32]
   15444:	add	sp, sp, #36	; 0x24
   15448:	b	12a70 <table_notify@@Base>

0001544c <__libc_csu_init@@Base>:
   1544c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   15450:	mov	r7, r0
   15454:	ldr	r6, [pc, #72]	; 154a4 <__libc_csu_init@@Base+0x58>
   15458:	ldr	r5, [pc, #72]	; 154a8 <__libc_csu_init@@Base+0x5c>
   1545c:	add	r6, pc, r6
   15460:	add	r5, pc, r5
   15464:	sub	r6, r6, r5
   15468:	mov	r8, r1
   1546c:	mov	r9, r2
   15470:	bl	11afc <calloc@plt-0x20>
   15474:	asrs	r6, r6, #2
   15478:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1547c:	mov	r4, #0
   15480:	add	r4, r4, #1
   15484:	ldr	r3, [r5], #4
   15488:	mov	r2, r9
   1548c:	mov	r1, r8
   15490:	mov	r0, r7
   15494:	blx	r3
   15498:	cmp	r6, r4
   1549c:	bne	15480 <__libc_csu_init@@Base+0x34>
   154a0:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   154a4:			; <UNDEFINED> instruction: 0x00010ab0
   154a8:	andeq	r0, r1, r8, lsr #21

000154ac <__libc_csu_fini@@Base>:
   154ac:	bx	lr

Disassembly of section .fini:

000154b0 <.fini>:
   154b0:	push	{r3, lr}
   154b4:	pop	{r3, pc}
