# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../riscv.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \
"../../../../riscv.srcs/sources_1/new/data_BRAM.v" \
"../../../../riscv.srcs/sources_1/new/instruction_test.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/memory.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_alu.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_core.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_csr.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_csr_regfile.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_decode.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_decoder.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_divider.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_exec.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_fetch.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_issue.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_lsu.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_mmu.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_multiplier.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_pipe_ctrl.v" \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/riscv_regfile.v" \
"../../../../riscv.srcs/sources_1/new/top_instruction_reader.v" \
"../../../../riscv.srcs/sources_1/new/uart.v" \

sv xil_defaultlib  \
"F:/projects/RISCV/RISCV/RISCV/RISCV_18DEC/RISCV.srcs/sources_1/new/DataHazard.sv" \

verilog xil_defaultlib  \
"../../../../riscv.srcs/sim_1/new/tb_.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
