// Seed: 2240686291
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  id_3(
      -1 == 1
  );
  wire id_4;
  assign id_1 = 1'b0;
  assign id_1 = -1;
  assign module_1.type_2 = 0;
  wire id_5, id_6, id_7;
  wand id_8, id_9;
  wire id_10;
  id_11(
      .id_0(1'h0), .id_1(id_9 - 1'd0)
  );
  always id_6 = id_7;
  wire id_12;
endmodule
module module_1 (
    input supply1 id_0,
    output supply0 id_1,
    input wire id_2,
    input tri id_3,
    output tri id_4,
    input supply1 id_5,
    input tri0 id_6,
    input wor id_7,
    output uwire id_8,
    output wand id_9
);
  wire id_11 = id_7;
  wire id_12;
  assign id_9 = id_7;
  module_0 modCall_1 (
      id_12,
      id_12
  );
  wire id_13;
  wire id_14, id_15, id_16, id_17;
endmodule
