// Seed: 2775208205
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply0 id_2,
    input tri0 id_3,
    input supply1 id_4,
    input wor id_5,
    output supply1 id_6
);
  parameter id_8 = -1;
endmodule
module module_1 #(
    parameter id_1  = 32'd54,
    parameter id_24 = 32'd50
) (
    input wire id_0,
    output tri _id_1,
    output uwire id_2,
    output tri1 id_3,
    output tri0 id_4,
    input uwire id_5,
    input supply0 id_6,
    input tri id_7,
    input wor id_8,
    output wire id_9,
    output tri id_10,
    output tri1 id_11,
    output tri1 id_12,
    output wand id_13,
    input supply0 id_14,
    output uwire id_15,
    input supply1 id_16,
    input tri1 id_17,
    output supply0 id_18,
    input tri0 id_19
    , _id_24,
    input uwire id_20,
    input wor id_21,
    output wor id_22
);
  bit id_25;
  ;
  assign id_2 = -1 ? 1 : id_16;
  logic id_26;
  logic [id_24 : id_1] id_27 = id_27;
  always id_25 <= -1;
  assign id_24 = id_8;
  wire id_28;
  module_0 modCall_1 (
      id_21,
      id_17,
      id_6,
      id_7,
      id_20,
      id_7,
      id_12
  );
endmodule
