
Efinix FPGA Placement and Routing.
Version: 2022.1.226.1.9 
Compiled: Sep 16 2022.

Copyright (C) 2013 - 2022 Efinix Inc. All rights reserved.


The Tool Is Based on VPR of University of Toronto,
a free open source code under MIT license.


Running Placement and Routing for Family "Trion", Device "T8Q144" ...

***** Beginning stage netlist pre-processing ... *****
Successfully Read in Verific binary Netlist dump file "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/TrionT8_KIT.vdb".
***** Beginning VDB Netlist Checker ... *****
VDB Netlist Checker took 0.0132359 seconds.
	VDB Netlist Checker took 0.015625 seconds (approximately) in total CPU time.
VDB Netlist Checker virtual memory usage: begin = 12.512 MB, end = 12.532 MB, delta = 0.02 MB
	VDB Netlist Checker peak virtual memory usage = 51.656 MB
VDB Netlist Checker resident set memory usage: begin = 22.652 MB, end = 22.876 MB, delta = 0.224 MB
	VDB Netlist Checker peak resident set memory usage = 60.032 MB
***** Ending VDB Netlist Checker ... *****
Reading core interface constraints from 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.interface.csv'.
Successfully processed interface constraints file "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.interface.csv".
Found 0 constant generator nets.
Pass 0: Swept away 0 nets with no fanout.
logical_block #0(quartz_clk) has no fanout.
Removing input.
logical_block #6(FT_PWR_n) has no fanout.
Removing input.
Pass 0: Swept away 2 blocks with no fanout.
Pass 1: Swept away 0 nets with no fanout.
Pass 1: Swept away 0 blocks with no fanout.
Swept away 0 nets and 2 blocks in total.
Removed 0 LUT buffers.
Sweeped away 2 nodes.
Successfully created VPR logical netlist from Verific binary DataBase file "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/TrionT8_KIT.vdb".
Netlist pre-processing took 0.0346167 seconds.
	Netlist pre-processing took 0.03125 seconds (approximately) in total CPU time.
Netlist pre-processing virtual memory usage: begin = 11.048 MB, end = 14.056 MB, delta = 3.008 MB
	Netlist pre-processing peak virtual memory usage = 51.656 MB
Netlist pre-processing resident set memory usage: begin = 21.116 MB, end = 24.448 MB, delta = 3.332 MB
	Netlist pre-processing peak resident set memory usage = 60.032 MB
***** Ending stage netlist pre-processing *****

***** Beginning stage pre-packing ... *****
***** Ending stage pre-packing *****

***** Beginning stage packing ... *****
Generate proto netlist for file "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/work_pnr\TrionT8_KIT.net_proto" took 0.001 seconds
Creating IO constraints file 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/work_pnr\TrionT8_KIT.io_place'
Packing took 0.0070481 seconds.
	Packing took 0.015625 seconds (approximately) in total CPU time.
Packing virtual memory usage: begin = 20.116 MB, end = 20.392 MB, delta = 0.276 MB
	Packing peak virtual memory usage = 51.656 MB
Packing resident set memory usage: begin = 30.72 MB, end = 31.192 MB, delta = 0.472 MB
	Packing peak resident set memory usage = 60.032 MB
***** Ending stage packing *****

***** Beginning stage packed netlist loading ... *****
Read proto netlist file D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/work_pnr\TrionT8_KIT.net_proto
Read proto netlist for file "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/work_pnr\TrionT8_KIT.net_proto" took 0 seconds
Setup net and block data structure took 0.024 seconds
Packed netlist loading took 0.0485194 seconds.
	Packed netlist loading took 0.015625 seconds (approximately) in total CPU time.
Packed netlist loading virtual memory usage: begin = 20.392 MB, end = 29.1 MB, delta = 8.708 MB
	Packed netlist loading peak virtual memory usage = 68.244 MB
Packed netlist loading resident set memory usage: begin = 31.2 MB, end = 39.736 MB, delta = 8.536 MB
	Packed netlist loading peak resident set memory usage = 78.788 MB
***** Ending stage packed netlist loading *****

***** Beginning stage pre-placement ... *****

***** Ending stage pre-placement *****

WARNING(1): [SDC line 3] Specified get_ports name or regular expression "quartz_clk" does not correspond to any ports.
WARNING(2): [SDC line 3] Clock(s) not specified.
Unable to create clock due to warning found

SDC file 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/prj_file/timing_constraint.sdc' blank or does not contain valid constraint or not found.
Using default timing constraint of 1 ns.

SDC file 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/prj_file/timing_constraint.sdc' parsed successfully.
1 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.

***** Beginning stage initial placement ... *****
Reading core interface constraints from 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.interface.csv'.
Successfully processed interface constraints file "D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.interface.csv".
Writing IO placement constraints to 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow\TrionT8_KIT.interface.io'.

Reading placement constraints from 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow\TrionT8_KIT.interface.io'.

Reading placement constraints from 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/work_pnr\TrionT8_KIT.io_place'.
***** Ending stage initial placement *****

***** Beginning stage placement ... *****
Create D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow\TrionT8_KIT_after_qp.qdelay
NumRegions 1
Starting Global Placer with 4 threads ...

 ----------     -------  --------------     -------
  Iteration       WHPWL Worst Slack (ps) Convergence
 ----------     -------  --------------     -------
          1       21285           -9933         2.2%
          2       18456           -9933         4.1%
          3       14856          -10854         7.2%
          4       14698          -11105         9.7%
          5       16448          -11105        12.4%
          6       17859          -10887        16.5%
          7       21091          -11980        22.9%
          8       21762          -13018        33.5%
          9       15867          -11755        41.0%
         10       16771          -12090        48.8%
         11       18026          -13467        52.7%
         12       17542          -14110        54.0%
         13       20251          -14236        58.9%
         14       19728          -14743        60.5%
         15       21690          -15876        62.3%
         16       22100          -15439        64.0%
         17       60648          -14703        65.3%
         18       33495          -15913        65.7%
         19       24182          -15444        68.0%
         20       33203          -15566        76.5%
         21       24299          -15832        76.5%
         22       30817          -15814        76.5%
         23       22855          -16050        76.5%
         24       29842          -15810        76.5%
         25       21875          -16345        76.5%
         26       28832          -15461        77.3%
         27       24136          -15411        77.3%
         28       28876          -15461        77.3%
         29       21643          -16027        77.3%
         30       26070          -16198        77.3%
         31       24553          -16512        77.3%
         32       25959          -15877        77.3%
         33       25071          -16421        77.6%
         34       26325          -16052        80.3%
         35       25364          -15842        80.3%
         36       25176          -16265        80.3%
         37       26185          -16277        80.3%
         38       24309          -16266        80.3%
         39       24238          -16277        82.7%
         40       23979          -16281        82.7%
         41       26321          -16053        83.9%
Starting Annealer

 ----------     -------  --------------     -------
  Iteration       WHPWL  Delay Max (ps)     R Limit
 ----------     -------  --------------     -------
          0       21643           17914        30.0
          1        9542           18154        30.0
          2        9287           17548        30.0
          3        7615           16097        30.0
          4        7025           16371        30.0
          5        6522           15944        30.0
          6        6462           15893        30.0
          7        6226           16853        30.0
          8        6085           16546        30.0
          9        5920           15809        30.0
         10        5829           15673        30.0
         11        5716           15557        30.0
         12        5668           15412        30.0
         13        5550           15132        30.0
         14        5519           15132        30.0
         15        5425           15132        30.0
         16        5411           15132        29.4
         17        5313           14883        29.0
         18        5363           14887        28.3
         19        5219           14663        27.6
         20        5210           14496        26.6
         21        5120           14520        25.6
         22        4991           14795        24.5
         23        5013           14835        23.3
         24        4936           15119        22.1
         25        4933           15107        20.9
         26        4887           14594        19.8
         27        4853           14594        18.6
         28        4823           14864        17.5
         29        4818           14747        16.4
         30        4779           14691        15.4
         31        4701           14502        14.5
         32        4608           14330        13.2
Generate D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow\TrionT8_KIT_after_qp.qdelay
Placement successful: 694 cells are placed
Peak congestion smeared over 1/4 of the chip is 0.0759999 at 18,0
Congestion-weighted HPWL per net: 4.05521

Reading placement constraints from 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.qplace'.
Finished Realigning Types (180 blocks needed type change)

Completed placement consistency check successfully.
Successfully created FPGA place file 'D:/Cloud/GitHub/CMD3_KIT/Software/TrionT8_KIT/outflow/TrionT8_KIT.place'
Placement took 2.97771 seconds.
	Placement took 2.82812 seconds (approximately) in total CPU time.
Placement virtual memory usage: begin = 29.1 MB, end = 43.74 MB, delta = 14.64 MB
	Placement peak virtual memory usage = 114.5 MB
Placement resident set memory usage: begin = 39.748 MB, end = 50.716 MB, delta = 10.968 MB
	Placement peak resident set memory usage = 120.636 MB
***** Ending stage placement *****

