#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Sat Aug 14 21:13:24 2021
# Process ID: 2932
# Current directory: C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent760 C:\Users\admin\VIVADO project\signed_multiplication_using_booth_algorithm\signed_multiplication_using_booth_algorithm.xpr
# Log file: C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/vivado.log
# Journal file: C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
"xvlog -m64 --relax -prj bsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sources_1/new/controlpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrg
INFO: [VRFC 10-311] analyzing module shiftrg1
INFO: [VRFC 10-311] analyzing module pipo1
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module controlpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsm_test
INFO: [VRFC 10-2458] undeclared symbol q, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol q1, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldm, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldq, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol lda, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol rs, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ac, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol clra, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2512b0b963f4f49b5e0931727edab38 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bsm_test_behav xil_defaultlib.bsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipo1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.shiftrg
Compiling module xil_defaultlib.shiftrg1
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controlpath
Compiling module xil_defaultlib.bsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bsm_test_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 14 21:15:06 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "bsm_test_behav -key {Behavioral:sim_1:Functional:bsm_test} -tclbatch {bsm_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source bsm_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 xxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx x x x
                   5 xxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx x x 0
                  15 xxxxxxxx00001001 xxxxxxxx 00001001 xxxxxxxx 1 x 0
                  25 0000000000001001 00000000 00001001 11111010 1 0 0
                  35 0000000000000100 00000000 00000100 11111010 0 1 0
                  45 0000011000000100 00000110 00000100 11111010 0 1 0
                  55 0000001100000010 00000011 00000010 11111010 0 0 0
                  65 1111110100000010 11111101 00000010 11111010 0 0 0
                  75 1111111010000001 11111110 10000001 11111010 1 0 0
                  85 1111111101000000 11111111 01000000 11111010 0 1 0
                  95 0000010101000000 00000101 01000000 11111010 0 1 0
                 105 0000001010100000 00000010 10100000 11111010 0 0 0
                 115 1111110010100000 11111100 10100000 11111010 0 0 0
                 125 1111111001010000 11111110 01010000 11111010 0 0 0
                 135 1111111100101000 11111111 00101000 11111010 0 0 0
                 145 1111111110010100 11111111 10010100 11111010 0 0 0
                 155 1111111111001010 11111111 11001010 11111010 0 0 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bsm_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 912.559 ; gain = 10.652
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [USF-XSim-27] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'bsm_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
"xvlog -m64 --relax -prj bsm_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sources_1/new/controlpath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftrg
INFO: [VRFC 10-311] analyzing module shiftrg1
INFO: [VRFC 10-311] analyzing module pipo1
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-311] analyzing module regs
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-311] analyzing module controlpath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bsm_test
INFO: [VRFC 10-2458] undeclared symbol q, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol q1, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol dc, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldm, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ldq, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol lda, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol rs, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol ac, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol t, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2458] undeclared symbol clra, assumed default net type wire [C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.srcs/sim_1/new/bsm_test.v:28]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
Vivado Simulator 2015.4
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.4/bin/unwrapped/win64.o/xelab.exe -wto a2512b0b963f4f49b5e0931727edab38 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot bsm_test_behav xil_defaultlib.bsm_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pipo1
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.shiftrg
Compiling module xil_defaultlib.shiftrg1
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.regs
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.controlpath
Compiling module xil_defaultlib.bsm_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot bsm_test_behav

****** Webtalk v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/admin/VIVADO -notrace
couldn't read file "C:/Users/admin/VIVADO": permission denied
INFO: [Common 17-206] Exiting Webtalk at Sat Aug 14 21:18:51 2021...
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/admin/VIVADO project/signed_multiplication_using_booth_algorithm/signed_multiplication_using_booth_algorithm.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "bsm_test_behav -key {Behavioral:sim_1:Functional:bsm_test} -tclbatch {bsm_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2015.4
Time resolution is 1 ps
source bsm_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
                   0 xxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx x x x
                   5 xxxxxxxxxxxxxxxx xxxxxxxx xxxxxxxx xxxxxxxx x x 0
                  15 xxxxxxxx00001001 xxxxxxxx 00001001 xxxxxxxx 1 x 0
                  25 0000000000001001 00000000 00001001 11110110 1 0 0
                  35 0000000000000100 00000000 00000100 11110110 0 1 0
                  45 0000101000000100 00001010 00000100 11110110 0 1 0
                  55 1000010100000010 10000101 00000010 11110110 0 0 0
                  65 0111101100000010 01111011 00000010 11110110 0 0 0
                  75 1011110110000001 10111101 10000001 11110110 1 0 0
                  85 1101111011000000 11011110 11000000 11110110 0 1 0
                  95 1110100011000000 11101000 11000000 11110110 0 1 0
                 105 1111010001100000 11110100 01100000 11110110 0 0 0
                 115 1110101001100000 11101010 01100000 11110110 0 0 0
                 125 1111010100110000 11110101 00110000 11110110 0 0 0
                 135 0111101010011000 01111010 10011000 11110110 0 0 0
                 145 1011110101001100 10111101 01001100 11110110 0 0 0
                 155 1101111010100110 11011110 10100110 11110110 0 0 1
INFO: [USF-XSim-96] XSim completed. Design snapshot 'bsm_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 916.266 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Aug 14 21:22:54 2021...
