tpu_pwm_write	,	F_1
ENOMEM	,	V_51
pwmchip_add	,	F_39
"cannot get clock\n"	,	L_10
of_pwm_n_cells	,	V_70
tpu_pwm_set_pin	,	F_3
spin_lock_init	,	F_32
TPU_TMDRn	,	V_36
reg_nr	,	V_3
channel	,	V_8
dev_info	,	F_40
"rate %u, prescaler %u, period %u, duty %u\n"	,	L_8
dev	,	V_14
lock	,	V_27
tpu_pwm_set_polarity	,	F_27
state	,	V_11
id	,	V_72
TPU_TSTR	,	V_28
tpu_pwm_timer_stop	,	F_13
tpu_device	,	V_46
ARRAY_SIZE	,	F_25
prescaler	,	V_35
timer_on	,	V_30
period	,	V_41
clk	,	V_31
TPU_TIOR_IOA_0_SET	,	V_22
hwpwm	,	V_47
pm_runtime_put	,	F_15
"%u: configuring pin as %s\n"	,	L_4
tpu_pwm_timer_start	,	F_9
npwm	,	V_71
TPU_PIN_PWM	,	V_21
PWM_POLARITY_NORMAL	,	V_52
NSEC_PER_SEC	,	V_58
TPU_TIOR_IOA_0	,	V_20
"%u: TGRA 0x%04x TGRB 0x%04x\n"	,	L_6
GFP_KERNEL	,	V_50
TPU_TIOR_IOA_1	,	V_19
TPU_TCR_CCLR_TGRB	,	V_33
kfree	,	F_22
pwm	,	V_2
TPU_TGRAn	,	V_38
flags	,	V_26
"%u: TGRA 0x%04x\n"	,	L_9
test_bit	,	F_26
tpu_probe	,	F_30
"TPU PWM %d registered\n"	,	L_12
TPU_PIN_INACTIVE	,	V_15
pwm_chip	,	V_42
pm_runtime_disable	,	F_45
u16	,	T_1
ENOTSUPP	,	V_59
clk_prepare_enable	,	F_11
prescalers	,	V_55
TPU_TIOR_IOA_1_CLR	,	V_23
to_tpu_device	,	F_17
iowrite16	,	F_2
"inactive"	,	L_1
TPU_PIN_ACTIVE	,	V_24
chip	,	V_43
devm_ioremap_resource	,	F_34
of_pwm_xlate_with_flags	,	V_69
PWM_POLARITY_INVERSED	,	V_18
pwm_polarity	,	V_61
pm_runtime_get_sync	,	F_10
EINVAL	,	V_49
TPU_TCRn	,	V_32
pwm_set_chip_data	,	F_19
TPU_CHANNEL_OFFSET	,	V_7
tpu_pwm_device	,	V_1
tpu	,	V_6
TPU_TCR_CKEG_RISING	,	V_34
TPU_CHANNEL_MAX	,	V_48
platform_device	,	V_62
tpu_pwm_config	,	F_23
__iomem	,	T_2
dev_dbg	,	F_4
pdev	,	V_13
ioread16	,	F_7
duty_only	,	V_56
u32	,	T_3
tpu_pwm_enable	,	F_28
tpu_pin_state	,	V_10
polarity	,	V_17
ret	,	V_29
res	,	V_64
TPU_TGRBn	,	V_40
resource	,	V_63
tpu_pwm_request	,	F_16
pwm_get_chip_data	,	F_21
_pwm	,	V_45
PTR_ERR	,	F_36
clk_get_rate	,	F_24
spin_unlock_irqrestore	,	F_8
ops	,	V_66
spin_lock_irqsave	,	F_6
PWMF_ENABLED	,	V_60
platform_get_resource	,	F_33
tpu_pwm_free	,	F_20
TPU_CHANNEL_SIZE	,	V_9
platform_set_drvdata	,	F_38
devm_kzalloc	,	F_31
pwm_device	,	V_44
platform_get_drvdata	,	F_43
period_ns	,	V_54
"cannot enable clock\n"	,	L_5
"failed to register PWM chip\n"	,	L_11
states	,	V_12
dev_err	,	F_12
"active"	,	L_3
TPU_TIORn	,	V_16
kzalloc	,	F_18
tpu_remove	,	F_42
"PWM"	,	L_2
IORESOURCE_MEM	,	V_65
value	,	V_4
pm_runtime_enable	,	F_41
devm_clk_get	,	F_37
tpu_pwm_ops	,	V_67
clk_rate	,	V_57
start	,	V_25
clk_disable_unprepare	,	F_14
tpu_pwm_disable	,	F_29
tpu_pwm_start_stop	,	F_5
"clock rate mismatch\n"	,	L_7
duty	,	V_39
TPU_TMDR_MD_PWM	,	V_37
pwmchip_remove	,	F_44
of_xlate	,	V_68
base	,	V_5
duty_ns	,	V_53
IS_ERR	,	F_35
