# Reading pref.tcl
# //  Questa Intel Starter FPGA Edition-64
# //  Version 2023.3 win64 Jul 17 2023
# //
# //  Copyright 1991-2023 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# do comparator_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Questa Intel Starter FPGA Edition-64 vmap 2023.3 Lib Mapping Utility 2023.07 Jul 17 2023
# vmap work rtl_work 
# Copying d:/quartus/questa_fse/win64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/comparator/RTL {D:/FPGA/comparator/RTL/comparator.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:17:38 on Oct 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/comparator/RTL" D:/FPGA/comparator/RTL/comparator.v 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 16:17:38 on Oct 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+D:/FPGA/comparator/Quartus_prj/../Sim {D:/FPGA/comparator/Quartus_prj/../Sim/tb_comparator.v}
# Questa Intel Starter FPGA Edition-64 vlog 2023.3 Compiler 2023.07 Jul 17 2023
# Start time: 16:17:38 on Oct 19,2024
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+D:/FPGA/comparator/Quartus_prj/../Sim" D:/FPGA/comparator/Quartus_prj/../Sim/tb_comparator.v 
# -- Compiling module tb_comparator
# 
# Top level modules:
# 	tb_comparator
# End time: 16:17:39 on Oct 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  tb_comparator
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" tb_comparator 
# Start time: 16:17:39 on Oct 19,2024
# ** Note: (vsim-3812) Design is being optimized...
# ** Warning: (vopt-10587) Some optimizations are turned off because the +acc switch is in effect. This will cause your simulation to run slowly. Please use -access/-debug to maintain needed visibility.
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=0, Warnings=1.
# Loading work.tb_comparator(fast)
# Loading work.comparator(fast)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# @time   0 ns: a=0 b=0 less=1 great=1 equal=0
# @time  10 ns: a=0 b=1 less=0 great=1 equal=1
# @time  20 ns: a=1 b=1 less=1 great=1 equal=0
# @time  40 ns: a=1 b=0 less=1 great=0 equal=1
# @time  50 ns: a=1 b=1 less=1 great=1 equal=0
# @time  60 ns: a=0 b=1 less=0 great=1 equal=1
# @time  70 ns: a=1 b=0 less=1 great=0 equal=1
# @time 100 ns: a=1 b=1 less=1 great=1 equal=0
# @time 110 ns: a=0 b=1 less=0 great=1 equal=1
# @time 120 ns: a=0 b=0 less=1 great=1 equal=0
# @time 130 ns: a=0 b=1 less=0 great=1 equal=1
# @time 150 ns: a=1 b=1 less=1 great=1 equal=0
# @time 160 ns: a=1 b=0 less=1 great=0 equal=1
# @time 170 ns: a=0 b=0 less=1 great=1 equal=0
# @time 180 ns: a=0 b=1 less=0 great=1 equal=1
# ** Note: $stop    : D:/FPGA/comparator/Quartus_prj/../Sim/tb_comparator.v(41)
#    Time: 200 ns  Iteration: 0  Instance: /tb_comparator
# Break in Module tb_comparator at D:/FPGA/comparator/Quartus_prj/../Sim/tb_comparator.v line 41
# Causality operation skipped due to absence of debug database file
# End time: 16:22:08 on Oct 19,2024, Elapsed time: 0:04:29
# Errors: 0, Warnings: 1
