Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (win64) Build 3605665 Fri Aug  5 22:53:37 MDT 2022
| Date         : Wed May  3 11:26:45 2023
| Host         : Jesus_Sandoval running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file image_timing_summary_routed.rpt -pb image_timing_summary_routed.pb -rpx image_timing_summary_routed.rpx -warn_on_violation
| Design       : image
| Device       : 7a35ti-cpg236
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  55          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (55)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (5)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (55)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: test/start_1_reg/Q (HIGH)

 There are 33 register/latch pins with no clock driven by root clock pin: test/start_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.214        0.000                      0                  112        0.209        0.000                      0                  112        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.214        0.000                      0                  112        0.209        0.000                      0                  112        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.214ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.214ns  (required time - arrival time)
  Source:                 best/d_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/food_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.757ns  (logic 1.706ns (29.632%)  route 4.051ns (70.368%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.633     5.154    best/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  best/d_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y9           FDRE (Prop_fdre_C_Q)         0.456     5.610 r  best/d_x_reg[6]/Q
                         net (fo=37, routed)          1.256     6.866    best/d_x[6]
    SLICE_X8Y6           LUT2 (Prop_lut2_I0_O)        0.124     6.990 r  best/i__carry__0_i_6__1/O
                         net (fo=5, routed)           0.633     7.623    best/i__carry__0_i_6__1_n_0
    SLICE_X8Y5           LUT6 (Prop_lut6_I3_O)        0.124     7.747 r  best/food3_carry__0_i_1/O
                         net (fo=1, routed)           0.500     8.247    best/food3_carry__0_i_1_n_0
    SLICE_X9Y4           CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526     8.773 r  best/food3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.773    best/food3_carry__0_n_0
    SLICE_X9Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.887 r  best/food3_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.887    best/food3_carry__1_n_0
    SLICE_X9Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.001 r  best/food3_carry__2/CO[3]
                         net (fo=1, routed)           0.957     9.958    best/food3
    SLICE_X6Y5           LUT4 (Prop_lut4_I1_O)        0.124    10.082 f  best/food_i_2/O
                         net (fo=1, routed)           0.705    10.788    best/food_i_2_n_0
    SLICE_X4Y2           LUT4 (Prop_lut4_I2_O)        0.124    10.912 r  best/food_i_1/O
                         net (fo=1, routed)           0.000    10.912    best/food_i_1_n_0
    SLICE_X4Y2           FDRE                                         r  best/food_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.518    14.859    best/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  best/food_reg/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y2           FDRE (Setup_fdre_C_D)        0.029    15.126    best/food_reg
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -10.912    
  -------------------------------------------------------------------
                         slack                                  4.214    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 best/d_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/step_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.626ns  (logic 1.683ns (29.917%)  route 3.943ns (70.083%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.634     5.155    best/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  best/d_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  best/d_x_reg[3]/Q
                         net (fo=15, routed)          1.261     6.872    best/d_x[3]
    SLICE_X8Y5           LUT5 (Prop_lut5_I4_O)        0.124     6.996 r  best/i__carry_i_11/O
                         net (fo=4, routed)           0.844     7.840    best/i__carry_i_11_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.964 r  best/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.964    best/i__carry_i_6__2_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.344 r  best/step3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.344    best/step3_inferred__1/i__carry_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  best/step3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.461    best/step3_inferred__1/i__carry__0_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  best/step3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.578    best/step3_inferred__1/i__carry__1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 f  best/step3_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.103     9.798    best/step311_in
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.922 f  best/step[1]_i_3/O
                         net (fo=2, routed)           0.734    10.657    best/step[1]_i_3_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I2_O)        0.124    10.781 r  best/step[1]_i_1/O
                         net (fo=1, routed)           0.000    10.781    best/step[1]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.519    14.860    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.029    15.114    best/step_reg[1]
  -------------------------------------------------------------------
                         required time                         15.114    
                         arrival time                         -10.781    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.635ns  (required time - arrival time)
  Source:                 best/d_x_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/step_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.326ns  (logic 1.683ns (31.599%)  route 3.643ns (68.400%))
  Logic Levels:           8  (CARRY4=4 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.634     5.155    best/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  best/d_x_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  best/d_x_reg[3]/Q
                         net (fo=15, routed)          1.261     6.872    best/d_x[3]
    SLICE_X8Y5           LUT5 (Prop_lut5_I4_O)        0.124     6.996 r  best/i__carry_i_11/O
                         net (fo=4, routed)           0.844     7.840    best/i__carry_i_11_n_0
    SLICE_X10Y4          LUT4 (Prop_lut4_I2_O)        0.124     7.964 r  best/i__carry_i_6__2/O
                         net (fo=1, routed)           0.000     7.964    best/i__carry_i_6__2_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.344 r  best/step3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     8.344    best/step3_inferred__1/i__carry_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.461 r  best/step3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.461    best/step3_inferred__1/i__carry__0_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.578 r  best/step3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.578    best/step3_inferred__1/i__carry__1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.695 f  best/step3_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.103     9.798    best/step311_in
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     9.922 f  best/step[1]_i_3/O
                         net (fo=2, routed)           0.435    10.357    best/step[1]_i_3_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124    10.481 r  best/step[0]_i_1/O
                         net (fo=1, routed)           0.000    10.481    best/step[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.519    14.860    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C
                         clock pessimism              0.260    15.120    
                         clock uncertainty           -0.035    15.085    
    SLICE_X1Y5           FDRE (Setup_fdre_C_D)        0.031    15.116    best/step_reg[0]
  -------------------------------------------------------------------
                         required time                         15.116    
                         arrival time                         -10.481    
  -------------------------------------------------------------------
                         slack                                  4.635    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 best/f_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.221ns (28.576%)  route 3.052ns (71.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.636     5.157    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  best/f_y_reg[1]/Q
                         net (fo=9, routed)           1.014     6.590    best/f_y_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.327     6.917 r  best/f_y[9]_i_6/O
                         net (fo=1, routed)           0.818     7.734    best/f_y[9]_i_6_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.326     8.060 r  best/f_y[9]_i_3/O
                         net (fo=2, routed)           0.656     8.716    best/f_y[9]_i_3_n_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.149     8.865 r  best/f_y[9]_i_1/O
                         net (fo=10, routed)          0.565     9.430    best/f_y[9]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  best/f_y_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.520    14.861    best/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  best/f_y_reg[7]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y1           FDRE (Setup_fdre_C_CE)      -0.413    14.673    best/f_y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.243ns  (required time - arrival time)
  Source:                 best/f_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.273ns  (logic 1.221ns (28.576%)  route 3.052ns (71.424%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.861ns = ( 14.861 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.636     5.157    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  best/f_y_reg[1]/Q
                         net (fo=9, routed)           1.014     6.590    best/f_y_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.327     6.917 r  best/f_y[9]_i_6/O
                         net (fo=1, routed)           0.818     7.734    best/f_y[9]_i_6_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.326     8.060 r  best/f_y[9]_i_3/O
                         net (fo=2, routed)           0.656     8.716    best/f_y[9]_i_3_n_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.149     8.865 r  best/f_y[9]_i_1/O
                         net (fo=10, routed)          0.565     9.430    best/f_y[9]_i_1_n_0
    SLICE_X3Y1           FDRE                                         r  best/f_y_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.520    14.861    best/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  best/f_y_reg[8]/C
                         clock pessimism              0.260    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X3Y1           FDRE (Setup_fdre_C_CE)      -0.413    14.673    best/f_y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.673    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.243    

Slack (MET) :             5.246ns  (required time - arrival time)
  Source:                 best/d_y_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/step_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.629ns  (logic 1.056ns (22.815%)  route 3.573ns (77.185%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.155ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.634     5.155    best/clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y8           FDRE (Prop_fdre_C_Q)         0.456     5.611 r  best/d_y_reg[2]/Q
                         net (fo=18, routed)          1.584     7.195    best/d_y[2]
    SLICE_X0Y5           LUT4 (Prop_lut4_I2_O)        0.150     7.345 r  best/step[2]_i_7/O
                         net (fo=1, routed)           0.715     8.060    best/step[2]_i_7_n_0
    SLICE_X6Y7           LUT6 (Prop_lut6_I3_O)        0.326     8.386 r  best/step[2]_i_4/O
                         net (fo=1, routed)           0.450     8.836    best/step[2]_i_4_n_0
    SLICE_X7Y7           LUT6 (Prop_lut6_I1_O)        0.124     8.960 r  best/step[2]_i_2/O
                         net (fo=3, routed)           0.824     9.784    best/step1
    SLICE_X2Y7           FDRE                                         r  best/step_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.518    14.859    best/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  best/step_reg[2]/C
                         clock pessimism              0.260    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X2Y7           FDRE (Setup_fdre_C_D)       -0.054    15.030    best/step_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -9.784    
  -------------------------------------------------------------------
                         slack                                  5.246    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 best/f_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.221ns (28.870%)  route 3.008ns (71.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.636     5.157    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  best/f_y_reg[1]/Q
                         net (fo=9, routed)           1.014     6.590    best/f_y_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.327     6.917 r  best/f_y[9]_i_6/O
                         net (fo=1, routed)           0.818     7.734    best/f_y[9]_i_6_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.326     8.060 r  best/f_y[9]_i_3/O
                         net (fo=2, routed)           0.656     8.716    best/f_y[9]_i_3_n_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.149     8.865 r  best/f_y[9]_i_1/O
                         net (fo=10, routed)          0.521     9.387    best/f_y[9]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.518    14.859    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[0]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y1           FDRE (Setup_fdre_C_CE)      -0.413    14.709    best/f_y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 best/f_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.221ns (28.870%)  route 3.008ns (71.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.636     5.157    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  best/f_y_reg[1]/Q
                         net (fo=9, routed)           1.014     6.590    best/f_y_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.327     6.917 r  best/f_y[9]_i_6/O
                         net (fo=1, routed)           0.818     7.734    best/f_y[9]_i_6_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.326     8.060 r  best/f_y[9]_i_3/O
                         net (fo=2, routed)           0.656     8.716    best/f_y[9]_i_3_n_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.149     8.865 r  best/f_y[9]_i_1/O
                         net (fo=10, routed)          0.521     9.387    best/f_y[9]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.518    14.859    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[1]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y1           FDRE (Setup_fdre_C_CE)      -0.413    14.709    best/f_y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.322ns  (required time - arrival time)
  Source:                 best/f_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.229ns  (logic 1.221ns (28.870%)  route 3.008ns (71.130%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.636     5.157    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.419     5.576 r  best/f_y_reg[1]/Q
                         net (fo=9, routed)           1.014     6.590    best/f_y_reg[1]
    SLICE_X3Y2           LUT4 (Prop_lut4_I0_O)        0.327     6.917 r  best/f_y[9]_i_6/O
                         net (fo=1, routed)           0.818     7.734    best/f_y[9]_i_6_n_0
    SLICE_X4Y2           LUT6 (Prop_lut6_I2_O)        0.326     8.060 r  best/f_y[9]_i_3/O
                         net (fo=2, routed)           0.656     8.716    best/f_y[9]_i_3_n_0
    SLICE_X4Y1           LUT3 (Prop_lut3_I1_O)        0.149     8.865 r  best/f_y[9]_i_1/O
                         net (fo=10, routed)          0.521     9.387    best/f_y[9]_i_1_n_0
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.518    14.859    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[3]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X4Y1           FDRE (Setup_fdre_C_CE)      -0.413    14.709    best/f_y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.709    
                         arrival time                          -9.387    
  -------------------------------------------------------------------
                         slack                                  5.322    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 test/counter_1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/counter_1_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.093ns  (logic 0.828ns (20.231%)  route 3.265ns (79.769%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.624     5.145    test/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  test/counter_1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 f  test/counter_1_reg[24]/Q
                         net (fo=2, routed)           0.682     6.284    test/counter_1[24]
    SLICE_X2Y28          LUT4 (Prop_lut4_I3_O)        0.124     6.408 f  test/counter_1[0]_i_5/O
                         net (fo=1, routed)           0.452     6.859    test/counter_1[0]_i_5_n_0
    SLICE_X2Y28          LUT6 (Prop_lut6_I0_O)        0.124     6.983 f  test/counter_1[0]_i_2/O
                         net (fo=3, routed)           1.018     8.001    test/counter_1[0]_i_2_n_0
    SLICE_X2Y24          LUT4 (Prop_lut4_I0_O)        0.124     8.125 r  test/counter_1[31]_i_1/O
                         net (fo=31, routed)          1.113     9.238    test/start_1
    SLICE_X3Y30          FDRE                                         r  test/counter_1_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    test/clk_IBUF_BUFG
    SLICE_X3Y30          FDRE                                         r  test/counter_1_reg[29]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X3Y30          FDRE (Setup_fdre_C_R)       -0.429    14.659    test/counter_1_reg[29]
  -------------------------------------------------------------------
                         required time                         14.659    
                         arrival time                          -9.238    
  -------------------------------------------------------------------
                         slack                                  5.421    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 best/f_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.242%)  route 0.128ns (40.758%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  best/f_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  best/f_x_reg[1]/Q
                         net (fo=35, routed)          0.128     1.746    best/f_x_reg[1]
    SLICE_X4Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.791 r  best/f_y[3]_i_1/O
                         net (fo=1, routed)           0.000     1.791    best/p_0_in[3]
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.865     1.992    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[3]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y1           FDRE (Hold_fdre_C_D)         0.092     1.582    best/f_y_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.791    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 best/f_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.248ns (70.285%)  route 0.105ns (29.715%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  best/f_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y0           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  best/f_y_reg[5]/Q
                         net (fo=20, routed)          0.105     1.723    best/f_y_reg[5]
    SLICE_X4Y0           LUT6 (Prop_lut6_I2_O)        0.045     1.768 r  best/f_y[9]_i_4/O
                         net (fo=1, routed)           0.000     1.768    best/f_y[9]_i_4_n_0
    SLICE_X4Y0           MUXF7 (Prop_muxf7_I0_O)      0.062     1.830 r  best/f_y_reg[9]_i_2/O
                         net (fo=1, routed)           0.000     1.830    best/p_0_in[9]
    SLICE_X4Y0           FDRE                                         r  best/f_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.865     1.992    best/clk_IBUF_BUFG
    SLICE_X4Y0           FDRE                                         r  best/f_y_reg[9]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y0           FDRE (Hold_fdre_C_D)         0.105     1.595    best/f_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 best/food_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.186ns (49.565%)  route 0.189ns (50.435%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X4Y2           FDRE                                         r  best/food_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  best/food_reg/Q
                         net (fo=16, routed)          0.189     1.807    best/food_reg_n_0
    SLICE_X3Y1           LUT6 (Prop_lut6_I2_O)        0.045     1.852 r  best/f_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.852    best/p_0_in[7]
    SLICE_X3Y1           FDRE                                         r  best/f_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.867     1.994    best/clk_IBUF_BUFG
    SLICE_X3Y1           FDRE                                         r  best/f_y_reg[7]/C
                         clock pessimism             -0.478     1.516    
    SLICE_X3Y1           FDRE (Hold_fdre_C_D)         0.091     1.607    best/f_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 best/f_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X4Y1           FDRE                                         r  best/f_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  best/f_y_reg[3]/Q
                         net (fo=21, routed)          0.168     1.786    best/f_y_reg[3]
    SLICE_X5Y0           LUT6 (Prop_lut6_I4_O)        0.045     1.831 r  best/f_y[4]_i_1/O
                         net (fo=1, routed)           0.000     1.831    best/p_0_in[4]
    SLICE_X5Y0           FDRE                                         r  best/f_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.865     1.992    best/clk_IBUF_BUFG
    SLICE_X5Y0           FDRE                                         r  best/f_y_reg[4]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y0           FDRE (Hold_fdre_C_D)         0.092     1.585    best/f_y_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 best/f_x_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.381%)  route 0.091ns (25.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  best/f_x_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y1           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  best/f_x_reg[0]/Q
                         net (fo=33, routed)          0.091     1.709    best/f_x_reg[0]
    SLICE_X5Y1           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.833 r  best/f_x0_carry/O[1]
                         net (fo=1, routed)           0.000     1.833    best/f_x[1]
    SLICE_X5Y1           FDRE                                         r  best/f_x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.865     1.992    best/clk_IBUF_BUFG
    SLICE_X5Y1           FDRE                                         r  best/f_x_reg[1]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y1           FDRE (Hold_fdre_C_D)         0.105     1.582    best/f_x_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 best/f_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/f_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.265ns (74.355%)  route 0.091ns (25.645%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  best/f_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y2           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  best/f_x_reg[4]/Q
                         net (fo=19, routed)          0.091     1.710    best/f_x_reg[4]
    SLICE_X5Y2           CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.834 r  best/f_x0_carry__0/O[1]
                         net (fo=1, routed)           0.000     1.834    best/f_x[5]
    SLICE_X5Y2           FDRE                                         r  best/f_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.865     1.992    best/clk_IBUF_BUFG
    SLICE_X5Y2           FDRE                                         r  best/f_x_reg[5]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X5Y2           FDRE (Hold_fdre_C_D)         0.105     1.582    best/f_x_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test/counter_1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/counter_1_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.582     1.465    test/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  test/counter_1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  test/counter_1_reg[12]/Q
                         net (fo=2, routed)           0.119     1.725    test/counter_1[12]
    SLICE_X3Y25          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.833 r  test/counter_10_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.833    test/data0[12]
    SLICE_X3Y25          FDRE                                         r  test/counter_1_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.850     1.977    test/clk_IBUF_BUFG
    SLICE_X3Y25          FDRE                                         r  test/counter_1_reg[12]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X3Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    test/counter_1_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test/counter_1_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/counter_1_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.583     1.466    test/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  test/counter_1_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  test/counter_1_reg[16]/Q
                         net (fo=2, routed)           0.119     1.726    test/counter_1[16]
    SLICE_X3Y26          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.834 r  test/counter_10_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.834    test/data0[16]
    SLICE_X3Y26          FDRE                                         r  test/counter_1_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     1.978    test/clk_IBUF_BUFG
    SLICE_X3Y26          FDRE                                         r  test/counter_1_reg[16]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X3Y26          FDRE (Hold_fdre_C_D)         0.105     1.571    test/counter_1_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.834    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test/counter_1_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/counter_1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    test/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  test/counter_1_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  test/counter_1_reg[20]/Q
                         net (fo=2, routed)           0.119     1.728    test/counter_1[20]
    SLICE_X3Y27          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  test/counter_10_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.836    test/data0[20]
    SLICE_X3Y27          FDRE                                         r  test/counter_1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.853     1.980    test/clk_IBUF_BUFG
    SLICE_X3Y27          FDRE                                         r  test/counter_1_reg[20]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.105     1.573    test/counter_1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 test/counter_1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            test/counter_1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    test/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  test/counter_1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  test/counter_1_reg[24]/Q
                         net (fo=2, routed)           0.119     1.728    test/counter_1[24]
    SLICE_X3Y28          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  test/counter_10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.836    test/data0[24]
    SLICE_X3Y28          FDRE                                         r  test/counter_1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    test/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  test/counter_1_reg[24]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X3Y28          FDRE (Hold_fdre_C_D)         0.105     1.573    test/counter_1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y7     best/d_x_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y7     best/d_x_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y7     best/d_x_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y7     best/d_x_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y7     best/d_x_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     best/d_x_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     best/d_x_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     best/d_x_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y9     best/d_x_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     best/d_x_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     best/d_x_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     best/d_x_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y7     best/d_x_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y7     best/d_x_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           125 Endpoints
Min Delay           125 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 best/vsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.582ns  (logic 3.959ns (60.158%)  route 2.622ns (39.842%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDRE                         0.000     0.000 r  best/vsync_reg/C
    SLICE_X0Y3           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/vsync_reg/Q
                         net (fo=1, routed)           2.622     3.078    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503     6.582 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.582    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/pixel_holder_reg[10]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 3.986ns (60.666%)  route 2.585ns (39.334%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  best/pixel_holder_reg[10]_lopt_replica_5/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/pixel_holder_reg[10]_lopt_replica_5/Q
                         net (fo=1, routed)           2.585     3.041    lopt_7
    D17                  OBUF (Prop_obuf_I_O)         3.530     6.571 r  pixel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.571    pixel[7]
    D17                                                               r  pixel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/hsync_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.498ns  (logic 3.953ns (60.831%)  route 2.545ns (39.169%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y2           FDRE                         0.000     0.000 r  best/hsync_reg/C
    SLICE_X9Y2           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/hsync_reg/Q
                         net (fo=1, routed)           2.545     3.001    hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     6.498 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     6.498    hsync
    P19                                                               r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/pixel_holder_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.449ns  (logic 3.980ns (61.710%)  route 2.469ns (38.290%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  best/pixel_holder_reg[10]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/pixel_holder_reg[10]/Q
                         net (fo=1, routed)           2.469     2.925    pixel_OBUF[4]
    G19                  OBUF (Prop_obuf_I_O)         3.524     6.449 r  pixel_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.449    pixel[8]
    G19                                                               r  pixel[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/pixel_holder_reg[10]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.444ns  (logic 3.961ns (61.475%)  route 2.483ns (38.525%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  best/pixel_holder_reg[10]_lopt_replica_3/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/pixel_holder_reg[10]_lopt_replica_3/Q
                         net (fo=1, routed)           2.483     2.939    lopt_5
    H17                  OBUF (Prop_obuf_I_O)         3.505     6.444 r  pixel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.444    pixel[5]
    H17                                                               r  pixel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/pixel_holder_reg[10]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.341ns  (logic 3.985ns (62.846%)  route 2.356ns (37.154%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE                         0.000     0.000 r  best/pixel_holder_reg[10]_lopt_replica_4/C
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/pixel_holder_reg[10]_lopt_replica_4/Q
                         net (fo=1, routed)           2.356     2.812    lopt_6
    G17                  OBUF (Prop_obuf_I_O)         3.529     6.341 r  pixel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.341    pixel[6]
    G17                                                               r  pixel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/pixel_holder_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.981ns (62.795%)  route 2.359ns (37.205%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  best/pixel_holder_reg[3]/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/pixel_holder_reg[3]/Q
                         net (fo=1, routed)           2.359     2.815    pixel_OBUF[0]
    J18                  OBUF (Prop_obuf_I_O)         3.525     6.339 r  pixel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.339    pixel[3]
    J18                                                               r  pixel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/pixel_holder_reg[3]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.315ns  (logic 3.959ns (62.694%)  route 2.356ns (37.306%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y13          FDRE                         0.000     0.000 r  best/pixel_holder_reg[3]_lopt_replica_2/C
    SLICE_X0Y13          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/pixel_holder_reg[3]_lopt_replica_2/Q
                         net (fo=1, routed)           2.356     2.812    lopt_1
    L18                  OBUF (Prop_obuf_I_O)         3.503     6.315 r  pixel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.315    pixel[1]
    L18                                                               r  pixel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/pixel_holder_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.306ns  (logic 3.975ns (63.034%)  route 2.331ns (36.966%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y11          FDRE                         0.000     0.000 r  best/pixel_holder_reg[2]/C
    SLICE_X0Y11          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/pixel_holder_reg[2]/Q
                         net (fo=1, routed)           2.331     2.787    pixel_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         3.519     6.306 r  pixel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.306    pixel[2]
    K18                                                               r  pixel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/pixel_holder_reg[10]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            pixel[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.276ns  (logic 3.980ns (63.418%)  route 2.296ns (36.582%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  best/pixel_holder_reg[10]_lopt_replica/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  best/pixel_holder_reg[10]_lopt_replica/Q
                         net (fo=1, routed)           2.296     2.752    lopt_3
    J19                  OBUF (Prop_obuf_I_O)         3.524     6.276 r  pixel_OBUF[10]_inst/O
                         net (fo=0)                   0.000     6.276    pixel[10]
    J19                                                               r  pixel[10] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 best/v_counter_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/v_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.186ns (64.955%)  route 0.100ns (35.045%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  best/v_counter_reg[1]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  best/v_counter_reg[1]/Q
                         net (fo=19, routed)          0.100     0.241    best/v_counter_reg_n_0_[1]
    SLICE_X1Y1           LUT6 (Prop_lut6_I4_O)        0.045     0.286 r  best/v_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.286    best/v_counter[9]
    SLICE_X1Y1           FDRE                                         r  best/v_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/v_counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/v_counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.625%)  route 0.131ns (41.375%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  best/v_counter_reg[9]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  best/v_counter_reg[9]/Q
                         net (fo=14, routed)          0.131     0.272    best/v_counter_reg_n_0_[9]
    SLICE_X0Y1           LUT4 (Prop_lut4_I2_O)        0.045     0.317 r  best/v_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.317    best/v_counter[0]_i_1_n_0
    SLICE_X0Y1           FDRE                                         r  best/v_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/v_counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/v_counter_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.189ns (59.012%)  route 0.131ns (40.988%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  best/v_counter_reg[9]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 f  best/v_counter_reg[9]/Q
                         net (fo=14, routed)          0.131     0.272    best/v_counter_reg_n_0_[9]
    SLICE_X0Y1           LUT5 (Prop_lut5_I4_O)        0.048     0.320 r  best/v_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.320    best/v_counter[2]
    SLICE_X0Y1           FDRE                                         r  best/v_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/help_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/help_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y8           FDRE                         0.000     0.000 r  best/help_reg/C
    SLICE_X3Y8           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  best/help_reg/Q
                         net (fo=21, routed)          0.168     0.309    best/SR[0]
    SLICE_X3Y8           LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  best/help_i_1/O
                         net (fo=1, routed)           0.000     0.354    best/help_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  best/help_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/v_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/v_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.940%)  route 0.172ns (48.060%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  best/v_counter_reg[7]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  best/v_counter_reg[7]/Q
                         net (fo=15, routed)          0.172     0.313    best/v_counter_reg_n_0_[7]
    SLICE_X0Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.358 r  best/v_counter[7]_i_1/O
                         net (fo=1, routed)           0.000     0.358    best/v_counter[7]
    SLICE_X0Y2           FDRE                                         r  best/v_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/v_counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/v_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.190ns (52.471%)  route 0.172ns (47.529%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  best/v_counter_reg[7]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  best/v_counter_reg[7]/Q
                         net (fo=15, routed)          0.172     0.313    best/v_counter_reg_n_0_[7]
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.049     0.362 r  best/v_counter[8]_i_1/O
                         net (fo=1, routed)           0.000     0.362    best/v_counter[8]
    SLICE_X0Y2           FDRE                                         r  best/v_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 t/direction_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            t/d_y_reg[9]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.194ns (51.543%)  route 0.182ns (48.457%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y12          FDRE                         0.000     0.000 r  t/direction_reg[1]/C
    SLICE_X0Y12          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  t/direction_reg[1]/Q
                         net (fo=12, routed)          0.182     0.376    t/direction[1]
    SLICE_X4Y11          FDRE                                         r  t/d_y_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/h_counter_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/h_counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.381ns  (logic 0.209ns (54.787%)  route 0.172ns (45.213%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y2          FDRE                         0.000     0.000 r  best/h_counter_reg[9]/C
    SLICE_X10Y2          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  best/h_counter_reg[9]/Q
                         net (fo=14, routed)          0.172     0.336    best/h_counter_reg_n_0_[9]
    SLICE_X10Y2          LUT6 (Prop_lut6_I2_O)        0.045     0.381 r  best/h_counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.381    best/h_counter[9]
    SLICE_X10Y2          FDRE                                         r  best/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/v_counter_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.227ns (58.964%)  route 0.158ns (41.036%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  best/v_counter_reg[4]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  best/v_counter_reg[4]/Q
                         net (fo=18, routed)          0.158     0.286    best/v_counter_reg_n_0_[4]
    SLICE_X0Y2           LUT6 (Prop_lut6_I5_O)        0.099     0.385 r  best/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.385    best/v_counter[5]
    SLICE_X0Y2           FDRE                                         r  best/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/h_counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/h_counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.209ns (53.098%)  route 0.185ns (46.902%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  best/h_counter_reg[6]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.164     0.164 r  best/h_counter_reg[6]/Q
                         net (fo=19, routed)          0.185     0.349    best/h_counter_reg_n_0_[6]
    SLICE_X8Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.394 r  best/h_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.394    best/h_counter[6]
    SLICE_X8Y2           FDRE                                         r  best/h_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            21 Endpoints
Min Delay            21 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.357ns  (logic 0.730ns (21.745%)  route 2.627ns (78.255%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[1]/Q
                         net (fo=5, routed)           0.786     6.402    best/step[1]
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.526 r  best/pixel_holder[3]_i_2/O
                         net (fo=2, routed)           0.971     7.497    best/pixel_holder[3]_i_2_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I1_O)        0.150     7.647 r  best/pixel_holder[3]_i_1/O
                         net (fo=3, routed)           0.869     8.516    best/pixel_holder[3]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.174ns  (logic 0.730ns (23.002%)  route 2.444ns (76.998%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[1]/Q
                         net (fo=5, routed)           0.786     6.402    best/step[1]
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.526 r  best/pixel_holder[3]_i_2/O
                         net (fo=2, routed)           0.971     7.497    best/pixel_holder[3]_i_2_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I1_O)        0.150     7.647 r  best/pixel_holder[3]_i_1/O
                         net (fo=3, routed)           0.686     8.333    best/pixel_holder[3]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.168ns  (logic 0.730ns (23.044%)  route 2.438ns (76.956%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[1]/Q
                         net (fo=5, routed)           0.786     6.402    best/step[1]
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.526 r  best/pixel_holder[3]_i_2/O
                         net (fo=2, routed)           0.971     7.497    best/pixel_holder[3]_i_2_n_0
    SLICE_X3Y7           LUT4 (Prop_lut4_I1_O)        0.150     7.647 r  best/pixel_holder[3]_i_1/O
                         net (fo=3, routed)           0.680     8.327    best/pixel_holder[3]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.089ns  (logic 0.704ns (22.792%)  route 2.385ns (77.208%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[1]/Q
                         net (fo=5, routed)           0.786     6.402    best/step[1]
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.124     6.526 r  best/pixel_holder[3]_i_2/O
                         net (fo=2, routed)           0.971     7.497    best/pixel_holder[3]_i_2_n_0
    SLICE_X3Y7           LUT3 (Prop_lut3_I1_O)        0.124     7.621 r  best/pixel_holder[2]_i_1/O
                         net (fo=1, routed)           0.627     8.248    best/pixel_holder[2]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  best/pixel_holder_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[10]_lopt_replica_3/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.757ns  (logic 0.580ns (21.040%)  route 2.177ns (78.960%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[0]/Q
                         net (fo=5, routed)           1.108     6.723    best/step[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  best/pixel_holder[10]_i_2/O
                         net (fo=6, routed)           1.069     7.916    best/pixel_holder[10]
    SLICE_X0Y18          FDRE                                         r  best/pixel_holder_reg[10]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 0.608ns (23.424%)  route 1.988ns (76.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[0]/Q
                         net (fo=5, routed)           1.108     6.723    best/step[0]
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.152     6.875 r  best/pixel_holder[10]_i_1/O
                         net (fo=10, routed)          0.880     7.755    best/pixel_holder[10]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  best/pixel_holder_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[10]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.596ns  (logic 0.608ns (23.424%)  route 1.988ns (76.576%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[0]/Q
                         net (fo=5, routed)           1.108     6.723    best/step[0]
    SLICE_X1Y8           LUT3 (Prop_lut3_I0_O)        0.152     6.875 r  best/pixel_holder[10]_i_1/O
                         net (fo=10, routed)          0.880     7.755    best/pixel_holder[10]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  best/pixel_holder_reg[10]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[10]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.573ns  (logic 0.580ns (22.539%)  route 1.993ns (77.461%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[0]/Q
                         net (fo=5, routed)           1.108     6.723    best/step[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  best/pixel_holder[10]_i_2/O
                         net (fo=6, routed)           0.885     7.733    best/pixel_holder[10]
    SLICE_X0Y18          FDRE                                         r  best/pixel_holder_reg[10]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[10]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.567ns  (logic 0.580ns (22.591%)  route 1.987ns (77.409%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[0]/Q
                         net (fo=5, routed)           1.108     6.723    best/step[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  best/pixel_holder[10]_i_2/O
                         net (fo=6, routed)           0.879     7.727    best/pixel_holder[10]
    SLICE_X1Y18          FDRE                                         r  best/pixel_holder_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[10]_lopt_replica_5/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.519ns  (logic 0.580ns (23.029%)  route 1.939ns (76.971%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.638     5.159    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.456     5.615 f  best/step_reg[0]/Q
                         net (fo=5, routed)           1.108     6.723    best/step[0]
    SLICE_X1Y8           LUT2 (Prop_lut2_I1_O)        0.124     6.847 r  best/pixel_holder[10]_i_2/O
                         net (fo=6, routed)           0.831     7.678    best/pixel_holder[10]
    SLICE_X0Y18          FDRE                                         r  best/pixel_holder_reg[10]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 best/step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/help_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.469ns  (logic 0.186ns (39.658%)  route 0.283ns (60.342%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.478    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  best/step_reg[0]/Q
                         net (fo=5, routed)           0.283     1.902    best/step[0]
    SLICE_X3Y8           LUT4 (Prop_lut4_I0_O)        0.045     1.947 r  best/help_i_1/O
                         net (fo=1, routed)           0.000     1.947    best/help_i_1_n_0
    SLICE_X3Y8           FDRE                                         r  best/help_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.537ns  (logic 0.209ns (38.891%)  route 0.328ns (61.109%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  best/step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  best/step_reg[2]/Q
                         net (fo=4, routed)           0.108     1.749    best/step[2]
    SLICE_X3Y7           LUT3 (Prop_lut3_I0_O)        0.045     1.794 r  best/pixel_holder[2]_i_1/O
                         net (fo=1, routed)           0.221     2.015    best/pixel_holder[2]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  best/pixel_holder_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]_lopt_replica/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.213ns (37.018%)  route 0.362ns (62.982%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  best/step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  best/step_reg[2]/Q
                         net (fo=4, routed)           0.108     1.749    best/step[2]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.049     1.798 r  best/pixel_holder[3]_i_1/O
                         net (fo=3, routed)           0.255     2.053    best/pixel_holder[3]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.581ns  (logic 0.213ns (36.645%)  route 0.368ns (63.355%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  best/step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  best/step_reg[2]/Q
                         net (fo=4, routed)           0.108     1.749    best/step[2]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.049     1.798 r  best/pixel_holder[3]_i_1/O
                         net (fo=3, routed)           0.261     2.058    best/pixel_holder[3]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.607ns  (logic 0.189ns (31.140%)  route 0.418ns (68.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.478    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  best/step_reg[1]/Q
                         net (fo=5, routed)           0.220     1.839    best/step[1]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.048     1.887 r  best/pixel_holder[10]_i_1/O
                         net (fo=10, routed)          0.198     2.085    best/pixel_holder[10]_i_1_n_0
    SLICE_X0Y11          FDRE                                         r  best/pixel_holder_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]_lopt_replica_2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.636ns  (logic 0.213ns (33.509%)  route 0.423ns (66.491%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.594     1.477    best/clk_IBUF_BUFG
    SLICE_X2Y7           FDRE                                         r  best/step_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y7           FDRE (Prop_fdre_C_Q)         0.164     1.641 f  best/step_reg[2]/Q
                         net (fo=4, routed)           0.108     1.749    best/step[2]
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.049     1.798 r  best/pixel_holder[3]_i_1/O
                         net (fo=3, routed)           0.315     2.113    best/pixel_holder[3]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.189ns (28.379%)  route 0.477ns (71.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.478    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  best/step_reg[1]/Q
                         net (fo=5, routed)           0.220     1.839    best/step[1]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.048     1.887 r  best/pixel_holder[10]_i_1/O
                         net (fo=10, routed)          0.257     2.144    best/pixel_holder[10]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.189ns (28.379%)  route 0.477ns (71.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.478    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  best/step_reg[1]/Q
                         net (fo=5, routed)           0.220     1.839    best/step[1]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.048     1.887 r  best/pixel_holder[10]_i_1/O
                         net (fo=10, routed)          0.257     2.144    best/pixel_holder[10]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[3]_lopt_replica_2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.666ns  (logic 0.189ns (28.379%)  route 0.477ns (71.621%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.478    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 f  best/step_reg[1]/Q
                         net (fo=5, routed)           0.220     1.839    best/step[1]
    SLICE_X1Y8           LUT3 (Prop_lut3_I1_O)        0.048     1.887 r  best/pixel_holder[10]_i_1/O
                         net (fo=10, routed)          0.257     2.144    best/pixel_holder[10]_i_1_n_0
    SLICE_X0Y13          FDRE                                         r  best/pixel_holder_reg[3]_lopt_replica_2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 best/step_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            best/pixel_holder_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.674ns  (logic 0.186ns (27.587%)  route 0.488ns (72.413%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.595     1.478    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y5           FDRE (Prop_fdre_C_Q)         0.141     1.619 r  best/step_reg[1]/Q
                         net (fo=5, routed)           0.220     1.839    best/step[1]
    SLICE_X1Y8           LUT2 (Prop_lut2_I0_O)        0.045     1.884 r  best/pixel_holder[10]_i_2/O
                         net (fo=6, routed)           0.268     2.152    best/pixel_holder[10]
    SLICE_X1Y18          FDRE                                         r  best/pixel_holder_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 best/v_counter_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/step_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.404ns  (logic 1.706ns (31.570%)  route 3.698ns (68.430%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  best/v_counter_reg[4]/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.419     0.419 r  best/v_counter_reg[4]/Q
                         net (fo=18, routed)          1.930     2.349    best/v_counter_reg_n_0_[4]
    SLICE_X3Y2           LUT6 (Prop_lut6_I5_O)        0.299     2.648 r  best/i__carry_i_2__4/O
                         net (fo=1, routed)           0.497     3.146    best/i__carry_i_2__4_n_0
    SLICE_X3Y3           CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     3.544 r  best/step3_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.000     3.544    best/step3_inferred__2/i__carry_n_0
    SLICE_X3Y4           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.658 r  best/step3_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.658    best/step3_inferred__2/i__carry__0_n_0
    SLICE_X3Y5           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.772 r  best/step3_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.772    best/step3_inferred__2/i__carry__1_n_0
    SLICE_X3Y6           CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.886 r  best/step3_inferred__2/i__carry__2/CO[3]
                         net (fo=2, routed)           1.116     5.002    best/step315_in
    SLICE_X1Y5           LUT4 (Prop_lut4_I1_O)        0.124     5.126 r  best/step[1]_i_2/O
                         net (fo=1, routed)           0.154     5.280    best/step[1]_i_2_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.404 r  best/step[1]_i_1/O
                         net (fo=1, routed)           0.000     5.404    best/step[1]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.519     4.860    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[1]/C

Slack:                    inf
  Source:                 best/h_counter_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/step_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.022ns  (logic 1.761ns (35.063%)  route 3.261ns (64.937%))
  Logic Levels:           8  (CARRY4=4 FDRE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y2           FDRE                         0.000     0.000 r  best/h_counter_reg[2]/C
    SLICE_X8Y2           FDRE (Prop_fdre_C_Q)         0.518     0.518 r  best/h_counter_reg[2]/Q
                         net (fo=17, routed)          1.344     1.862    best/h_counter_reg_n_0_[2]
    SLICE_X11Y4          LUT6 (Prop_lut6_I5_O)        0.124     1.986 r  best/i__carry_i_3__2/O
                         net (fo=1, routed)           0.378     2.365    best/i__carry_i_3__2_n_0
    SLICE_X10Y4          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     2.885 r  best/step3_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     2.885    best/step3_inferred__1/i__carry_n_0
    SLICE_X10Y5          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.002 r  best/step3_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.002    best/step3_inferred__1/i__carry__0_n_0
    SLICE_X10Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.119 r  best/step3_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.119    best/step3_inferred__1/i__carry__1_n_0
    SLICE_X10Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.236 f  best/step3_inferred__1/i__carry__2/CO[3]
                         net (fo=1, routed)           1.103     4.339    best/step311_in
    SLICE_X3Y7           LUT4 (Prop_lut4_I0_O)        0.124     4.463 f  best/step[1]_i_3/O
                         net (fo=2, routed)           0.435     4.898    best/step[1]_i_3_n_0
    SLICE_X1Y5           LUT6 (Prop_lut6_I1_O)        0.124     5.022 r  best/step[0]_i_1/O
                         net (fo=1, routed)           0.000     5.022    best/step[0]_i_1_n_0
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.519     4.860    best/clk_IBUF_BUFG
    SLICE_X1Y5           FDRE                                         r  best/step_reg[0]/C

Slack:                    inf
  Source:                 t/d_x_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            best/d_x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.945ns  (logic 0.689ns (35.431%)  route 1.256ns (64.569%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDSE                         0.000     0.000 r  t/d_x_reg[7]/C
    SLICE_X6Y9           FDSE (Prop_fdse_C_Q)         0.689     0.689 r  t/d_x_reg[7]/Q
                         net (fo=4, routed)           1.256     1.945    best/d_x_reg[9]_0[7]
    SLICE_X7Y9           FDRE                                         r  best/d_x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515     4.856    best/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  best/d_x_reg[7]/C

Slack:                    inf
  Source:                 t/d_y_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            best/d_y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.485ns  (logic 0.627ns (42.230%)  route 0.858ns (57.770%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDSE                         0.000     0.000 r  t/d_y_reg[6]/C
    SLICE_X4Y10          FDSE (Prop_fdse_C_Q)         0.627     0.627 r  t/d_y_reg[6]/Q
                         net (fo=4, routed)           0.858     1.485    best/Q[6]
    SLICE_X5Y10          FDRE                                         r  best/d_y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515     4.856    best/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  best/d_y_reg[6]/C

Slack:                    inf
  Source:                 t/d_y_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.456ns  (logic 0.627ns (43.073%)  route 0.829ns (56.927%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  t/d_y_reg[7]/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.627     0.627 r  t/d_y_reg[7]/Q
                         net (fo=4, routed)           0.829     1.456    best/Q[7]
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.516     4.857    best/clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[7]/C

Slack:                    inf
  Source:                 t/d_y_reg[3]/C
                            (rising edge-triggered cell FDSE)
  Destination:            best/d_y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.352ns  (logic 0.627ns (46.377%)  route 0.725ns (53.623%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDSE                         0.000     0.000 r  t/d_y_reg[3]/C
    SLICE_X4Y9           FDSE (Prop_fdse_C_Q)         0.627     0.627 r  t/d_y_reg[3]/Q
                         net (fo=4, routed)           0.725     1.352    best/Q[3]
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.516     4.857    best/clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[3]/C

Slack:                    inf
  Source:                 t/d_x_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            best/d_x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.349ns  (logic 0.689ns (51.067%)  route 0.660ns (48.933%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDSE                         0.000     0.000 r  t/d_x_reg[5]/C
    SLICE_X6Y9           FDSE (Prop_fdse_C_Q)         0.689     0.689 r  t/d_x_reg[5]/Q
                         net (fo=4, routed)           0.660     1.349    best/d_x_reg[9]_0[5]
    SLICE_X7Y9           FDRE                                         r  best/d_x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515     4.856    best/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  best/d_x_reg[5]/C

Slack:                    inf
  Source:                 t/d_x_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.326ns  (logic 0.689ns (51.962%)  route 0.637ns (48.038%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y10          FDRE                         0.000     0.000 r  t/d_x_reg[9]/C
    SLICE_X6Y10          FDRE (Prop_fdre_C_Q)         0.689     0.689 r  t/d_x_reg[9]/Q
                         net (fo=2, routed)           0.637     1.326    best/d_x_reg[9]_0[9]
    SLICE_X7Y10          FDRE                                         r  best/d_x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515     4.856    best/clk_IBUF_BUFG
    SLICE_X7Y10          FDRE                                         r  best/d_x_reg[9]/C

Slack:                    inf
  Source:                 t/d_y_reg[5]/C
                            (rising edge-triggered cell FDSE)
  Destination:            best/d_y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.286ns  (logic 0.627ns (48.770%)  route 0.659ns (51.230%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDSE                         0.000     0.000 r  t/d_y_reg[5]/C
    SLICE_X4Y10          FDSE (Prop_fdse_C_Q)         0.627     0.627 r  t/d_y_reg[5]/Q
                         net (fo=4, routed)           0.659     1.286    best/Q[5]
    SLICE_X5Y10          FDRE                                         r  best/d_y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.515     4.856    best/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  best/d_y_reg[5]/C

Slack:                    inf
  Source:                 t/d_x_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.253ns  (logic 0.689ns (55.002%)  route 0.564ns (44.998%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  t/d_x_reg[3]/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.689     0.689 r  t/d_x_reg[3]/Q
                         net (fo=4, routed)           0.564     1.253    best/d_x_reg[9]_0[3]
    SLICE_X7Y7           FDRE                                         r  best/d_x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.516     4.857    best/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  best/d_x_reg[3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 t/d_y_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_y_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.194ns (59.720%)  route 0.131ns (40.280%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y11          FDRE                         0.000     0.000 r  t/d_y_reg[9]/C
    SLICE_X4Y11          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  t/d_y_reg[9]/Q
                         net (fo=2, routed)           0.131     0.325    best/Q[9]
    SLICE_X5Y10          FDRE                                         r  best/d_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.989    best/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  best/d_y_reg[9]/C

Slack:                    inf
  Source:                 t/d_x_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.326ns  (logic 0.194ns (59.508%)  route 0.132ns (40.492%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y8           FDRE                         0.000     0.000 r  t/d_x_reg[0]/C
    SLICE_X7Y8           FDRE (Prop_fdre_C_Q)         0.194     0.194 r  t/d_x_reg[0]/Q
                         net (fo=3, routed)           0.132     0.326    best/d_x_reg[9]_0[0]
    SLICE_X6Y7           FDRE                                         r  best/d_x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    best/clk_IBUF_BUFG
    SLICE_X6Y7           FDRE                                         r  best/d_x_reg[0]/C

Slack:                    inf
  Source:                 t/d_y_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.332ns  (logic 0.194ns (58.458%)  route 0.138ns (41.542%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y9           FDRE                         0.000     0.000 r  t/d_y_reg[0]/C
    SLICE_X5Y9           FDRE (Prop_fdre_C_Q)         0.194     0.194 r  t/d_y_reg[0]/Q
                         net (fo=3, routed)           0.138     0.332    best/Q[0]
    SLICE_X4Y8           FDRE                                         r  best/d_y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    best/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  best/d_y_reg[0]/C

Slack:                    inf
  Source:                 t/d_y_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.336ns  (logic 0.194ns (57.698%)  route 0.142ns (42.302%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y10          FDRE                         0.000     0.000 r  t/d_y_reg[8]/C
    SLICE_X4Y10          FDRE (Prop_fdre_C_Q)         0.194     0.194 r  t/d_y_reg[8]/Q
                         net (fo=3, routed)           0.142     0.336    best/Q[8]
    SLICE_X5Y10          FDRE                                         r  best/d_y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.862     1.989    best/clk_IBUF_BUFG
    SLICE_X5Y10          FDRE                                         r  best/d_y_reg[8]/C

Slack:                    inf
  Source:                 t/d_x_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.350ns  (logic 0.217ns (61.957%)  route 0.133ns (38.043%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  t/d_x_reg[4]/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  t/d_x_reg[4]/Q
                         net (fo=4, routed)           0.133     0.350    best/d_x_reg[9]_0[4]
    SLICE_X7Y7           FDRE                                         r  best/d_x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    best/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  best/d_x_reg[4]/C

Slack:                    inf
  Source:                 t/d_x_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.361ns  (logic 0.217ns (60.087%)  route 0.144ns (39.913%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y8           FDRE                         0.000     0.000 r  t/d_x_reg[2]/C
    SLICE_X6Y8           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  t/d_x_reg[2]/Q
                         net (fo=4, routed)           0.144     0.361    best/d_x_reg[9]_0[2]
    SLICE_X7Y7           FDRE                                         r  best/d_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    best/clk_IBUF_BUFG
    SLICE_X7Y7           FDRE                                         r  best/d_x_reg[2]/C

Slack:                    inf
  Source:                 t/d_y_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.194ns (51.988%)  route 0.179ns (48.012%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE                         0.000     0.000 r  t/d_y_reg[2]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.194     0.194 r  t/d_y_reg[2]/Q
                         net (fo=4, routed)           0.179     0.373    best/Q[2]
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    best/clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[2]/C

Slack:                    inf
  Source:                 t/d_y_reg[4]/C
                            (rising edge-triggered cell FDSE)
  Destination:            best/d_y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.388ns  (logic 0.194ns (50.007%)  route 0.194ns (49.993%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDSE                         0.000     0.000 r  t/d_y_reg[4]/C
    SLICE_X4Y9           FDSE (Prop_fdse_C_Q)         0.194     0.194 r  t/d_y_reg[4]/Q
                         net (fo=4, routed)           0.194     0.388    best/Q[4]
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    best/clk_IBUF_BUFG
    SLICE_X5Y8           FDRE                                         r  best/d_y_reg[4]/C

Slack:                    inf
  Source:                 t/d_x_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.217ns (53.263%)  route 0.190ns (46.737%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y9           FDRE                         0.000     0.000 r  t/d_x_reg[8]/C
    SLICE_X6Y9           FDRE (Prop_fdre_C_Q)         0.217     0.217 r  t/d_x_reg[8]/Q
                         net (fo=3, routed)           0.190     0.407    best/d_x_reg[9]_0[8]
    SLICE_X7Y9           FDRE                                         r  best/d_x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    best/clk_IBUF_BUFG
    SLICE_X7Y9           FDRE                                         r  best/d_x_reg[8]/C

Slack:                    inf
  Source:                 t/d_y_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            best/d_y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.408ns  (logic 0.194ns (47.508%)  route 0.214ns (52.492%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y9           FDRE                         0.000     0.000 r  t/d_y_reg[1]/C
    SLICE_X4Y9           FDRE (Prop_fdre_C_Q)         0.194     0.194 r  t/d_y_reg[1]/Q
                         net (fo=4, routed)           0.214     0.408    best/Q[1]
    SLICE_X4Y8           FDRE                                         r  best/d_y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.863     1.990    best/clk_IBUF_BUFG
    SLICE_X4Y8           FDRE                                         r  best/d_y_reg[1]/C





