# This a makefile

CC = gcc

OBJ = school.o main.o

SRC = main.c school.c

NAME = school

all: school

	$(CC)	-c -o main.o main.c
	$(CC)	-c -o school.o school.c
	$(CC) main.o school.o -o school
	$(CC) main.o school.o -o school
	echo "/* School */" >> main.c
	$(CC) 	-c -o main.o main.c
	$(CC) main.o school.o -o school
school: main.c school.c
	$(CC) main.c school.c -o school
