Command: vcs -sverilog -full64 -f ../flist +lint=TFIPC-L -P /opt/Synopsys/Verdi2015/share/PLI/VCS/LINUX64/novas.tab \
/opt/Synopsys/Verdi2015/share/PLI/VCS/LINUX64/pli.a -l run.log +v2k -debug_all +notimingcheck \
-lca
                         Chronologic VCS (TM)
         Version I-2014.03_Full64 -- Mon Feb  8 10:34:34 2021
               Copyright (c) 1991-2014 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.


Warning-[LCA_FEATURES_ENABLED] Usage warning
  LCA features enabled by '-lca' argument on the command line.  For more 
  information regarding list of LCA features please refer to Chapter "LCA 
  features" in the VCS/VCS-MX Release Notes

Parsing design file '../tb/tb.v'
Parsing design file '../../rtl/bitparse.v'
Parsing design file '../../rtl/decMppSuffix.v'
Top Level Modules:
       tb
TimeScale is 1 ns / 1 ps

Warning-[PCWM-W] Port connection width mismatch
../../rtl/bitparse.v, 146
"decMppSuffix u_decMppSuffix_ssm0( .bitDepth (bitDepth_comp0),  .stepSize (stepSize_ssm0),  .suffix (suffix),  .suffix_left (suffix_rmc0),  .qres_size (qres_size));"
  The following 3-bit expression is connected to 4-bit port "stepSize" of 
  module "decMppSuffix", instance "u_decMppSuffix_ssm0".
  Expression: stepSize_ssm0
  	use +lint=PCWM for more details

Starting vcs inline pass...
2 modules and 0 UDP read.
	However, due to incremental compilation, only 1 module needs to be compiled.
recompiling module tb because:
	This module or some inlined child module(s) has/have been modified.
rm -f _csrc*.so amd64_scvhdl_*.so pre_vcsobj_*.so share_vcsobj_*.so
ld -shared -o .//../simv.daidir//_csrc1.so --whole-archive _vcsobj_1_1.a  --no-whole-archive \

ld -shared -o .//../simv.daidir//_csrc0.so 5NrI_d.o 5NrIB_d.o SIM_l.o  
ld -shared -o .//../simv.daidir//pre_vcsobj_1_1.so --whole-archive pre_vcsobj_1_1.a \
--no-whole-archive
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir \
_csrc1.so _csrc0.so   pre_vcsobj_1_1.so  rmapats_mop.o rmapats.o rmar.o          \
/opt/Synopsys/VCS2014/amd64/lib/libzerosoft_rt_stubs.so /opt/Synopsys/VCS2014/amd64/lib/libvirsim.so \
/opt/Synopsys/VCS2014/amd64/lib/liberrorinf.so /opt/Synopsys/VCS2014/amd64/lib/libsnpsmalloc.so \
/opt/Synopsys/Verdi2015/share/PLI/VCS/LINUX64/pli.a    /opt/Synopsys/VCS2014/amd64/lib/libvcsnew.so \
/opt/Synopsys/VCS2014/amd64/lib/libuclinative.so   -Wl,-whole-archive /opt/Synopsys/VCS2014/amd64/lib/libvcsucli.so \
-Wl,-no-whole-archive        _vcs_pli_stub_.o   /opt/Synopsys/VCS2014/amd64/lib/vcs_save_restore_new.o \
-ldl -lm -lm  -lc -lpthread -ldl 
../simv up to date
CPU time: 1.858 seconds to compile + .006 seconds to elab + .181 seconds to link
