{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1586572832752 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1586572832760 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 11 00:10:32 2020 " "Processing started: Sat Apr 11 00:10:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1586572832760 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572832760 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SportWatch -c SportWatch " "Command: quartus_map --read_settings_files=on --write_settings_files=off SportWatch -c SportWatch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572832760 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1586572833170 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1586572833170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer_Module-Behavioral " "Found design unit 1: Timer_Module-Behavioral" {  } { { "Timer_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Timer_Module.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843539 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer_Module " "Found entity 1: Timer_Module" {  } { { "Timer_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Timer_Module.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "swatch_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file swatch_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Swatch_Module-Behavioral " "Found design unit 1: Swatch_Module-Behavioral" {  } { { "Swatch_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Swatch_Module.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843540 ""} { "Info" "ISGN_ENTITY_NAME" "1 Swatch_Module " "Found entity 1: Swatch_Module" {  } { { "Swatch_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Swatch_Module.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ssd_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ssd_pkg " "Found design unit 1: ssd_pkg" {  } { { "ssd_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843542 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ssd_pkg-body " "Found design unit 2: ssd_pkg-body" {  } { { "ssd_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/ssd_pkg.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSD_Mux-Behavioral " "Found design unit 1: SSD_Mux-Behavioral" {  } { { "SSD_Mux.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Mux.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843543 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSD_Mux " "Found entity 1: SSD_Mux" {  } { { "SSD_Mux.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Mux.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssd_blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ssd_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SSD_Blink-Behavioral " "Found design unit 1: SSD_Blink-Behavioral" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843544 ""} { "Info" "ISGN_ENTITY_NAME" "1 SSD_Blink " "Found entity 1: SSD_Blink" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sportwatch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sportwatch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SportWatch-Behavioral " "Found design unit 1: SportWatch-Behavioral" {  } { { "SportWatch.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843546 ""} { "Info" "ISGN_ENTITY_NAME" "1 SportWatch " "Found entity 1: SportWatch" {  } { { "SportWatch.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "md_switch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file md_switch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MD_Switch-Behavioral " "Found design unit 1: MD_Switch-Behavioral" {  } { { "MD_Switch.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/MD_Switch.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843547 ""} { "Info" "ISGN_ENTITY_NAME" "1 MD_Switch " "Found entity 1: MD_Switch" {  } { { "MD_Switch.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/MD_Switch.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "led_blink.vhd 2 1 " "Found 2 design units, including 1 entities, in source file led_blink.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_Blink-Behavioral " "Found design unit 1: LED_Blink-Behavioral" {  } { { "LED_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/LED_Blink.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843548 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_Blink " "Found entity 1: LED_Blink" {  } { { "LED_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/LED_Blink.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_process_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fsm_process_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM_process_pkg " "Found design unit 1: FSM_process_pkg" {  } { { "FSM_process_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/FSM_process_pkg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843550 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 FSM_process_pkg-body " "Found design unit 2: FSM_process_pkg-body" {  } { { "FSM_process_pkg.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/FSM_process_pkg.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dbutton.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dbutton.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dButton-Behavioral " "Found design unit 1: dButton-Behavioral" {  } { { "dButton.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/dButton.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843551 ""} { "Info" "ISGN_ENTITY_NAME" "1 dButton " "Found entity 1: dButton" {  } { { "dButton.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/dButton.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cac_module.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cac_module.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAC_Module-Behavioral " "Found design unit 1: CAC_Module-Behavioral" {  } { { "CAC_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/CAC_Module.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843553 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAC_Module " "Found entity 1: CAC_Module" {  } { { "CAC_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/CAC_Module.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1586572843553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843553 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "SportWatch " "Elaborating entity \"SportWatch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1586572843590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dButton dButton:btn1_ev " "Elaborating entity \"dButton\" for hierarchy \"dButton:btn1_ev\"" {  } { { "SportWatch.vhd" "btn1_ev" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586572843592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MD_Switch MD_Switch:switch " "Elaborating entity \"MD_Switch\" for hierarchy \"MD_Switch:switch\"" {  } { { "SportWatch.vhd" "switch" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586572843594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CAC_Module CAC_Module:cac_md " "Elaborating entity \"CAC_Module\" for hierarchy \"CAC_Module:cac_md\"" {  } { { "SportWatch.vhd" "cac_md" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586572843595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Swatch_Module Swatch_Module:swatch_md " "Elaborating entity \"Swatch_Module\" for hierarchy \"Swatch_Module:swatch_md\"" {  } { { "SportWatch.vhd" "swatch_md" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586572843603 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lap_flag Swatch_Module.vhd(81) " "Verilog HDL or VHDL warning at Swatch_Module.vhd(81): object \"lap_flag\" assigned a value but never read" {  } { { "Swatch_Module.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/Swatch_Module.vhd" 81 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1586572843605 "|SportWatch|Swatch_Module:swatch_md"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer_Module Timer_Module:timer_md " "Elaborating entity \"Timer_Module\" for hierarchy \"Timer_Module:timer_md\"" {  } { { "SportWatch.vhd" "timer_md" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586572843606 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SSD_Blink SSD_Blink:md_BLK_ssd " "Elaborating entity \"SSD_Blink\" for hierarchy \"SSD_Blink:md_BLK_ssd\"" {  } { { "SportWatch.vhd" "md_BLK_ssd" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586572843610 ""}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "delay_cnt\[0\] SSD_Blink.vhd(83) " "Can't infer register for \"delay_cnt\[0\]\" at SSD_Blink.vhd(83) because it does not hold its value outside the clock edge" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1586572843617 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt\[0\] SSD_Blink.vhd(83) " "Inferred latch for \"delay_cnt\[0\]\" at SSD_Blink.vhd(83)" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843617 "|SportWatch|SSD_Blink:md_BLK_ssd"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "delay_cnt\[1\] SSD_Blink.vhd(83) " "Can't infer register for \"delay_cnt\[1\]\" at SSD_Blink.vhd(83) because it does not hold its value outside the clock edge" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1586572843618 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt\[1\] SSD_Blink.vhd(83) " "Inferred latch for \"delay_cnt\[1\]\" at SSD_Blink.vhd(83)" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843618 "|SportWatch|SSD_Blink:md_BLK_ssd"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "delay_cnt\[2\] SSD_Blink.vhd(83) " "Can't infer register for \"delay_cnt\[2\]\" at SSD_Blink.vhd(83) because it does not hold its value outside the clock edge" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1586572843618 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt\[2\] SSD_Blink.vhd(83) " "Inferred latch for \"delay_cnt\[2\]\" at SSD_Blink.vhd(83)" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843618 "|SportWatch|SSD_Blink:md_BLK_ssd"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "delay_cnt\[3\] SSD_Blink.vhd(83) " "Can't infer register for \"delay_cnt\[3\]\" at SSD_Blink.vhd(83) because it does not hold its value outside the clock edge" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1586572843618 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt\[3\] SSD_Blink.vhd(83) " "Inferred latch for \"delay_cnt\[3\]\" at SSD_Blink.vhd(83)" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843618 "|SportWatch|SSD_Blink:md_BLK_ssd"}
{ "Error" "EVRFX_VDB_2011_UNCONVERTED" "delay_cnt\[4\] SSD_Blink.vhd(83) " "Can't infer register for \"delay_cnt\[4\]\" at SSD_Blink.vhd(83) because it does not hold its value outside the clock edge" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10818 "Can't infer register for \"%1!s!\" at %2!s! because it does not hold its value outside the clock edge" 0 0 "Analysis & Synthesis" 0 -1 1586572843618 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "delay_cnt\[4\] SSD_Blink.vhd(83) " "Inferred latch for \"delay_cnt\[4\]\" at SSD_Blink.vhd(83)" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843618 "|SportWatch|SSD_Blink:md_BLK_ssd"}
{ "Error" "EVRFX_VDB_2015_UNCONVERTED" "SSD_Blink.vhd(83) " "HDL error at SSD_Blink.vhd(83): couldn't implement registers for assignments on this clock edge" {  } { { "SSD_Blink.vhd" "" { Text "D:/intelFPGA_lite/program/sport_watch/SSD_Blink.vhd" 83 0 0 } }  } 0 10822 "HDL error at %1!s!: couldn't implement registers for assignments on this clock edge" 0 0 "Analysis & Synthesis" 0 -1 1586572843620 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "SSD_Blink:md_BLK_ssd " "Can't elaborate user hierarchy \"SSD_Blink:md_BLK_ssd\"" {  } { { "SportWatch.vhd" "md_BLK_ssd" { Text "D:/intelFPGA_lite/program/sport_watch/SportWatch.vhd" 170 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1586572843622 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "698 " "Peak virtual memory: 698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1586572843733 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Apr 11 00:10:43 2020 " "Processing ended: Sat Apr 11 00:10:43 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1586572843733 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1586572843733 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1586572843733 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1586572843733 ""}
