
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.123513                       # Number of seconds simulated
sim_ticks                                123512777070                       # Number of ticks simulated
final_tick                               688811208897                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 161147                       # Simulator instruction rate (inst/s)
host_op_rate                                   204755                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2123261                       # Simulator tick rate (ticks/s)
host_mem_usage                               67378800                       # Number of bytes of host memory used
host_seconds                                 58171.25                       # Real time elapsed on the host
sim_insts                                  9374099258                       # Number of instructions simulated
sim_ops                                   11910883623                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2073728                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1995264                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      2073984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1993856                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data      4053632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1225472                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data      3408640                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      2025728                       # Number of bytes read from this memory
system.physmem.bytes_read::total             18889344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      6242304                       # Number of bytes written to this memory
system.physmem.bytes_written::total           6242304                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        16201                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        15588                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        16203                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        15577                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data        31669                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data         9574                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data        26630                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        15826                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                147573                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           48768                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                48768                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        36272                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16789583                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        39381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16154313                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        35235                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     16791655                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        40417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16142913                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        40417                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     32819536                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        45599                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data      9921824                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        39381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     27597469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        39381                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16400959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               152934332                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        36272                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        39381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        35235                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        40417                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        40417                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        45599                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        39381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        39381                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             316081                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          50539743                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               50539743                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          50539743                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        36272                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16789583                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        39381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16154313                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        35235                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     16791655                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        40417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16142913                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        40417                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     32819536                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        45599                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data      9921824                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        39381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     27597469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        39381                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16400959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              203474074                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus0.numCycles               296193711                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21801978                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19460105                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1738555                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14447655                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        14202820                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         1310224                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        52059                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    230253307                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             123885864                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21801978                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15513044                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27609594                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5714433                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5412729                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         13935095                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1706380                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    267241752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.519455                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.760142                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       239632158     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         4201793      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2134634      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4155860      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1334257      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3838669      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          607255      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          989542      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        10347584      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    267241752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.073607                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.418260                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       228273412                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7445903                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27554476                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        22238                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3945719                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      2063555                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        20373                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     138600074                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        38370                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3945719                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       228502650                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4592833                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2130109                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         27329028                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       741409                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     138403045                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          182                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        107151                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       553895                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    181407588                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    627353057                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    627353057                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    147034306                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34373256                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        18589                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9398                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1767358                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     24942496                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      4067065                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        26376                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       926664                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         137692662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        18652                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        128896534                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        82144                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     24922126                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     51106617                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          118                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    267241752                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.482322                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.095684                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    210789452     78.88%     78.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17708435      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     18923953      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10969807      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5676862      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      1422024      0.53%     99.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      1678530      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        39488      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        33201      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    267241752                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         215251     57.28%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         87420     23.26%     80.55% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        73093     19.45%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    101087789     78.43%     78.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1012805      0.79%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.21% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9190      0.01%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     22754307     17.65%     96.87% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4032443      3.13%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     128896534                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435176                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             375764                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002915                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    525492727                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    162633782                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    125616135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     129272298                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       102701                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      5104430                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          108                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       101120                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3945719                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3786409                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91229                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    137711413                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        18279                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     24942496                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      4067065                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9394                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         45903                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         2145                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1170634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       671491                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1842125                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    127265275                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22433370                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1631258                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   99                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            26465592                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19334671                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4032222                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429669                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             125644949                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            125616135                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         76004057                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        165676567                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.424101                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.458750                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    112615979                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     25100468                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        18534                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1727699                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    263296033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.427716                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.296793                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    221338603     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     16497546      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10569958      4.01%     94.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      3354205      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      5532333      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1080384      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       685739      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       627904      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3609361      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    263296033                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     112615979                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23804005                       # Number of memory references committed
system.switch_cpus0.commit.loads             19838060                       # Number of loads committed
system.switch_cpus0.commit.membars               9247                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17267929                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         98436174                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1412128                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3609361                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           397402742                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          279381799                       # The number of ROB writes
system.switch_cpus0.timesIdled                5136602                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               28951959                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            112615979                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.961937                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.961937                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.337617                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.337617                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       591512846                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      163689380                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      147154494                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         18516                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus1.numCycles               296193711                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23304055                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     19110662                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2285121                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9708186                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         9108616                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2392486                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       102811                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    222450589                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             132403629                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23304055                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11501102                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             29130844                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6482366                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles      12049938                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         13704369                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2267971                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    267792339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.604582                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.950625                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       238661495     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3159629      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3653889      1.36%     91.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2008505      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2310054      0.86%     93.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1277111      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          867323      0.32%     94.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2254996      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13599337      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    267792339                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078678                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.447017                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       220652850                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     13882000                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28888294                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       229430                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4139761                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3782736                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        21207                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     161641395                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts       105022                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4139761                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       221005182                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4975378                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      7921276                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         28778769                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       971969                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     161541838                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          271                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        251134                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       449593                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    224507104                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    752117705                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    752117705                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    191786946                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        32720158                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        42475                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        23779                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2601208                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     15427470                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8398746                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       220857                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1863385                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         161302391                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        42570                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        152477351                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       215297                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     20100072                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46391574                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         4901                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    267792339                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.569387                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.260218                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    203540456     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     25849576      9.65%     85.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     13886357      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      9606456      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8399485      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      4296299      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1042015      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       669392      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       502303      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    267792339                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          40014     12.20%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.20% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        140385     42.81%     55.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147534     44.99%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    127637375     83.71%     83.71% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2381993      1.56%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18677      0.01%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14099973      9.25%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      8339333      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     152477351                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.514789                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             327933                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002151                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    573290271                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    181446482                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    149939265                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     152805284                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       383088                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2720737                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          952                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1454                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       178350                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         9338                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1058                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4139761                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        4418766                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       168343                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    161345095                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63758                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     15427470                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8398746                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        23753                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        117828                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1454                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1327639                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1279503                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2607142                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    150223885                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13239431                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2253466                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  134                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21576902                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        21024992                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           8337471                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.507181                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             149941634                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            149939265                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         89109959                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        233411615                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.506220                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.381772                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    112622031                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    138173255                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     23173371                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        37669                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2298233                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    263652578                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524073                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342237                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    207204281     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     26175851      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10971963      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      6593915      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      4561443      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2949692      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1528362      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1229239      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2437832      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    263652578                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    112622031                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     138173255                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              20927129                       # Number of memory references committed
system.switch_cpus1.commit.loads             12706733                       # Number of loads committed
system.switch_cpus1.commit.membars              18794                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19776183                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        124567429                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2811132                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2437832                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           422560618                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          326833092                       # The number of ROB writes
system.switch_cpus1.timesIdled                3408974                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               28401372                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          112622031                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            138173255                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    112622031                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.629980                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.629980                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380231                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380231                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       677641746                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      208105216                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      150845172                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         37634                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus2.numCycles               296193711                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        21824320                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19479039                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1742819                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     14498485                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        14219971                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1311469                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        52257                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    230535118                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             123995932                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           21824320                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15531440                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27637987                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5724884                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5326720                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         13953104                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1710644                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    267472118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.519477                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.760095                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       239834131     89.67%     89.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         4207507      1.57%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2135331      0.80%     92.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4160977      1.56%     93.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1338288      0.50%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         3843671      1.44%     95.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          608505      0.23%     95.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          987724      0.37%     96.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10355984      3.87%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    267472118                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.073683                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.418631                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       228554510                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      7360543                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27582986                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        22200                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3951875                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      2066993                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        20388                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     138726155                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        38384                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3951875                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       228784030                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        4549894                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2089988                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27357316                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       739011                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     138529009                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          192                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        106363                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       552062                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    181577697                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    627905775                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    627905775                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    147162720                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        34414859                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        18606                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         9408                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          1760377                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     24960859                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      4069482                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        26155                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       926514                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         137817370                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        18669                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        129015805                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        81940                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     24948614                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     51127996                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          119                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    267472118                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.482352                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.095598                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    210956925     78.87%     78.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     17736765      6.63%     85.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     18943057      7.08%     92.58% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10978655      4.10%     96.69% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      5683613      2.12%     98.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      1421891      0.53%     99.35% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1678674      0.63%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        39294      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        33244      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    267472118                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         215222     57.28%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.28% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         87484     23.28%     80.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        73019     19.43%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    101187817     78.43%     78.43% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1013620      0.79%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         9198      0.01%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     22770102     17.65%     96.87% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      4035068      3.13%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     129015805                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.435579                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             375725                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.002912                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    525961393                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    162784995                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    125731610                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     129391530                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       100833                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      5105510                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses          117                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          352                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       100108                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3951875                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        3742287                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        91231                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    137836139                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        18287                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     24960859                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      4069482                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         9403                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         45792                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents         2139                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          352                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1174936                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       672230                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      1847166                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    127381840                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     22449701                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1633965                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  100                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            26484539                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19353597                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           4034838                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.430063                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             125760065                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            125731610                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         76068989                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        165815713                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424491                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.458756                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    100087266                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    112714230                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     25126843                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        18550                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1731956                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    263520243                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.427725                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.296839                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    221524980     84.06%     84.06% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     16516916      6.27%     90.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10577385      4.01%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      3353706      1.27%     95.62% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      5537251      2.10%     97.72% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1081974      0.41%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       686450      0.26%     98.39% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       628796      0.24%     98.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3612785      1.37%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    263520243                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    100087266                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     112714230                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              23824694                       # Number of memory references committed
system.switch_cpus2.commit.loads             19855320                       # Number of loads committed
system.switch_cpus2.commit.membars               9255                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17282994                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         98522031                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      1413348                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3612785                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           397748154                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          279637300                       # The number of ROB writes
system.switch_cpus2.timesIdled                5142501                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               28721593                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          100087266                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            112714230                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    100087266                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.959355                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.959355                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.337912                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.337912                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       592037727                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      163845324                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147281068                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         18532                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus3.numCycles               296193711                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        23324803                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     19125656                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2282788                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9617276                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         9109556                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2393533                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect       102576                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    222587630                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             132597921                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           23324803                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     11503089                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             29160633                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        6488756                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles      12088482                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         13712140                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      2266234                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    268006359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604903                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.951306                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       238845726     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3162697      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         3656061      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2007987      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2308862      0.86%     93.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1272151      0.47%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          869246      0.32%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2261603      0.84%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        13622026      5.08%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    268006359                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078748                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447673                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       220781202                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     13928748                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         28918317                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       229700                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       4148388                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3788376                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        21226                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     161859494                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts       105078                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       4148388                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       221133599                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        4880329                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      8062523                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         28808783                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       972733                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     161762718                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          253                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        250267                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       450213                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    224815603                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    753183654                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    753183654                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    191951474                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        32864129                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        42296                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        23584                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2601452                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     15427971                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      8412275                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       220261                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1870813                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         161523501                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        42399                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        152638809                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       212567                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20206006                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     46691215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4698                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    268006359                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569534                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260396                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    203699235     76.01%     76.01% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     25860393      9.65%     85.65% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     13893263      5.18%     90.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      9628454      3.59%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8409568      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4299948      1.60%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1043123      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       669222      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       503153      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    268006359                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          40083     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        140207     42.73%     54.95% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       147821     45.05%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    127771736     83.71%     83.71% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2388350      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18693      0.01%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.29% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     14106196      9.24%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8353834      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     152638809                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515334                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             328111                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002150                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    573824655                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    181773354                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    150107518                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     152966920                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       383470                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2710362                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          938                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1453                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       184841                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         9348                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1021                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       4148388                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        4322158                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       167250                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    161566032                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        66084                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     15427971                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      8412275                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        23569                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents        117137                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1453                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1323104                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1281886                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2604990                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    150389271                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     13246851                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2249538                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            21598882                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21044828                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8352031                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.507740                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             150109822                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            150107518                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         89209329                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        233682598                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.506788                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381754                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    112718564                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    138291702                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     23275757                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        37701                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2295996                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    263857971                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524114                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342328                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    207363498     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     26197141      9.93%     88.52% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2     10980408      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      6599487      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4564637      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2951630      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1529479      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1231816      0.47%     99.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2439875      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    263857971                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    112718564                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     138291702                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              20945043                       # Number of memory references committed
system.switch_cpus3.commit.loads             12717609                       # Number of loads committed
system.switch_cpus3.commit.membars              18810                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          19793123                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        124674225                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2813542                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2439875                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           422984801                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          327283387                       # The number of ROB writes
system.switch_cpus3.timesIdled                3407729                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               28187352                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          112718564                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            138291702                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    112718564                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.627728                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.627728                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.380557                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.380557                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       678378263                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      208334287                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      151061790                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         37666                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  29                       # Number of system calls
system.switch_cpus4.numCycles               296193711                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        21962890                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     19818789                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1154701                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      8705107                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7867337                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1215878                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        51240                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    233181146                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             138128375                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           21962890                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9083215                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             27327652                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        3614404                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles      15293585                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         13383300                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1160775                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    278232976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.582425                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.899799                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       250905324     90.18%     90.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          976878      0.35%     90.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1995577      0.72%     91.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          845023      0.30%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         4543286      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         4048973      1.46%     94.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          790319      0.28%     94.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1633872      0.59%     95.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        12493724      4.49%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    278232976                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.074150                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.466345                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       231601512                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles     16887168                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         27228080                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        86068                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       2430143                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      1926692                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          450                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     161975697                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         2453                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       2430143                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       231856134                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles       14839310                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1212324                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         27079950                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles       815110                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     161890303                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents         1740                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        368699                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       284112                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.FullRegisterEvents        12820                       # Number of times there has been no free registers
system.switch_cpus4.rename.RenamedOperands    190054333                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    762526782                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    762526782                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    168728207                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        21326120                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        18781                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         9472                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          1971991                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     38224502                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores     19339400                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads       176504                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       939778                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         161579802                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        18839                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        155452331                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        84263                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     12316790                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     29355316                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved           78                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    278232976                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.558713                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.353809                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    222764469     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     16739131      6.02%     86.08% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     13663177      4.91%     90.99% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      5905599      2.12%     93.11% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      7432153      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      7149033      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      4059277      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       320486      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       199651      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    278232976                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         392738     11.17%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.17% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead       3036496     86.33%     97.50% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        88048      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     97508721     62.73%     62.73% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1355737      0.87%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         9308      0.01%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     37283253     23.98%     87.59% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite     19295312     12.41%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     155452331                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.524833                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt            3517282                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.022626                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    592739183                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    173919546                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    154131228                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     158969613                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       281520                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1466099                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses          603                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation         4123                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores       119474                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads        13717                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       2430143                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles       14321354                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       231750                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    161598733                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts         1484                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     38224502                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts     19339400                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         9473                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents        153668                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents          156                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents         4123                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       677399                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       676932                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      1354331                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    154366646                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     37159904                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1085685                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                   92                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            56453169                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        20226658                       # Number of branches executed
system.switch_cpus4.iew.exec_stores          19293265                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521168                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             154135288                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            154131228                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         83251556                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        164085203                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520373                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.507368                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts    125243170                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    147182223                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     14433898                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        18761                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1180393                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    275802833                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.533650                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.355727                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    222357724     80.62%     80.62% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     19557403      7.09%     87.71% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      9153143      3.32%     91.03% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      9036596      3.28%     94.31% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      2472181      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5     10448252      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       783965      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       573580      0.21%     99.49% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      1419989      0.51%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    275802833                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts    125243170                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     147182223                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              55978321                       # Number of memory references committed
system.switch_cpus4.commit.loads             36758400                       # Number of loads committed
system.switch_cpus4.commit.membars               9366                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          19435544                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        130880830                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      1425514                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      1419989                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           435998588                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          325662651                       # The number of ROB writes
system.switch_cpus4.timesIdled                5075692                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               17960735                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts          125243170                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            147182223                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total    125243170                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.364949                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.364949                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.422842                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.422842                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       763205011                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      178982932                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      192927947                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         18732                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  61                       # Number of system calls
system.switch_cpus5.numCycles               296193711                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        24057323                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     19683314                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      2349736                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups     10061359                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         9483590                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         2484722                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect       106990                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    231685870                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             134478726                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           24057323                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches     11968312                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             28084222                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        6397578                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       6394212                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus5.fetch.CacheLines         14172932                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      2351487                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    270181617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.611302                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.952432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       242097395     89.61%     89.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         1312873      0.49%     90.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2079660      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         2818152      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         2900345      1.07%     92.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         2453662      0.91%     93.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6         1376766      0.51%     94.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         2036554      0.75%     95.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        13106210      4.85%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    270181617                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081222                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454023                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       229305120                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles      8795306                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         28032030                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles        32254                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       4016906                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3961024                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          384                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     165034504                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1998                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       4016906                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       229936251                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        1735347                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      5603893                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         27440434                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles      1448783                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     164971977                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          195                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        213919                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       622401                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    230177945                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    767481491                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    767481491                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    199719358                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        30458545                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        41017                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        21384                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          4277895                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     15454443                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      8369366                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads        98009                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1946539                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         164764752                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        41162                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        156529268                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued        21374                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     18122194                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     43325984                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         1571                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    270181617                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579348                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.270608                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    203964139     75.49%     75.49% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     27206962     10.07%     85.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     13793449      5.11%     90.67% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3     10419457      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      8184314      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3313395      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6      2070484      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7      1085434      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       143983      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    270181617                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          29469     11.27%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.27% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         97165     37.15%     48.42% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       134912     51.58%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    131647926     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      2335954      1.49%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        19629      0.01%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     14182958      9.06%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      8342801      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     156529268                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.528469                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             261546                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    583523070                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    182928742                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    154187160                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     156790814                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       318088                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2480359                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          158                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation          636                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       115962                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       4016906                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        1386866                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       141337                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    164806079                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        65147                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     15454443                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      8369366                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        21387                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents        118863                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents          636                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1365894                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1320243                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2686137                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    154375348                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     13346028                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      2153917                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  165                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            21688516                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        21943356                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           8342488                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.521197                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             154187397                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            154187160                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         88513247                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        238516692                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520562                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371099                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts    116424386                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    143258202                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     21547883                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        39591                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      2379473                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    266164711                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.538231                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.387153                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    207419911     77.93%     77.93% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     29105516     10.94%     88.86% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2     11006944      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5242556      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      4412378      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2533133      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      2227736      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7      1002759      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      3213778      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    266164711                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts    116424386                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     143258202                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              21227488                       # Number of memory references committed
system.switch_cpus5.commit.loads             12974084                       # Number of loads committed
system.switch_cpus5.commit.membars              19752                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          20658398                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts        129073447                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2949948                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      3213778                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           427756225                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          333629154                       # The number of ROB writes
system.switch_cpus5.timesIdled                3509515                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               26012094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts          116424386                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            143258202                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total    116424386                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.544087                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.544087                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.393068                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.393068                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       694799229                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      214779642                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      152980579                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         39556                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  57                       # Number of system calls
system.switch_cpus6.numCycles               296193711                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        22858820                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     18690439                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      2234305                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      9636126                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         9041000                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2355260                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        99811                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    222111904                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             129626833                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           22858820                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     11396260                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             27176302                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        6454886                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       6099086                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           23                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines         13653426                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      2250027                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    259559103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.610341                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958716                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       232382801     89.53%     89.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1468100      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         2325548      0.90%     90.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         3700475      1.43%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1546553      0.60%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1740431      0.67%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1824558      0.70%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7         1201952      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        13368685      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    259559103                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077175                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437642                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       220087876                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles      8139191                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         27092595                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        68131                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       4171308                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3751635                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          482                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     158324339                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         3187                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       4171308                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       220402242                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles        2098708                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      5094118                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         26850356                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       942369                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     158235645                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents        27314                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents        271227                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       347981                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents        53762                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands    219681754                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    736068368                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    736068368                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    187916287                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        31765458                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        40300                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        22132                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          2816075                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     15087601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      8108643                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads       245452                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1841593                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         158042978                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        40419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        149749741                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       185508                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     19707973                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     43765857                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         3779                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    259559103                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576939                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268970                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    196383720     75.66%     75.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25370459      9.77%     85.43% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     13879265      5.35%     90.78% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      9439882      3.64%     94.42% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      8830574      3.40%     97.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2548608      0.98%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      1971318      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7       674354      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       460923      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    259559103                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu          34825     12.61%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.61% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        106259     38.47%     51.08% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       135134     48.92%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    125459058     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      2363160      1.58%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        18165      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     13840255      9.24%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      8069103      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     149749741                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.505580                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt             276218                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001845                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    559520311                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    177793002                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    147360993                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     150025959                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads       454153                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2686391                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses          343                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation         1665                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores       225752                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads         9342                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       4171308                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles        1355744                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles       135877                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    158083545                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts        10203                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     15087601                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      8108643                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        22116                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents        100475                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           32                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents         1665                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1309026                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1269833                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2578859                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    147631524                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     13022162                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2118217                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                  148                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            21089287                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        20786854                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           8067125                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.498429                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             147361964                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            147360993                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         86158089                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        225038952                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.497516                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382859                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts    110377634                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    135292655                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     22791227                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        36640                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      2281510                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    255387795                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.529754                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.382939                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    200466512     78.49%     78.49% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     26595061     10.41%     88.91% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2     10356455      4.06%     92.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      5579110      2.18%     95.15% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4181664      1.64%     96.79% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      2331111      0.91%     97.70% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1436546      0.56%     98.26% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7      1284821      0.50%     98.76% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      3156515      1.24%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    255387795                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts    110377634                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     135292655                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              20284099                       # Number of memory references committed
system.switch_cpus6.commit.loads             12401208                       # Number of loads committed
system.switch_cpus6.commit.membars              18280                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          19420406                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        121908547                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2748087                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      3156515                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           410314421                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          320339311                       # The number of ROB writes
system.switch_cpus6.timesIdled                3586722                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               36634608                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts          110377634                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            135292655                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total    110377634                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.683458                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.683458                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.372654                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.372654                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       665763665                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      204277498                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      147671225                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         36606                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  58                       # Number of system calls
system.switch_cpus7.numCycles               296193711                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        23365606                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     19162109                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      2286113                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      9607109                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         9123297                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         2395619                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect       102354                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    222790759                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             132807786                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           23365606                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches     11518916                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             29208400                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        6507185                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles      11766815                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         13725950                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      2269162                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    267950828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606015                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.952952                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       238742428     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         3165523      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         3666605      1.37%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         2011867      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         2313594      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1271502      0.47%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          867441      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         2263681      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        13648187      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    267950828                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078886                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.448382                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       220986146                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     13606033                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         28964139                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       230925                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       4163581                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3792563                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        21274                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     162120480                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts       104814                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       4163581                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       221340561                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        5063752                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      7549391                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         28854090                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       979449                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     162019856                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          271                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        256558                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       450656                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    225157606                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    754370829                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    754370829                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    192127662                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        33029939                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        42060                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        23327                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2613654                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     15463384                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      8422653                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       221074                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1871621                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         161772872                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        42143                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        152818556                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       216222                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     20328064                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     47057150                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         4410                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    267950828                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.570323                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261106                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    203569677     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     25891158      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     13906856      5.19%     90.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      9636553      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      8422858      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      4306872      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6      1043360      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       669877      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       503617      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    267950828                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          40222     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        141057     42.86%     55.08% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       147868     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    127918602     83.71%     83.71% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      2390515      1.56%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        18710      0.01%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     14128528      9.25%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      8362201      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     152818556                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.515941                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             329147                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002154                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    574133309                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    182144547                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    150276455                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     153147703                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       383076                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2734126                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          963                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1472                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       187700                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         9356                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         1058                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       4163581                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        4496629                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       171320                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    161815153                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        66305                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     15463384                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      8422653                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        23294                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents        118956                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1472                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1323688                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1285306                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2608994                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    150561861                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     13264567                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      2256695                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  138                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            21624782                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        21066533                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           8360215                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.508322                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             150278731                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            150276455                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         89312350                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        233977706                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.507359                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381713                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts    112821919                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    138418592                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     23398221                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        37733                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      2299076                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    263787247                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524736                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.343027                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    207240694     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     26222604      9.94%     88.50% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2     10990610      4.17%     92.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      6603587      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      4570567      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2951513      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1532246      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7      1232710      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      2442716      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    263787247                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts    112821919                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     138418592                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              20964208                       # Number of memory references committed
system.switch_cpus7.commit.loads             12729255                       # Number of loads committed
system.switch_cpus7.commit.membars              18826                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          19811333                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts        124788580                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2816128                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      2442716                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           423160590                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          327797295                       # The number of ROB writes
system.switch_cpus7.timesIdled                3412478                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               28242883                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts          112821919                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            138418592                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total    112821919                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.625321                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.625321                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.380906                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.380906                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       679144107                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      208567338                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      151291249                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         37698                       # number of misc regfile writes
system.l20.replacements                         16236                       # number of replacements
system.l20.tagsinuse                      4095.798310                       # Cycle average of tags in use
system.l20.total_refs                          258845                       # Total number of references to valid blocks.
system.l20.sampled_refs                         20332                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.730917                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           51.285224                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     7.053703                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3005.130270                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1032.329112                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.012521                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001722                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.733674                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.252033                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46174                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46175                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8267                       # number of Writeback hits
system.l20.Writeback_hits::total                 8267                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           83                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   83                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46257                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46258                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46257                       # number of overall hits
system.l20.overall_hits::total                  46258                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        16201                       # number of ReadReq misses
system.l20.ReadReq_misses::total                16236                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        16201                       # number of demand (read+write) misses
system.l20.demand_misses::total                 16236                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        16201                       # number of overall misses
system.l20.overall_misses::total                16236                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     19877718                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7252034967                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7271912685                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     19877718                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7252034967                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7271912685                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     19877718                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7252034967                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7271912685                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        62375                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              62411                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8267                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8267                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           83                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               83                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        62458                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               62494                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        62458                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              62494                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.259735                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.260146                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.259390                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.259801                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.259390                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.259801                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 567934.800000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 447628.848034                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 447888.191981                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 567934.800000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 447628.848034                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 447888.191981                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 567934.800000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 447628.848034                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 447888.191981                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                2444                       # number of writebacks
system.l20.writebacks::total                     2444                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        16201                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           16236                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        16201                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            16236                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        16201                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           16236                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     17364182                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   6088065249                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   6105429431                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     17364182                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   6088065249                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   6105429431                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     17364182                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   6088065249                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   6105429431                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.259735                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.260146                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.259390                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.259801                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.259390                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.259801                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 496119.485714                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 375783.300352                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 376042.709473                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 496119.485714                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 375783.300352                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 376042.709473                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 496119.485714                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 375783.300352                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 376042.709473                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         15630                       # number of replacements
system.l21.tagsinuse                      4095.476273                       # Cycle average of tags in use
system.l21.total_refs                          437425                       # Total number of references to valid blocks.
system.l21.sampled_refs                         19726                       # Sample count of references to valid blocks.
system.l21.avg_refs                         22.175048                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           82.350188                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     7.399475                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2841.250847                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1164.475763                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.020105                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.001807                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.693665                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.284296                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999872                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        47205                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  47206                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           26469                       # number of Writeback hits
system.l21.Writeback_hits::total                26469                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          173                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  173                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        47378                       # number of demand (read+write) hits
system.l21.demand_hits::total                   47379                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        47378                       # number of overall hits
system.l21.overall_hits::total                  47379                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           38                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        15588                       # number of ReadReq misses
system.l21.ReadReq_misses::total                15626                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           38                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        15588                       # number of demand (read+write) misses
system.l21.demand_misses::total                 15626                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           38                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        15588                       # number of overall misses
system.l21.overall_misses::total                15626                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     35059244                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   8054895353                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     8089954597                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     35059244                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   8054895353                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      8089954597                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     35059244                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   8054895353                       # number of overall miss cycles
system.l21.overall_miss_latency::total     8089954597                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           39                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        62793                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              62832                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        26469                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            26469                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          173                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              173                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           39                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        62966                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               63005                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           39                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        62966                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              63005                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.248244                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.248695                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.247562                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.248012                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.974359                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.247562                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.248012                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 922611.684211                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 516736.935656                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 517723.959875                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 922611.684211                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 516736.935656                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 517723.959875                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 922611.684211                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 516736.935656                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 517723.959875                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                9458                       # number of writebacks
system.l21.writebacks::total                     9458                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        15588                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           15626                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        15588                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            15626                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        15588                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           15626                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     32329031                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   6934672970                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   6967002001                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     32329031                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   6934672970                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   6967002001                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     32329031                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   6934672970                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   6967002001                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.248244                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.248695                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.247562                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.248012                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.974359                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.247562                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.248012                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 850763.973684                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 444872.528227                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 445859.593050                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 850763.973684                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 444872.528227                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 445859.593050                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 850763.973684                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 444872.528227                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 445859.593050                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         16237                       # number of replacements
system.l22.tagsinuse                      4095.798034                       # Cycle average of tags in use
system.l22.total_refs                          258837                       # Total number of references to valid blocks.
system.l22.sampled_refs                         20333                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.729897                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           51.283616                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     6.914426                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  3005.233276                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1032.366716                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.012520                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001688                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.733700                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.252043                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999951                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        46157                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  46158                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            8276                       # number of Writeback hits
system.l22.Writeback_hits::total                 8276                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           84                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   84                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        46241                       # number of demand (read+write) hits
system.l22.demand_hits::total                   46242                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        46241                       # number of overall hits
system.l22.overall_hits::total                  46242                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        16204                       # number of ReadReq misses
system.l22.ReadReq_misses::total                16238                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        16204                       # number of demand (read+write) misses
system.l22.demand_misses::total                 16238                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        16204                       # number of overall misses
system.l22.overall_misses::total                16238                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     19358885                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   7098534455                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     7117893340                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     19358885                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   7098534455                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      7117893340                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     19358885                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   7098534455                       # number of overall miss cycles
system.l22.overall_miss_latency::total     7117893340                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        62361                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              62396                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         8276                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             8276                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           84                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               84                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        62445                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               62480                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        62445                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              62480                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.259842                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.260241                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.259492                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.259891                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.259492                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.259891                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 438072.973031                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 438347.908609                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 438072.973031                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 438347.908609                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 569378.970588                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 438072.973031                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 438347.908609                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2447                       # number of writebacks
system.l22.writebacks::total                     2447                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        16204                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           16238                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        16204                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            16238                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        16204                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           16238                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   5934604951                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   5951522636                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   5934604951                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   5951522636                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     16917685                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   5934604951                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   5951522636                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.259842                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.260241                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.259492                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.259891                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.259492                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.259891                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 366243.208529                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 366518.206429                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 366243.208529                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 366518.206429                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 497578.970588                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 366243.208529                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 366518.206429                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         15619                       # number of replacements
system.l23.tagsinuse                      4095.469217                       # Cycle average of tags in use
system.l23.total_refs                          437478                       # Total number of references to valid blocks.
system.l23.sampled_refs                         19715                       # Sample count of references to valid blocks.
system.l23.avg_refs                         22.190109                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           82.888165                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.552707                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2832.215694                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1172.812650                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.020236                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001844                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.691459                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.286331                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        47199                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  47200                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           26529                       # number of Writeback hits
system.l23.Writeback_hits::total                26529                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          173                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  173                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        47372                       # number of demand (read+write) hits
system.l23.demand_hits::total                   47373                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        47372                       # number of overall hits
system.l23.overall_hits::total                  47373                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           39                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        15575                       # number of ReadReq misses
system.l23.ReadReq_misses::total                15614                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            2                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           39                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        15577                       # number of demand (read+write) misses
system.l23.demand_misses::total                 15616                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           39                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        15577                       # number of overall misses
system.l23.overall_misses::total                15616                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     35760671                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   7984710015                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     8020470686                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       972353                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       972353                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     35760671                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   7985682368                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      8021443039                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     35760671                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   7985682368                       # number of overall miss cycles
system.l23.overall_miss_latency::total     8021443039                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        62774                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              62814                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        26529                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            26529                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          175                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        62949                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               62989                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        62949                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              62989                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.248112                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.248575                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.011429                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.011429                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.247454                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.247916                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.247454                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.247916                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 916940.282051                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 512661.959230                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 513671.748815                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 486176.500000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 486176.500000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 916940.282051                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 512658.558644                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 513668.227395                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 916940.282051                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 512658.558644                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 513668.227395                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                9471                       # number of writebacks
system.l23.writebacks::total                     9471                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           39                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        15575                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           15614                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            2                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           39                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        15577                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            15616                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           39                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        15577                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           15616                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     32959879                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   6865587577                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   6898547456                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       828753                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       828753                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     32959879                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   6866416330                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   6899376209                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     32959879                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   6866416330                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   6899376209                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.248112                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.248575                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.011429                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.011429                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.247454                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.247916                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.247454                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.247916                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 845125.102564                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 440808.191140                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 441818.077110                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 414376.500000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 414376.500000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 845125.102564                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 440804.797458                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 441814.562564                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 845125.102564                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 440804.797458                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 441814.562564                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                         31708                       # number of replacements
system.l24.tagsinuse                      4095.905708                       # Cycle average of tags in use
system.l24.total_refs                          428602                       # Total number of references to valid blocks.
system.l24.sampled_refs                         35804                       # Sample count of references to valid blocks.
system.l24.avg_refs                         11.970785                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           10.539924                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst     3.634618                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  3380.954144                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data           700.777021                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.002573                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.000887                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.825428                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.171088                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999977                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        59024                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  59025                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks           23896                       # number of Writeback hits
system.l24.Writeback_hits::total                23896                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           87                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   87                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        59111                       # number of demand (read+write) hits
system.l24.demand_hits::total                   59112                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        59111                       # number of overall hits
system.l24.overall_hits::total                  59112                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           39                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data        31669                       # number of ReadReq misses
system.l24.ReadReq_misses::total                31708                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           39                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data        31669                       # number of demand (read+write) misses
system.l24.demand_misses::total                 31708                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           39                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data        31669                       # number of overall misses
system.l24.overall_misses::total                31708                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     34888648                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data  16774897529                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total    16809786177                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     34888648                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data  16774897529                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total     16809786177                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     34888648                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data  16774897529                       # number of overall miss cycles
system.l24.overall_miss_latency::total    16809786177                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        90693                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              90733                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks        23896                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total            23896                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           87                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               87                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        90780                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               90820                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        90780                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              90820                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.349189                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.349465                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.348854                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.349130                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.975000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.348854                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.349130                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 894580.717949                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 529694.576052                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 530143.376340                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 894580.717949                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 529694.576052                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 530143.376340                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 894580.717949                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 529694.576052                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 530143.376340                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                5718                       # number of writebacks
system.l24.writebacks::total                     5718                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           39                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data        31669                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total           31708                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           39                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data        31669                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total            31708                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           39                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data        31669                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total           31708                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     32088238                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data  14500079117                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total  14532167355                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     32088238                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data  14500079117                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total  14532167355                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     32088238                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data  14500079117                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total  14532167355                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.349189                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.349465                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.348854                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.349130                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.975000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.348854                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.349130                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 822775.333333                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 457863.497963                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 458312.329854                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 822775.333333                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 457863.497963                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 458312.329854                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 822775.333333                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 457863.497963                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 458312.329854                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                          9621                       # number of replacements
system.l25.tagsinuse                      4095.382603                       # Cycle average of tags in use
system.l25.total_refs                          331293                       # Total number of references to valid blocks.
system.l25.sampled_refs                         13717                       # Sample count of references to valid blocks.
system.l25.avg_refs                         24.152001                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.537721                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    13.132095                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2586.601479                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1417.111309                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019174                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.003206                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.631495                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.345974                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999849                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        37726                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  37728                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           11616                       # number of Writeback hits
system.l25.Writeback_hits::total                11616                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          176                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  176                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        37902                       # number of demand (read+write) hits
system.l25.demand_hits::total                   37904                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        37902                       # number of overall hits
system.l25.overall_hits::total                  37904                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           44                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data         9575                       # number of ReadReq misses
system.l25.ReadReq_misses::total                 9619                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           44                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data         9575                       # number of demand (read+write) misses
system.l25.demand_misses::total                  9619                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           44                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data         9575                       # number of overall misses
system.l25.overall_misses::total                 9619                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     38905445                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   4419016830                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     4457922275                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     38905445                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   4419016830                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      4457922275                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     38905445                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   4419016830                       # number of overall miss cycles
system.l25.overall_miss_latency::total     4457922275                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           46                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        47301                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              47347                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        11616                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            11616                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          176                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              176                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           46                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        47477                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               47523                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           46                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        47477                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              47523                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.956522                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.202427                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.203160                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.956522                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.201677                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.202407                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.956522                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.201677                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.202407                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 884214.659091                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 461516.118016                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 463449.659528                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 884214.659091                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 461516.118016                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 463449.659528                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 884214.659091                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 461516.118016                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 463449.659528                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                5115                       # number of writebacks
system.l25.writebacks::total                     5115                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           44                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data         9574                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total            9618                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           44                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data         9574                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total             9618                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           44                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data         9574                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total            9618                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     35742845                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   3730859838                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   3766602683                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     35742845                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   3730859838                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   3766602683                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     35742845                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   3730859838                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   3766602683                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.202406                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.203139                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.956522                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.201656                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.202386                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.956522                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.201656                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.202386                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 812337.386364                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 389686.634427                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 391620.158349                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 812337.386364                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 389686.634427                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 391620.158349                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 812337.386364                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 389686.634427                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 391620.158349                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                         26670                       # number of replacements
system.l26.tagsinuse                      4095.570026                       # Cycle average of tags in use
system.l26.total_refs                          379908                       # Total number of references to valid blocks.
system.l26.sampled_refs                         30766                       # Sample count of references to valid blocks.
system.l26.avg_refs                         12.348307                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.268192                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst     8.870222                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2709.301368                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1340.130243                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009099                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.002166                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.661451                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.327180                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999895                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        53859                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  53860                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks           15205                       # number of Writeback hits
system.l26.Writeback_hits::total                15205                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          150                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  150                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        54009                       # number of demand (read+write) hits
system.l26.demand_hits::total                   54010                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        54009                       # number of overall hits
system.l26.overall_hits::total                  54010                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           38                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data        26629                       # number of ReadReq misses
system.l26.ReadReq_misses::total                26667                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           38                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data        26630                       # number of demand (read+write) misses
system.l26.demand_misses::total                 26668                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           38                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data        26630                       # number of overall misses
system.l26.overall_misses::total                26668                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     30922237                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data  14090960886                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total    14121883123                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data       350396                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total       350396                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     30922237                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data  14091311282                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total     14122233519                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     30922237                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data  14091311282                       # number of overall miss cycles
system.l26.overall_miss_latency::total    14122233519                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           39                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        80488                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              80527                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks        15205                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total            15205                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          151                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           39                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        80639                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               80678                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           39                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        80639                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              80678                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.330844                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.331156                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.006623                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.006623                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.330237                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.330549                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.974359                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.330237                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.330549                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 813743.078947                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 529158.469563                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 529563.997563                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data       350396                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total       350396                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 813743.078947                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 529151.756741                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 529557.279099                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 813743.078947                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 529151.756741                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 529557.279099                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                4585                       # number of writebacks
system.l26.writebacks::total                     4585                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           38                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data        26629                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total           26667                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           38                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data        26630                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total            26668                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           38                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data        26630                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total           26668                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     28192798                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data  12177815172                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total  12206007970                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       278596                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       278596                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     28192798                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data  12178093768                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total  12206286566                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     28192798                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data  12178093768                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total  12206286566                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.330844                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.331156                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.006623                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.330237                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.330549                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.974359                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.330237                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.330549                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 741915.736842                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 457314.025010                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 457719.577380                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       278596                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       278596                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 741915.736842                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 457307.313857                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 457712.860582                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 741915.736842                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 457307.313857                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 457712.860582                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         15868                       # number of replacements
system.l27.tagsinuse                      4095.468478                       # Cycle average of tags in use
system.l27.total_refs                          437682                       # Total number of references to valid blocks.
system.l27.sampled_refs                         19964                       # Sample count of references to valid blocks.
system.l27.avg_refs                         21.923562                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           82.269040                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     7.090208                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2855.393319                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1150.715910                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.020085                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.001731                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.697118                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.280937                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999870                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        47397                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  47398                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           26535                       # number of Writeback hits
system.l27.Writeback_hits::total                26535                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          174                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  174                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        47571                       # number of demand (read+write) hits
system.l27.demand_hits::total                   47572                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        47571                       # number of overall hits
system.l27.overall_hits::total                  47572                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           38                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        15825                       # number of ReadReq misses
system.l27.ReadReq_misses::total                15863                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           38                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        15826                       # number of demand (read+write) misses
system.l27.demand_misses::total                 15864                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           38                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        15826                       # number of overall misses
system.l27.overall_misses::total                15864                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     31246628                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   7907123208                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     7938369836                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       698321                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       698321                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     31246628                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   7907821529                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      7939068157                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     31246628                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   7907821529                       # number of overall miss cycles
system.l27.overall_miss_latency::total     7939068157                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           39                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        63222                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              63261                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        26535                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            26535                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          175                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              175                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           39                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        63397                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               63436                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           39                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        63397                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              63436                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.250308                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.250755                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.005714                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.005714                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.249633                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.250079                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.974359                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.249633                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.250079                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 499660.234313                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 500433.072937                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       698321                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       698321                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 499672.787122                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 500445.546962                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 822279.684211                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 499672.787122                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 500445.546962                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                9530                       # number of writebacks
system.l27.writebacks::total                     9530                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        15825                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           15863                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        15826                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            15864                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        15826                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           15864                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   6770466922                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   6798985150                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       626521                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       626521                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   6771093443                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   6799611671                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     28518228                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   6771093443                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   6799611671                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.250308                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.250755                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.005714                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.005714                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.249633                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.250079                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.974359                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.249633                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.250079                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 427833.612765                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 428606.515161                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       626521                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       626521                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 427846.167256                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 428618.990860                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 750479.684211                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 427846.167256                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 428618.990860                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     2                       # number of replacements
system.cpu0.icache.tagsinuse               560.089177                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1013967316                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1801007.666075                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    34.948185                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   525.140992                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.056007                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.841572                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.897579                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     13935047                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       13935047                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     13935047                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        13935047                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     13935047                       # number of overall hits
system.cpu0.icache.overall_hits::total       13935047                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           48                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            48                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.cpu0.icache.overall_misses::total           48                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     25407127                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     25407127                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     25407127                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     25407127                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     25407127                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     25407127                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     13935095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     13935095                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     13935095                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     13935095                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     13935095                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     13935095                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000003                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 529315.145833                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 529315.145833                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 529315.145833                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 529315.145833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 529315.145833                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 529315.145833                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           12                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           12                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     20266937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     20266937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     20266937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     20266937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     20266937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     20266937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 562970.472222                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 562970.472222                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 562970.472222                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 562970.472222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 562970.472222                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 562970.472222                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 62458                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               243194895                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 62714                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               3877.840594                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.516174                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.483826                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.783266                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.216734                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20485494                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20485494                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      3946820                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       3946820                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9311                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9311                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9258                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9258                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     24432314                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        24432314                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     24432314                       # number of overall hits
system.cpu0.dcache.overall_hits::total       24432314                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       213007                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       213007                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          403                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          403                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       213410                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        213410                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       213410                       # number of overall misses
system.cpu0.dcache.overall_misses::total       213410                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  48884138680                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  48884138680                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     34838141                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     34838141                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  48918976821                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  48918976821                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  48918976821                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  48918976821                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20698501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20698501                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3947223                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9311                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9258                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     24645724                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     24645724                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     24645724                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     24645724                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010291                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010291                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000102                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000102                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.008659                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.008659                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.008659                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.008659                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 229495.456393                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 229495.456393                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        86447                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        86447                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 229225.325997                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 229225.325997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 229225.325997                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 229225.325997                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8267                       # number of writebacks
system.cpu0.dcache.writebacks::total             8267                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       150632                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       150632                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          320                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          320                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       150952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       150952                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       150952                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       150952                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        62375                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        62375                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           83                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           83                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        62458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        62458                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        62458                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        62458                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  10411303962                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  10411303962                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5433730                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5433730                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  10416737692                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  10416737692                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  10416737692                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  10416737692                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003014                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002534                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002534                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 166914.692778                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 166914.692778                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 65466.626506                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 65466.626506                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 166779.879151                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 166779.879151                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 166779.879151                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 166779.879151                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               520.197040                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088372144                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2089006.034549                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    38.197040                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.061213                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.833649                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     13704317                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       13704317                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     13704317                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        13704317                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     13704317                       # number of overall hits
system.cpu1.icache.overall_hits::total       13704317                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           52                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           52                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           52                       # number of overall misses
system.cpu1.icache.overall_misses::total           52                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     48163737                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     48163737                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     48163737                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     48163737                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     48163737                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     48163737                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     13704369                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     13704369                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     13704369                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     13704369                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     13704369                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     13704369                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000004                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 926225.711538                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 926225.711538                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 926225.711538                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 926225.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 926225.711538                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 926225.711538                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           13                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           13                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           39                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           39                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     35471592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35471592                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     35471592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35471592                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     35471592                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35471592                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst       909528                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total       909528                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst       909528                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total       909528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst       909528                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total       909528                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 62966                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               186232498                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 63222                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2945.691342                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.255152                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.744848                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915059                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084941                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9665256                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9665256                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      8174896                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       8174896                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        20271                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        20271                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18817                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18817                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17840152                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17840152                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17840152                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17840152                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       215300                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       215300                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5318                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5318                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       220618                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        220618                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       220618                       # number of overall misses
system.cpu1.dcache.overall_misses::total       220618                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  50890666126                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  50890666126                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2147789709                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2147789709                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  53038455835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  53038455835                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  53038455835                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  53038455835                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9880556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9880556                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      8180214                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8180214                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        20271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        20271                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18817                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18817                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18060770                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18060770                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18060770                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18060770                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021790                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021790                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000650                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000650                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012215                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012215                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012215                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012215                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 236370.952745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 236370.952745                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 403871.701580                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 403871.701580                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 240408.560657                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 240408.560657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 240408.560657                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 240408.560657                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     12318848                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             74                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 166470.918919                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        26469                       # number of writebacks
system.cpu1.dcache.writebacks::total            26469                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       152507                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       152507                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5145                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5145                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       157652                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       157652                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       157652                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       157652                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        62793                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        62793                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          173                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          173                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        62966                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        62966                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        62966                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        62966                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  11285030971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  11285030971                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     11212397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     11212397                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  11296243368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  11296243368                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  11296243368                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  11296243368                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006355                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003486                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003486                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003486                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003486                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 179717.977657                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 179717.977657                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 64811.543353                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 64811.543353                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 179402.270559                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 179402.270559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 179402.270559                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 179402.270559                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               559.449052                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013985326                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1804244.352313                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    33.432085                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.016967                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.053577                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.842976                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.896553                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     13953057                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       13953057                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     13953057                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        13953057                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     13953057                       # number of overall hits
system.cpu2.icache.overall_hits::total       13953057                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           47                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           47                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           47                       # number of overall misses
system.cpu2.icache.overall_misses::total           47                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     24492206                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     24492206                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     24492206                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     24492206                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     24492206                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     24492206                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     13953104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     13953104                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     13953104                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     13953104                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     13953104                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     13953104                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000003                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000003                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000003                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000003                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 521110.765957                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 521110.765957                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 521110.765957                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 521110.765957                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     19724351                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     19724351                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     19724351                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     19724351                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 563552.885714                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 563552.885714                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 62444                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               243215455                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 62700                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3879.034370                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   200.073922                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    55.926078                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.781539                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.218461                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     20502631                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       20502631                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      3950229                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       3950229                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         9317                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         9317                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         9266                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         9266                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     24452860                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        24452860                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     24452860                       # number of overall hits
system.cpu2.dcache.overall_hits::total       24452860                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       213035                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       213035                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          407                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          407                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       213442                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        213442                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       213442                       # number of overall misses
system.cpu2.dcache.overall_misses::total       213442                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  48025083124                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  48025083124                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     35120483                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     35120483                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  48060203607                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  48060203607                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  48060203607                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  48060203607                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     20715666                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     20715666                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      3950636                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      3950636                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         9317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         9317                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         9266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         9266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     24666302                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     24666302                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     24666302                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     24666302                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010284                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010284                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000103                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008653                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008653                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008653                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008653                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 225432.830868                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 225432.830868                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 86291.113022                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 86291.113022                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 225167.509708                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 225167.509708                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 225167.509708                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 225167.509708                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         8276                       # number of writebacks
system.cpu2.dcache.writebacks::total             8276                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       150674                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       150674                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          323                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          323                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       150997                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       150997                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       150997                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       150997                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        62361                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        62361                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           84                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           84                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        62445                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        62445                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        62445                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        62445                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  10256684782                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  10256684782                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      5459399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      5459399                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  10262144181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  10262144181                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  10262144181                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  10262144181                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002532                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002532                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002532                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002532                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 164472.743894                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 164472.743894                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64992.845238                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64992.845238                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 164338.925150                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 164338.925150                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 164338.925150                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 164338.925150                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               520.911283                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1088379913                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   522                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2085018.990421                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.911283                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.062358                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.834794                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     13712086                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       13712086                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     13712086                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        13712086                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     13712086                       # number of overall hits
system.cpu3.icache.overall_hits::total       13712086                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           54                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           54                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           54                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            54                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           54                       # number of overall misses
system.cpu3.icache.overall_misses::total           54                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     47618766                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     47618766                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     47618766                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     47618766                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     47618766                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     47618766                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     13712140                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     13712140                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     13712140                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     13712140                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     13712140                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     13712140                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000004                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst       881829                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total       881829                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst       881829                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total       881829                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst       881829                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total       881829                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     36161756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     36161756                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     36161756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     36161756                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     36161756                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     36161756                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 904043.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 904043.900000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 904043.900000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 904043.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 904043.900000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 904043.900000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 62949                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               186244015                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 63205                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               2946.665849                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.256202                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.743798                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.915063                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.084937                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      9670148                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        9670148                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      8181786                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       8181786                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        19990                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        19990                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18833                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18833                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     17851934                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        17851934                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     17851934                       # number of overall hits
system.cpu3.dcache.overall_hits::total       17851934                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       215222                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       215222                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5434                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5434                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       220656                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        220656                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       220656                       # number of overall misses
system.cpu3.dcache.overall_misses::total       220656                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  50905260903                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  50905260903                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2131511837                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2131511837                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  53036772740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  53036772740                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  53036772740                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  53036772740                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9885370                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9885370                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      8187220                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      8187220                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        19990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        19990                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18833                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18833                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18072590                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18072590                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18072590                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18072590                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021772                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021772                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000664                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000664                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012209                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012209                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012209                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012209                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 236524.430137                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 236524.430137                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 392254.662679                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 392254.662679                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 240359.531307                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 240359.531307                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 240359.531307                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 240359.531307                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     12494951                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             71                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 175985.225352                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        26529                       # number of writebacks
system.cpu3.dcache.writebacks::total            26529                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       152448                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       152448                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5259                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5259                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       157707                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       157707                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       157707                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       157707                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        62774                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        62774                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          175                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        62949                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        62949                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        62949                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        62949                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data  11214479298                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total  11214479298                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     12211722                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     12211722                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data  11226691020                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total  11226691020                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data  11226691020                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total  11226691020                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006350                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006350                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003483                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003483                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003483                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003483                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 178648.473859                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 178648.473859                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 69781.268571                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 69781.268571                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 178345.819949                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 178345.819949                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 178345.819949                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 178345.819949                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     2                       # number of replacements
system.cpu4.icache.tagsinuse               579.965733                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1120910559                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1922659.620926                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    38.905762                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst   541.059971                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.062349                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.867083                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.929432                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     13383241                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       13383241                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     13383241                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        13383241                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     13383241                       # number of overall hits
system.cpu4.icache.overall_hits::total       13383241                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           59                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           59                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           59                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            59                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           59                       # number of overall misses
system.cpu4.icache.overall_misses::total           59                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     49949417                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     49949417                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     49949417                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     49949417                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     49949417                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     49949417                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     13383300                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     13383300                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     13383300                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     13383300                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     13383300                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     13383300                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000004                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 846600.288136                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 846600.288136                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 846600.288136                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 846600.288136                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 846600.288136                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 846600.288136                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           19                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           19                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           19                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           19                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           19                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     35293655                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     35293655                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     35293655                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     35293655                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     35293655                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     35293655                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 882341.375000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 882341.375000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 882341.375000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 882341.375000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 882341.375000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 882341.375000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 90780                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               489486428                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 91036                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               5376.844633                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   111.912250                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   144.087750                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.437157                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.562843                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data     35061669                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total       35061669                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data     19200604                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total      19200604                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         9383                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         9383                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         9366                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         9366                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     54262273                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        54262273                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     54262273                       # number of overall hits
system.cpu4.dcache.overall_hits::total       54262273                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       325537                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       325537                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          309                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          309                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       325846                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        325846                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       325846                       # number of overall misses
system.cpu4.dcache.overall_misses::total       325846                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  81459971882                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  81459971882                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     30792867                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     30792867                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  81490764749                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  81490764749                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  81490764749                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  81490764749                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data     35387206                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total     35387206                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data     19200913                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total     19200913                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         9383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         9383                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         9366                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         9366                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     54588119                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     54588119                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     54588119                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     54588119                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009199                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009199                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005969                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005969                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005969                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005969                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 250232.606069                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 250232.606069                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 99653.291262                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 99653.291262                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 250089.811595                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 250089.811595                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 250089.811595                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 250089.811595                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks        23896                       # number of writebacks
system.cpu4.dcache.writebacks::total            23896                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data       234844                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total       234844                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          222                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          222                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data       235066                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total       235066                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data       235066                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total       235066                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        90693                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        90693                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           87                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        90780                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        90780                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        90780                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        90780                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data  21074824510                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total  21074824510                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      5981288                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      5981288                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data  21080805798                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total  21080805798                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data  21080805798                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total  21080805798                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.002563                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.001663                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.001663                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.001663                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.001663                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 232375.425998                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 232375.425998                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68750.436782                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68750.436782                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 232218.614210                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 232218.614210                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 232218.614210                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 232218.614210                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               519.921867                       # Cycle average of tags in use
system.cpu5.icache.total_refs              1087308411                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              2086964.320537                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    44.921867                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.071990                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.833208                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     14172874                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       14172874                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     14172874                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        14172874                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     14172874                       # number of overall hits
system.cpu5.icache.overall_hits::total       14172874                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           58                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           58                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            58                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           58                       # number of overall misses
system.cpu5.icache.overall_misses::total           58                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     46700822                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     46700822                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     46700822                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     46700822                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     46700822                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     46700822                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     14172932                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     14172932                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     14172932                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     14172932                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     14172932                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     14172932                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000004                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 805186.586207                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 805186.586207                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 805186.586207                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 805186.586207                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 805186.586207                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 805186.586207                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           46                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           46                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           46                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     39433167                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     39433167                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     39433167                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     39433167                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     39433167                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     39433167                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 857242.760870                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 857242.760870                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 857242.760870                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 857242.760870                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 857242.760870                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 857242.760870                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 47477                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               180205804                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 47733                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3775.287621                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   233.519116                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    22.480884                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.912184                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.087816                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      9759509                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        9759509                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      8214408                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       8214408                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        21240                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        21240                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        19778                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        19778                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     17973917                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        17973917                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     17973917                       # number of overall hits
system.cpu5.dcache.overall_hits::total       17973917                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       151755                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       151755                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         1038                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         1038                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       152793                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        152793                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       152793                       # number of overall misses
system.cpu5.dcache.overall_misses::total       152793                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  28117414765                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  28117414765                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data     87494711                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total     87494711                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  28204909476                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  28204909476                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  28204909476                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  28204909476                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      9911264                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      9911264                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      8215446                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      8215446                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        21240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        21240                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        19778                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        19778                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     18126710                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     18126710                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     18126710                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     18126710                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015311                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015311                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000126                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008429                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008429                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008429                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008429                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 185281.636618                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 185281.636618                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 84291.629094                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 84291.629094                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 184595.560503                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 184595.560503                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 184595.560503                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 184595.560503                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        11616                       # number of writebacks
system.cpu5.dcache.writebacks::total            11616                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       104454                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       104454                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data          862                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total          862                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       105316                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       105316                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       105316                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       105316                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        47301                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        47301                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          176                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          176                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        47477                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        47477                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        47477                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        47477                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   6958117031                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   6958117031                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     11356019                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     11356019                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   6969473050                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   6969473050                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   6969473050                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   6969473050                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004772                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004772                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002619                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002619                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002619                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002619                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 147102.958310                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 147102.958310                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64522.835227                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64522.835227                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 146796.828991                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 146796.828991                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 146796.828991                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 146796.828991                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               528.003903                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1092839846                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   529                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              2065859.822306                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    38.003903                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.060904                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.846160                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     13653369                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       13653369                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     13653369                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        13653369                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     13653369                       # number of overall hits
system.cpu6.icache.overall_hits::total       13653369                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           57                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.cpu6.icache.overall_misses::total           57                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     48549915                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     48549915                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     48549915                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     48549915                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     48549915                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     48549915                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     13653426                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     13653426                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     13653426                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     13653426                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     13653426                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     13653426                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000004                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 851752.894737                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 851752.894737                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 851752.894737                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 851752.894737                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 851752.894737                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 851752.894737                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           18                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           18                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           39                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           39                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     31368079                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     31368079                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     31368079                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     31368079                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     31368079                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     31368079                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 804309.717949                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 804309.717949                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 804309.717949                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 804309.717949                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 804309.717949                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 804309.717949                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 80639                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               194469318                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 80895                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               2403.972038                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   234.361512                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    21.638488                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.915475                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.084525                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9464435                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9464435                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      7844991                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       7844991                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        21923                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        21923                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        18303                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        18303                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     17309426                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        17309426                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     17309426                       # number of overall hits
system.cpu6.dcache.overall_hits::total       17309426                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data       207410                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total       207410                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data          918                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total          918                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data       208328                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total        208328                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data       208328                       # number of overall misses
system.cpu6.dcache.overall_misses::total       208328                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  48021338637                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  48021338637                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     79765287                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     79765287                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  48101103924                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  48101103924                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  48101103924                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  48101103924                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9671845                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9671845                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      7845909                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      7845909                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        21923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        21923                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        18303                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        18303                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     17517754                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     17517754                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     17517754                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     17517754                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021445                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021445                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000117                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000117                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011892                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011892                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011892                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011892                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 231528.560036                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 231528.560036                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 86890.290850                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 86890.290850                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 230891.209650                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 230891.209650                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 230891.209650                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 230891.209650                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks        15205                       # number of writebacks
system.cpu6.dcache.writebacks::total            15205                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data       126922                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total       126922                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data          767                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total          767                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data       127689                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total       127689                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data       127689                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total       127689                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        80488                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        80488                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        80639                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        80639                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        80639                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        80639                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data  17849211936                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total  17849211936                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     10120361                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     10120361                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data  17859332297                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total  17859332297                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data  17859332297                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total  17859332297                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008322                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000019                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004603                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004603                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004603                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004603                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 221762.398569                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 221762.398569                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 67022.258278                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 67022.258278                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 221472.640993                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 221472.640993                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 221472.640993                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 221472.640993                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               520.147724                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1088393725                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   521                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              2089047.456814                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    38.147724                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.061134                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.833570                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     13725898                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       13725898                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     13725898                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        13725898                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     13725898                       # number of overall hits
system.cpu7.icache.overall_hits::total       13725898                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           52                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           52                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           52                       # number of overall misses
system.cpu7.icache.overall_misses::total           52                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     41892882                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     41892882                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     41892882                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     41892882                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     41892882                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     41892882                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     13725950                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     13725950                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     13725950                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     13725950                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     13725950                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     13725950                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000004                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000004                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000004                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000004                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 805632.346154                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 805632.346154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 805632.346154                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 805632.346154                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           13                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           13                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           39                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           39                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           39                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           39                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           39                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     31682323                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     31682323                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     31682323                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     31682323                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 812367.256410                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 812367.256410                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 63397                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               186266251                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 63653                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               2926.276075                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.256414                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.743586                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.915064                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.084936                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      9684955                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        9684955                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      8189217                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       8189217                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        19972                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        19972                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        18849                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        18849                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     17874172                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        17874172                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     17874172                       # number of overall hits
system.cpu7.dcache.overall_hits::total       17874172                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       215792                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       215792                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5489                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5489                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       221281                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        221281                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       221281                       # number of overall misses
system.cpu7.dcache.overall_misses::total       221281                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  50086870154                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  50086870154                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2144871491                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2144871491                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  52231741645                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  52231741645                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  52231741645                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  52231741645                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      9900747                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      9900747                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      8194706                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      8194706                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        19972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        19972                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        18849                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        18849                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     18095453                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     18095453                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     18095453                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     18095453                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021796                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021796                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000670                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000670                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012229                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012229                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012229                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012229                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 232107.168727                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 232107.168727                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 390758.151029                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 390758.151029                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 236042.595817                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 236042.595817                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 236042.595817                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 236042.595817                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets     12242011                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             76                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 161079.092105                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        26535                       # number of writebacks
system.cpu7.dcache.writebacks::total            26535                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       152570                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       152570                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         5314                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         5314                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       157884                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       157884                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       157884                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       157884                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        63222                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        63222                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          175                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        63397                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        63397                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        63397                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        63397                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data  11152839868                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total  11152839868                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     11973147                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     11973147                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data  11164813015                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total  11164813015                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data  11164813015                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total  11164813015                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006386                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003503                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003503                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003503                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003503                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 176407.577552                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 176407.577552                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 68417.982857                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 68417.982857                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 176109.484913                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 176109.484913                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 176109.484913                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 176109.484913                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
