Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.10.1.112
Sun Apr 15 14:00:22 2018

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.10_x64\ispfpga\bin\nt64\scuba.exe -w -n multiplier -lang verilog -synth lse -bus_exp 7 -bb -arch xo3c00f -type mgaddsub -width 16 -signed -pipeline 0 
    Circuit name     : multiplier
    Module type      : add
    Module Version   : 3.5
    Width            : 16
    Ports            : 
	Inputs       : DataA[15:0], DataB[15:0]
	Outputs      : Result[15:0]
    I/O buffer       : not inserted
    Representation   : signed number
    EDIF output      : multiplier.edn
    Verilog output   : multiplier.v
    Verilog template : multiplier_tmpl.v
    Verilog testbench: tb_multiplier_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : multiplier.srp
    Estimated Resource Usage:
            LUT : 18

END   SCUBA Module Synthesis

File: multiplier.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


