Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.3 (win64) Build 1682563 Mon Oct 10 19:07:27 MDT 2016
| Date             : Wed Jan 23 12:07:29 2019
| Host             : LAPTOP-8R3L9GDR running 64-bit major release  (build 9200)
| Command          : report_power -file sccomp_power_routed.rpt -pb sccomp_power_summary_routed.pb -rpx sccomp_power_routed.rpx
| Design           : sccomp
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 0.130  |
| Dynamic (W)              | 0.026  |
| Device Static (W)        | 0.104  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 83.5   |
| Junction Temperature (C) | 26.5   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.002 |        3 |       --- |             --- |
| Slice Logic              |     0.010 |      921 |       --- |             --- |
|   LUT as Logic           |     0.009 |      683 |     17600 |            3.88 |
|   LUT as Distributed RAM |    <0.001 |       80 |      6000 |            1.33 |
|   CARRY4                 |    <0.001 |       24 |      4400 |            0.55 |
|   Register               |    <0.001 |       47 |     35200 |            0.13 |
|   Others                 |     0.000 |        9 |       --- |             --- |
| Signals                  |     0.015 |      875 |       --- |             --- |
| I/O                      |    <0.001 |        3 |       100 |            3.00 |
| Static Power             |     0.104 |          |           |                 |
| Total                    |     0.130 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.026 |      0.004 |
| Vccaux    |       1.800 |     0.011 |       0.000 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | clk    |             8.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| sccomp                      |     0.026 |
|   sccpu                     |     0.026 |
|     alu_reg                 |    <0.001 |
|     branch_add              |    <0.001 |
|     cntrol_reg              |     0.007 |
|     pc_reg                  |     0.014 |
|     registerfile            |     0.004 |
|       RAM_reg_r1_0_31_0_5   |    <0.001 |
|       RAM_reg_r1_0_31_12_17 |    <0.001 |
|       RAM_reg_r1_0_31_18_23 |    <0.001 |
|       RAM_reg_r1_0_31_24_29 |    <0.001 |
|       RAM_reg_r1_0_31_30_31 |    <0.001 |
|       RAM_reg_r1_0_31_6_11  |    <0.001 |
|       RAM_reg_r2_0_31_0_5   |    <0.001 |
|       RAM_reg_r2_0_31_12_17 |    <0.001 |
|       RAM_reg_r2_0_31_18_23 |    <0.001 |
|       RAM_reg_r2_0_31_24_29 |    <0.001 |
|       RAM_reg_r2_0_31_30_31 |    <0.001 |
|       RAM_reg_r2_0_31_6_11  |    <0.001 |
|   scdatamem                 |    <0.001 |
|     ram_reg_0_31_0_0        |    <0.001 |
|     ram_reg_0_31_10_10      |    <0.001 |
|     ram_reg_0_31_11_11      |    <0.001 |
|     ram_reg_0_31_12_12      |    <0.001 |
|     ram_reg_0_31_13_13      |    <0.001 |
|     ram_reg_0_31_14_14      |    <0.001 |
|     ram_reg_0_31_15_15      |    <0.001 |
|     ram_reg_0_31_16_16      |    <0.001 |
|     ram_reg_0_31_17_17      |    <0.001 |
|     ram_reg_0_31_18_18      |    <0.001 |
|     ram_reg_0_31_19_19      |    <0.001 |
|     ram_reg_0_31_1_1        |    <0.001 |
|     ram_reg_0_31_20_20      |    <0.001 |
|     ram_reg_0_31_21_21      |    <0.001 |
|     ram_reg_0_31_22_22      |    <0.001 |
|     ram_reg_0_31_23_23      |    <0.001 |
|     ram_reg_0_31_24_24      |    <0.001 |
|     ram_reg_0_31_25_25      |    <0.001 |
|     ram_reg_0_31_26_26      |    <0.001 |
|     ram_reg_0_31_27_27      |    <0.001 |
|     ram_reg_0_31_28_28      |    <0.001 |
|     ram_reg_0_31_29_29      |    <0.001 |
|     ram_reg_0_31_2_2        |    <0.001 |
|     ram_reg_0_31_30_30      |    <0.001 |
|     ram_reg_0_31_31_31      |    <0.001 |
|     ram_reg_0_31_3_3        |    <0.001 |
|     ram_reg_0_31_4_4        |    <0.001 |
|     ram_reg_0_31_5_5        |    <0.001 |
|     ram_reg_0_31_6_6        |    <0.001 |
|     ram_reg_0_31_7_7        |    <0.001 |
|     ram_reg_0_31_8_8        |    <0.001 |
|     ram_reg_0_31_9_9        |    <0.001 |
+-----------------------------+-----------+


