[13:34:11.836] <TB0>     INFO: *** Welcome to pxar ***
[13:34:11.836] <TB0>     INFO: *** Today: 2016/08/25
[13:34:11.843] <TB0>     INFO: *** Version: b2a7-dirty
[13:34:11.843] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C15.dat
[13:34:11.844] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:34:11.844] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//defaultMaskFile.dat
[13:34:11.844] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters_C15.dat
[13:34:11.919] <TB0>     INFO:         clk: 4
[13:34:11.920] <TB0>     INFO:         ctr: 4
[13:34:11.920] <TB0>     INFO:         sda: 19
[13:34:11.920] <TB0>     INFO:         tin: 9
[13:34:11.920] <TB0>     INFO:         level: 15
[13:34:11.920] <TB0>     INFO:         triggerdelay: 0
[13:34:11.920] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[13:34:11.920] <TB0>     INFO: Log level: DEBUG
[13:34:11.930] <TB0>     INFO: Found DTB DTB_WWXGRB
[13:34:11.942] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[13:34:11.945] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[13:34:11.949] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[13:34:13.503] <TB0>     INFO: DUT info: 
[13:34:13.503] <TB0>     INFO: The DUT currently contains the following objects:
[13:34:13.503] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[13:34:13.503] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[13:34:13.503] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[13:34:13.503] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[13:34:13.503] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.503] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[13:34:13.504] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[13:34:13.505] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[13:34:13.506] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[13:34:13.508] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32989184
[13:34:13.508] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1fe7310
[13:34:13.508] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f59770
[13:34:13.508] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f7341d94010
[13:34:13.508] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f7347fff510
[13:34:13.508] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33054720 fPxarMemory = 0x7f7341d94010
[13:34:13.509] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 366.6mA
[13:34:13.510] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 460.6mA
[13:34:13.510] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.4 C
[13:34:13.510] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[13:34:13.910] <TB0>     INFO: enter 'restricted' command line mode
[13:34:13.910] <TB0>     INFO: enter test to run
[13:34:13.910] <TB0>     INFO:   test: FPIXTest no parameter change
[13:34:13.911] <TB0>     INFO:   running: fpixtest
[13:34:13.911] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[13:34:13.913] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[13:34:13.913] <TB0>     INFO: ######################################################################
[13:34:13.913] <TB0>     INFO: PixTestFPIXTest::doTest()
[13:34:13.914] <TB0>     INFO: ######################################################################
[13:34:13.917] <TB0>     INFO: ######################################################################
[13:34:13.917] <TB0>     INFO: PixTestPretest::doTest()
[13:34:13.917] <TB0>     INFO: ######################################################################
[13:34:13.920] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:13.920] <TB0>     INFO:    PixTestPretest::programROC() 
[13:34:13.920] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:31.937] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[13:34:31.937] <TB0>     INFO: IA differences per ROC:  18.5 17.7 18.5 18.5 19.3 18.5 18.5 19.3 18.5 18.5 18.5 17.7 17.7 16.9 16.9 20.1
[13:34:32.003] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:32.003] <TB0>     INFO:    PixTestPretest::checkIdig() 
[13:34:32.003] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:33.256] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[13:34:33.758] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[13:34:34.260] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[13:34:34.761] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 1.6 mA
[13:34:35.263] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[13:34:35.765] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[13:34:36.267] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[13:34:36.768] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[13:34:37.270] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[13:34:37.772] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[13:34:38.273] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 1.6 mA
[13:34:38.775] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[13:34:39.277] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[13:34:39.779] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 1.6 mA
[13:34:40.280] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[13:34:40.782] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[13:34:41.036] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 1.6 2.4 2.4 2.4 2.4 2.4 2.4 1.6 2.4 2.4 1.6 2.4 2.4 
[13:34:41.036] <TB0>     INFO: Test took 9036 ms.
[13:34:41.036] <TB0>     INFO: PixTestPretest::checkIdig() done.
[13:34:41.070] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:41.070] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[13:34:41.070] <TB0>     INFO:    ----------------------------------------------------------------------
[13:34:41.173] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 67.0312 mA
[13:34:41.274] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 23.7688 mA
[13:34:41.375] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  79 Ia 23.7688 mA
[13:34:41.476] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  80 Ia 23.7688 mA
[13:34:41.576] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  3 Vana  81 Ia 24.5687 mA
[13:34:41.677] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  4 Vana  79 Ia 23.7688 mA
[13:34:41.778] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  5 Vana  80 Ia 24.5687 mA
[13:34:41.878] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  6 Vana  78 Ia 22.9688 mA
[13:34:41.979] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  7 Vana  84 Ia 25.3687 mA
[13:34:42.079] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  8 Vana  77 Ia 22.9688 mA
[13:34:42.180] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  9 Vana  83 Ia 24.5687 mA
[13:34:42.280] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 10 Vana  81 Ia 24.5687 mA
[13:34:42.381] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter 11 Vana  79 Ia 23.7688 mA
[13:34:42.483] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 22.1688 mA
[13:34:42.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  89 Ia 24.5687 mA
[13:34:42.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  87 Ia 24.5687 mA
[13:34:42.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  85 Ia 23.7688 mA
[13:34:42.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  86 Ia 23.7688 mA
[13:34:42.987] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  87 Ia 24.5687 mA
[13:34:43.087] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  6 Vana  85 Ia 24.5687 mA
[13:34:43.188] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  7 Vana  83 Ia 23.7688 mA
[13:34:43.289] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  8 Vana  84 Ia 23.7688 mA
[13:34:43.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  9 Vana  85 Ia 23.7688 mA
[13:34:43.490] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 10 Vana  86 Ia 23.7688 mA
[13:34:43.591] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter 11 Vana  87 Ia 24.5687 mA
[13:34:43.692] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 23.7688 mA
[13:34:43.793] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  79 Ia 23.7688 mA
[13:34:43.893] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  2 Vana  80 Ia 23.7688 mA
[13:34:43.994] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  3 Vana  81 Ia 24.5687 mA
[13:34:44.094] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  4 Vana  79 Ia 23.7688 mA
[13:34:44.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  5 Vana  80 Ia 24.5687 mA
[13:34:44.295] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  6 Vana  78 Ia 22.9688 mA
[13:34:44.396] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  7 Vana  84 Ia 24.5687 mA
[13:34:44.497] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  8 Vana  82 Ia 24.5687 mA
[13:34:44.598] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  9 Vana  80 Ia 23.7688 mA
[13:34:44.699] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 10 Vana  81 Ia 24.5687 mA
[13:34:44.800] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter 11 Vana  79 Ia 23.7688 mA
[13:34:44.901] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.9688 mA
[13:34:45.002] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  84 Ia 24.5687 mA
[13:34:45.103] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  2 Vana  82 Ia 24.5687 mA
[13:34:45.203] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  3 Vana  80 Ia 23.7688 mA
[13:34:45.304] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  4 Vana  81 Ia 23.7688 mA
[13:34:45.405] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  5 Vana  82 Ia 24.5687 mA
[13:34:45.506] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  6 Vana  80 Ia 23.7688 mA
[13:34:45.606] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  7 Vana  81 Ia 23.7688 mA
[13:34:45.707] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  8 Vana  82 Ia 24.5687 mA
[13:34:45.808] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  9 Vana  80 Ia 23.7688 mA
[13:34:45.909] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 10 Vana  81 Ia 23.7688 mA
[13:34:46.010] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter 11 Vana  82 Ia 24.5687 mA
[13:34:46.111] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.7688 mA
[13:34:46.212] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  1 Vana  79 Ia 23.7688 mA
[13:34:46.313] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  2 Vana  80 Ia 24.5687 mA
[13:34:46.413] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  3 Vana  78 Ia 23.7688 mA
[13:34:46.514] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  4 Vana  79 Ia 23.7688 mA
[13:34:46.615] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  5 Vana  80 Ia 24.5687 mA
[13:34:46.716] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  6 Vana  78 Ia 23.7688 mA
[13:34:46.816] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  7 Vana  79 Ia 23.7688 mA
[13:34:46.917] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  8 Vana  80 Ia 24.5687 mA
[13:34:47.018] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter  9 Vana  78 Ia 23.7688 mA
[13:34:47.118] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 10 Vana  79 Ia 24.5687 mA
[13:34:47.219] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  4 iter 11 Vana  77 Ia 23.7688 mA
[13:34:47.321] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 22.9688 mA
[13:34:47.421] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  84 Ia 24.5687 mA
[13:34:47.522] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  82 Ia 24.5687 mA
[13:34:47.623] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  80 Ia 24.5687 mA
[13:34:47.724] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  78 Ia 22.9688 mA
[13:34:47.824] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  5 Vana  84 Ia 25.3687 mA
[13:34:47.925] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  6 Vana  77 Ia 22.9688 mA
[13:34:48.026] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  7 Vana  83 Ia 24.5687 mA
[13:34:48.127] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  8 Vana  81 Ia 24.5687 mA
[13:34:48.228] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  9 Vana  79 Ia 23.7688 mA
[13:34:48.329] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 10 Vana  80 Ia 24.5687 mA
[13:34:48.430] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter 11 Vana  78 Ia 22.9688 mA
[13:34:48.531] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 22.9688 mA
[13:34:48.632] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  1 Vana  84 Ia 24.5687 mA
[13:34:48.733] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  2 Vana  82 Ia 24.5687 mA
[13:34:48.834] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  3 Vana  80 Ia 23.7688 mA
[13:34:48.935] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  4 Vana  81 Ia 23.7688 mA
[13:34:49.035] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  5 Vana  82 Ia 24.5687 mA
[13:34:49.136] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  6 Vana  80 Ia 23.7688 mA
[13:34:49.237] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  7 Vana  81 Ia 24.5687 mA
[13:34:49.339] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  8 Vana  79 Ia 22.9688 mA
[13:34:49.440] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter  9 Vana  85 Ia 25.3687 mA
[13:34:49.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 10 Vana  78 Ia 22.9688 mA
[13:34:49.642] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  6 iter 11 Vana  84 Ia 24.5687 mA
[13:34:49.744] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.7688 mA
[13:34:49.845] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  79 Ia 23.7688 mA
[13:34:49.945] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  80 Ia 24.5687 mA
[13:34:50.046] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  78 Ia 23.7688 mA
[13:34:50.147] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  79 Ia 23.7688 mA
[13:34:50.248] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  5 Vana  80 Ia 24.5687 mA
[13:34:50.349] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  6 Vana  78 Ia 23.7688 mA
[13:34:50.450] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  7 Vana  79 Ia 23.7688 mA
[13:34:50.551] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  8 Vana  80 Ia 24.5687 mA
[13:34:50.651] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  9 Vana  78 Ia 23.7688 mA
[13:34:50.752] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 10 Vana  79 Ia 23.7688 mA
[13:34:50.853] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter 11 Vana  80 Ia 24.5687 mA
[13:34:50.954] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 22.9688 mA
[13:34:51.055] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  84 Ia 24.5687 mA
[13:34:51.155] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  82 Ia 24.5687 mA
[13:34:51.256] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  80 Ia 23.7688 mA
[13:34:51.356] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  4 Vana  81 Ia 23.7688 mA
[13:34:51.458] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  5 Vana  82 Ia 24.5687 mA
[13:34:51.558] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  6 Vana  80 Ia 23.7688 mA
[13:34:51.659] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  7 Vana  81 Ia 23.7688 mA
[13:34:51.760] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  8 Vana  82 Ia 24.5687 mA
[13:34:51.861] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  9 Vana  80 Ia 23.7688 mA
[13:34:51.961] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 10 Vana  81 Ia 24.5687 mA
[13:34:52.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter 11 Vana  79 Ia 22.9688 mA
[13:34:52.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 22.9688 mA
[13:34:52.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  84 Ia 24.5687 mA
[13:34:52.370] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  2 Vana  82 Ia 24.5687 mA
[13:34:52.471] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  3 Vana  80 Ia 23.7688 mA
[13:34:52.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  4 Vana  81 Ia 23.7688 mA
[13:34:52.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  5 Vana  82 Ia 23.7688 mA
[13:34:52.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  6 Vana  83 Ia 24.5687 mA
[13:34:52.875] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  7 Vana  81 Ia 23.7688 mA
[13:34:52.975] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  8 Vana  82 Ia 24.5687 mA
[13:34:53.076] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  9 Vana  80 Ia 23.7688 mA
[13:34:53.177] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 10 Vana  81 Ia 23.7688 mA
[13:34:53.277] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter 11 Vana  82 Ia 23.7688 mA
[13:34:53.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 23.7688 mA
[13:34:53.479] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  79 Ia 23.7688 mA
[13:34:53.580] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  80 Ia 24.5687 mA
[13:34:53.681] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  78 Ia 23.7688 mA
[13:34:53.782] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  4 Vana  79 Ia 23.7688 mA
[13:34:53.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  5 Vana  80 Ia 24.5687 mA
[13:34:53.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  6 Vana  78 Ia 23.7688 mA
[13:34:54.083] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  7 Vana  79 Ia 23.7688 mA
[13:34:54.184] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  8 Vana  80 Ia 24.5687 mA
[13:34:54.285] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  9 Vana  78 Ia 22.9688 mA
[13:34:54.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 10 Vana  84 Ia 25.3687 mA
[13:34:54.487] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter 11 Vana  77 Ia 22.9688 mA
[13:34:54.588] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 22.1688 mA
[13:34:54.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  1 Vana  89 Ia 24.5687 mA
[13:34:54.789] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  2 Vana  87 Ia 24.5687 mA
[13:34:54.890] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  3 Vana  85 Ia 24.5687 mA
[13:34:54.991] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  4 Vana  83 Ia 23.7688 mA
[13:34:55.091] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  5 Vana  84 Ia 23.7688 mA
[13:34:55.192] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  6 Vana  85 Ia 24.5687 mA
[13:34:55.293] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  7 Vana  83 Ia 23.7688 mA
[13:34:55.393] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  8 Vana  84 Ia 23.7688 mA
[13:34:55.494] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter  9 Vana  85 Ia 24.5687 mA
[13:34:55.594] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 10 Vana  83 Ia 23.7688 mA
[13:34:55.695] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 11 iter 11 Vana  84 Ia 24.5687 mA
[13:34:55.797] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 22.9688 mA
[13:34:55.897] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  1 Vana  84 Ia 24.5687 mA
[13:34:55.998] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  2 Vana  82 Ia 24.5687 mA
[13:34:56.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  3 Vana  80 Ia 23.7688 mA
[13:34:56.199] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  4 Vana  81 Ia 24.5687 mA
[13:34:56.300] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  5 Vana  79 Ia 22.9688 mA
[13:34:56.401] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  6 Vana  85 Ia 24.5687 mA
[13:34:56.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  7 Vana  83 Ia 24.5687 mA
[13:34:56.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  8 Vana  81 Ia 23.7688 mA
[13:34:56.703] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter  9 Vana  82 Ia 24.5687 mA
[13:34:56.804] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 10 Vana  80 Ia 23.7688 mA
[13:34:56.904] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 12 iter 11 Vana  81 Ia 23.7688 mA
[13:34:57.006] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.1688 mA
[13:34:57.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  89 Ia 24.5687 mA
[13:34:57.207] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  87 Ia 24.5687 mA
[13:34:57.308] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  3 Vana  85 Ia 23.7688 mA
[13:34:57.409] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  4 Vana  86 Ia 24.5687 mA
[13:34:57.510] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  5 Vana  84 Ia 23.7688 mA
[13:34:57.611] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  6 Vana  85 Ia 23.7688 mA
[13:34:57.711] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  7 Vana  86 Ia 24.5687 mA
[13:34:57.812] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  8 Vana  84 Ia 23.7688 mA
[13:34:57.913] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  9 Vana  85 Ia 23.7688 mA
[13:34:58.014] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 10 Vana  86 Ia 24.5687 mA
[13:34:58.114] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter 11 Vana  84 Ia 23.7688 mA
[13:34:58.216] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 22.1688 mA
[13:34:58.317] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  1 Vana  89 Ia 24.5687 mA
[13:34:58.417] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  2 Vana  87 Ia 24.5687 mA
[13:34:58.518] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  3 Vana  85 Ia 23.7688 mA
[13:34:58.618] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  4 Vana  86 Ia 23.7688 mA
[13:34:58.719] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  5 Vana  87 Ia 24.5687 mA
[13:34:58.820] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  6 Vana  85 Ia 24.5687 mA
[13:34:58.921] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  7 Vana  83 Ia 22.9688 mA
[13:34:59.021] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  8 Vana  89 Ia 24.5687 mA
[13:34:59.122] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter  9 Vana  87 Ia 24.5687 mA
[13:34:59.223] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 10 Vana  85 Ia 23.7688 mA
[13:34:59.324] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 14 iter 11 Vana  86 Ia 23.7688 mA
[13:34:59.425] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 24.5687 mA
[13:34:59.526] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  1 Vana  76 Ia 23.7688 mA
[13:34:59.627] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  2 Vana  77 Ia 23.7688 mA
[13:34:59.728] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  3 Vana  78 Ia 24.5687 mA
[13:34:59.829] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  4 Vana  76 Ia 23.7688 mA
[13:34:59.930] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  5 Vana  77 Ia 23.7688 mA
[13:35:00.031] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  6 Vana  78 Ia 23.7688 mA
[13:35:00.132] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  7 Vana  79 Ia 24.5687 mA
[13:35:00.232] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  8 Vana  77 Ia 23.7688 mA
[13:35:00.333] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter  9 Vana  78 Ia 23.7688 mA
[13:35:00.434] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 10 Vana  79 Ia 24.5687 mA
[13:35:00.535] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 15 iter 11 Vana  77 Ia 23.7688 mA
[13:35:00.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  79
[13:35:00.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  87
[13:35:00.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  79
[13:35:00.566] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  82
[13:35:00.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  77
[13:35:00.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  78
[13:35:00.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  84
[13:35:00.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[13:35:00.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  79
[13:35:00.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  82
[13:35:00.567] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  77
[13:35:00.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  84
[13:35:00.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  81
[13:35:00.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[13:35:00.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  86
[13:35:00.568] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  77
[13:35:02.397] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 383.5 mA = 23.9688 mA/ROC
[13:35:02.397] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  20.1  18.5  20.1  18.5  18.5  20.1  20.1  18.5  20.1  18.5  19.3  19.3  19.3  19.3  19.3
[13:35:02.430] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:02.430] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[13:35:02.430] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:02.567] <TB0>     INFO: Expecting 231680 events.
[13:35:10.801] <TB0>     INFO: 231680 events read in total (7517ms).
[13:35:10.957] <TB0>     INFO: Test took 8525ms.
[13:35:11.158] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 94 and Delta(CalDel) = 61
[13:35:11.162] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 102 and Delta(CalDel) = 59
[13:35:11.166] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 65
[13:35:11.169] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 93 and Delta(CalDel) = 68
[13:35:11.173] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 95 and Delta(CalDel) = 63
[13:35:11.176] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 88 and Delta(CalDel) = 62
[13:35:11.180] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 110 and Delta(CalDel) = 61
[13:35:11.184] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 95 and Delta(CalDel) = 65
[13:35:11.192] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 85 and Delta(CalDel) = 59
[13:35:11.197] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 93 and Delta(CalDel) = 62
[13:35:11.200] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 86 and Delta(CalDel) = 65
[13:35:11.205] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 91 and Delta(CalDel) = 59
[13:35:11.209] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 97 and Delta(CalDel) = 62
[13:35:11.213] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 82 and Delta(CalDel) = 62
[13:35:11.216] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 92 and Delta(CalDel) = 59
[13:35:11.219] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 99 and Delta(CalDel) = 63
[13:35:11.268] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[13:35:11.305] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:11.305] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[13:35:11.305] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:11.444] <TB0>     INFO: Expecting 231680 events.
[13:35:19.677] <TB0>     INFO: 231680 events read in total (7518ms).
[13:35:19.682] <TB0>     INFO: Test took 8373ms.
[13:35:19.705] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 136 +/- 29.5
[13:35:20.014] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30.5
[13:35:20.020] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 151 +/- 33
[13:35:20.023] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 162 +/- 33
[13:35:20.027] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 31
[13:35:20.030] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 131 +/- 31.5
[13:35:20.034] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 122 +/- 30
[13:35:20.037] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 145 +/- 32.5
[13:35:20.041] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 112 +/- 30
[13:35:20.044] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:35:20.048] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 32.5
[13:35:20.051] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 132 +/- 29
[13:35:20.058] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30.5
[13:35:20.062] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 31
[13:35:20.072] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 127 +/- 30
[13:35:20.077] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 137 +/- 30.5
[13:35:20.117] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[13:35:20.117] <TB0>     INFO: CalDel:      136   127   151   162   139   131   122   145   112   137   153   132   129   137   127   137
[13:35:20.117] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    52    51    51    51    51    51    51    51    51
[13:35:20.121] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C0.dat
[13:35:20.121] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C1.dat
[13:35:20.121] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C2.dat
[13:35:20.121] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C3.dat
[13:35:20.121] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C4.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C5.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C6.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C7.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C8.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C9.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C10.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C11.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C12.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C13.dat
[13:35:20.122] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C14.dat
[13:35:20.123] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters_C15.dat
[13:35:20.123] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:35:20.123] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:35:20.123] <TB0>     INFO: PixTestPretest::doTest() done, duration: 66 seconds
[13:35:20.123] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[13:35:20.208] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[13:35:20.208] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[13:35:20.208] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[13:35:20.208] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[13:35:20.212] <TB0>     INFO: ######################################################################
[13:35:20.212] <TB0>     INFO: PixTestTiming::doTest()
[13:35:20.212] <TB0>     INFO: ######################################################################
[13:35:20.213] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:20.213] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[13:35:20.213] <TB0>     INFO:    ----------------------------------------------------------------------
[13:35:20.213] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:35:27.186] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:35:29.465] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:35:31.737] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:35:34.010] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:35:36.287] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:35:38.560] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:35:40.835] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:35:43.108] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:35:45.568] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:35:47.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:35:50.117] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:35:52.389] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:35:54.663] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:35:56.940] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:35:59.215] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:36:01.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:36:07.527] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:36:09.801] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:36:12.074] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:36:14.347] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:36:16.622] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:36:18.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:36:21.173] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:36:23.447] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:36:28.656] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:36:30.367] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:36:31.888] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:36:33.409] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:36:34.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:36:36.454] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:36:37.975] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:36:39.496] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:36:44.890] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:36:46.414] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:36:47.936] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:36:49.457] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:36:50.979] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:36:52.501] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:36:54.021] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:36:55.542] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:37:01.513] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:37:03.790] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:37:08.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:37:10.785] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:37:13.061] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:37:15.334] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:37:17.608] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:37:19.881] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:37:25.929] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:37:28.203] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:37:30.476] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:37:32.753] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:37:35.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:37:37.303] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:37:39.578] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:37:41.851] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:37:45.904] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:37:48.177] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:37:50.451] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:37:52.724] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:37:55.001] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:37:57.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:37:59.549] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:38:01.824] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[13:38:08.231] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[13:38:10.504] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[13:38:12.778] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[13:38:15.052] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[13:38:17.325] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[13:38:19.598] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[13:38:21.871] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[13:38:24.145] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[13:38:26.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[13:38:29.259] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[13:38:31.532] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[13:38:33.806] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[13:38:36.083] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[13:38:38.359] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[13:38:40.632] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[13:38:42.905] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[13:38:44.426] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[13:38:45.945] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[13:38:47.469] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[13:38:48.988] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[13:38:50.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[13:38:52.027] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[13:38:53.546] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[13:38:55.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[13:38:56.591] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[13:38:58.675] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[13:39:00.759] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[13:39:02.843] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[13:39:04.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[13:39:06.825] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[13:39:09.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[13:39:11.747] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[13:39:13.459] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[13:39:14.980] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[13:39:16.502] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[13:39:18.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[13:39:19.545] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[13:39:21.066] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[13:39:22.587] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[13:39:24.109] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[13:39:25.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[13:39:28.092] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[13:39:49.004] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[13:39:51.279] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[13:39:53.552] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[13:39:55.826] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[13:39:58.099] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[13:40:00.372] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[13:40:06.781] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[13:40:09.054] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[13:40:11.327] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[13:40:13.601] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[13:40:15.874] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[13:40:18.150] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[13:40:20.423] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[13:40:22.696] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[13:40:24.403] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[13:40:26.679] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[13:40:28.955] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[13:40:31.233] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[13:40:33.506] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[13:40:35.780] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[13:40:38.053] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[13:40:40.714] <TB0>     INFO: TBM Phase Settings: 236
[13:40:40.714] <TB0>     INFO: 400MHz Phase: 3
[13:40:40.714] <TB0>     INFO: 160MHz Phase: 7
[13:40:40.714] <TB0>     INFO: Functional Phase Area: 4
[13:40:40.719] <TB0>     INFO: Test took 320507 ms.
[13:40:40.719] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[13:40:40.719] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:40.719] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[13:40:40.719] <TB0>     INFO:    ----------------------------------------------------------------------
[13:40:40.719] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[13:40:41.861] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[13:40:45.262] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[13:40:48.662] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[13:40:52.062] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[13:40:55.464] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[13:40:58.863] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[13:41:02.263] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[13:41:04.163] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[13:41:06.000] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[13:41:09.272] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[13:41:13.147] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[13:41:15.042] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[13:41:19.300] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[13:41:22.705] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[13:41:24.982] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[13:41:26.881] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[13:41:28.401] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[13:41:29.920] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[13:41:31.444] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[13:41:32.964] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[13:41:34.485] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[13:41:36.004] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[13:41:37.523] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[13:41:41.487] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[13:41:43.007] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[13:41:44.527] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[13:41:46.804] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[13:41:49.077] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[13:41:51.350] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[13:41:53.625] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[13:41:55.902] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[13:41:59.490] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[13:42:01.010] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[13:42:02.529] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[13:42:04.803] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[13:42:07.076] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[13:42:09.349] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[13:42:11.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[13:42:13.897] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[13:42:17.675] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[13:42:19.194] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[13:42:20.715] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[13:42:22.989] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[13:42:25.262] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[13:42:27.541] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[13:42:29.815] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[13:42:32.090] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[13:42:35.678] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[13:42:37.198] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[13:42:38.718] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[13:42:40.993] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[13:42:43.267] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[13:42:45.540] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[13:42:47.814] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[13:42:50.087] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[13:42:52.547] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[13:42:55.008] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[13:42:56.716] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[13:42:58.236] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[13:43:00.509] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[13:43:03.622] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[13:43:05.518] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[13:43:07.414] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[13:43:10.069] <TB0>     INFO: ROC Delay Settings: 228
[13:43:10.069] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[13:43:10.069] <TB0>     INFO: ROC Port 0 Delay: 4
[13:43:10.069] <TB0>     INFO: ROC Port 1 Delay: 4
[13:43:10.069] <TB0>     INFO: Functional ROC Area: 4
[13:43:10.072] <TB0>     INFO: Test took 149353 ms.
[13:43:10.072] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[13:43:10.072] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:10.072] <TB0>     INFO:    PixTestTiming::TimingTest()
[13:43:10.072] <TB0>     INFO:    ----------------------------------------------------------------------
[13:43:11.214] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4308 4308 430b 4308 4308 4309 4308 4309 e062 c000 a101 8040 430b 430b 430b 430b 430b 430b 430b 4309 e062 c000 
[13:43:11.214] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4309 4309 4308 4308 4309 430b 4309 4309 e022 c000 a102 80b1 4309 4309 4309 4309 4309 4309 4309 4309 e022 c000 
[13:43:11.214] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 430b 430b 4308 4309 4308 4308 430b 4309 e022 c000 a103 80c0 4308 4308 4308 4308 4309 4309 4309 4309 e022 c000 
[13:43:11.214] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[13:43:25.564] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:25.564] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[13:43:39.871] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:39.871] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[13:43:54.042] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:43:54.042] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[13:44:08.187] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:08.187] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[13:44:22.380] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:22.380] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[13:44:36.581] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:36.581] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[13:44:50.753] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:44:50.753] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[13:45:05.068] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:05.068] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[13:45:19.269] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:19.269] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[13:45:33.454] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:33.837] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:33.849] <TB0>     INFO: Decoding statistics:
[13:45:33.850] <TB0>     INFO:   General information:
[13:45:33.850] <TB0>     INFO: 	 16bit words read:         240000000
[13:45:33.850] <TB0>     INFO: 	 valid events total:       20000000
[13:45:33.850] <TB0>     INFO: 	 empty events:             20000000
[13:45:33.850] <TB0>     INFO: 	 valid events with pixels: 0
[13:45:33.850] <TB0>     INFO: 	 valid pixel hits:         0
[13:45:33.850] <TB0>     INFO:   Event errors: 	           0
[13:45:33.850] <TB0>     INFO: 	 start marker:             0
[13:45:33.850] <TB0>     INFO: 	 stop marker:              0
[13:45:33.850] <TB0>     INFO: 	 overflow:                 0
[13:45:33.850] <TB0>     INFO: 	 invalid 5bit words:       0
[13:45:33.850] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[13:45:33.850] <TB0>     INFO:   TBM errors: 		           0
[13:45:33.850] <TB0>     INFO: 	 flawed TBM headers:       0
[13:45:33.850] <TB0>     INFO: 	 flawed TBM trailers:      0
[13:45:33.850] <TB0>     INFO: 	 event ID mismatches:      0
[13:45:33.850] <TB0>     INFO:   ROC errors: 		           0
[13:45:33.850] <TB0>     INFO: 	 missing ROC header(s):    0
[13:45:33.850] <TB0>     INFO: 	 misplaced readback start: 0
[13:45:33.850] <TB0>     INFO:   Pixel decoding errors:	   0
[13:45:33.850] <TB0>     INFO: 	 pixel data incomplete:    0
[13:45:33.850] <TB0>     INFO: 	 pixel address:            0
[13:45:33.850] <TB0>     INFO: 	 pulse height fill bit:    0
[13:45:33.850] <TB0>     INFO: 	 buffer corruption:        0
[13:45:33.850] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:33.850] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[13:45:33.850] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:33.850] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:33.850] <TB0>     INFO:    Read back bit status: 1
[13:45:33.850] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:33.850] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:33.850] <TB0>     INFO:    Timings are good!
[13:45:33.850] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:33.850] <TB0>     INFO: Test took 143778 ms.
[13:45:33.850] <TB0>     INFO: PixTestTiming::TimingTest() done.
[13:45:33.850] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//tbmParameters_C0a.dat
[13:45:33.850] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//tbmParameters_C0b.dat
[13:45:33.850] <TB0>     INFO: PixTestTiming::doTest took 613642 ms.
[13:45:33.850] <TB0>     INFO: PixTestTiming::doTest() done
[13:45:33.850] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[13:45:33.850] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[13:45:33.851] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[13:45:33.851] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[13:45:33.851] <TB0>     INFO: Write out ROCDelayScan3_V0
[13:45:33.851] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[13:45:33.851] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[13:45:34.203] <TB0>     INFO: ######################################################################
[13:45:34.203] <TB0>     INFO: PixTestAlive::doTest()
[13:45:34.203] <TB0>     INFO: ######################################################################
[13:45:34.207] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:34.207] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:34.207] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:34.208] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:34.551] <TB0>     INFO: Expecting 41600 events.
[13:45:38.646] <TB0>     INFO: 41600 events read in total (3380ms).
[13:45:38.647] <TB0>     INFO: Test took 4439ms.
[13:45:38.655] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:38.655] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:45:38.655] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[13:45:39.030] <TB0>     INFO: PixTestAlive::aliveTest() done
[13:45:39.030] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:39.030] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:39.033] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:39.033] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:39.033] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:39.034] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:39.392] <TB0>     INFO: Expecting 41600 events.
[13:45:42.346] <TB0>     INFO: 41600 events read in total (2238ms).
[13:45:42.346] <TB0>     INFO: Test took 3312ms.
[13:45:42.346] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:42.346] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[13:45:42.346] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[13:45:42.347] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[13:45:42.756] <TB0>     INFO: PixTestAlive::maskTest() done
[13:45:42.756] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:42.761] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:42.761] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[13:45:42.761] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:42.762] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[13:45:43.108] <TB0>     INFO: Expecting 41600 events.
[13:45:47.215] <TB0>     INFO: 41600 events read in total (3392ms).
[13:45:47.215] <TB0>     INFO: Test took 4453ms.
[13:45:47.223] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:45:47.223] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[13:45:47.223] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[13:45:47.603] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[13:45:47.603] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[13:45:47.603] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[13:45:47.603] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[13:45:47.612] <TB0>     INFO: ######################################################################
[13:45:47.612] <TB0>     INFO: PixTestTrim::doTest()
[13:45:47.612] <TB0>     INFO: ######################################################################
[13:45:47.615] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:47.615] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[13:45:47.615] <TB0>     INFO:    ----------------------------------------------------------------------
[13:45:47.695] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[13:45:47.695] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:45:47.708] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:45:47.708] <TB0>     INFO:     run 1 of 1
[13:45:47.708] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:45:48.051] <TB0>     INFO: Expecting 5025280 events.
[13:46:33.548] <TB0>     INFO: 1425488 events read in total (44782ms).
[13:47:18.218] <TB0>     INFO: 2836464 events read in total (89452ms).
[13:48:03.079] <TB0>     INFO: 4260784 events read in total (134314ms).
[13:48:27.151] <TB0>     INFO: 5025280 events read in total (158385ms).
[13:48:27.189] <TB0>     INFO: Test took 159481ms.
[13:48:27.244] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:48:27.351] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:48:28.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:48:30.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:48:31.413] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:48:32.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:48:34.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:48:35.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:48:36.791] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:48:38.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:48:39.513] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:48:40.875] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:48:42.178] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:48:43.506] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:48:44.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:48:46.126] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:48:47.444] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:48:48.809] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 195653632
[13:48:48.811] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.6335 minThrLimit = 84.6204 minThrNLimit = 106.379 -> result = 84.6335 -> 84
[13:48:48.812] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.3401 minThrLimit = 99.3099 minThrNLimit = 121.923 -> result = 99.3401 -> 99
[13:48:48.813] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 89.2277 minThrLimit = 89.0599 minThrNLimit = 109.525 -> result = 89.2277 -> 89
[13:48:48.813] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.1915 minThrLimit = 84.125 minThrNLimit = 103.117 -> result = 84.1915 -> 84
[13:48:48.814] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.007 minThrLimit = 99.9914 minThrNLimit = 120.46 -> result = 100.007 -> 100
[13:48:48.814] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.9885 minThrLimit = 98.9849 minThrNLimit = 118.292 -> result = 98.9885 -> 98
[13:48:48.815] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.251 minThrLimit = 102.23 minThrNLimit = 125.395 -> result = 102.251 -> 102
[13:48:48.815] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.653 minThrLimit = 100.636 minThrNLimit = 121.056 -> result = 100.653 -> 100
[13:48:48.816] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 101.159 minThrLimit = 101.137 minThrNLimit = 121.883 -> result = 101.159 -> 101
[13:48:48.816] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.593 minThrLimit = 100.57 minThrNLimit = 120.598 -> result = 100.593 -> 100
[13:48:48.816] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6675 minThrLimit = 90.5334 minThrNLimit = 108.087 -> result = 90.6675 -> 90
[13:48:48.817] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 93.3709 minThrLimit = 93.3629 minThrNLimit = 111.679 -> result = 93.3709 -> 93
[13:48:48.817] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.1773 minThrLimit = 98.1721 minThrNLimit = 116.877 -> result = 98.1773 -> 98
[13:48:48.818] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.4504 minThrLimit = 90.4332 minThrNLimit = 109.603 -> result = 90.4504 -> 90
[13:48:48.818] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.7813 minThrLimit = 92.7553 minThrNLimit = 112.944 -> result = 92.7813 -> 92
[13:48:48.819] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 98.0457 minThrLimit = 98.0431 minThrNLimit = 117.807 -> result = 98.0457 -> 98
[13:48:48.819] <TB0>     INFO: ROC 0 VthrComp = 84
[13:48:48.819] <TB0>     INFO: ROC 1 VthrComp = 99
[13:48:48.819] <TB0>     INFO: ROC 2 VthrComp = 89
[13:48:48.819] <TB0>     INFO: ROC 3 VthrComp = 84
[13:48:48.819] <TB0>     INFO: ROC 4 VthrComp = 100
[13:48:48.819] <TB0>     INFO: ROC 5 VthrComp = 98
[13:48:48.820] <TB0>     INFO: ROC 6 VthrComp = 102
[13:48:48.820] <TB0>     INFO: ROC 7 VthrComp = 100
[13:48:48.820] <TB0>     INFO: ROC 8 VthrComp = 101
[13:48:48.820] <TB0>     INFO: ROC 9 VthrComp = 100
[13:48:48.820] <TB0>     INFO: ROC 10 VthrComp = 90
[13:48:48.820] <TB0>     INFO: ROC 11 VthrComp = 93
[13:48:48.820] <TB0>     INFO: ROC 12 VthrComp = 98
[13:48:48.820] <TB0>     INFO: ROC 13 VthrComp = 90
[13:48:48.821] <TB0>     INFO: ROC 14 VthrComp = 92
[13:48:48.821] <TB0>     INFO: ROC 15 VthrComp = 98
[13:48:48.821] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[13:48:48.821] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[13:48:48.834] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:48:48.834] <TB0>     INFO:     run 1 of 1
[13:48:48.834] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:48:49.184] <TB0>     INFO: Expecting 5025280 events.
[13:49:25.109] <TB0>     INFO: 890816 events read in total (35210ms).
[13:50:00.668] <TB0>     INFO: 1778416 events read in total (70769ms).
[13:50:35.974] <TB0>     INFO: 2664872 events read in total (106076ms).
[13:51:11.317] <TB0>     INFO: 3541584 events read in total (141418ms).
[13:51:46.563] <TB0>     INFO: 4413208 events read in total (176664ms).
[13:52:11.347] <TB0>     INFO: 5025280 events read in total (201448ms).
[13:52:11.419] <TB0>     INFO: Test took 202585ms.
[13:52:11.597] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:52:11.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:52:13.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:52:15.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:52:16.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:52:18.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:52:19.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:52:21.391] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:52:22.958] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:52:24.564] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:52:26.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:52:27.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:52:29.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:52:30.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:52:32.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:52:34.087] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:52:35.670] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:52:37.261] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 313180160
[13:52:37.267] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 55.9713 for pixel 4/26 mean/min/max = 44.4468/32.744/56.1496
[13:52:37.268] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 57.2977 for pixel 20/79 mean/min/max = 44.3966/31.4618/57.3314
[13:52:37.268] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 59.8085 for pixel 24/2 mean/min/max = 46.652/33.4413/59.8627
[13:52:37.268] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 57.8406 for pixel 25/20 mean/min/max = 45.2685/32.4902/58.0469
[13:52:37.269] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.5122 for pixel 10/1 mean/min/max = 45.0139/31.2465/58.7813
[13:52:37.269] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 57.3373 for pixel 22/19 mean/min/max = 44.8652/32.3065/57.4239
[13:52:37.269] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 59.6311 for pixel 10/43 mean/min/max = 45.786/31.8714/59.7005
[13:52:37.270] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 65.7317 for pixel 23/11 mean/min/max = 48.8397/31.8461/65.8333
[13:52:37.270] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.3264 for pixel 18/72 mean/min/max = 44.4556/31.3712/57.54
[13:52:37.270] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 58.8132 for pixel 21/40 mean/min/max = 45.259/31.6971/58.8208
[13:52:37.271] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 62.1563 for pixel 51/5 mean/min/max = 47.7039/33.1776/62.2301
[13:52:37.271] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 61.6742 for pixel 23/25 mean/min/max = 47.4269/32.873/61.9807
[13:52:37.271] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 57.5345 for pixel 0/6 mean/min/max = 44.671/31.6496/57.6923
[13:52:37.272] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 58.162 for pixel 19/16 mean/min/max = 46.1445/34.1191/58.1699
[13:52:37.272] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 60.3744 for pixel 14/13 mean/min/max = 47.1003/33.8123/60.3883
[13:52:37.272] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 62.3775 for pixel 17/2 mean/min/max = 47.1049/31.7495/62.4602
[13:52:37.273] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[13:52:37.415] <TB0>     INFO: Expecting 411648 events.
[13:52:45.218] <TB0>     INFO: 411648 events read in total (7085ms).
[13:52:45.225] <TB0>     INFO: Expecting 411648 events.
[13:52:52.770] <TB0>     INFO: 411648 events read in total (6881ms).
[13:52:52.778] <TB0>     INFO: Expecting 411648 events.
[13:53:00.258] <TB0>     INFO: 411648 events read in total (6809ms).
[13:53:00.271] <TB0>     INFO: Expecting 411648 events.
[13:53:08.036] <TB0>     INFO: 411648 events read in total (7105ms).
[13:53:08.049] <TB0>     INFO: Expecting 411648 events.
[13:53:15.792] <TB0>     INFO: 411648 events read in total (7087ms).
[13:53:15.810] <TB0>     INFO: Expecting 411648 events.
[13:53:23.458] <TB0>     INFO: 411648 events read in total (6992ms).
[13:53:23.481] <TB0>     INFO: Expecting 411648 events.
[13:53:31.099] <TB0>     INFO: 411648 events read in total (6966ms).
[13:53:31.119] <TB0>     INFO: Expecting 411648 events.
[13:53:38.829] <TB0>     INFO: 411648 events read in total (7059ms).
[13:53:38.853] <TB0>     INFO: Expecting 411648 events.
[13:53:46.508] <TB0>     INFO: 411648 events read in total (7007ms).
[13:53:46.533] <TB0>     INFO: Expecting 411648 events.
[13:53:54.148] <TB0>     INFO: 411648 events read in total (6969ms).
[13:53:54.175] <TB0>     INFO: Expecting 411648 events.
[13:54:01.772] <TB0>     INFO: 411648 events read in total (6951ms).
[13:54:01.802] <TB0>     INFO: Expecting 411648 events.
[13:54:09.496] <TB0>     INFO: 411648 events read in total (7046ms).
[13:54:09.538] <TB0>     INFO: Expecting 411648 events.
[13:54:17.001] <TB0>     INFO: 411648 events read in total (6832ms).
[13:54:17.034] <TB0>     INFO: Expecting 411648 events.
[13:54:24.779] <TB0>     INFO: 411648 events read in total (7098ms).
[13:54:24.816] <TB0>     INFO: Expecting 411648 events.
[13:54:32.513] <TB0>     INFO: 411648 events read in total (7063ms).
[13:54:32.555] <TB0>     INFO: Expecting 411648 events.
[13:54:40.187] <TB0>     INFO: 411648 events read in total (7003ms).
[13:54:40.232] <TB0>     INFO: Test took 122959ms.
[13:54:40.729] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.2267 < 35 for itrim+1 = 100; old thr = 34.5508 ... break
[13:54:40.754] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7059 < 35 for itrim+1 = 92; old thr = 34.4028 ... break
[13:54:40.790] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2703 < 35 for itrim = 112; old thr = 34.2333 ... break
[13:54:40.828] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3801 < 35 for itrim = 101; old thr = 34.2678 ... break
[13:54:40.862] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2718 < 35 for itrim = 105; old thr = 34.7261 ... break
[13:54:40.894] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3919 < 35 for itrim = 95; old thr = 34.4697 ... break
[13:54:40.930] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1555 < 35 for itrim = 113; old thr = 34.5191 ... break
[13:54:40.955] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.5324 < 35 for itrim = 118; old thr = 34.0688 ... break
[13:54:40.990] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1485 < 35 for itrim+1 = 103; old thr = 34.8771 ... break
[13:54:41.019] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0793 < 35 for itrim = 102; old thr = 33.6298 ... break
[13:54:41.046] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1647 < 35 for itrim = 101; old thr = 34.5821 ... break
[13:54:41.083] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.669 < 35 for itrim+1 = 114; old thr = 34.7916 ... break
[13:54:41.108] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0129 < 35 for itrim = 87; old thr = 33.562 ... break
[13:54:41.144] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.0379 < 35 for itrim+1 = 101; old thr = 34.994 ... break
[13:54:41.176] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1373 < 35 for itrim = 112; old thr = 34.7045 ... break
[13:54:41.208] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4829 < 35 for itrim = 115; old thr = 34.2734 ... break
[13:54:41.284] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[13:54:41.294] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:54:41.294] <TB0>     INFO:     run 1 of 1
[13:54:41.294] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:54:41.645] <TB0>     INFO: Expecting 5025280 events.
[13:55:17.495] <TB0>     INFO: 869304 events read in total (35135ms).
[13:55:52.612] <TB0>     INFO: 1736432 events read in total (70252ms).
[13:56:27.619] <TB0>     INFO: 2603688 events read in total (105259ms).
[13:57:02.688] <TB0>     INFO: 3460200 events read in total (140328ms).
[13:57:38.044] <TB0>     INFO: 4312088 events read in total (175684ms).
[13:58:06.440] <TB0>     INFO: 5025280 events read in total (204080ms).
[13:58:06.526] <TB0>     INFO: Test took 205232ms.
[13:58:06.712] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[13:58:07.094] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[13:58:08.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[13:58:10.267] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[13:58:11.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[13:58:13.354] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[13:58:14.902] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[13:58:16.441] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[13:58:17.973] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[13:58:19.527] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[13:58:21.073] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[13:58:22.618] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[13:58:24.169] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[13:58:25.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[13:58:27.276] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[13:58:28.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[13:58:30.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[13:58:31.889] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 264450048
[13:58:31.891] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.025589 .. 108.900843
[13:58:31.968] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 118 (-1/-1) hits flags = 528 (plus default)
[13:58:31.978] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[13:58:31.978] <TB0>     INFO:     run 1 of 1
[13:58:31.979] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[13:58:32.326] <TB0>     INFO: Expecting 3793920 events.
[13:59:08.787] <TB0>     INFO: 905256 events read in total (35746ms).
[13:59:44.667] <TB0>     INFO: 1811488 events read in total (71626ms).
[14:00:20.643] <TB0>     INFO: 2712600 events read in total (107602ms).
[14:00:55.847] <TB0>     INFO: 3606584 events read in total (142806ms).
[14:01:03.770] <TB0>     INFO: 3793920 events read in total (150730ms).
[14:01:03.823] <TB0>     INFO: Test took 151844ms.
[14:01:03.953] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:01:04.215] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:01:05.633] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:01:07.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:01:08.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:01:09.900] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:01:11.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:01:12.754] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:01:14.170] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:01:15.596] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:01:17.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:01:18.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:01:19.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:01:21.298] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:01:22.727] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:01:24.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:01:25.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:01:27.009] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 263778304
[14:01:27.093] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.639526 .. 45.357254
[14:01:27.167] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:01:27.178] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:01:27.178] <TB0>     INFO:     run 1 of 1
[14:01:27.178] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:01:27.522] <TB0>     INFO: Expecting 1664000 events.
[14:02:09.135] <TB0>     INFO: 1159440 events read in total (40898ms).
[14:02:27.277] <TB0>     INFO: 1664000 events read in total (59040ms).
[14:02:27.293] <TB0>     INFO: Test took 60115ms.
[14:02:27.328] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:02:27.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:02:28.367] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:02:29.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:02:30.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:02:31.246] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:02:32.205] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:02:33.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:02:34.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:02:35.078] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:02:36.036] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:02:36.993] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:02:37.948] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:02:38.907] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:02:39.864] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:02:40.826] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:02:41.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:02:42.751] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 298364928
[14:02:42.831] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 21.519022 .. 41.700879
[14:02:42.907] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 11 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:02:42.917] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:02:42.917] <TB0>     INFO:     run 1 of 1
[14:02:42.917] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:02:43.260] <TB0>     INFO: Expecting 1364480 events.
[14:03:25.427] <TB0>     INFO: 1166776 events read in total (41448ms).
[14:03:32.675] <TB0>     INFO: 1364480 events read in total (48696ms).
[14:03:32.693] <TB0>     INFO: Test took 49776ms.
[14:03:32.726] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:32.797] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:03:33.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:03:34.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:03:35.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:03:36.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:03:37.644] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:03:38.611] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:03:39.580] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:03:40.548] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:03:41.514] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:03:42.477] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:03:43.438] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:03:44.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:03:45.371] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:03:46.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:03:47.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:03:48.272] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252796928
[14:03:48.353] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.386890 .. 41.129474
[14:03:48.429] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 51 (-1/-1) hits flags = 528 (plus default)
[14:03:48.439] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:03:48.439] <TB0>     INFO:     run 1 of 1
[14:03:48.439] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:03:48.787] <TB0>     INFO: Expecting 1297920 events.
[14:04:29.942] <TB0>     INFO: 1152328 events read in total (40440ms).
[14:04:35.505] <TB0>     INFO: 1297920 events read in total (46004ms).
[14:04:35.517] <TB0>     INFO: Test took 47077ms.
[14:04:35.548] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:35.613] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:04:36.544] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:04:37.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:04:38.404] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:04:39.331] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:04:40.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:04:41.190] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:04:42.118] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:04:43.041] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:04:43.972] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:04:44.899] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:04:45.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:04:46.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:04:47.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:04:48.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:04:49.535] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:04:50.470] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306020352
[14:04:50.553] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:04:50.553] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:04:50.564] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:50.564] <TB0>     INFO:     run 1 of 1
[14:04:50.564] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:50.909] <TB0>     INFO: Expecting 1364480 events.
[14:05:31.501] <TB0>     INFO: 1074168 events read in total (39877ms).
[14:05:42.413] <TB0>     INFO: 1364480 events read in total (50789ms).
[14:05:42.427] <TB0>     INFO: Test took 51863ms.
[14:05:42.461] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:05:42.537] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:05:43.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:05:44.534] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:05:45.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:05:46.480] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:05:47.446] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:05:48.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:05:49.385] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:05:50.355] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:05:51.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:05:52.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:05:53.274] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:05:54.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:05:55.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:05:56.176] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:05:57.165] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:05:58.146] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 360013824
[14:05:58.198] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C0.dat
[14:05:58.201] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C1.dat
[14:05:58.202] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C2.dat
[14:05:58.202] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C3.dat
[14:05:58.202] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C4.dat
[14:05:58.203] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C5.dat
[14:05:58.203] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C6.dat
[14:05:58.203] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C7.dat
[14:05:58.203] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C8.dat
[14:05:58.203] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C9.dat
[14:05:58.204] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C10.dat
[14:05:58.204] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C11.dat
[14:05:58.204] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C12.dat
[14:05:58.204] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C13.dat
[14:05:58.204] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C14.dat
[14:05:58.204] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C15.dat
[14:05:58.204] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C0.dat
[14:05:58.215] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C1.dat
[14:05:58.223] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C2.dat
[14:05:58.231] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C3.dat
[14:05:58.239] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C4.dat
[14:05:58.247] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C5.dat
[14:05:58.254] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C6.dat
[14:05:58.262] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C7.dat
[14:05:58.269] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C8.dat
[14:05:58.276] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C9.dat
[14:05:58.283] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C10.dat
[14:05:58.291] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C11.dat
[14:05:58.298] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C12.dat
[14:05:58.306] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C13.dat
[14:05:58.313] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C14.dat
[14:05:58.320] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//trimParameters35_C15.dat
[14:05:58.327] <TB0>     INFO: PixTestTrim::trimTest() done
[14:05:58.327] <TB0>     INFO: vtrim:     100  92 112 101 105  95 113 118 103 102 101 114  87 101 112 115 
[14:05:58.328] <TB0>     INFO: vthrcomp:   84  99  89  84 100  98 102 100 101 100  90  93  98  90  92  98 
[14:05:58.328] <TB0>     INFO: vcal mean:  34.91  34.92  34.90  34.92  34.92  34.96  34.91  35.00  34.90  34.93  34.95  34.93  34.89  34.91  34.87  34.96 
[14:05:58.328] <TB0>     INFO: vcal RMS:    0.82   0.86   0.86   0.82   1.02   0.84   0.86   0.94   0.87   0.88   0.83   0.89   0.89   0.82   0.87   0.93 
[14:05:58.328] <TB0>     INFO: bits mean:  10.07   9.84   9.49   9.59   9.78   9.98   9.90   9.19  10.16  10.06   8.77   9.19   9.76   9.38   9.28   9.75 
[14:05:58.328] <TB0>     INFO: bits RMS:    2.44   2.67   2.48   2.70   2.73   2.50   2.55   2.56   2.55   2.52   2.69   2.59   2.73   2.46   2.44   2.56 
[14:05:58.338] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:58.338] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:05:58.338] <TB0>     INFO:    ----------------------------------------------------------------------
[14:05:58.348] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:05:58.349] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:05:58.360] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:05:58.360] <TB0>     INFO:     run 1 of 1
[14:05:58.360] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:05:58.718] <TB0>     INFO: Expecting 4160000 events.
[14:06:46.790] <TB0>     INFO: 1183860 events read in total (47357ms).
[14:07:33.470] <TB0>     INFO: 2352370 events read in total (94037ms).
[14:08:19.775] <TB0>     INFO: 3504935 events read in total (140342ms).
[14:08:46.126] <TB0>     INFO: 4160000 events read in total (166693ms).
[14:08:46.171] <TB0>     INFO: Test took 167811ms.
[14:08:46.284] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:08:46.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:08:48.396] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:08:50.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:08:52.150] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:08:54.004] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:08:55.873] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:08:57.742] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:08:59.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:09:01.394] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:09:03.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:09:05.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:09:07.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:09:08.898] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:09:10.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:09:12.688] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:09:14.671] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:09:16.646] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 342609920
[14:09:16.647] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:09:16.721] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:09:16.721] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 178 (-1/-1) hits flags = 528 (plus default)
[14:09:16.732] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:09:16.733] <TB0>     INFO:     run 1 of 1
[14:09:16.733] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:09:17.083] <TB0>     INFO: Expecting 3723200 events.
[14:10:05.501] <TB0>     INFO: 1200205 events read in total (47703ms).
[14:10:52.453] <TB0>     INFO: 2381415 events read in total (94655ms).
[14:11:39.470] <TB0>     INFO: 3549260 events read in total (141672ms).
[14:11:46.697] <TB0>     INFO: 3723200 events read in total (148899ms).
[14:11:46.741] <TB0>     INFO: Test took 150008ms.
[14:11:46.840] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:11:47.055] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:11:48.835] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:11:50.586] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:11:52.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:11:54.157] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:11:55.909] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:11:57.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:11:59.379] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:12:01.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:12:02.860] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:12:04.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:12:06.505] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:12:08.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:12:10.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:12:11.937] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:12:13.747] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:12:15.573] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 385413120
[14:12:15.574] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:12:15.649] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:12:15.649] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:12:15.660] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:12:15.661] <TB0>     INFO:     run 1 of 1
[14:12:15.661] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:12:16.008] <TB0>     INFO: Expecting 3452800 events.
[14:13:05.755] <TB0>     INFO: 1256440 events read in total (49032ms).
[14:13:54.267] <TB0>     INFO: 2487095 events read in total (97544ms).
[14:14:32.333] <TB0>     INFO: 3452800 events read in total (135611ms).
[14:14:32.377] <TB0>     INFO: Test took 136717ms.
[14:14:32.462] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:14:32.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:14:34.340] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:14:36.014] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:14:37.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:14:39.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:14:41.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:14:42.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:14:44.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:14:46.040] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:14:47.701] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:14:49.361] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:14:51.039] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:14:52.711] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:14:54.386] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:14:56.057] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:14:57.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:14:59.396] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 314511360
[14:14:59.397] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:14:59.470] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:14:59.470] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 165 (-1/-1) hits flags = 528 (plus default)
[14:14:59.481] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:14:59.481] <TB0>     INFO:     run 1 of 1
[14:14:59.482] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:14:59.828] <TB0>     INFO: Expecting 3452800 events.
[14:15:49.214] <TB0>     INFO: 1256385 events read in total (48671ms).
[14:16:36.069] <TB0>     INFO: 2486540 events read in total (95526ms).
[14:17:13.278] <TB0>     INFO: 3452800 events read in total (132736ms).
[14:17:13.323] <TB0>     INFO: Test took 133842ms.
[14:17:13.410] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:17:13.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:17:15.363] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:17:17.107] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:17:18.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:17:20.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:17:22.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:17:24.312] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:17:26.013] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:17:27.691] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:17:29.414] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:17:31.139] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:17:32.880] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:17:34.597] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:17:36.311] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:17:38.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:17:39.734] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:17:41.459] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 328642560
[14:17:41.466] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:17:41.542] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:17:41.542] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 166 (-1/-1) hits flags = 528 (plus default)
[14:17:41.554] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:17:41.554] <TB0>     INFO:     run 1 of 1
[14:17:41.554] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:17:41.898] <TB0>     INFO: Expecting 3473600 events.
[14:18:31.343] <TB0>     INFO: 1251415 events read in total (48730ms).
[14:19:19.509] <TB0>     INFO: 2477250 events read in total (96896ms).
[14:19:58.765] <TB0>     INFO: 3473600 events read in total (136152ms).
[14:19:58.808] <TB0>     INFO: Test took 137254ms.
[14:19:58.895] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:59.069] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:00.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:02.490] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:04.208] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:05.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:07.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:09.304] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:10.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:12.600] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:14.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:15.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:17.640] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:19.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:21.001] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:22.684] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:24.360] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:26.046] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 388714496
[14:20:26.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.78885, thr difference RMS: 1.3128
[14:20:26.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 10.0101, thr difference RMS: 1.61271
[14:20:26.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.91515, thr difference RMS: 1.58312
[14:20:26.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 9.10746, thr difference RMS: 1.41768
[14:20:26.047] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 10.5412, thr difference RMS: 1.32138
[14:20:26.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.0477, thr difference RMS: 1.43638
[14:20:26.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 10.5521, thr difference RMS: 1.20216
[14:20:26.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 11.1412, thr difference RMS: 1.38327
[14:20:26.048] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 10.9126, thr difference RMS: 1.3031
[14:20:26.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 11.0323, thr difference RMS: 1.23575
[14:20:26.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.74457, thr difference RMS: 1.44232
[14:20:26.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 9.51105, thr difference RMS: 1.58144
[14:20:26.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 11.2757, thr difference RMS: 1.42023
[14:20:26.049] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 9.42704, thr difference RMS: 1.68466
[14:20:26.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.12384, thr difference RMS: 1.65643
[14:20:26.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.1995, thr difference RMS: 1.29665
[14:20:26.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.76022, thr difference RMS: 1.32114
[14:20:26.050] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.98663, thr difference RMS: 1.57219
[14:20:26.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.86419, thr difference RMS: 1.56657
[14:20:26.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 9.12045, thr difference RMS: 1.41039
[14:20:26.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 10.526, thr difference RMS: 1.32906
[14:20:26.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.1374, thr difference RMS: 1.43039
[14:20:26.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 10.5899, thr difference RMS: 1.19519
[14:20:26.051] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 11.0188, thr difference RMS: 1.38873
[14:20:26.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 10.856, thr difference RMS: 1.26284
[14:20:26.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 11.0543, thr difference RMS: 1.20557
[14:20:26.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.75008, thr difference RMS: 1.44922
[14:20:26.052] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 9.42585, thr difference RMS: 1.6001
[14:20:26.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 11.2817, thr difference RMS: 1.4225
[14:20:26.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 9.45081, thr difference RMS: 1.67492
[14:20:26.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.08298, thr difference RMS: 1.64599
[14:20:26.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.2239, thr difference RMS: 1.30243
[14:20:26.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.75728, thr difference RMS: 1.3123
[14:20:26.053] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 10.1495, thr difference RMS: 1.56353
[14:20:26.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.81579, thr difference RMS: 1.57822
[14:20:26.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 9.12314, thr difference RMS: 1.3987
[14:20:26.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 10.5818, thr difference RMS: 1.33279
[14:20:26.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.2773, thr difference RMS: 1.40609
[14:20:26.054] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 10.5889, thr difference RMS: 1.21048
[14:20:26.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 11.0978, thr difference RMS: 1.37193
[14:20:26.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 10.8501, thr difference RMS: 1.27585
[14:20:26.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 11.1669, thr difference RMS: 1.20055
[14:20:26.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.8544, thr difference RMS: 1.44382
[14:20:26.055] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 9.40359, thr difference RMS: 1.58702
[14:20:26.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 11.4062, thr difference RMS: 1.41245
[14:20:26.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 9.46685, thr difference RMS: 1.68113
[14:20:26.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.096, thr difference RMS: 1.63425
[14:20:26.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.3468, thr difference RMS: 1.28159
[14:20:26.056] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.78687, thr difference RMS: 1.29817
[14:20:26.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 10.3225, thr difference RMS: 1.57653
[14:20:26.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.71535, thr difference RMS: 1.58578
[14:20:26.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 9.03704, thr difference RMS: 1.40404
[14:20:26.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 10.5387, thr difference RMS: 1.32072
[14:20:26.057] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.4203, thr difference RMS: 1.42858
[14:20:26.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 10.5896, thr difference RMS: 1.1998
[14:20:26.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 11.2911, thr difference RMS: 1.35085
[14:20:26.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 10.8466, thr difference RMS: 1.28461
[14:20:26.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 11.2887, thr difference RMS: 1.18878
[14:20:26.058] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.90092, thr difference RMS: 1.43748
[14:20:26.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 9.37592, thr difference RMS: 1.57812
[14:20:26.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 11.5441, thr difference RMS: 1.42015
[14:20:26.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 9.60024, thr difference RMS: 1.66813
[14:20:26.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.0873, thr difference RMS: 1.61783
[14:20:26.059] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.4311, thr difference RMS: 1.28088
[14:20:26.161] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:20:26.164] <TB0>     INFO: PixTestTrim::doTest() done, duration: 2078 seconds
[14:20:26.164] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:20:26.868] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:20:26.869] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:20:26.871] <TB0>     INFO: ######################################################################
[14:20:26.871] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:20:26.871] <TB0>     INFO: ######################################################################
[14:20:26.871] <TB0>     INFO:    ----------------------------------------------------------------------
[14:20:26.871] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:20:26.871] <TB0>     INFO:    ----------------------------------------------------------------------
[14:20:26.872] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:20:26.883] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:20:26.883] <TB0>     INFO:     run 1 of 1
[14:20:26.883] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:27.227] <TB0>     INFO: Expecting 59072000 events.
[14:20:56.597] <TB0>     INFO: 1072600 events read in total (28655ms).
[14:21:25.704] <TB0>     INFO: 2140800 events read in total (57762ms).
[14:21:53.478] <TB0>     INFO: 3209200 events read in total (85536ms).
[14:22:21.867] <TB0>     INFO: 4281600 events read in total (113925ms).
[14:22:50.565] <TB0>     INFO: 5349400 events read in total (142623ms).
[14:23:19.278] <TB0>     INFO: 6417800 events read in total (171336ms).
[14:23:47.750] <TB0>     INFO: 7490600 events read in total (199808ms).
[14:24:16.431] <TB0>     INFO: 8558800 events read in total (228489ms).
[14:24:45.209] <TB0>     INFO: 9627000 events read in total (257267ms).
[14:25:13.779] <TB0>     INFO: 10698400 events read in total (285837ms).
[14:25:41.764] <TB0>     INFO: 11767400 events read in total (313822ms).
[14:26:10.324] <TB0>     INFO: 12836200 events read in total (342382ms).
[14:26:38.755] <TB0>     INFO: 13908400 events read in total (370813ms).
[14:27:07.088] <TB0>     INFO: 14977200 events read in total (399146ms).
[14:27:35.554] <TB0>     INFO: 16045200 events read in total (427612ms).
[14:28:04.041] <TB0>     INFO: 17116800 events read in total (456099ms).
[14:28:32.530] <TB0>     INFO: 18186200 events read in total (484588ms).
[14:29:00.993] <TB0>     INFO: 19254200 events read in total (513051ms).
[14:29:29.528] <TB0>     INFO: 20324800 events read in total (541586ms).
[14:29:58.438] <TB0>     INFO: 21394000 events read in total (570496ms).
[14:30:26.888] <TB0>     INFO: 22462200 events read in total (598946ms).
[14:30:55.261] <TB0>     INFO: 23532600 events read in total (627319ms).
[14:31:23.819] <TB0>     INFO: 24603200 events read in total (655877ms).
[14:31:52.432] <TB0>     INFO: 25671000 events read in total (684490ms).
[14:32:20.964] <TB0>     INFO: 26739600 events read in total (713022ms).
[14:32:49.558] <TB0>     INFO: 27811000 events read in total (741616ms).
[14:33:18.086] <TB0>     INFO: 28879600 events read in total (770144ms).
[14:33:46.822] <TB0>     INFO: 29947800 events read in total (798880ms).
[14:34:15.242] <TB0>     INFO: 31019600 events read in total (827300ms).
[14:34:43.770] <TB0>     INFO: 32087600 events read in total (855828ms).
[14:35:12.240] <TB0>     INFO: 33155400 events read in total (884298ms).
[14:35:40.743] <TB0>     INFO: 34226000 events read in total (912801ms).
[14:36:09.323] <TB0>     INFO: 35296400 events read in total (941382ms).
[14:36:38.136] <TB0>     INFO: 36364200 events read in total (970194ms).
[14:37:06.734] <TB0>     INFO: 37432400 events read in total (998792ms).
[14:37:35.493] <TB0>     INFO: 38503800 events read in total (1027551ms).
[14:38:04.365] <TB0>     INFO: 39572200 events read in total (1056423ms).
[14:38:32.832] <TB0>     INFO: 40642000 events read in total (1084890ms).
[14:39:01.295] <TB0>     INFO: 41713400 events read in total (1113353ms).
[14:39:29.859] <TB0>     INFO: 42781400 events read in total (1141917ms).
[14:39:58.460] <TB0>     INFO: 43849400 events read in total (1170518ms).
[14:40:27.116] <TB0>     INFO: 44921400 events read in total (1199174ms).
[14:40:55.640] <TB0>     INFO: 45989800 events read in total (1227698ms).
[14:41:24.195] <TB0>     INFO: 47057600 events read in total (1256253ms).
[14:41:52.593] <TB0>     INFO: 48127000 events read in total (1284651ms).
[14:42:21.100] <TB0>     INFO: 49197400 events read in total (1313158ms).
[14:42:49.535] <TB0>     INFO: 50265200 events read in total (1341593ms).
[14:43:18.042] <TB0>     INFO: 51332800 events read in total (1370100ms).
[14:43:46.532] <TB0>     INFO: 52403000 events read in total (1398590ms).
[14:44:15.048] <TB0>     INFO: 53472200 events read in total (1427106ms).
[14:44:43.560] <TB0>     INFO: 54539400 events read in total (1455618ms).
[14:45:11.894] <TB0>     INFO: 55607200 events read in total (1483952ms).
[14:45:40.329] <TB0>     INFO: 56678800 events read in total (1512387ms).
[14:46:08.752] <TB0>     INFO: 57746800 events read in total (1540810ms).
[14:46:37.150] <TB0>     INFO: 58815000 events read in total (1569208ms).
[14:46:44.208] <TB0>     INFO: 59072000 events read in total (1576266ms).
[14:46:44.229] <TB0>     INFO: Test took 1577346ms.
[14:46:44.287] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:46:44.417] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:46:44.417] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:45.639] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:46:45.639] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:46.863] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:46:46.863] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:48.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:46:48.101] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:49.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:46:49.345] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:50.524] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:46:50.524] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:51.703] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:46:51.703] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:52.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:46:52.874] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:54.044] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:46:54.044] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:55.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:46:55.224] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:56.395] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:46:56.395] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:57.575] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:46:57.575] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:58.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:46:58.745] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:46:59.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:46:59.932] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:47:01.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:47:01.106] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:47:02.269] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:47:02.269] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[14:47:03.464] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 500707328
[14:47:03.510] <TB0>     INFO: PixTestScurves::scurves() done 
[14:47:03.510] <TB0>     INFO: Vcal mean:  35.08  35.01  35.06  35.04  35.05  35.11  35.02  35.14  35.08  35.05  35.08  35.07  35.05  35.02  35.07  35.07 
[14:47:03.510] <TB0>     INFO: Vcal RMS:    0.68   0.74   0.75   0.70   0.92   0.73   0.76   0.82   0.76   0.78   0.73   0.76   0.78   0.71   0.73   0.80 
[14:47:03.510] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[14:47:03.594] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[14:47:03.594] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[14:47:03.594] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[14:47:03.594] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[14:47:03.594] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[14:47:03.594] <TB0>     INFO: ######################################################################
[14:47:03.594] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[14:47:03.595] <TB0>     INFO: ######################################################################
[14:47:03.602] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:47:03.962] <TB0>     INFO: Expecting 41600 events.
[14:47:08.364] <TB0>     INFO: 41600 events read in total (3676ms).
[14:47:08.364] <TB0>     INFO: Test took 4762ms.
[14:47:08.372] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:08.372] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66559
[14:47:08.372] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:47:08.377] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [4, 35, 43] has eff 0/10
[14:47:08.377] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [4, 35, 43]
[14:47:08.381] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 1
[14:47:08.381] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[14:47:08.381] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[14:47:08.381] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[14:47:08.720] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:47:09.080] <TB0>     INFO: Expecting 41600 events.
[14:47:13.636] <TB0>     INFO: 41600 events read in total (3829ms).
[14:47:13.636] <TB0>     INFO: Test took 4916ms.
[14:47:13.645] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:13.645] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:47:13.645] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[14:47:13.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.629
[14:47:13.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[14:47:13.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.927
[14:47:13.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 185
[14:47:13.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.689
[14:47:13.651] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 177
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.728
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 178
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.877
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 176
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 177.155
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.683
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 169
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.079
[14:47:13.652] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,16] phvalue 175
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.348
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [10 ,6] phvalue 176
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 166.376
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 166
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.067
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 181
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 169.813
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 169
[14:47:13.653] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.234
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 185
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.635
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.415
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.629
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 164
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[14:47:13.654] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[14:47:13.735] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[14:47:14.090] <TB0>     INFO: Expecting 41600 events.
[14:47:18.550] <TB0>     INFO: 41600 events read in total (3745ms).
[14:47:18.551] <TB0>     INFO: Test took 4816ms.
[14:47:18.559] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:47:18.560] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66559
[14:47:18.560] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[14:47:18.564] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[14:47:18.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 53minph_roc = 6
[14:47:18.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.8857
[14:47:18.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 81
[14:47:18.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.986
[14:47:18.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 77
[14:47:18.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.0918
[14:47:18.565] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,43] phvalue 74
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 66.1253
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,25] phvalue 67
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.3478
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,48] phvalue 74
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.0244
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,25] phvalue 73
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 57.0854
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 57
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.0636
[14:47:18.566] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 72
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.3682
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,8] phvalue 63
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 61.0267
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 62
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.1096
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,68] phvalue 85
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 62.7265
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,49] phvalue 62
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.7937
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,44] phvalue 75
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.223
[14:47:18.567] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 76
[14:47:18.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 71.3723
[14:47:18.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,62] phvalue 72
[14:47:18.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.5254
[14:47:18.568] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 69
[14:47:18.569] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 0 0
[14:47:18.976] <TB0>     INFO: Expecting 2560 events.
[14:47:19.940] <TB0>     INFO: 2560 events read in total (248ms).
[14:47:19.940] <TB0>     INFO: Test took 1371ms.
[14:47:19.940] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:19.941] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 1 1
[14:47:20.455] <TB0>     INFO: Expecting 2560 events.
[14:47:21.424] <TB0>     INFO: 2560 events read in total (254ms).
[14:47:21.424] <TB0>     INFO: Test took 1483ms.
[14:47:21.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:21.424] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 43, 2 2
[14:47:21.936] <TB0>     INFO: Expecting 2560 events.
[14:47:22.916] <TB0>     INFO: 2560 events read in total (264ms).
[14:47:22.916] <TB0>     INFO: Test took 1492ms.
[14:47:22.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:22.916] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 25, 3 3
[14:47:23.436] <TB0>     INFO: Expecting 2560 events.
[14:47:24.399] <TB0>     INFO: 2560 events read in total (248ms).
[14:47:24.400] <TB0>     INFO: Test took 1484ms.
[14:47:24.400] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:24.401] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 48, 4 4
[14:47:24.913] <TB0>     INFO: Expecting 2560 events.
[14:47:25.876] <TB0>     INFO: 2560 events read in total (247ms).
[14:47:25.876] <TB0>     INFO: Test took 1475ms.
[14:47:25.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:25.876] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 25, 5 5
[14:47:26.388] <TB0>     INFO: Expecting 2560 events.
[14:47:27.353] <TB0>     INFO: 2560 events read in total (250ms).
[14:47:27.353] <TB0>     INFO: Test took 1477ms.
[14:47:27.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:27.353] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 6 6
[14:47:27.864] <TB0>     INFO: Expecting 2560 events.
[14:47:28.822] <TB0>     INFO: 2560 events read in total (241ms).
[14:47:28.822] <TB0>     INFO: Test took 1468ms.
[14:47:28.822] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:28.822] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 7 7
[14:47:29.339] <TB0>     INFO: Expecting 2560 events.
[14:47:30.304] <TB0>     INFO: 2560 events read in total (250ms).
[14:47:30.309] <TB0>     INFO: Test took 1486ms.
[14:47:30.310] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:30.310] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 8, 8 8
[14:47:30.819] <TB0>     INFO: Expecting 2560 events.
[14:47:31.784] <TB0>     INFO: 2560 events read in total (250ms).
[14:47:31.784] <TB0>     INFO: Test took 1474ms.
[14:47:31.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:31.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 9 9
[14:47:32.295] <TB0>     INFO: Expecting 2560 events.
[14:47:33.273] <TB0>     INFO: 2560 events read in total (261ms).
[14:47:33.273] <TB0>     INFO: Test took 1483ms.
[14:47:33.273] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:33.274] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 68, 10 10
[14:47:33.785] <TB0>     INFO: Expecting 2560 events.
[14:47:34.747] <TB0>     INFO: 2560 events read in total (246ms).
[14:47:34.747] <TB0>     INFO: Test took 1473ms.
[14:47:34.747] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:34.748] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 49, 11 11
[14:47:35.259] <TB0>     INFO: Expecting 2560 events.
[14:47:36.231] <TB0>     INFO: 2560 events read in total (257ms).
[14:47:36.233] <TB0>     INFO: Test took 1485ms.
[14:47:36.233] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:36.233] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 44, 12 12
[14:47:36.756] <TB0>     INFO: Expecting 2560 events.
[14:47:37.772] <TB0>     INFO: 2560 events read in total (301ms).
[14:47:37.774] <TB0>     INFO: Test took 1541ms.
[14:47:37.775] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:37.775] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 13 13
[14:47:38.236] <TB0>     INFO: Expecting 2560 events.
[14:47:39.207] <TB0>     INFO: 2560 events read in total (255ms).
[14:47:39.207] <TB0>     INFO: Test took 1432ms.
[14:47:39.207] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:39.207] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 62, 14 14
[14:47:39.724] <TB0>     INFO: Expecting 2560 events.
[14:47:42.502] <TB0>     INFO: 2560 events read in total (242ms).
[14:47:42.503] <TB0>     INFO: Test took 3296ms.
[14:47:42.503] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:42.503] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 15 15
[14:47:43.010] <TB0>     INFO: Expecting 2560 events.
[14:47:44.796] <TB0>     INFO: 2560 events read in total (261ms).
[14:47:44.796] <TB0>     INFO: Test took 2293ms.
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC0
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC2
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC3
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC4
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC5
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC6
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC8
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC9
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC10
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC13
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[14:47:44.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[14:47:54.448] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:48:00.285] <TB0>     INFO: Expecting 655360 events.
[14:49:09.758] <TB0>     INFO: 655360 events read in total (68563ms).
[14:49:09.782] <TB0>     INFO: Expecting 655360 events.
[14:49:21.427] <TB0>     INFO: 655360 events read in total (11118ms).
[14:49:21.442] <TB0>     INFO: Expecting 655360 events.
[14:49:33.087] <TB0>     INFO: 655360 events read in total (11086ms).
[14:49:33.106] <TB0>     INFO: Expecting 655360 events.
[14:49:45.643] <TB0>     INFO: 655360 events read in total (11984ms).
[14:49:45.667] <TB0>     INFO: Expecting 655360 events.
[14:49:57.053] <TB0>     INFO: 655360 events read in total (10859ms).
[14:49:57.082] <TB0>     INFO: Expecting 655360 events.
[14:50:08.696] <TB0>     INFO: 655360 events read in total (11075ms).
[14:50:08.728] <TB0>     INFO: Expecting 655360 events.
[14:50:19.946] <TB0>     INFO: 655360 events read in total (10675ms).
[14:50:19.981] <TB0>     INFO: Expecting 655360 events.
[14:50:31.762] <TB0>     INFO: 655360 events read in total (11243ms).
[14:50:31.804] <TB0>     INFO: Expecting 655360 events.
[14:50:43.789] <TB0>     INFO: 655360 events read in total (11455ms).
[14:50:43.834] <TB0>     INFO: Expecting 655360 events.
[14:50:55.818] <TB0>     INFO: 655360 events read in total (11457ms).
[14:50:55.868] <TB0>     INFO: Expecting 655360 events.
[14:51:07.417] <TB0>     INFO: 655360 events read in total (11023ms).
[14:51:07.470] <TB0>     INFO: Expecting 655360 events.
[14:51:18.925] <TB0>     INFO: 655360 events read in total (10928ms).
[14:51:19.833] <TB0>     INFO: Expecting 655360 events.
[14:51:32.470] <TB0>     INFO: 655360 events read in total (12110ms).
[14:51:32.533] <TB0>     INFO: Expecting 655360 events.
[14:51:44.210] <TB0>     INFO: 655360 events read in total (11150ms).
[14:51:44.289] <TB0>     INFO: Expecting 655360 events.
[14:51:56.086] <TB0>     INFO: 655360 events read in total (11270ms).
[14:51:56.159] <TB0>     INFO: Expecting 655360 events.
[14:52:07.862] <TB0>     INFO: 655360 events read in total (11175ms).
[14:52:07.935] <TB0>     INFO: Test took 253487ms.
[14:52:08.109] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:52:08.345] <TB0>     INFO: Expecting 655360 events.
[14:52:20.188] <TB0>     INFO: 655360 events read in total (11115ms).
[14:52:20.198] <TB0>     INFO: Expecting 655360 events.
[14:52:31.899] <TB0>     INFO: 655360 events read in total (11140ms).
[14:52:31.914] <TB0>     INFO: Expecting 655360 events.
[14:52:43.642] <TB0>     INFO: 655360 events read in total (11168ms).
[14:52:43.661] <TB0>     INFO: Expecting 655360 events.
[14:52:55.380] <TB0>     INFO: 655360 events read in total (11165ms).
[14:52:55.404] <TB0>     INFO: Expecting 655360 events.
[14:53:07.070] <TB0>     INFO: 655360 events read in total (11117ms).
[14:53:07.102] <TB0>     INFO: Expecting 655360 events.
[14:53:18.820] <TB0>     INFO: 655360 events read in total (11180ms).
[14:53:18.852] <TB0>     INFO: Expecting 655360 events.
[14:53:30.586] <TB0>     INFO: 655360 events read in total (11189ms).
[14:53:30.623] <TB0>     INFO: Expecting 655360 events.
[14:53:42.427] <TB0>     INFO: 655360 events read in total (11258ms).
[14:53:42.467] <TB0>     INFO: Expecting 655360 events.
[14:53:54.368] <TB0>     INFO: 655360 events read in total (11365ms).
[14:53:54.416] <TB0>     INFO: Expecting 655360 events.
[14:54:06.321] <TB0>     INFO: 655360 events read in total (11378ms).
[14:54:06.370] <TB0>     INFO: Expecting 655360 events.
[14:54:18.197] <TB0>     INFO: 655360 events read in total (11300ms).
[14:54:18.253] <TB0>     INFO: Expecting 655360 events.
[14:54:29.000] <TB0>     INFO: 655360 events read in total (11220ms).
[14:54:30.056] <TB0>     INFO: Expecting 655360 events.
[14:54:41.946] <TB0>     INFO: 655360 events read in total (11363ms).
[14:54:42.007] <TB0>     INFO: Expecting 655360 events.
[14:54:53.720] <TB0>     INFO: 655360 events read in total (11186ms).
[14:54:53.785] <TB0>     INFO: Expecting 655360 events.
[14:55:05.503] <TB0>     INFO: 655360 events read in total (11191ms).
[14:55:05.572] <TB0>     INFO: Expecting 655360 events.
[14:55:17.285] <TB0>     INFO: 655360 events read in total (11186ms).
[14:55:17.361] <TB0>     INFO: Test took 189252ms.
[14:55:18.325] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.325] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[14:55:18.325] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[14:55:18.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[14:55:18.326] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[14:55:18.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[14:55:18.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[14:55:18.327] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[14:55:18.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[14:55:18.328] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[14:55:18.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[14:55:18.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[14:55:18.329] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.330] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[14:55:18.330] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.330] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[14:55:18.330] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.330] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[14:55:18.330] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.331] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[14:55:18.331] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[14:55:18.331] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[14:55:18.331] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.351] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.358] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.365] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:18.373] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:55:18.379] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:55:18.387] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:55:18.393] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.400] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.407] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.414] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.421] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.428] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.435] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.442] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.449] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.456] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.463] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:18.470] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:55:18.477] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.484] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[14:55:18.491] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[14:55:18.498] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[14:55:18.505] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[14:55:18.511] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[14:55:18.519] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[14:55:18.525] <TB0>     INFO: safety margin for low PH: adding 7, margin is now 27
[14:55:18.532] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.539] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[14:55:18.739] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[14:55:18.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C0.dat
[14:55:18.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C1.dat
[14:55:18.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C2.dat
[14:55:18.772] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C3.dat
[14:55:18.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C4.dat
[14:55:18.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C5.dat
[14:55:18.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C6.dat
[14:55:18.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C7.dat
[14:55:18.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C8.dat
[14:55:18.784] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C9.dat
[14:55:18.785] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C10.dat
[14:55:18.785] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C11.dat
[14:55:18.785] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C12.dat
[14:55:18.785] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C13.dat
[14:55:18.785] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C14.dat
[14:55:18.785] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//dacParameters35_C15.dat
[14:55:19.132] <TB0>     INFO: Expecting 41600 events.
[14:55:22.978] <TB0>     INFO: 41600 events read in total (3131ms).
[14:55:22.979] <TB0>     INFO: Test took 4191ms.
[14:55:23.621] <TB0>     INFO: Expecting 41600 events.
[14:55:27.472] <TB0>     INFO: 41600 events read in total (3136ms).
[14:55:27.473] <TB0>     INFO: Test took 4195ms.
[14:55:28.123] <TB0>     INFO: Expecting 41600 events.
[14:55:31.969] <TB0>     INFO: 41600 events read in total (3132ms).
[14:55:31.969] <TB0>     INFO: Test took 4196ms.
[14:55:32.265] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:32.417] <TB0>     INFO: Expecting 2560 events.
[14:55:33.374] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:33.375] <TB0>     INFO: Test took 1110ms.
[14:55:33.387] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:33.883] <TB0>     INFO: Expecting 2560 events.
[14:55:34.843] <TB0>     INFO: 2560 events read in total (245ms).
[14:55:34.844] <TB0>     INFO: Test took 1457ms.
[14:55:34.848] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:35.351] <TB0>     INFO: Expecting 2560 events.
[14:55:36.309] <TB0>     INFO: 2560 events read in total (243ms).
[14:55:36.309] <TB0>     INFO: Test took 1461ms.
[14:55:36.311] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:36.818] <TB0>     INFO: Expecting 2560 events.
[14:55:37.777] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:37.777] <TB0>     INFO: Test took 1466ms.
[14:55:37.779] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:38.285] <TB0>     INFO: Expecting 2560 events.
[14:55:39.242] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:39.242] <TB0>     INFO: Test took 1463ms.
[14:55:39.245] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:39.750] <TB0>     INFO: Expecting 2560 events.
[14:55:40.708] <TB0>     INFO: 2560 events read in total (243ms).
[14:55:40.709] <TB0>     INFO: Test took 1464ms.
[14:55:40.713] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:41.218] <TB0>     INFO: Expecting 2560 events.
[14:55:42.178] <TB0>     INFO: 2560 events read in total (243ms).
[14:55:42.179] <TB0>     INFO: Test took 1466ms.
[14:55:42.181] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:42.687] <TB0>     INFO: Expecting 2560 events.
[14:55:43.649] <TB0>     INFO: 2560 events read in total (247ms).
[14:55:43.650] <TB0>     INFO: Test took 1469ms.
[14:55:43.652] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:44.158] <TB0>     INFO: Expecting 2560 events.
[14:55:45.118] <TB0>     INFO: 2560 events read in total (245ms).
[14:55:45.118] <TB0>     INFO: Test took 1466ms.
[14:55:45.120] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:45.627] <TB0>     INFO: Expecting 2560 events.
[14:55:46.586] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:46.587] <TB0>     INFO: Test took 1467ms.
[14:55:46.589] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:47.095] <TB0>     INFO: Expecting 2560 events.
[14:55:48.053] <TB0>     INFO: 2560 events read in total (243ms).
[14:55:48.054] <TB0>     INFO: Test took 1465ms.
[14:55:48.056] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:48.562] <TB0>     INFO: Expecting 2560 events.
[14:55:49.521] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:49.521] <TB0>     INFO: Test took 1465ms.
[14:55:49.523] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:50.034] <TB0>     INFO: Expecting 2560 events.
[14:55:50.993] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:50.994] <TB0>     INFO: Test took 1471ms.
[14:55:50.996] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:51.503] <TB0>     INFO: Expecting 2560 events.
[14:55:52.460] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:52.460] <TB0>     INFO: Test took 1464ms.
[14:55:52.462] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:52.968] <TB0>     INFO: Expecting 2560 events.
[14:55:53.927] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:53.927] <TB0>     INFO: Test took 1465ms.
[14:55:53.929] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:54.437] <TB0>     INFO: Expecting 2560 events.
[14:55:55.395] <TB0>     INFO: 2560 events read in total (243ms).
[14:55:55.396] <TB0>     INFO: Test took 1467ms.
[14:55:55.400] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:55.904] <TB0>     INFO: Expecting 2560 events.
[14:55:56.863] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:56.863] <TB0>     INFO: Test took 1463ms.
[14:55:56.866] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:57.373] <TB0>     INFO: Expecting 2560 events.
[14:55:58.332] <TB0>     INFO: 2560 events read in total (244ms).
[14:55:58.333] <TB0>     INFO: Test took 1468ms.
[14:55:58.335] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:55:58.841] <TB0>     INFO: Expecting 2560 events.
[14:55:59.798] <TB0>     INFO: 2560 events read in total (242ms).
[14:55:59.798] <TB0>     INFO: Test took 1463ms.
[14:55:59.800] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:00.308] <TB0>     INFO: Expecting 2560 events.
[14:56:01.269] <TB0>     INFO: 2560 events read in total (247ms).
[14:56:01.270] <TB0>     INFO: Test took 1470ms.
[14:56:01.273] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:01.778] <TB0>     INFO: Expecting 2560 events.
[14:56:02.737] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:02.737] <TB0>     INFO: Test took 1464ms.
[14:56:02.739] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:03.246] <TB0>     INFO: Expecting 2560 events.
[14:56:04.204] <TB0>     INFO: 2560 events read in total (243ms).
[14:56:04.205] <TB0>     INFO: Test took 1466ms.
[14:56:04.206] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:04.713] <TB0>     INFO: Expecting 2560 events.
[14:56:05.670] <TB0>     INFO: 2560 events read in total (243ms).
[14:56:05.671] <TB0>     INFO: Test took 1465ms.
[14:56:05.673] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:06.179] <TB0>     INFO: Expecting 2560 events.
[14:56:07.140] <TB0>     INFO: 2560 events read in total (246ms).
[14:56:07.141] <TB0>     INFO: Test took 1468ms.
[14:56:07.143] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:07.649] <TB0>     INFO: Expecting 2560 events.
[14:56:08.608] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:08.608] <TB0>     INFO: Test took 1465ms.
[14:56:08.612] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:09.117] <TB0>     INFO: Expecting 2560 events.
[14:56:10.079] <TB0>     INFO: 2560 events read in total (247ms).
[14:56:10.079] <TB0>     INFO: Test took 1467ms.
[14:56:10.081] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:10.589] <TB0>     INFO: Expecting 2560 events.
[14:56:11.549] <TB0>     INFO: 2560 events read in total (245ms).
[14:56:11.549] <TB0>     INFO: Test took 1468ms.
[14:56:11.551] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:12.059] <TB0>     INFO: Expecting 2560 events.
[14:56:13.018] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:13.018] <TB0>     INFO: Test took 1467ms.
[14:56:13.021] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:13.527] <TB0>     INFO: Expecting 2560 events.
[14:56:14.486] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:14.486] <TB0>     INFO: Test took 1466ms.
[14:56:14.488] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:14.994] <TB0>     INFO: Expecting 2560 events.
[14:56:15.953] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:15.953] <TB0>     INFO: Test took 1465ms.
[14:56:15.955] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:16.461] <TB0>     INFO: Expecting 2560 events.
[14:56:17.419] <TB0>     INFO: 2560 events read in total (243ms).
[14:56:17.419] <TB0>     INFO: Test took 1464ms.
[14:56:17.422] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:56:17.930] <TB0>     INFO: Expecting 2560 events.
[14:56:18.889] <TB0>     INFO: 2560 events read in total (244ms).
[14:56:18.890] <TB0>     INFO: Test took 1469ms.
[14:56:20.055] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 556 seconds
[14:56:20.055] <TB0>     INFO: PH scale (per ROC):    79  75  76  79  66  70  74  61  78  64  65  66  76  74  62  58
[14:56:20.055] <TB0>     INFO: PH offset (per ROC):  167 175 176 178 178 177 191 187 184 191 173 189 176 176 186 190
[14:56:20.496] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[14:56:20.753] <TB0>     INFO: ######################################################################
[14:56:20.754] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[14:56:20.754] <TB0>     INFO: ######################################################################
[14:56:20.754] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[14:56:21.608] <TB0>     INFO: scanning low vcal = 10
[14:56:21.952] <TB0>     INFO: Expecting 41600 events.
[14:56:25.673] <TB0>     INFO: 41600 events read in total (3006ms).
[14:56:25.673] <TB0>     INFO: Test took 4065ms.
[14:56:25.684] <TB0>     INFO: scanning low vcal = 20
[14:56:26.181] <TB0>     INFO: Expecting 41600 events.
[14:56:29.906] <TB0>     INFO: 41600 events read in total (3010ms).
[14:56:29.906] <TB0>     INFO: Test took 4221ms.
[14:56:29.908] <TB0>     INFO: scanning low vcal = 30
[14:56:30.414] <TB0>     INFO: Expecting 41600 events.
[14:56:34.144] <TB0>     INFO: 41600 events read in total (3015ms).
[14:56:34.144] <TB0>     INFO: Test took 4236ms.
[14:56:34.148] <TB0>     INFO: scanning low vcal = 40
[14:56:34.649] <TB0>     INFO: Expecting 41600 events.
[14:56:38.895] <TB0>     INFO: 41600 events read in total (3532ms).
[14:56:38.896] <TB0>     INFO: Test took 4748ms.
[14:56:38.899] <TB0>     INFO: scanning low vcal = 50
[14:56:39.315] <TB0>     INFO: Expecting 41600 events.
[14:56:43.576] <TB0>     INFO: 41600 events read in total (3546ms).
[14:56:43.576] <TB0>     INFO: Test took 4677ms.
[14:56:43.579] <TB0>     INFO: scanning low vcal = 60
[14:56:43.998] <TB0>     INFO: Expecting 41600 events.
[14:56:48.284] <TB0>     INFO: 41600 events read in total (3571ms).
[14:56:48.285] <TB0>     INFO: Test took 4706ms.
[14:56:48.289] <TB0>     INFO: scanning low vcal = 70
[14:56:48.704] <TB0>     INFO: Expecting 41600 events.
[14:56:52.965] <TB0>     INFO: 41600 events read in total (3547ms).
[14:56:52.966] <TB0>     INFO: Test took 4677ms.
[14:56:52.969] <TB0>     INFO: scanning low vcal = 80
[14:56:53.386] <TB0>     INFO: Expecting 41600 events.
[14:56:57.668] <TB0>     INFO: 41600 events read in total (3566ms).
[14:56:57.668] <TB0>     INFO: Test took 4699ms.
[14:56:57.671] <TB0>     INFO: scanning low vcal = 90
[14:56:58.090] <TB0>     INFO: Expecting 41600 events.
[14:57:02.363] <TB0>     INFO: 41600 events read in total (3559ms).
[14:57:02.363] <TB0>     INFO: Test took 4692ms.
[14:57:02.367] <TB0>     INFO: scanning low vcal = 100
[14:57:02.781] <TB0>     INFO: Expecting 41600 events.
[14:57:07.179] <TB0>     INFO: 41600 events read in total (3682ms).
[14:57:07.180] <TB0>     INFO: Test took 4813ms.
[14:57:07.183] <TB0>     INFO: scanning low vcal = 110
[14:57:07.600] <TB0>     INFO: Expecting 41600 events.
[14:57:11.854] <TB0>     INFO: 41600 events read in total (3539ms).
[14:57:11.854] <TB0>     INFO: Test took 4670ms.
[14:57:11.857] <TB0>     INFO: scanning low vcal = 120
[14:57:12.277] <TB0>     INFO: Expecting 41600 events.
[14:57:16.538] <TB0>     INFO: 41600 events read in total (3546ms).
[14:57:16.539] <TB0>     INFO: Test took 4682ms.
[14:57:16.542] <TB0>     INFO: scanning low vcal = 130
[14:57:16.962] <TB0>     INFO: Expecting 41600 events.
[14:57:21.228] <TB0>     INFO: 41600 events read in total (3551ms).
[14:57:21.229] <TB0>     INFO: Test took 4687ms.
[14:57:21.232] <TB0>     INFO: scanning low vcal = 140
[14:57:21.649] <TB0>     INFO: Expecting 41600 events.
[14:57:25.934] <TB0>     INFO: 41600 events read in total (3570ms).
[14:57:25.934] <TB0>     INFO: Test took 4702ms.
[14:57:25.937] <TB0>     INFO: scanning low vcal = 150
[14:57:26.355] <TB0>     INFO: Expecting 41600 events.
[14:57:30.632] <TB0>     INFO: 41600 events read in total (3562ms).
[14:57:30.633] <TB0>     INFO: Test took 4696ms.
[14:57:30.637] <TB0>     INFO: scanning low vcal = 160
[14:57:31.052] <TB0>     INFO: Expecting 41600 events.
[14:57:35.315] <TB0>     INFO: 41600 events read in total (3547ms).
[14:57:35.316] <TB0>     INFO: Test took 4679ms.
[14:57:35.319] <TB0>     INFO: scanning low vcal = 170
[14:57:35.736] <TB0>     INFO: Expecting 41600 events.
[14:57:40.005] <TB0>     INFO: 41600 events read in total (3554ms).
[14:57:40.006] <TB0>     INFO: Test took 4687ms.
[14:57:40.010] <TB0>     INFO: scanning low vcal = 180
[14:57:40.428] <TB0>     INFO: Expecting 41600 events.
[14:57:44.690] <TB0>     INFO: 41600 events read in total (3547ms).
[14:57:44.691] <TB0>     INFO: Test took 4681ms.
[14:57:44.694] <TB0>     INFO: scanning low vcal = 190
[14:57:45.113] <TB0>     INFO: Expecting 41600 events.
[14:57:49.376] <TB0>     INFO: 41600 events read in total (3547ms).
[14:57:49.377] <TB0>     INFO: Test took 4683ms.
[14:57:49.380] <TB0>     INFO: scanning low vcal = 200
[14:57:49.797] <TB0>     INFO: Expecting 41600 events.
[14:57:54.079] <TB0>     INFO: 41600 events read in total (3567ms).
[14:57:54.079] <TB0>     INFO: Test took 4699ms.
[14:57:54.083] <TB0>     INFO: scanning low vcal = 210
[14:57:54.499] <TB0>     INFO: Expecting 41600 events.
[14:57:58.764] <TB0>     INFO: 41600 events read in total (3550ms).
[14:57:58.766] <TB0>     INFO: Test took 4683ms.
[14:57:58.769] <TB0>     INFO: scanning low vcal = 220
[14:57:59.186] <TB0>     INFO: Expecting 41600 events.
[14:58:03.452] <TB0>     INFO: 41600 events read in total (3551ms).
[14:58:03.453] <TB0>     INFO: Test took 4684ms.
[14:58:03.456] <TB0>     INFO: scanning low vcal = 230
[14:58:03.875] <TB0>     INFO: Expecting 41600 events.
[14:58:08.155] <TB0>     INFO: 41600 events read in total (3566ms).
[14:58:08.156] <TB0>     INFO: Test took 4700ms.
[14:58:08.159] <TB0>     INFO: scanning low vcal = 240
[14:58:08.580] <TB0>     INFO: Expecting 41600 events.
[14:58:12.848] <TB0>     INFO: 41600 events read in total (3553ms).
[14:58:12.848] <TB0>     INFO: Test took 4689ms.
[14:58:12.852] <TB0>     INFO: scanning low vcal = 250
[14:58:13.274] <TB0>     INFO: Expecting 41600 events.
[14:58:17.575] <TB0>     INFO: 41600 events read in total (3586ms).
[14:58:17.576] <TB0>     INFO: Test took 4724ms.
[14:58:17.580] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[14:58:17.995] <TB0>     INFO: Expecting 41600 events.
[14:58:22.247] <TB0>     INFO: 41600 events read in total (3537ms).
[14:58:22.248] <TB0>     INFO: Test took 4668ms.
[14:58:22.251] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[14:58:22.673] <TB0>     INFO: Expecting 41600 events.
[14:58:26.938] <TB0>     INFO: 41600 events read in total (3550ms).
[14:58:26.939] <TB0>     INFO: Test took 4688ms.
[14:58:26.942] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[14:58:27.357] <TB0>     INFO: Expecting 41600 events.
[14:58:31.617] <TB0>     INFO: 41600 events read in total (3545ms).
[14:58:31.617] <TB0>     INFO: Test took 4675ms.
[14:58:31.620] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[14:58:32.037] <TB0>     INFO: Expecting 41600 events.
[14:58:36.299] <TB0>     INFO: 41600 events read in total (3547ms).
[14:58:36.299] <TB0>     INFO: Test took 4679ms.
[14:58:36.303] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[14:58:36.721] <TB0>     INFO: Expecting 41600 events.
[14:58:40.986] <TB0>     INFO: 41600 events read in total (3551ms).
[14:58:40.987] <TB0>     INFO: Test took 4684ms.
[14:58:41.570] <TB0>     INFO: PixTestGainPedestal::measure() done 
[14:58:41.574] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[14:58:41.575] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[14:58:41.575] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[14:58:41.575] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[14:58:41.575] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[14:58:41.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[14:58:41.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[14:58:41.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[14:58:41.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[14:58:41.576] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[14:58:41.577] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[14:58:41.577] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[14:58:41.577] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[14:58:41.577] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[14:58:41.577] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[14:58:41.577] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[14:59:20.315] <TB0>     INFO: PixTestGainPedestal::fit() done
[14:59:20.315] <TB0>     INFO: non-linearity mean:  0.951 0.960 0.961 0.954 0.958 0.956 0.962 0.959 0.962 0.955 0.959 0.956 0.961 0.963 0.951 0.951
[14:59:20.315] <TB0>     INFO: non-linearity RMS:   0.006 0.006 0.005 0.007 0.007 0.006 0.005 0.007 0.007 0.008 0.006 0.006 0.005 0.004 0.006 0.006
[14:59:20.315] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[14:59:20.340] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[14:59:20.363] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[14:59:20.386] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[14:59:20.409] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[14:59:20.441] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[14:59:20.464] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[14:59:20.487] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[14:59:20.509] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[14:59:20.532] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[14:59:20.554] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[14:59:20.576] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[14:59:20.599] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[14:59:20.621] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[14:59:20.643] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[14:59:20.666] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-I-4-34_FPIXTest-17C-Nebraska-160825-1332-150V_2016-08-25_13h32m_1472149935//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[14:59:20.688] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[14:59:20.688] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[14:59:20.716] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[14:59:20.716] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[14:59:20.730] <TB0>     INFO: ######################################################################
[14:59:20.730] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[14:59:20.730] <TB0>     INFO: ######################################################################
[14:59:20.732] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[14:59:20.743] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:59:20.743] <TB0>     INFO:     run 1 of 1
[14:59:20.743] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:59:21.091] <TB0>     INFO: Expecting 3120000 events.
[15:00:11.864] <TB0>     INFO: 1295705 events read in total (50058ms).
[15:01:01.961] <TB0>     INFO: 2589810 events read in total (100155ms).
[15:01:22.909] <TB0>     INFO: 3120000 events read in total (121104ms).
[15:01:22.943] <TB0>     INFO: Test took 122201ms.
[15:01:23.029] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:01:23.158] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:01:24.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:01:26.079] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:01:27.472] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:01:28.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:01:30.319] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:01:31.768] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:01:33.212] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:01:34.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:01:36.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:01:37.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:01:38.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:01:40.297] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:01:41.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:01:43.081] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:01:44.450] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:01:45.898] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 305897472
[15:01:46.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:01:46.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 71.6806, RMS = 1.64162
[15:01:46.094] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 80
[15:01:46.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:01:46.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 70.4772, RMS = 1.61679
[15:01:46.153] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 79
[15:01:46.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:01:46.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.978, RMS = 1.42506
[15:01:46.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 89
[15:01:46.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:01:46.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.9733, RMS = 1.59474
[15:01:46.154] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:01:46.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:01:46.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 72.9413, RMS = 1.69607
[15:01:46.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[15:01:46.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:01:46.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 71.1295, RMS = 2.01592
[15:01:46.155] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:01:46.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:01:46.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 68.5114, RMS = 2.30546
[15:01:46.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 81
[15:01:46.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:01:46.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 68.2877, RMS = 2.54903
[15:01:46.156] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 82
[15:01:46.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:01:46.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.9238, RMS = 1.43289
[15:01:46.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:01:46.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:01:46.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.81, RMS = 1.30528
[15:01:46.158] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:01:46.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:01:46.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 83.8237, RMS = 1.50772
[15:01:46.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 92
[15:01:46.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:01:46.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.274, RMS = 1.63869
[15:01:46.159] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[15:01:46.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:01:46.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 87.7321, RMS = 1.96803
[15:01:46.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 98
[15:01:46.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:01:46.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 88.3383, RMS = 1.6989
[15:01:46.160] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 97
[15:01:46.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:01:46.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.0581, RMS = 1.67214
[15:01:46.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 91
[15:01:46.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:01:46.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 81.9883, RMS = 1.67263
[15:01:46.161] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 91
[15:01:46.162] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:01:46.162] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 86.193, RMS = 2.07536
[15:01:46.162] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[15:01:46.162] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:01:46.162] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 85.1605, RMS = 2.00034
[15:01:46.162] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[15:01:46.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:01:46.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.9445, RMS = 1.52308
[15:01:46.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 93
[15:01:46.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:01:46.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 82.982, RMS = 1.3624
[15:01:46.163] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 90
[15:01:46.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:01:46.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 75.2476, RMS = 1.41451
[15:01:46.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[15:01:46.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:01:46.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0903, RMS = 1.71571
[15:01:46.164] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[15:01:46.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:01:46.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.0733, RMS = 1.15181
[15:01:46.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:01:46.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:01:46.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.2104, RMS = 1.47129
[15:01:46.166] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:01:46.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:01:46.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.5207, RMS = 1.60227
[15:01:46.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:01:46.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:01:46.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5642, RMS = 1.48799
[15:01:46.167] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 89
[15:01:46.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:01:46.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.9087, RMS = 1.27565
[15:01:46.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:01:46.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:01:46.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8775, RMS = 1.58026
[15:01:46.168] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:01:46.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:01:46.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 77.6979, RMS = 1.16592
[15:01:46.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[15:01:46.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:01:46.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 75.8215, RMS = 1.5586
[15:01:46.169] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[15:01:46.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:01:46.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.3136, RMS = 1.49968
[15:01:46.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[15:01:46.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:01:46.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.5208, RMS = 1.39411
[15:01:46.170] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[15:01:46.174] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 145 seconds
[15:01:46.174] <TB0>     INFO: number of dead bumps (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[15:01:46.174] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:01:47.113] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:01:47.113] <TB0>     INFO: enter test to run
[15:01:47.120] <TB0>     INFO:   test:  no parameter change
[15:01:47.121] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 385.9mA
[15:01:47.122] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 467.1mA
[15:01:47.122] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 18.8 C
[15:01:47.122] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:01:48.938] <TB0>    QUIET: Connection to board 133 closed.
[15:01:48.971] <TB0>     INFO: pXar: this is the end, my friend
[15:01:48.971] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
