{"design__lint_errors__count": 0, "design__lint_timing_constructs__count": 0, "design__lint_warnings__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 761, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0010323808528482914, "power__switching__total": 0.001141619635745883, "power__leakage__total": 5.059352936598316e-09, "power__total": 0.0021740056108683348, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": 0.005681, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.005681, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.331545, "timing__setup__ws__corner:nom_tt_025C_1v80": 2.598626, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 18, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": 0.011018, "clock__skew__worst_setup": 0.011018, "timing__hold__ws": 0.114463, "timing__setup__ws": -0.600953, "timing__hold__tns": 0.0, "timing__setup__tns": -33.915141, "timing__hold__wns": 0.0, "timing__setup__wns": -0.600953, "timing__hold_vio__count": 0, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 108, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 96.05 106.77", "design__core__bbox": "5.52 10.88 90.16 95.2", "design__io": 127, "design__die__area": 10255.3, "design__core__area": 7136.84, "design__instance__area": 5636.66, "design__instance__count__stdcell": 761, "design__instance__area__stdcell": 5636.66, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.789797, "design__instance__utilization__stdcell": 0.789797, "floorplan__design__io": 125, "design__io__hpwl": 3964628, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 13926.8, "design__violations": 0, "design__instance__count__setup_buffer": 6, "design__instance__count__hold_buffer": 9, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violations__count": 0, "route__net": 744, "route__net__special": 2, "route__drc_errors__iter:1": 522, "route__wirelength__iter:1": 15681, "route__drc_errors__iter:2": 454, "route__wirelength__iter:2": 15656, "route__drc_errors__iter:3": 409, "route__wirelength__iter:3": 15603, "route__drc_errors__iter:4": 28, "route__wirelength__iter:4": 15448, "route__drc_errors__iter:5": 3, "route__wirelength__iter:5": 15457, "route__drc_errors__iter:6": 3, "route__wirelength__iter:6": 15461, "route__drc_errors__iter:7": 0, "route__wirelength__iter:7": 15453, "route__drc_errors": 0, "route__wirelength": 15453, "route__vias": 4998, "route__vias__singlecut": 4998, "route__vias__multicut": 0, "design__disconnected_pins__count": 0, "route__wirelength__max": 138.98, "timing__unannotated_nets__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": 0.01018, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.01018, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.679345, "timing__setup__ws__corner:nom_ss_100C_1v60": -0.510079, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": -11.177696, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": -0.510079, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 36, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": 0.004726, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.004726, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.117573, "timing__setup__ws__corner:nom_ff_n40C_1v95": 3.798146, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:nom_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": 0.005549, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.005549, "timing__hold__ws__corner:min_tt_025C_1v80": 0.32686, "timing__setup__ws__corner:min_tt_025C_1v80": 2.631951, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": 0.009807, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.009807, "timing__hold__ws__corner:min_ss_100C_1v60": 0.687813, "timing__setup__ws__corner:min_ss_100C_1v60": -0.420383, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": -8.671349, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": -0.420383, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 36, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": 0.004633, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.004633, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.114463, "timing__setup__ws__corner:min_ff_n40C_1v95": 3.82149, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 2, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.006259, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.006259, "timing__hold__ws__corner:max_tt_025C_1v80": 0.335725, "timing__setup__ws__corner:max_tt_025C_1v80": 2.563311, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_nets_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 0, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 2, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": 0.011018, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.011018, "timing__hold__ws__corner:max_ss_100C_1v60": 0.669966, "timing__setup__ws__corner:max_ss_100C_1v60": -0.600953, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": -14.066096, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": -0.600953, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 36, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_nets_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 2, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": 0.005131, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.005131, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.120309, "timing__setup__ws__corner:max_ff_n40C_1v95": 3.774634, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_nets__count": 0, "timing__unannotated_nets_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79834, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 0.000567488, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00166177, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00151281, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.00054099, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.00151281, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000567, "ir__drop__worst": 0.00166, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_differences__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pins__count": 0}