
// Generated by Cadence Genus(TM) Synthesis Solution 18.14-s037_1
// Generated on: Apr 25 2022 12:06:16 EDT (Apr 25 2022 16:06:16 UTC)

// Verification Directory fv/mux_b_t_s 

module mux_b_t_s(aclk, grst, \inputs[0] , \inputs[1] , \inputs[2] ,
     \inputs[3] , \inputs[4] , \inputs[5] , \inputs[6] , \inputs[7] ,
     \inputs[8] , \inputs[9] , \inputs[10] , \inputs[11] , \inputs[12]
     , \inputs[13] , \inputs[14] , \inputs[15] , select_line, y);
  input aclk, grst, select_line;
  input [7:0] \inputs[0] , \inputs[1] , \inputs[2] , \inputs[3] ,
       \inputs[4] , \inputs[5] , \inputs[6] , \inputs[7] , \inputs[8] ,
       \inputs[9] , \inputs[10] , \inputs[11] , \inputs[12] ,
       \inputs[13] , \inputs[14] , \inputs[15] ;
  output [7:0] y;
  wire aclk, grst, select_line;
  wire [7:0] \inputs[0] , \inputs[1] , \inputs[2] , \inputs[3] ,
       \inputs[4] , \inputs[5] , \inputs[6] , \inputs[7] , \inputs[8] ,
       \inputs[9] , \inputs[10] , \inputs[11] , \inputs[12] ,
       \inputs[13] , \inputs[14] , \inputs[15] ;
  wire [7:0] y;
  assign y[0] = 1'b0;
  assign y[1] = 1'b0;
  assign y[2] = 1'b0;
  assign y[3] = 1'b0;
  assign y[4] = 1'b0;
  assign y[5] = 1'b0;
  assign y[6] = 1'b0;
  assign y[7] = 1'b0;
endmodule

