Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Tue Nov 17 16:36:54 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 230 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 194 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.059        0.000                      0                11061        0.042        0.000                      0                11061        2.927        0.000                       0                  5111  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.059        0.000                      0                11061        0.042        0.000                      0                11061        2.927        0.000                       0                  5111  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.059ns  (required time - arrival time)
  Source:                 fsm5/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.923ns  (logic 0.993ns (20.171%)  route 3.930ns (79.829%))
  Logic Levels:           10  (LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.036     0.036    fsm5/clk
    SLICE_X26Y59         FDRE                                         r  fsm5/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[3]/Q
                         net (fo=19, routed)          0.282     0.417    fsm5/out_reg_n_0_[3]
    SLICE_X26Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     0.596 f  fsm5/out[0]_i_2__12/O
                         net (fo=2, routed)           0.163     0.759    fsm9/done_reg
    SLICE_X26Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.798 f  fsm9/out[3]_i_5__1/O
                         net (fo=18, routed)          0.260     1.058    fsm5/done_reg_3
    SLICE_X24Y60         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.099 r  fsm5/out[2]_i_5/O
                         net (fo=14, routed)          0.239     1.338    fsm4/out_reg[1]_8
    SLICE_X20Y63         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.520 r  fsm4/out[18]_i_3__0/O
                         net (fo=41, routed)          0.250     1.770    fsm/out_reg[18]
    SLICE_X25Y64         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.832 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.741     3.573    A0_0/A0_0_addr0[1]
    SLICE_X33Y124        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.673 r  A0_0/out[31]_i_24/O
                         net (fo=1, routed)           0.011     3.684    A0_0/out[31]_i_24_n_0
    SLICE_X33Y124        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.760 r  A0_0/out_reg[31]_i_12/O
                         net (fo=1, routed)           0.000     3.760    A0_0/out_reg[31]_i_12_n_0
    SLICE_X33Y124        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.787 r  A0_0/out_reg[31]_i_6/O
                         net (fo=1, routed)           0.412     4.199    A0_0/out_reg[31]_i_6_n_0
    SLICE_X30Y123        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.348 r  A0_0/out[31]_i_4/O
                         net (fo=2, routed)           0.503     4.851    A0_0/A0_0_read_data[31]
    SLICE_X28Y99         LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.039     4.890 r  A0_0/out[31]_i_2/O
                         net (fo=1, routed)           0.069     4.959    A_sh_read0_0/D[31]
    SLICE_X28Y99         FDRE                                         r  A_sh_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y99         FDRE                                         r  A_sh_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y99         FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                  2.059    

Slack (MET) :             2.080ns  (required time - arrival time)
  Source:                 fsm5/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_28_28/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.814ns  (logic 1.502ns (31.201%)  route 3.312ns (68.799%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT5=3 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.036     0.036    fsm5/clk
    SLICE_X26Y59         FDRE                                         r  fsm5/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[3]/Q
                         net (fo=19, routed)          0.282     0.417    fsm5/out_reg_n_0_[3]
    SLICE_X26Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     0.596 f  fsm5/out[0]_i_2__12/O
                         net (fo=2, routed)           0.163     0.759    fsm9/done_reg
    SLICE_X26Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.798 f  fsm9/out[3]_i_5__1/O
                         net (fo=18, routed)          0.260     1.058    fsm5/done_reg_3
    SLICE_X24Y60         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.099 r  fsm5/out[2]_i_5/O
                         net (fo=14, routed)          0.253     1.352    fsm4/out_reg[1]_8
    SLICE_X21Y61         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     1.473 f  fsm4/out[0]_i_2__3/O
                         net (fo=5, routed)           0.275     1.748    fsm4/out_reg[0]_69
    SLICE_X22Y59         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     1.812 r  fsm4/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=97, routed)          0.147     1.959    fsm5/done_reg_5
    SLICE_X24Y58         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.021 f  fsm5/mem_reg_0_7_0_0_i_11/O
                         net (fo=3, routed)           0.124     2.145    fsm8/out_reg[31]_3
    SLICE_X23Y58         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.293 r  fsm8/mem_reg_0_7_0_0_i_4__1/O
                         net (fo=32, routed)          0.461     2.754    tmp0/mem_reg_0_7_9_9/A1
    SLICE_X24Y56         RAMS32 (Prop_A5LUT_SLICEM_ADR1_O)
                                                      0.171     2.925 r  tmp0/mem_reg_0_7_9_9/SP/O
                         net (fo=4, routed)           0.490     3.415    add2/read_data[9]
    SLICE_X27Y55         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.564 r  add2/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.574    add2/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y55         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.807 r  add2/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.835    add2/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.858 r  add2/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.886    add2/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.995 r  add2/mem_reg_0_7_24_24_i_2/O[4]
                         net (fo=2, routed)           0.377     4.372    fsm4/out_reg[31]_4[28]
    SLICE_X22Y55         LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.064     4.436 r  fsm4/mem_reg_0_7_28_28_i_1/O
                         net (fo=1, routed)           0.414     4.850    y0/mem_reg_0_7_28_28/D
    SLICE_X24Y54         RAMS32                                       r  y0/mem_reg_0_7_28_28/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.052     7.052    y0/mem_reg_0_7_28_28/WCLK
    SLICE_X24Y54         RAMS32                                       r  y0/mem_reg_0_7_28_28/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y54         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y0/mem_reg_0_7_28_28/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.850    
  -------------------------------------------------------------------
                         slack                                  2.080    

Slack (MET) :             2.082ns  (required time - arrival time)
  Source:                 fsm5/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_int_read0_0/out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.900ns  (logic 1.036ns (21.143%)  route 3.864ns (78.857%))
  Logic Levels:           10  (LUT3=1 LUT5=1 LUT6=6 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.036     0.036    fsm5/clk
    SLICE_X26Y59         FDRE                                         r  fsm5/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[3]/Q
                         net (fo=19, routed)          0.282     0.417    fsm5/out_reg_n_0_[3]
    SLICE_X26Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     0.596 f  fsm5/out[0]_i_2__12/O
                         net (fo=2, routed)           0.163     0.759    fsm9/done_reg
    SLICE_X26Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.798 f  fsm9/out[3]_i_5__1/O
                         net (fo=18, routed)          0.260     1.058    fsm5/done_reg_3
    SLICE_X24Y60         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.099 r  fsm5/out[2]_i_5/O
                         net (fo=14, routed)          0.239     1.338    fsm4/out_reg[1]_8
    SLICE_X20Y63         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.520 r  fsm4/out[18]_i_3__0/O
                         net (fo=41, routed)          0.250     1.770    fsm/out_reg[18]
    SLICE_X25Y64         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.832 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.741     3.573    A0_0/A0_0_addr0[1]
    SLICE_X33Y124        LUT6 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.673 r  A0_0/out[31]_i_24/O
                         net (fo=1, routed)           0.011     3.684    A0_0/out[31]_i_24_n_0
    SLICE_X33Y124        MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.076     3.760 r  A0_0/out_reg[31]_i_12/O
                         net (fo=1, routed)           0.000     3.760    A0_0/out_reg[31]_i_12_n_0
    SLICE_X33Y124        MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.027     3.787 r  A0_0/out_reg[31]_i_6/O
                         net (fo=1, routed)           0.412     4.199    A0_0/out_reg[31]_i_6_n_0
    SLICE_X30Y123        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.149     4.348 r  A0_0/out[31]_i_4/O
                         net (fo=2, routed)           0.468     4.816    fsm4/A0_0_read_data[12]
    SLICE_X28Y110        LUT3 (Prop_D5LUT_SLICEM_I2_O)
                                                      0.082     4.898 r  fsm4/out[31]_i_1__13/O
                         net (fo=1, routed)           0.038     4.936    A_int_read0_0/out_reg[31]_1
    SLICE_X28Y110        FDRE                                         r  A_int_read0_0/out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.026     7.026    A_int_read0_0/clk
    SLICE_X28Y110        FDRE                                         r  A_int_read0_0/out_reg[31]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y110        FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.027     7.018    A_int_read0_0/out_reg[31]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.936    
  -------------------------------------------------------------------
                         slack                                  2.082    

Slack (MET) :             2.092ns  (required time - arrival time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.891ns  (logic 1.054ns (21.550%)  route 3.837ns (78.450%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    done_reg4/clk
    SLICE_X25Y66         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  done_reg4/out_reg[0]/Q
                         net (fo=4, routed)           0.202     0.334    fsm9/done_reg4_out
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.511 f  fsm9/out[0]_i_2__16/O
                         net (fo=3, routed)           0.161     0.672    fsm8/out_reg[0]_11
    SLICE_X24Y67         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     0.789 f  fsm8/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=16, routed)          0.178     0.967    fsm7/out_reg[0]_8
    SLICE_X21Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 r  fsm7/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.405     1.435    fsm6/out_reg[0]_14
    SLICE_X24Y65         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     1.535 r  fsm6/out[31]_i_3__1/O
                         net (fo=45, routed)          0.243     1.778    fsm6/done_reg
    SLICE_X23Y62         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.955 f  fsm6/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=5, routed)           0.122     2.077    fsm6/done_reg_0
    SLICE_X25Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.116 r  fsm6/mem[7][7][31]_i_10/O
                         net (fo=136, routed)         1.568     3.684    A0_0/A0_0_addr1[0]
    SLICE_X31Y134        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.779 r  A0_0/out_reg[25]_i_3/O
                         net (fo=1, routed)           0.438     4.217    A0_0/out_reg[25]_i_3_n_0
    SLICE_X28Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.368 r  A0_0/out[25]_i_2/O
                         net (fo=2, routed)           0.443     4.811    A0_0/A0_0_read_data[25]
    SLICE_X28Y99         LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.038     4.849 r  A0_0/out[25]_i_1/O
                         net (fo=1, routed)           0.077     4.926    A_sh_read0_0/D[25]
    SLICE_X28Y99         FDRE                                         r  A_sh_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y99         FDRE                                         r  A_sh_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y99         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.926    
  -------------------------------------------------------------------
                         slack                                  2.092    

Slack (MET) :             2.102ns  (required time - arrival time)
  Source:                 fsm5/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.880ns  (logic 0.963ns (19.734%)  route 3.917ns (80.266%))
  Logic Levels:           10  (LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.036     0.036    fsm5/clk
    SLICE_X26Y59         FDRE                                         r  fsm5/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[3]/Q
                         net (fo=19, routed)          0.282     0.417    fsm5/out_reg_n_0_[3]
    SLICE_X26Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     0.596 f  fsm5/out[0]_i_2__12/O
                         net (fo=2, routed)           0.163     0.759    fsm9/done_reg
    SLICE_X26Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.798 f  fsm9/out[3]_i_5__1/O
                         net (fo=18, routed)          0.260     1.058    fsm5/done_reg_3
    SLICE_X24Y60         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.099 r  fsm5/out[2]_i_5/O
                         net (fo=14, routed)          0.239     1.338    fsm4/out_reg[1]_8
    SLICE_X20Y63         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.520 r  fsm4/out[18]_i_3__0/O
                         net (fo=41, routed)          0.250     1.770    fsm/out_reg[18]
    SLICE_X25Y64         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.832 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.816     3.648    A0_0/A0_0_addr0[1]
    SLICE_X29Y134        LUT6 (Prop_A6LUT_SLICEM_I2_O)
                                                      0.100     3.748 r  A0_0/out[24]_i_26/O
                         net (fo=1, routed)           0.012     3.760    A0_0/out[24]_i_26_n_0
    SLICE_X29Y134        MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.078     3.838 r  A0_0/out_reg[24]_i_12/O
                         net (fo=1, routed)           0.000     3.838    A0_0/out_reg[24]_i_12_n_0
    SLICE_X29Y134        MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     3.866 r  A0_0/out_reg[24]_i_5/O
                         net (fo=1, routed)           0.283     4.149    A0_0/out_reg[24]_i_5_n_0
    SLICE_X29Y131        LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.117     4.266 r  A0_0/out[24]_i_2/O
                         net (fo=2, routed)           0.530     4.796    A0_0/A0_0_read_data[24]
    SLICE_X28Y99         LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.038     4.834 r  A0_0/out[24]_i_1/O
                         net (fo=1, routed)           0.082     4.916    A_sh_read0_0/D[24]
    SLICE_X28Y99         FDRE                                         r  A_sh_read0_0/out_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X28Y99         FDRE                                         r  A_sh_read0_0/out_reg[24]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y99         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[24]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.916    
  -------------------------------------------------------------------
                         slack                                  2.102    

Slack (MET) :             2.116ns  (required time - arrival time)
  Source:                 fsm5/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_31_31/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.779ns  (logic 1.573ns (32.915%)  route 3.206ns (67.085%))
  Logic Levels:           13  (CARRY8=3 LUT3=1 LUT5=3 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.036     0.036    fsm5/clk
    SLICE_X26Y59         FDRE                                         r  fsm5/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[3]/Q
                         net (fo=19, routed)          0.282     0.417    fsm5/out_reg_n_0_[3]
    SLICE_X26Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     0.596 f  fsm5/out[0]_i_2__12/O
                         net (fo=2, routed)           0.163     0.759    fsm9/done_reg
    SLICE_X26Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.798 f  fsm9/out[3]_i_5__1/O
                         net (fo=18, routed)          0.260     1.058    fsm5/done_reg_3
    SLICE_X24Y60         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.099 r  fsm5/out[2]_i_5/O
                         net (fo=14, routed)          0.253     1.352    fsm4/out_reg[1]_8
    SLICE_X21Y61         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     1.473 f  fsm4/out[0]_i_2__3/O
                         net (fo=5, routed)           0.275     1.748    fsm4/out_reg[0]_69
    SLICE_X22Y59         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     1.812 r  fsm4/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=97, routed)          0.147     1.959    fsm5/done_reg_5
    SLICE_X24Y58         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.021 f  fsm5/mem_reg_0_7_0_0_i_11/O
                         net (fo=3, routed)           0.124     2.145    fsm8/out_reg[31]_3
    SLICE_X23Y58         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.293 r  fsm8/mem_reg_0_7_0_0_i_4__1/O
                         net (fo=32, routed)          0.461     2.754    tmp0/mem_reg_0_7_9_9/A1
    SLICE_X24Y56         RAMS32 (Prop_A5LUT_SLICEM_ADR1_O)
                                                      0.171     2.925 r  tmp0/mem_reg_0_7_9_9/SP/O
                         net (fo=4, routed)           0.490     3.415    add2/read_data[9]
    SLICE_X27Y55         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.564 r  add2/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.574    add2/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y55         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.807 r  add2/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.835    add2/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     3.858 r  add2/mem_reg_0_7_16_16_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.886    add2/mem_reg_0_7_16_16_i_2_n_0
    SLICE_X27Y57         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     4.032 r  add2/mem_reg_0_7_24_24_i_2/O[7]
                         net (fo=2, routed)           0.400     4.432    fsm4/out_reg[31]_4[31]
    SLICE_X22Y55         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.098     4.530 r  fsm4/mem_reg_0_7_31_31_i_1/O
                         net (fo=1, routed)           0.285     4.815    y0/mem_reg_0_7_31_31/D
    SLICE_X24Y54         RAMS32                                       r  y0/mem_reg_0_7_31_31/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.052     7.052    y0/mem_reg_0_7_31_31/WCLK
    SLICE_X24Y54         RAMS32                                       r  y0/mem_reg_0_7_31_31/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y54         RAMS32 (Setup_D6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_7_31_31/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.815    
  -------------------------------------------------------------------
                         slack                                  2.116    

Slack (MET) :             2.122ns  (required time - arrival time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_int_read0_0/out_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.163ns (23.925%)  route 3.698ns (76.075%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=6 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    done_reg4/clk
    SLICE_X25Y66         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  done_reg4/out_reg[0]/Q
                         net (fo=4, routed)           0.202     0.334    fsm9/done_reg4_out
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.511 f  fsm9/out[0]_i_2__16/O
                         net (fo=3, routed)           0.161     0.672    fsm8/out_reg[0]_11
    SLICE_X24Y67         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     0.789 f  fsm8/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=16, routed)          0.178     0.967    fsm7/out_reg[0]_8
    SLICE_X21Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 r  fsm7/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.405     1.435    fsm6/out_reg[0]_14
    SLICE_X24Y65         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     1.535 r  fsm6/out[31]_i_3__1/O
                         net (fo=45, routed)          0.243     1.778    fsm6/done_reg
    SLICE_X23Y62         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.955 f  fsm6/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=5, routed)           0.122     2.077    fsm6/done_reg_0
    SLICE_X25Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.116 r  fsm6/mem[7][7][31]_i_10/O
                         net (fo=136, routed)         1.568     3.684    A0_0/A0_0_addr1[0]
    SLICE_X31Y134        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.779 r  A0_0/out_reg[25]_i_3/O
                         net (fo=1, routed)           0.438     4.217    A0_0/out_reg[25]_i_3_n_0
    SLICE_X28Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.151     4.368 r  A0_0/out[25]_i_2/O
                         net (fo=2, routed)           0.299     4.667    fsm4/A0_0_read_data[6]
    SLICE_X28Y114        LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.147     4.814 r  fsm4/out[25]_i_1__2/O
                         net (fo=1, routed)           0.082     4.896    A_int_read0_0/out_reg[25]_1
    SLICE_X28Y114        FDRE                                         r  A_int_read0_0/out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.026     7.026    A_int_read0_0/clk
    SLICE_X28Y114        FDRE                                         r  A_int_read0_0/out_reg[25]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X28Y114        FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_int_read0_0/out_reg[25]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.896    
  -------------------------------------------------------------------
                         slack                                  2.122    

Slack (MET) :             2.145ns  (required time - arrival time)
  Source:                 fsm5/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.835ns  (logic 0.905ns (18.718%)  route 3.930ns (81.282%))
  Logic Levels:           10  (LUT5=1 LUT6=7 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.024ns = ( 7.024 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.036     0.036    fsm5/clk
    SLICE_X26Y59         FDRE                                         r  fsm5/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[3]/Q
                         net (fo=19, routed)          0.282     0.417    fsm5/out_reg_n_0_[3]
    SLICE_X26Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     0.596 f  fsm5/out[0]_i_2__12/O
                         net (fo=2, routed)           0.163     0.759    fsm9/done_reg
    SLICE_X26Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.798 f  fsm9/out[3]_i_5__1/O
                         net (fo=18, routed)          0.260     1.058    fsm5/done_reg_3
    SLICE_X24Y60         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.099 r  fsm5/out[2]_i_5/O
                         net (fo=14, routed)          0.239     1.338    fsm4/out_reg[1]_8
    SLICE_X20Y63         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     1.520 r  fsm4/out[18]_i_3__0/O
                         net (fo=41, routed)          0.250     1.770    fsm/out_reg[18]
    SLICE_X25Y64         LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.062     1.832 r  fsm/mem[7][7][31]_i_5/O
                         net (fo=576, routed)         1.854     3.686    A0_0/A0_0_addr0[1]
    SLICE_X22Y135        LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.098     3.784 r  A0_0/out[17]_i_24/O
                         net (fo=1, routed)           0.011     3.795    A0_0/out[17]_i_24_n_0
    SLICE_X22Y135        MUXF7 (Prop_F7MUX_CD_SLICEL_I1_O)
                                                      0.076     3.871 r  A0_0/out_reg[17]_i_11/O
                         net (fo=1, routed)           0.000     3.871    A0_0/out_reg[17]_i_11_n_0
    SLICE_X22Y135        MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.027     3.898 r  A0_0/out_reg[17]_i_5/O
                         net (fo=1, routed)           0.269     4.167    A0_0/out_reg[17]_i_5_n_0
    SLICE_X22Y130        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.064     4.231 r  A0_0/out[17]_i_2/O
                         net (fo=2, routed)           0.543     4.774    fsm6/A0_0_read_data[17]
    SLICE_X26Y99         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.038     4.812 r  fsm6/out[17]_i_1/O
                         net (fo=1, routed)           0.059     4.871    A_sh_read0_0/D[17]
    SLICE_X26Y99         FDRE                                         r  A_sh_read0_0/out_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.024     7.024    A_sh_read0_0/clk
    SLICE_X26Y99         FDRE                                         r  A_sh_read0_0/out_reg[17]/C
                         clock pessimism              0.000     7.024    
                         clock uncertainty           -0.035     6.989    
    SLICE_X26Y99         FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.027     7.016    A_sh_read0_0/out_reg[17]
  -------------------------------------------------------------------
                         required time                          7.016    
                         arrival time                          -4.871    
  -------------------------------------------------------------------
                         slack                                  2.145    

Slack (MET) :             2.183ns  (required time - arrival time)
  Source:                 fsm5/out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y0/mem_reg_0_7_20_20/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.712ns  (logic 1.477ns (31.346%)  route 3.235ns (68.655%))
  Logic Levels:           12  (CARRY8=2 LUT3=1 LUT5=3 LUT6=5 RAMS32=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.036     0.036    fsm5/clk
    SLICE_X26Y59         FDRE                                         r  fsm5/out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y59         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.099     0.135 f  fsm5/out_reg[3]/Q
                         net (fo=19, routed)          0.282     0.417    fsm5/out_reg_n_0_[3]
    SLICE_X26Y60         LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.179     0.596 f  fsm5/out[0]_i_2__12/O
                         net (fo=2, routed)           0.163     0.759    fsm9/done_reg
    SLICE_X26Y63         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     0.798 f  fsm9/out[3]_i_5__1/O
                         net (fo=18, routed)          0.260     1.058    fsm5/done_reg_3
    SLICE_X24Y60         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.099 r  fsm5/out[2]_i_5/O
                         net (fo=14, routed)          0.253     1.352    fsm4/out_reg[1]_8
    SLICE_X21Y61         LUT5 (Prop_C5LUT_SLICEL_I2_O)
                                                      0.121     1.473 f  fsm4/out[0]_i_2__3/O
                         net (fo=5, routed)           0.275     1.748    fsm4/out_reg[0]_69
    SLICE_X22Y59         LUT3 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.064     1.812 r  fsm4/mem_reg_0_7_0_0_i_6__0/O
                         net (fo=97, routed)          0.147     1.959    fsm5/done_reg_5
    SLICE_X24Y58         LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.062     2.021 f  fsm5/mem_reg_0_7_0_0_i_11/O
                         net (fo=3, routed)           0.124     2.145    fsm8/out_reg[31]_3
    SLICE_X23Y58         LUT5 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.148     2.293 r  fsm8/mem_reg_0_7_0_0_i_4__1/O
                         net (fo=32, routed)          0.461     2.754    tmp0/mem_reg_0_7_9_9/A1
    SLICE_X24Y56         RAMS32 (Prop_A5LUT_SLICEM_ADR1_O)
                                                      0.171     2.925 r  tmp0/mem_reg_0_7_9_9/SP/O
                         net (fo=4, routed)           0.490     3.415    add2/read_data[9]
    SLICE_X27Y55         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.149     3.564 r  add2/mem_reg_0_7_8_8_i_17/O
                         net (fo=1, routed)           0.010     3.574    add2/mem_reg_0_7_8_8_i_17_n_0
    SLICE_X27Y55         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.807 r  add2/mem_reg_0_7_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     3.835    add2/mem_reg_0_7_8_8_i_2_n_0
    SLICE_X27Y56         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.109     3.944 r  add2/mem_reg_0_7_16_16_i_2/O[4]
                         net (fo=2, routed)           0.380     4.324    fsm4/out_reg[31]_4[20]
    SLICE_X22Y54         LUT6 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.062     4.386 r  fsm4/mem_reg_0_7_20_20_i_1/O
                         net (fo=1, routed)           0.362     4.748    y0/mem_reg_0_7_20_20/D
    SLICE_X24Y53         RAMS32                                       r  y0/mem_reg_0_7_20_20/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.052     7.052    y0/mem_reg_0_7_20_20/WCLK
    SLICE_X24Y53         RAMS32                                       r  y0/mem_reg_0_7_20_20/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y53         RAMS32 (Setup_B6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y0/mem_reg_0_7_20_20/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.748    
  -------------------------------------------------------------------
                         slack                                  2.183    

Slack (MET) :             2.200ns  (required time - arrival time)
  Source:                 done_reg4/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_sh_read0_0/out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 1.109ns (23.186%)  route 3.674ns (76.814%))
  Logic Levels:           9  (LUT5=1 LUT6=7 MUXF8=1)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.035ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.035     0.035    done_reg4/clk
    SLICE_X25Y66         FDRE                                         r  done_reg4/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y66         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.097     0.132 f  done_reg4/out_reg[0]/Q
                         net (fo=4, routed)           0.202     0.334    fsm9/done_reg4_out
    SLICE_X25Y66         LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.177     0.511 f  fsm9/out[0]_i_2__16/O
                         net (fo=3, routed)           0.161     0.672    fsm8/out_reg[0]_11
    SLICE_X24Y67         LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.117     0.789 f  fsm8/tmp_int0_addr0[3]_INST_0_i_3/O
                         net (fo=16, routed)          0.178     0.967    fsm7/out_reg[0]_8
    SLICE_X21Y67         LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.063     1.030 r  fsm7/A_int0_0_addr0[3]_INST_0_i_4/O
                         net (fo=4, routed)           0.405     1.435    fsm6/out_reg[0]_14
    SLICE_X24Y65         LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.100     1.535 r  fsm6/out[31]_i_3__1/O
                         net (fo=45, routed)          0.243     1.778    fsm6/done_reg
    SLICE_X23Y62         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.177     1.955 f  fsm6/mem_reg_0_7_0_0_i_10__0/O
                         net (fo=5, routed)           0.122     2.077    fsm6/done_reg_0
    SLICE_X25Y62         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.039     2.116 r  fsm6/mem[7][7][31]_i_10/O
                         net (fo=136, routed)         1.382     3.498    A0_0/A0_0_addr1[0]
    SLICE_X19Y130        MUXF8 (Prop_F8MUX_BOT_SLICEM_S_O)
                                                      0.095     3.593 r  A0_0/out_reg[7]_i_3/O
                         net (fo=1, routed)           0.271     3.864    A0_0/out_reg[7]_i_3_n_0
    SLICE_X20Y129        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.182     4.046 r  A0_0/out[7]_i_2/O
                         net (fo=2, routed)           0.628     4.674    fsm6/A0_0_read_data[7]
    SLICE_X24Y94         LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.062     4.736 r  fsm6/out[7]_i_1/O
                         net (fo=1, routed)           0.082     4.818    A_sh_read0_0/D[7]
    SLICE_X24Y94         FDRE                                         r  A_sh_read0_0/out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=5174, unset)         0.026     7.026    A_sh_read0_0/clk
    SLICE_X24Y94         FDRE                                         r  A_sh_read0_0/out_reg[7]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X24Y94         FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.027     7.018    A_sh_read0_0/out_reg[7]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  2.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    par_done_reg0/clk
    SLICE_X22Y61         FDRE                                         r  par_done_reg0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y61         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg0/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset/par_done_reg0_out
    SLICE_X22Y61         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset/out[0]_i_1__16/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg0/out_reg[0]_1
    SLICE_X22Y61         FDRE                                         r  par_done_reg0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    par_done_reg0/clk
    SLICE_X22Y61         FDRE                                         r  par_done_reg0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y61         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.039ns (40.625%)  route 0.057ns (59.375%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X30Y51         FDRE                                         r  mult_pipe3/out_tmp_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y51         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  mult_pipe3/out_tmp_reg[8]/Q
                         net (fo=1, routed)           0.057     0.108    mult_pipe3/p_1_in[8]
    SLICE_X30Y52         FDRE                                         r  mult_pipe3/out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    mult_pipe3/clk
    SLICE_X30Y52         FDRE                                         r  mult_pipe3/out_reg[8]/C
                         clock pessimism              0.000     0.018    
    SLICE_X30Y52         FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.047     0.065    mult_pipe3/out_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg18/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    par_done_reg18/clk
    SLICE_X22Y59         FDRE                                         r  par_done_reg18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg18/out_reg[0]/Q
                         net (fo=3, routed)           0.027     0.078    par_reset7/par_done_reg18_out
    SLICE_X22Y59         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.093 r  par_reset7/out[0]_i_1__39/O
                         net (fo=1, routed)           0.015     0.108    par_done_reg18/out_reg[0]_0
    SLICE_X22Y59         FDRE                                         r  par_done_reg18/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    par_done_reg18/clk
    SLICE_X22Y59         FDRE                                         r  par_done_reg18/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y59         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg18/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg8/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    par_done_reg8/clk
    SLICE_X27Y64         FDRE                                         r  par_done_reg8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y64         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg8/out_reg[0]/Q
                         net (fo=3, routed)           0.026     0.077    par_reset3/par_done_reg8_out
    SLICE_X27Y64         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.091 r  par_reset3/out[0]_i_1__29/O
                         net (fo=1, routed)           0.017     0.108    par_done_reg8/out_reg[0]_0
    SLICE_X27Y64         FDRE                                         r  par_done_reg8/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    par_done_reg8/clk
    SLICE_X27Y64         FDRE                                         r  par_done_reg8/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y64         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg8/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg18/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset7/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    par_done_reg18/clk
    SLICE_X22Y59         FDRE                                         r  par_done_reg18/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y59         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg18/out_reg[0]/Q
                         net (fo=3, routed)           0.028     0.079    fsm4/par_done_reg18_out
    SLICE_X22Y59         LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     0.093 r  fsm4/out[0]_i_1__67/O
                         net (fo=1, routed)           0.016     0.109    par_reset7/out_reg[0]_2
    SLICE_X22Y59         FDRE                                         r  par_reset7/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    par_reset7/clk
    SLICE_X22Y59         FDRE                                         r  par_reset7/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X22Y59         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset7/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 A_int_read0_0/out_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A0_0/mem_reg[3][0][18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    A_int_read0_0/clk
    SLICE_X21Y116        FDRE                                         r  A_int_read0_0/out_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y116        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  A_int_read0_0/out_reg[18]/Q
                         net (fo=65, routed)          0.061     0.112    A0_0/mem_reg[7][7][18]_0[18]
    SLICE_X21Y115        FDRE                                         r  A0_0/mem_reg[3][0][18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    A0_0/clk
    SLICE_X21Y115        FDRE                                         r  A0_0/mem_reg[3][0][18]/C
                         clock pessimism              0.000     0.019    
    SLICE_X21Y115        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     0.066    A0_0/mem_reg[3][0][18]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    par_done_reg1/clk
    SLICE_X21Y60         FDRE                                         r  par_done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg1/out_reg[0]/Q
                         net (fo=4, routed)           0.030     0.081    par_done_reg1/par_done_reg1_out
    SLICE_X21Y60         LUT3 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.095 r  par_done_reg1/out[0]_i_1__60/O
                         net (fo=1, routed)           0.016     0.111    par_reset0/out_reg[0]_2
    SLICE_X21Y60         FDRE                                         r  par_reset0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    par_reset0/clk
    SLICE_X21Y60         FDRE                                         r  par_reset0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y60         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 par_reset8/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg20/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.053ns (53.535%)  route 0.046ns (46.465%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.013     0.013    par_reset8/clk
    SLICE_X23Y66         FDRE                                         r  par_reset8/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y66         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 f  par_reset8/out_reg[0]/Q
                         net (fo=7, routed)           0.030     0.082    par_reset8/par_reset8_out
    SLICE_X23Y66         LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.014     0.096 r  par_reset8/out[0]_i_1__45/O
                         net (fo=1, routed)           0.016     0.112    par_done_reg20/out_reg[0]_1
    SLICE_X23Y66         FDRE                                         r  par_done_reg20/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    par_done_reg20/clk
    SLICE_X23Y66         FDRE                                         r  par_done_reg20/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X23Y66         FDRE (Hold_GFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg20/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.053ns (53.000%)  route 0.047ns (47.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.012     0.012    par_done_reg1/clk
    SLICE_X21Y60         FDRE                                         r  par_done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y60         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg1/out_reg[0]/Q
                         net (fo=4, routed)           0.030     0.081    par_reset0/par_done_reg1_out
    SLICE_X21Y60         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.095 r  par_reset0/out[0]_i_1__17/O
                         net (fo=1, routed)           0.017     0.112    par_done_reg1/out_reg[0]_1
    SLICE_X21Y60         FDRE                                         r  par_done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.018     0.018    par_done_reg1/clk
    SLICE_X21Y60         FDRE                                         r  par_done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X21Y60         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.112    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 par_done_reg10/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg10/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.100ns  (logic 0.052ns (52.000%)  route 0.048ns (48.000%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.013     0.013    par_done_reg10/clk
    SLICE_X24Y58         FDRE                                         r  par_done_reg10/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y58         FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     0.051 r  par_done_reg10/out_reg[0]/Q
                         net (fo=4, routed)           0.027     0.078    par_reset4/par_done_reg10_out
    SLICE_X24Y58         LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.014     0.092 r  par_reset4/out[0]_i_1__31/O
                         net (fo=1, routed)           0.021     0.113    par_done_reg10/out_reg[0]_0
    SLICE_X24Y58         FDRE                                         r  par_done_reg10/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=5174, unset)         0.019     0.019    par_done_reg10/clk
    SLICE_X24Y58         FDRE                                         r  par_done_reg10/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X24Y58         FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     0.065    par_done_reg10/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.113    
  -------------------------------------------------------------------
                         slack                                  0.048    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X24Y55  tmp0/mem_reg_0_7_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X24Y55  tmp0/mem_reg_0_7_13_13/SP/CLK



