Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date         : Fri Nov 30 15:25:24 2018
| Host         : eecs-digital-18 running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_timing_summary_routed.rpt -rpx top_timing_summary_routed.rpx
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 159 register/latch pins with no clock driven by root clock pin: JB[7] (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/eight_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/five_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/four_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/nine_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/none_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/one_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/seven_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/six_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/three_score_reg[8]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[0]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[1]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[2]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[3]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[4]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[5]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[6]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[7]/C (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: char_rec_1/two_score_reg[8]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2324 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.549      -33.805                     96                 4662        0.077        0.000                      0                 4662        3.000        0.000                       0                  1216  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
CLK_sys                   {0.000 5.000}      10.000          100.000         
video_clk_1/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_video_clk      {0.000 20.000}     40.000          25.000          
  clkfbout_video_clk      {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_sys                         7.165        0.000                      0                    1        0.827        0.000                      0                    1        4.020        0.000                       0                     2  
video_clk_1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_video_clk           15.653        0.000                      0                 4661        0.077        0.000                      0                 4661       19.020        0.000                       0                  1210  
  clkfbout_video_clk                                                                                                                                                        7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
CLK_sys             clk_out1_video_clk       -0.549      -33.805                     96                  110        3.205        0.000                      0                  110  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  CLK_sys

Setup :            0  Failing Endpoints,  Worst Slack        7.165ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.827ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.165ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK_sys rise@10.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        2.241ns  (logic 1.628ns (72.644%)  route 0.613ns (27.356%))
  Logic Levels:           0  
  Clock Path Skew:        -0.501ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.440ns = ( 14.440 - 10.000 ) 
    Source Clock Delay      (SCD):    5.468ns
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.986     5.468    reset_1/CLK_100M
    SLICE_X58Y69         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         SRL16E (Prop_srl16e_CLK_Q)
                                                      1.628     7.096 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.613     7.709    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    10.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.029    14.440    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
                         clock pessimism              0.527    14.967    
                         clock uncertainty           -0.035    14.931    
    SLICE_X59Y71         FDRE (Setup_fdre_C_D)       -0.058    14.873    reset_1/sr_reg[15]__0
  -------------------------------------------------------------------
                         required time                         14.873    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  7.165    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.827ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[14]_srl15/CLK
                            (rising edge-triggered cell SRL16E clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_1/sr_reg[15]__0/D
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK_sys
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK_sys rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.490ns (68.814%)  route 0.222ns (31.186%))
  Logic Levels:           0  
  Clock Path Skew:        -0.187ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.293ns
    Source Clock Delay      (SCD):    2.084ns
    Clock Pessimism Removal (CPR):    0.396ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.834     2.084    reset_1/CLK_100M
    SLICE_X58Y69         SRL16E                                       r  reset_1/sr_reg[14]_srl15/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         SRL16E (Prop_srl16e_CLK_Q)
                                                      0.490     2.574 r  reset_1/sr_reg[14]_srl15/Q
                         net (fo=1, routed)           0.222     2.796    reset_1/sr_reg[14]_srl15_n_0
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.855     2.293    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
                         clock pessimism             -0.396     1.897    
    SLICE_X59Y71         FDRE (Hold_fdre_C_D)         0.072     1.969    reset_1/sr_reg[15]__0
  -------------------------------------------------------------------
                         required time                         -1.969    
                         arrival time                           2.796    
  -------------------------------------------------------------------
                         slack                                  0.827    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_sys
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK_100M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X59Y71  reset_1/sr_reg[15]__0/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y69  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y69  reset_1/sr_reg[14]_srl15/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X59Y71  reset_1/sr_reg[15]__0/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X59Y71  reset_1/sr_reg[15]__0/C
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y69  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X58Y69  reset_1/sr_reg[14]_srl15/CLK
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X59Y71  reset_1/sr_reg[15]__0/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X59Y71  reset_1/sr_reg[15]__0/C



---------------------------------------------------------------------------------------------------
From Clock:  video_clk_1/inst/clk_in1
  To Clock:  video_clk_1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         video_clk_1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_video_clk
  To Clock:  clk_out1_video_clk

Setup :            0  Failing Endpoints,  Worst Slack       15.653ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.653ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.770ns  (logic 7.130ns (29.996%)  route 16.640ns (70.004%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[1]
                         net (fo=114, routed)         3.093    11.090    video_playback_1/display_grid_1/start_y_n_104
    SLICE_X44Y61         LUT4 (Prop_lut4_I2_O)        0.150    11.240 r  video_playback_1/display_grid_1/rom_1_i_1110/O
                         net (fo=4, routed)           0.997    12.237    video_playback_1/display_grid_1/rom_1_i_1110_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I2_O)        0.332    12.569 r  video_playback_1/display_grid_1/rom_1_i_1027/O
                         net (fo=1, routed)           0.000    12.569    video_playback_1/display_grid_1/rom_1_i_1027_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.102 r  video_playback_1/display_grid_1/rom_1_i_637/CO[3]
                         net (fo=18, routed)          1.677    14.779    video_playback_1/display_grid_1/addr_y_component151_out
    SLICE_X46Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.903 r  video_playback_1/display_grid_1/rom_1_i_881/O
                         net (fo=1, routed)           0.000    14.903    video_playback_1/display_grid_1/rom_1_i_881_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.546 r  video_playback_1/display_grid_1/rom_1_i_506/O[3]
                         net (fo=1, routed)           0.659    16.206    video_playback_1/display_grid_1/address_arr[21]_20[7]
    SLICE_X47Y47         LUT4 (Prop_lut4_I1_O)        0.307    16.513 r  video_playback_1/display_grid_1/rom_1_i_160/O
                         net (fo=1, routed)           0.581    17.093    video_playback_1/display_grid_1/rom_1_i_160_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.124    17.217 r  video_playback_1/display_grid_1/rom_1_i_41/O
                         net (fo=1, routed)           0.683    17.901    video_playback_1/display_grid_1/rom_1_i_41_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    18.025 r  video_playback_1/display_grid_1/rom_1_i_5/O
                         net (fo=9, routed)           3.361    21.386    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y7          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.717    37.285    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.702    
                         clock uncertainty           -0.098    37.605    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    37.039    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -21.386    
  -------------------------------------------------------------------
                         slack                                 15.653    

Slack (MET) :             15.653ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.770ns  (logic 7.130ns (29.996%)  route 16.640ns (70.004%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[1]
                         net (fo=114, routed)         3.093    11.090    video_playback_1/display_grid_1/start_y_n_104
    SLICE_X44Y61         LUT4 (Prop_lut4_I2_O)        0.150    11.240 r  video_playback_1/display_grid_1/rom_1_i_1110/O
                         net (fo=4, routed)           0.997    12.237    video_playback_1/display_grid_1/rom_1_i_1110_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I2_O)        0.332    12.569 r  video_playback_1/display_grid_1/rom_1_i_1027/O
                         net (fo=1, routed)           0.000    12.569    video_playback_1/display_grid_1/rom_1_i_1027_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.102 r  video_playback_1/display_grid_1/rom_1_i_637/CO[3]
                         net (fo=18, routed)          1.677    14.779    video_playback_1/display_grid_1/addr_y_component151_out
    SLICE_X46Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.903 r  video_playback_1/display_grid_1/rom_1_i_881/O
                         net (fo=1, routed)           0.000    14.903    video_playback_1/display_grid_1/rom_1_i_881_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.546 r  video_playback_1/display_grid_1/rom_1_i_506/O[3]
                         net (fo=1, routed)           0.659    16.206    video_playback_1/display_grid_1/address_arr[21]_20[7]
    SLICE_X47Y47         LUT4 (Prop_lut4_I1_O)        0.307    16.513 r  video_playback_1/display_grid_1/rom_1_i_160/O
                         net (fo=1, routed)           0.581    17.093    video_playback_1/display_grid_1/rom_1_i_160_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.124    17.217 r  video_playback_1/display_grid_1/rom_1_i_41/O
                         net (fo=1, routed)           0.683    17.901    video_playback_1/display_grid_1/rom_1_i_41_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    18.025 r  video_playback_1/display_grid_1/rom_1_i_5/O
                         net (fo=9, routed)           3.361    21.386    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y6          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.717    37.285    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.702    
                         clock uncertainty           -0.098    37.605    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    37.039    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -21.386    
  -------------------------------------------------------------------
                         slack                                 15.653    

Slack (MET) :             15.985ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.432ns  (logic 7.130ns (30.428%)  route 16.302ns (69.572%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[1]
                         net (fo=114, routed)         3.093    11.090    video_playback_1/display_grid_1/start_y_n_104
    SLICE_X44Y61         LUT4 (Prop_lut4_I2_O)        0.150    11.240 r  video_playback_1/display_grid_1/rom_1_i_1110/O
                         net (fo=4, routed)           0.997    12.237    video_playback_1/display_grid_1/rom_1_i_1110_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I2_O)        0.332    12.569 r  video_playback_1/display_grid_1/rom_1_i_1027/O
                         net (fo=1, routed)           0.000    12.569    video_playback_1/display_grid_1/rom_1_i_1027_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.102 r  video_playback_1/display_grid_1/rom_1_i_637/CO[3]
                         net (fo=18, routed)          1.677    14.779    video_playback_1/display_grid_1/addr_y_component151_out
    SLICE_X46Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.903 r  video_playback_1/display_grid_1/rom_1_i_881/O
                         net (fo=1, routed)           0.000    14.903    video_playback_1/display_grid_1/rom_1_i_881_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.546 r  video_playback_1/display_grid_1/rom_1_i_506/O[3]
                         net (fo=1, routed)           0.659    16.206    video_playback_1/display_grid_1/address_arr[21]_20[7]
    SLICE_X47Y47         LUT4 (Prop_lut4_I1_O)        0.307    16.513 r  video_playback_1/display_grid_1/rom_1_i_160/O
                         net (fo=1, routed)           0.581    17.093    video_playback_1/display_grid_1/rom_1_i_160_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.124    17.217 r  video_playback_1/display_grid_1/rom_1_i_41/O
                         net (fo=1, routed)           0.683    17.901    video_playback_1/display_grid_1/rom_1_i_41_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    18.025 r  video_playback_1/display_grid_1/rom_1_i_5/O
                         net (fo=9, routed)           3.023    21.048    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y8          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.711    37.279    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.696    
                         clock uncertainty           -0.098    37.599    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    37.033    video_playback_1/display_grid_1/rom_4/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.033    
                         arrival time                         -21.048    
  -------------------------------------------------------------------
                         slack                                 15.985    

Slack (MET) :             15.985ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.432ns  (logic 7.130ns (30.428%)  route 16.302ns (69.572%))
  Logic Levels:           13  (CARRY4=2 DSP48E1=1 LUT1=1 LUT3=2 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.720ns = ( 37.279 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[1])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[1]
                         net (fo=114, routed)         3.093    11.090    video_playback_1/display_grid_1/start_y_n_104
    SLICE_X44Y61         LUT4 (Prop_lut4_I2_O)        0.150    11.240 r  video_playback_1/display_grid_1/rom_1_i_1110/O
                         net (fo=4, routed)           0.997    12.237    video_playback_1/display_grid_1/rom_1_i_1110_n_0
    SLICE_X46Y59         LUT6 (Prop_lut6_I2_O)        0.332    12.569 r  video_playback_1/display_grid_1/rom_1_i_1027/O
                         net (fo=1, routed)           0.000    12.569    video_playback_1/display_grid_1/rom_1_i_1027_n_0
    SLICE_X46Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.102 r  video_playback_1/display_grid_1/rom_1_i_637/CO[3]
                         net (fo=18, routed)          1.677    14.779    video_playback_1/display_grid_1/addr_y_component151_out
    SLICE_X46Y47         LUT3 (Prop_lut3_I2_O)        0.124    14.903 r  video_playback_1/display_grid_1/rom_1_i_881/O
                         net (fo=1, routed)           0.000    14.903    video_playback_1/display_grid_1/rom_1_i_881_n_0
    SLICE_X46Y47         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643    15.546 r  video_playback_1/display_grid_1/rom_1_i_506/O[3]
                         net (fo=1, routed)           0.659    16.206    video_playback_1/display_grid_1/address_arr[21]_20[7]
    SLICE_X47Y47         LUT4 (Prop_lut4_I1_O)        0.307    16.513 r  video_playback_1/display_grid_1/rom_1_i_160/O
                         net (fo=1, routed)           0.581    17.093    video_playback_1/display_grid_1/rom_1_i_160_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.124    17.217 r  video_playback_1/display_grid_1/rom_1_i_41/O
                         net (fo=1, routed)           0.683    17.901    video_playback_1/display_grid_1/rom_1_i_41_n_0
    SLICE_X39Y52         LUT6 (Prop_lut6_I4_O)        0.124    18.025 r  video_playback_1/display_grid_1/rom_1_i_5/O
                         net (fo=9, routed)           3.023    21.048    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y9          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.711    37.279    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y9          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.696    
                         clock uncertainty           -0.098    37.599    
    RAMB18_X0Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    37.033    video_playback_1/display_grid_1/rom_8/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.033    
                         arrival time                         -21.048    
  -------------------------------------------------------------------
                         slack                                 15.985    

Slack (MET) :             15.994ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.430ns  (logic 6.662ns (28.434%)  route 16.768ns (71.566%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         2.998    10.995    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.119 r  video_playback_1/display_grid_1/rom_1_i_1111/O
                         net (fo=2, routed)           0.497    11.615    video_playback_1/display_grid_1/rom_1_i_1111_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.739 r  video_playback_1/display_grid_1/rom_1_i_1112/O
                         net (fo=1, routed)           0.656    12.396    video_playback_1/display_grid_1/rom_1_i_1112_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.520 r  video_playback_1/display_grid_1/rom_1_i_1002/O
                         net (fo=1, routed)           0.000    12.520    video_playback_1/display_grid_1/rom_1_i_1002_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  video_playback_1/display_grid_1/rom_1_i_624/CO[3]
                         net (fo=16, routed)          1.182    14.100    video_playback_1/display_grid_1/addr_y_component117_out
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.124    14.224 r  video_playback_1/display_grid_1/rom_1_i_853/O
                         net (fo=1, routed)           0.000    14.224    video_playback_1/display_grid_1/rom_1_i_853_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.648 r  video_playback_1/display_grid_1/rom_1_i_488/O[1]
                         net (fo=1, routed)           0.817    15.465    video_playback_1/display_grid_1/address_arr[38]_37[5]
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.303    15.768 r  video_playback_1/display_grid_1/rom_1_i_180/O
                         net (fo=1, routed)           0.623    16.390    video_playback_1/display_grid_1/rom_1_i_180_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.514 r  video_playback_1/display_grid_1/rom_1_i_51/O
                         net (fo=1, routed)           0.851    17.365    video_playback_1/display_grid_1/rom_1_i_51_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.489 r  video_playback_1/display_grid_1/rom_1_i_7/O
                         net (fo=9, routed)           3.556    21.045    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y7          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.717    37.285    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.702    
                         clock uncertainty           -0.098    37.605    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    37.039    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                 15.994    

Slack (MET) :             15.994ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.430ns  (logic 6.662ns (28.434%)  route 16.768ns (71.566%))
  Logic Levels:           14  (CARRY4=2 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT5=3 LUT6=5)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         2.998    10.995    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.119 r  video_playback_1/display_grid_1/rom_1_i_1111/O
                         net (fo=2, routed)           0.497    11.615    video_playback_1/display_grid_1/rom_1_i_1111_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.739 r  video_playback_1/display_grid_1/rom_1_i_1112/O
                         net (fo=1, routed)           0.656    12.396    video_playback_1/display_grid_1/rom_1_i_1112_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.520 r  video_playback_1/display_grid_1/rom_1_i_1002/O
                         net (fo=1, routed)           0.000    12.520    video_playback_1/display_grid_1/rom_1_i_1002_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  video_playback_1/display_grid_1/rom_1_i_624/CO[3]
                         net (fo=16, routed)          1.182    14.100    video_playback_1/display_grid_1/addr_y_component117_out
    SLICE_X49Y53         LUT2 (Prop_lut2_I0_O)        0.124    14.224 r  video_playback_1/display_grid_1/rom_1_i_853/O
                         net (fo=1, routed)           0.000    14.224    video_playback_1/display_grid_1/rom_1_i_853_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    14.648 r  video_playback_1/display_grid_1/rom_1_i_488/O[1]
                         net (fo=1, routed)           0.817    15.465    video_playback_1/display_grid_1/address_arr[38]_37[5]
    SLICE_X50Y53         LUT5 (Prop_lut5_I0_O)        0.303    15.768 r  video_playback_1/display_grid_1/rom_1_i_180/O
                         net (fo=1, routed)           0.623    16.390    video_playback_1/display_grid_1/rom_1_i_180_n_0
    SLICE_X44Y49         LUT6 (Prop_lut6_I5_O)        0.124    16.514 r  video_playback_1/display_grid_1/rom_1_i_51/O
                         net (fo=1, routed)           0.851    17.365    video_playback_1/display_grid_1/rom_1_i_51_n_0
    SLICE_X38Y49         LUT6 (Prop_lut6_I2_O)        0.124    17.489 r  video_playback_1/display_grid_1/rom_1_i_7/O
                         net (fo=9, routed)           3.556    21.045    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X0Y6          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.717    37.285    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.702    
                         clock uncertainty           -0.098    37.605    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    37.039    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -21.045    
  -------------------------------------------------------------------
                         slack                                 15.994    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.380ns  (logic 7.104ns (30.385%)  route 16.276ns (69.615%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         2.998    10.995    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.119 r  video_playback_1/display_grid_1/rom_1_i_1111/O
                         net (fo=2, routed)           0.497    11.615    video_playback_1/display_grid_1/rom_1_i_1111_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.739 r  video_playback_1/display_grid_1/rom_1_i_1112/O
                         net (fo=1, routed)           0.656    12.396    video_playback_1/display_grid_1/rom_1_i_1112_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.520 r  video_playback_1/display_grid_1/rom_1_i_1002/O
                         net (fo=1, routed)           0.000    12.520    video_playback_1/display_grid_1/rom_1_i_1002_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  video_playback_1/display_grid_1/rom_1_i_624/CO[3]
                         net (fo=16, routed)          1.180    14.098    video_playback_1/display_grid_1/addr_y_component117_out
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124    14.222 r  video_playback_1/display_grid_1/rom_1_i_852/O
                         net (fo=1, routed)           0.000    14.222    video_playback_1/display_grid_1/rom_1_i_852_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.772 r  video_playback_1/display_grid_1/rom_1_i_488/CO[3]
                         net (fo=1, routed)           0.000    14.772    video_playback_1/display_grid_1/rom_1_i_488_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.085 r  video_playback_1/display_grid_1/rom_1_i_286/O[3]
                         net (fo=1, routed)           0.802    15.886    video_playback_1/display_grid_1/address_arr[38]_37[11]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.306    16.192 r  video_playback_1/display_grid_1/rom_1_i_99/O
                         net (fo=1, routed)           0.716    16.908    video_playback_1/display_grid_1/rom_1_i_99_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.124    17.032 r  video_playback_1/display_grid_1/rom_1_i_15/O
                         net (fo=1, routed)           0.944    17.976    video_playback_1/display_grid_1/rom_1_i_15_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           2.895    20.995    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y7          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.717    37.285    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.702    
                         clock uncertainty           -0.098    37.605    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    37.039    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -20.995    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.044ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.380ns  (logic 7.104ns (30.385%)  route 16.276ns (69.615%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         2.998    10.995    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.119 r  video_playback_1/display_grid_1/rom_1_i_1111/O
                         net (fo=2, routed)           0.497    11.615    video_playback_1/display_grid_1/rom_1_i_1111_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.739 r  video_playback_1/display_grid_1/rom_1_i_1112/O
                         net (fo=1, routed)           0.656    12.396    video_playback_1/display_grid_1/rom_1_i_1112_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.520 r  video_playback_1/display_grid_1/rom_1_i_1002/O
                         net (fo=1, routed)           0.000    12.520    video_playback_1/display_grid_1/rom_1_i_1002_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  video_playback_1/display_grid_1/rom_1_i_624/CO[3]
                         net (fo=16, routed)          1.180    14.098    video_playback_1/display_grid_1/addr_y_component117_out
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124    14.222 r  video_playback_1/display_grid_1/rom_1_i_852/O
                         net (fo=1, routed)           0.000    14.222    video_playback_1/display_grid_1/rom_1_i_852_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.772 r  video_playback_1/display_grid_1/rom_1_i_488/CO[3]
                         net (fo=1, routed)           0.000    14.772    video_playback_1/display_grid_1/rom_1_i_488_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    15.085 r  video_playback_1/display_grid_1/rom_1_i_286/O[3]
                         net (fo=1, routed)           0.802    15.886    video_playback_1/display_grid_1/address_arr[38]_37[11]
    SLICE_X48Y55         LUT4 (Prop_lut4_I0_O)        0.306    16.192 r  video_playback_1/display_grid_1/rom_1_i_99/O
                         net (fo=1, routed)           0.716    16.908    video_playback_1/display_grid_1/rom_1_i_99_n_0
    SLICE_X44Y52         LUT5 (Prop_lut5_I4_O)        0.124    17.032 r  video_playback_1/display_grid_1/rom_1_i_15/O
                         net (fo=1, routed)           0.944    17.976    video_playback_1/display_grid_1/rom_1_i_15_n_0
    SLICE_X36Y52         LUT6 (Prop_lut6_I2_O)        0.124    18.100 r  video_playback_1/display_grid_1/rom_1_i_1/O
                         net (fo=9, routed)           2.895    20.995    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[11]
    RAMB18_X0Y6          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.717    37.285    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.702    
                         clock uncertainty           -0.098    37.605    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    37.039    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -20.995    
  -------------------------------------------------------------------
                         slack                                 16.044    

Slack (MET) :             16.067ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.356ns  (logic 7.122ns (30.493%)  route 16.234ns (69.507%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         2.998    10.995    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.119 r  video_playback_1/display_grid_1/rom_1_i_1111/O
                         net (fo=2, routed)           0.497    11.615    video_playback_1/display_grid_1/rom_1_i_1111_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.739 r  video_playback_1/display_grid_1/rom_1_i_1112/O
                         net (fo=1, routed)           0.656    12.396    video_playback_1/display_grid_1/rom_1_i_1112_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.520 r  video_playback_1/display_grid_1/rom_1_i_1002/O
                         net (fo=1, routed)           0.000    12.520    video_playback_1/display_grid_1/rom_1_i_1002_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  video_playback_1/display_grid_1/rom_1_i_624/CO[3]
                         net (fo=16, routed)          1.180    14.098    video_playback_1/display_grid_1/addr_y_component117_out
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124    14.222 r  video_playback_1/display_grid_1/rom_1_i_852/O
                         net (fo=1, routed)           0.000    14.222    video_playback_1/display_grid_1/rom_1_i_852_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.772 r  video_playback_1/display_grid_1/rom_1_i_488/CO[3]
                         net (fo=1, routed)           0.000    14.772    video_playback_1/display_grid_1/rom_1_i_488_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  video_playback_1/display_grid_1/rom_1_i_286/O[1]
                         net (fo=1, routed)           0.823    15.929    video_playback_1/display_grid_1/address_arr[38]_37[9]
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.303    16.232 r  video_playback_1/display_grid_1/rom_1_i_131/O
                         net (fo=1, routed)           0.599    16.831    video_playback_1/display_grid_1/rom_1_i_131_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.955 r  video_playback_1/display_grid_1/rom_1_i_27/O
                         net (fo=1, routed)           0.809    17.764    video_playback_1/display_grid_1/rom_1_i_27_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.888 r  video_playback_1/display_grid_1/rom_1_i_3/O
                         net (fo=9, routed)           3.084    20.972    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y7          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.717    37.285    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y7          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.702    
                         clock uncertainty           -0.098    37.605    
    RAMB18_X0Y7          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    37.039    video_playback_1/display_grid_1/rom_5/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -20.972    
  -------------------------------------------------------------------
                         slack                                 16.067    

Slack (MET) :             16.067ns  (required time - arrival time)
  Source:                 video_playback_1/vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_video_clk rise@40.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        23.356ns  (logic 7.122ns (30.493%)  route 16.234ns (69.507%))
  Logic Levels:           15  (CARRY4=3 DSP48E1=1 LUT1=1 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=4)
  Clock Path Skew:        0.087ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.714ns = ( 37.285 - 40.000 ) 
    Source Clock Delay      (SCD):    -2.384ns
    Clock Pessimism Removal (CPR):    0.417ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.233     1.233    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -5.837 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -4.118    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -4.022 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.637    -2.384    video_playback_1/clk_out1
    SLICE_X32Y62         FDRE                                         r  video_playback_1/vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y62         FDRE (Prop_fdre_C_Q)         0.456    -1.928 r  video_playback_1/vcount_reg[5]/Q
                         net (fo=23, routed)          1.496    -0.433    video_playback_1/display_grid_1/Q[5]
    SLICE_X46Y63         LUT6 (Prop_lut6_I2_O)        0.124    -0.309 r  video_playback_1/display_grid_1/start_y_i_17/O
                         net (fo=56, routed)          1.984     1.675    video_playback_1/display_grid_1/start_y_3
    SLICE_X32Y62         LUT6 (Prop_lut6_I0_O)        0.124     1.799 r  video_playback_1/display_grid_1/start_y_i_7/O
                         net (fo=77, routed)          0.827     2.626    video_playback_1/display_grid_1/start_y_i_5_n_0
    SLICE_X29Y58         LUT3 (Prop_lut3_I1_O)        0.124     2.750 f  video_playback_1/display_grid_1/start_y_i_11/O
                         net (fo=37, routed)          0.314     3.064    video_playback_1/display_grid_1/start_y_7
    SLICE_X28Y57         LUT1 (Prop_lut1_I0_O)        0.124     3.188 r  video_playback_1/display_grid_1/start_y_i_3/O
                         net (fo=1, routed)           0.967     4.155    video_playback_1/display_grid_1/start_y_i_3_n_0
    DSP48_X0Y22          DSP48E1 (Prop_dsp48e1_A[2]_P[6])
                                                      3.841     7.996 r  video_playback_1/display_grid_1/start_y/P[6]
                         net (fo=130, routed)         2.998    10.995    video_playback_1/display_grid_1/start_y_n_99
    SLICE_X44Y59         LUT6 (Prop_lut6_I0_O)        0.124    11.119 r  video_playback_1/display_grid_1/rom_1_i_1111/O
                         net (fo=2, routed)           0.497    11.615    video_playback_1/display_grid_1/rom_1_i_1111_n_0
    SLICE_X44Y59         LUT5 (Prop_lut5_I2_O)        0.124    11.739 r  video_playback_1/display_grid_1/rom_1_i_1112/O
                         net (fo=1, routed)           0.656    12.396    video_playback_1/display_grid_1/rom_1_i_1112_n_0
    SLICE_X45Y59         LUT5 (Prop_lut5_I4_O)        0.124    12.520 r  video_playback_1/display_grid_1/rom_1_i_1002/O
                         net (fo=1, routed)           0.000    12.520    video_playback_1/display_grid_1/rom_1_i_1002_n_0
    SLICE_X45Y59         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    12.918 r  video_playback_1/display_grid_1/rom_1_i_624/CO[3]
                         net (fo=16, routed)          1.180    14.098    video_playback_1/display_grid_1/addr_y_component117_out
    SLICE_X49Y53         LUT2 (Prop_lut2_I1_O)        0.124    14.222 r  video_playback_1/display_grid_1/rom_1_i_852/O
                         net (fo=1, routed)           0.000    14.222    video_playback_1/display_grid_1/rom_1_i_852_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.772 r  video_playback_1/display_grid_1/rom_1_i_488/CO[3]
                         net (fo=1, routed)           0.000    14.772    video_playback_1/display_grid_1/rom_1_i_488_n_0
    SLICE_X49Y54         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    15.106 r  video_playback_1/display_grid_1/rom_1_i_286/O[1]
                         net (fo=1, routed)           0.823    15.929    video_playback_1/display_grid_1/address_arr[38]_37[9]
    SLICE_X44Y54         LUT4 (Prop_lut4_I0_O)        0.303    16.232 r  video_playback_1/display_grid_1/rom_1_i_131/O
                         net (fo=1, routed)           0.599    16.831    video_playback_1/display_grid_1/rom_1_i_131_n_0
    SLICE_X44Y51         LUT5 (Prop_lut5_I4_O)        0.124    16.955 r  video_playback_1/display_grid_1/rom_1_i_27/O
                         net (fo=1, routed)           0.809    17.764    video_playback_1/display_grid_1/rom_1_i_27_n_0
    SLICE_X35Y51         LUT6 (Prop_lut6_I2_O)        0.124    17.888 r  video_playback_1/display_grid_1/rom_1_i_3/O
                         net (fo=9, routed)           3.084    20.972    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y6          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.717    37.285    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y6          RAMB18E1                                     r  video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.417    37.702    
                         clock uncertainty           -0.098    37.605    
    RAMB18_X0Y6          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    37.039    video_playback_1/display_grid_1/rom_6/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         37.039    
                         arrival time                         -20.972    
  -------------------------------------------------------------------
                         slack                                 16.067    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 char_rec_1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/rom_addr_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.632    -0.781    char_rec_1/clk_out1
    SLICE_X51Y49         FDRE                                         r  char_rec_1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  char_rec_1/vcount_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.459    char_rec_1/vcount[4]
    SLICE_X52Y45         FDSE                                         r  char_rec_1/rom_addr_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.904    -1.207    char_rec_1/clk_out1
    SLICE_X52Y45         FDSE                                         r  char_rec_1/rom_addr_reg[4]/C
                         clock pessimism              0.688    -0.518    
    SLICE_X52Y45         FDSE (Hold_fdse_C_S)        -0.018    -0.536    char_rec_1/rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 char_rec_1/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/rom_addr_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.793%)  route 0.181ns (56.207%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.632    -0.781    char_rec_1/clk_out1
    SLICE_X51Y49         FDRE                                         r  char_rec_1/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  char_rec_1/vcount_reg[4]/Q
                         net (fo=11, routed)          0.181    -0.459    char_rec_1/vcount[4]
    SLICE_X52Y45         FDSE                                         r  char_rec_1/rom_addr_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.904    -1.207    char_rec_1/clk_out1
    SLICE_X52Y45         FDSE                                         r  char_rec_1/rom_addr_reg[6]/C
                         clock pessimism              0.688    -0.518    
    SLICE_X52Y45         FDSE (Hold_fdse_C_S)        -0.018    -0.536    char_rec_1/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.536    
                         arrival time                          -0.459    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.087ns  (arrival time - required time)
  Source:                 char_rec_1/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/rom_addr_reg[6]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.416ns  (logic 0.141ns (33.905%)  route 0.275ns (66.095%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.632    -0.781    char_rec_1/clk_out1
    SLICE_X51Y49         FDRE                                         r  char_rec_1/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  char_rec_1/vcount_reg[2]/Q
                         net (fo=6, routed)           0.275    -0.365    char_rec_1/vcount[2]
    SLICE_X52Y45         FDSE                                         r  char_rec_1/rom_addr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.904    -1.207    char_rec_1/clk_out1
    SLICE_X52Y45         FDSE                                         r  char_rec_1/rom_addr_reg[6]/C
                         clock pessimism              0.688    -0.518    
    SLICE_X52Y45         FDSE (Hold_fdse_C_D)         0.066    -0.452    char_rec_1/rom_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.365    
  -------------------------------------------------------------------
                         slack                                  0.087    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 frame_parser_1/frame_transfer_1/read_data_sr_reg[1][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.128ns (30.943%)  route 0.286ns (69.057%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.229ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.567    -0.847    frame_parser_1/frame_transfer_1/clk_out1
    SLICE_X71Y58         FDRE                                         r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y58         FDRE (Prop_fdre_C_Q)         0.128    -0.719 r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][7]/Q
                         net (fo=6, routed)           0.286    -0.433    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/dina[5]
    RAMB36_X1Y10         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.881    -1.229    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y10         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.766    
    RAMB36_X1Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.243    -0.523    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.433    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 char_rec_1/vcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            char_rec_1/rom_addr_reg[4]/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.483%)  route 0.293ns (67.517%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.207ns
    Source Clock Delay      (SCD):    -0.781ns
    Clock Pessimism Removal (CPR):    -0.688ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.632    -0.781    char_rec_1/clk_out1
    SLICE_X51Y49         FDRE                                         r  char_rec_1/vcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y49         FDRE (Prop_fdre_C_Q)         0.141    -0.640 r  char_rec_1/vcount_reg[0]/Q
                         net (fo=8, routed)           0.293    -0.347    char_rec_1/vcount[0]
    SLICE_X52Y45         FDSE                                         r  char_rec_1/rom_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.904    -1.207    char_rec_1/clk_out1
    SLICE_X52Y45         FDSE                                         r  char_rec_1/rom_addr_reg[4]/C
                         clock pessimism              0.688    -0.518    
    SLICE_X52Y45         FDSE (Hold_fdse_C_D)         0.070    -0.448    char_rec_1/rom_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.347    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/SCCB1/latched_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/SCCB1/tx_byte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.592    -0.822    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X7Y133         FDRE                                         r  camera_1/camera_configure_1/SCCB1/latched_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  camera_1/camera_configure_1/SCCB1/latched_address_reg[1]/Q
                         net (fo=1, routed)           0.052    -0.629    camera_1/camera_configure_1/SCCB1/latched_address[1]
    SLICE_X6Y133         LUT6 (Prop_lut6_I4_O)        0.045    -0.584 r  camera_1/camera_configure_1/SCCB1/tx_byte[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.584    camera_1/camera_configure_1/SCCB1/tx_byte[1]_i_1_n_0
    SLICE_X6Y133         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.860    -1.250    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y133         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[1]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X6Y133         FDRE (Hold_fdre_C_D)         0.121    -0.688    camera_1/camera_configure_1/SCCB1/tx_byte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.688    
                         arrival time                          -0.584    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/SCCB1/latched_address_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.591    -0.823    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X7Y132         FDRE                                         r  camera_1/camera_configure_1/SCCB1/latched_address_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  camera_1/camera_configure_1/SCCB1/latched_address_reg[7]/Q
                         net (fo=1, routed)           0.054    -0.628    camera_1/camera_configure_1/SCCB1/latched_address[7]
    SLICE_X6Y132         LUT6 (Prop_lut6_I2_O)        0.045    -0.583 r  camera_1/camera_configure_1/SCCB1/tx_byte[7]_i_2/O
                         net (fo=1, routed)           0.000    -0.583    camera_1/camera_configure_1/SCCB1/tx_byte[7]_i_2_n_0
    SLICE_X6Y132         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.859    -1.251    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y132         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]/C
                         clock pessimism              0.441    -0.810    
    SLICE_X6Y132         FDRE (Hold_fdre_C_D)         0.121    -0.689    camera_1/camera_configure_1/SCCB1/tx_byte_reg[7]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.583    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/SCCB1/latched_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/SCCB1/tx_byte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.251ns
    Source Clock Delay      (SCD):    -0.823ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.591    -0.823    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X7Y132         FDRE                                         r  camera_1/camera_configure_1/SCCB1/latched_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y132         FDRE (Prop_fdre_C_Q)         0.141    -0.682 r  camera_1/camera_configure_1/SCCB1/latched_data_reg[2]/Q
                         net (fo=1, routed)           0.056    -0.626    camera_1/camera_configure_1/SCCB1/latched_data[2]
    SLICE_X6Y132         LUT6 (Prop_lut6_I3_O)        0.045    -0.581 r  camera_1/camera_configure_1/SCCB1/tx_byte[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.581    camera_1/camera_configure_1/SCCB1/tx_byte[2]_i_1_n_0
    SLICE_X6Y132         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.859    -1.251    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y132         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[2]/C
                         clock pessimism              0.441    -0.810    
    SLICE_X6Y132         FDRE (Hold_fdre_C_D)         0.120    -0.690    camera_1/camera_configure_1/SCCB1/tx_byte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.690    
                         arrival time                          -0.581    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 camera_1/camera_configure_1/SCCB1/latched_address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            camera_1/camera_configure_1/SCCB1/tx_byte_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.173%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.250ns
    Source Clock Delay      (SCD):    -0.822ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.592    -0.822    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X7Y133         FDRE                                         r  camera_1/camera_configure_1/SCCB1/latched_address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y133         FDRE (Prop_fdre_C_Q)         0.141    -0.681 r  camera_1/camera_configure_1/SCCB1/latched_address_reg[4]/Q
                         net (fo=1, routed)           0.056    -0.625    camera_1/camera_configure_1/SCCB1/latched_address[4]
    SLICE_X6Y133         LUT6 (Prop_lut6_I2_O)        0.045    -0.580 r  camera_1/camera_configure_1/SCCB1/tx_byte[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.580    camera_1/camera_configure_1/SCCB1/tx_byte[4]_i_1_n_0
    SLICE_X6Y133         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.860    -1.250    camera_1/camera_configure_1/SCCB1/clk_out1
    SLICE_X6Y133         FDRE                                         r  camera_1/camera_configure_1/SCCB1/tx_byte_reg[4]/C
                         clock pessimism              0.441    -0.809    
    SLICE_X6Y133         FDRE (Hold_fdre_C_D)         0.120    -0.689    camera_1/camera_configure_1/SCCB1/tx_byte_reg[4]
  -------------------------------------------------------------------
                         required time                          0.689    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 frame_parser_1/frame_transfer_1/read_data_sr_reg[1][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - clk_out1_video_clk rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.141ns (28.008%)  route 0.362ns (71.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.088ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.194ns
    Source Clock Delay      (SCD):    -0.820ns
    Clock Pessimism Removal (CPR):    -0.463ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.440     0.440    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.938 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.439    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.413 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.594    -0.820    frame_parser_1/frame_transfer_1/clk_out1
    SLICE_X72Y58         FDRE                                         r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.679 r  frame_parser_1/frame_transfer_1/read_data_sr_reg[1][5]/Q
                         net (fo=6, routed)           0.362    -0.316    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/dina[3]
    RAMB36_X3Y10         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DIADI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.916    -1.194    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X3Y10         RAMB36E1                                     r  rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.463    -0.731    
    RAMB36_X3Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[3])
                                                      0.296    -0.435    rescaled_fb_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.316    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_video_clk
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X3Y12     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X1Y7      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y4      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y5      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y2      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X2Y3      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y1      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y2      frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y10     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         40.000      37.108     RAMB36_X0Y11     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y58     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y58     video_playback_1/blank_delay_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y62     video_playback_1/hcount_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X49Y62     video_playback_1/hcount_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X48Y62     video_playback_1/hsync_pre_delay_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X1Y129     camera_1/camera_configure_1/SCCB1/SIOD_oe_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y130     camera_1/camera_configure_1/SCCB1/ready_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X4Y130     camera_1/camera_configure_1/SCCB1/timer_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y129     camera_1/camera_configure_1/SCCB1/timer_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X3Y129     camera_1/camera_configure_1/SCCB1/timer_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y58     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         20.000      19.020     SLICE_X70Y58     video_playback_1/blank_delay_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y64     FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y64     FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y64     FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y64     FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y64     FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X54Y64     FSM_sequential_state_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y41     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_81_cooolDelFlop/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X80Y41     frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/frame_buffer_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_81_cooolDelFlop/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_video_clk
  To Clock:  clkfbout_video_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_video_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { video_clk_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   video_clk_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  video_clk_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  CLK_sys
  To Clock:  clk_out1_video_clk

Setup :           96  Failing Endpoints,  Worst Slack       -0.549ns,  Total Violation      -33.805ns
Hold  :            0  Failing Endpoints,  Worst Slack        3.205ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.423%)  route 1.326ns (69.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.640    36.085    reset_1/p_0_in
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.124    36.209 r  reset_1/new_i_1__1/O
                         net (fo=21, routed)          0.686    36.895    deb_btnu/sr_reg[15]__0
    SLICE_X58Y64         FDRE                                         r  deb_btnu/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.504    37.073    deb_btnu/clk_out1
    SLICE_X58Y64         FDRE                                         r  deb_btnu/count_reg[0]/C
                         clock pessimism              0.000    37.073    
                         clock uncertainty           -0.202    36.871    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.524    36.347    deb_btnu/count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.347    
                         arrival time                         -36.895    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.423%)  route 1.326ns (69.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.640    36.085    reset_1/p_0_in
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.124    36.209 r  reset_1/new_i_1__1/O
                         net (fo=21, routed)          0.686    36.895    deb_btnu/sr_reg[15]__0
    SLICE_X58Y64         FDRE                                         r  deb_btnu/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.504    37.073    deb_btnu/clk_out1
    SLICE_X58Y64         FDRE                                         r  deb_btnu/count_reg[1]/C
                         clock pessimism              0.000    37.073    
                         clock uncertainty           -0.202    36.871    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.524    36.347    deb_btnu/count_reg[1]
  -------------------------------------------------------------------
                         required time                         36.347    
                         arrival time                         -36.895    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.423%)  route 1.326ns (69.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.640    36.085    reset_1/p_0_in
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.124    36.209 r  reset_1/new_i_1__1/O
                         net (fo=21, routed)          0.686    36.895    deb_btnu/sr_reg[15]__0
    SLICE_X58Y64         FDRE                                         r  deb_btnu/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.504    37.073    deb_btnu/clk_out1
    SLICE_X58Y64         FDRE                                         r  deb_btnu/count_reg[2]/C
                         clock pessimism              0.000    37.073    
                         clock uncertainty           -0.202    36.871    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.524    36.347    deb_btnu/count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.347    
                         arrival time                         -36.895    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.549ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.906ns  (logic 0.580ns (30.423%)  route 1.326ns (69.577%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.916ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.927ns = ( 37.073 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.640    36.085    reset_1/p_0_in
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.124    36.209 r  reset_1/new_i_1__1/O
                         net (fo=21, routed)          0.686    36.895    deb_btnu/sr_reg[15]__0
    SLICE_X58Y64         FDRE                                         r  deb_btnu/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.504    37.073    deb_btnu/clk_out1
    SLICE_X58Y64         FDRE                                         r  deb_btnu/count_reg[3]/C
                         clock pessimism              0.000    37.073    
                         clock uncertainty           -0.202    36.871    
    SLICE_X58Y64         FDRE (Setup_fdre_C_R)       -0.524    36.347    deb_btnu/count_reg[3]
  -------------------------------------------------------------------
                         required time                         36.347    
                         arrival time                         -36.895    
  -------------------------------------------------------------------
                         slack                                 -0.549    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.587%)  route 1.316ns (69.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.608    36.053    reset_1/p_0_in
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.177 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.708    36.885    deb_btnd/sr_reg[15]__0
    SLICE_X56Y69         FDRE                                         r  deb_btnd/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.494    37.063    deb_btnd/clk_out1
    SLICE_X56Y69         FDRE                                         r  deb_btnd/count_reg[12]/C
                         clock pessimism              0.000    37.063    
                         clock uncertainty           -0.202    36.861    
    SLICE_X56Y69         FDRE (Setup_fdre_C_R)       -0.524    36.337    deb_btnd/count_reg[12]
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                         -36.885    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.587%)  route 1.316ns (69.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.608    36.053    reset_1/p_0_in
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.177 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.708    36.885    deb_btnd/sr_reg[15]__0
    SLICE_X56Y69         FDRE                                         r  deb_btnd/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.494    37.063    deb_btnd/clk_out1
    SLICE_X56Y69         FDRE                                         r  deb_btnd/count_reg[13]/C
                         clock pessimism              0.000    37.063    
                         clock uncertainty           -0.202    36.861    
    SLICE_X56Y69         FDRE (Setup_fdre_C_R)       -0.524    36.337    deb_btnd/count_reg[13]
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                         -36.885    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.587%)  route 1.316ns (69.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.608    36.053    reset_1/p_0_in
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.177 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.708    36.885    deb_btnd/sr_reg[15]__0
    SLICE_X56Y69         FDRE                                         r  deb_btnd/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.494    37.063    deb_btnd/clk_out1
    SLICE_X56Y69         FDRE                                         r  deb_btnd/count_reg[14]/C
                         clock pessimism              0.000    37.063    
                         clock uncertainty           -0.202    36.861    
    SLICE_X56Y69         FDRE (Setup_fdre_C_R)       -0.524    36.337    deb_btnd/count_reg[14]
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                         -36.885    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.896ns  (logic 0.580ns (30.587%)  route 1.316ns (69.413%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.937ns = ( 37.063 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.608    36.053    reset_1/p_0_in
    SLICE_X59Y67         LUT4 (Prop_lut4_I0_O)        0.124    36.177 r  reset_1/new_i_1__0/O
                         net (fo=21, routed)          0.708    36.885    deb_btnd/sr_reg[15]__0
    SLICE_X56Y69         FDRE                                         r  deb_btnd/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.494    37.063    deb_btnd/clk_out1
    SLICE_X56Y69         FDRE                                         r  deb_btnd/count_reg[15]/C
                         clock pessimism              0.000    37.063    
                         clock uncertainty           -0.202    36.861    
    SLICE_X56Y69         FDRE (Setup_fdre_C_R)       -0.524    36.337    deb_btnd/count_reg[15]
  -------------------------------------------------------------------
                         required time                         36.337    
                         arrival time                         -36.885    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.903ns  (logic 0.580ns (30.474%)  route 1.323ns (69.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 37.072 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.640    36.085    reset_1/p_0_in
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.124    36.209 r  reset_1/new_i_1__1/O
                         net (fo=21, routed)          0.683    36.892    deb_btnu/sr_reg[15]__0
    SLICE_X58Y65         FDRE                                         r  deb_btnu/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.503    37.072    deb_btnu/clk_out1
    SLICE_X58Y65         FDRE                                         r  deb_btnu/count_reg[4]/C
                         clock pessimism              0.000    37.072    
                         clock uncertainty           -0.202    36.870    
    SLICE_X58Y65         FDRE (Setup_fdre_C_R)       -0.524    36.346    deb_btnu/count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.346    
                         arrival time                         -36.892    
  -------------------------------------------------------------------
                         slack                                 -0.546    

Slack (VIOLATED) :        -0.546ns  (required time - arrival time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_video_clk rise@40.000ns - CLK_sys rise@30.000ns)
  Data Path Delay:        1.903ns  (logic 0.580ns (30.474%)  route 1.323ns (69.526%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -7.917ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.928ns = ( 37.072 - 40.000 ) 
    Source Clock Delay      (SCD):    4.989ns = ( 34.989 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)   30.000    30.000 r  
    E3                                                0.000    30.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000    30.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         1.482    31.482 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           3.507    34.989    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.456    35.445 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.640    36.085    reset_1/p_0_in
    SLICE_X59Y68         LUT4 (Prop_lut4_I0_O)        0.124    36.209 r  reset_1/new_i_1__1/O
                         net (fo=21, routed)          0.683    36.892    deb_btnu/sr_reg[15]__0
    SLICE_X58Y65         FDRE                                         r  deb_btnu/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                     40.000    40.000 r  
    E3                   IBUF                         0.000    40.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.162    41.162    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    33.838 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    35.477    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    35.568 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        1.503    37.072    deb_btnu/clk_out1
    SLICE_X58Y65         FDRE                                         r  deb_btnu/count_reg[5]/C
                         clock pessimism              0.000    37.072    
                         clock uncertainty           -0.202    36.870    
    SLICE_X58Y65         FDRE (Setup_fdre_C_R)       -0.524    36.346    deb_btnu/count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.346    
                         arrival time                         -36.892    
  -------------------------------------------------------------------
                         slack                                 -0.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.205ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnd/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.038%)  route 0.171ns (47.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.171     2.196    deb_btnd/p_0_in
    SLICE_X60Y72         LUT6 (Prop_lut6_I0_O)        0.045     2.241 r  deb_btnd/clean_i_1__3/O
                         net (fo=1, routed)           0.000     2.241    deb_btnd/clean_i_1__3_n_0
    SLICE_X60Y72         FDRE                                         r  deb_btnd/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.824    -1.287    deb_btnd/clk_out1
    SLICE_X60Y72         FDRE                                         r  deb_btnd/clean_reg/C
                         clock pessimism              0.000    -1.287    
                         clock uncertainty            0.202    -1.085    
    SLICE_X60Y72         FDRE (Hold_fdre_C_D)         0.121    -0.964    deb_btnd/clean_reg
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  3.205    

Slack (MET) :             3.354ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnu/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.186ns (36.507%)  route 0.323ns (63.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.283ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.323     2.348    deb_btnu/p_0_in
    SLICE_X60Y68         LUT6 (Prop_lut6_I0_O)        0.045     2.393 r  deb_btnu/clean_i_1__2/O
                         net (fo=1, routed)           0.000     2.393    deb_btnu/clean_i_1__2_n_0
    SLICE_X60Y68         FDRE                                         r  deb_btnu/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.828    -1.283    deb_btnu/clk_out1
    SLICE_X60Y68         FDRE                                         r  deb_btnu/clean_reg/C
                         clock pessimism              0.000    -1.283    
                         clock uncertainty            0.202    -1.081    
    SLICE_X60Y68         FDRE (Hold_fdre_C_D)         0.120    -0.961    deb_btnu/clean_reg
  -------------------------------------------------------------------
                         required time                          0.961    
                         arrival time                           2.393    
  -------------------------------------------------------------------
                         slack                                  3.354    

Slack (MET) :             3.355ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.633%)  route 0.295ns (61.367%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.295     2.320    deb_btnl/p_0_in
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.365 r  deb_btnl/clean_i_1__0/O
                         net (fo=1, routed)           0.000     2.365    deb_btnl/clean_i_1__0_n_0
    SLICE_X61Y69         FDRE                                         r  deb_btnl/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.827    -1.284    deb_btnl/clk_out1
    SLICE_X61Y69         FDRE                                         r  deb_btnl/clean_reg/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.202    -1.082    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.092    -0.990    deb_btnl/clean_reg
  -------------------------------------------------------------------
                         required time                          0.990    
                         arrival time                           2.365    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.355ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnc/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.480ns  (logic 0.186ns (38.713%)  route 0.294ns (61.287%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.284ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.294     2.319    deb_btnc/p_0_in
    SLICE_X61Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.364 r  deb_btnc/clean_i_1/O
                         net (fo=1, routed)           0.000     2.364    deb_btnc/clean_i_1_n_0
    SLICE_X61Y69         FDRE                                         r  deb_btnc/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.827    -1.284    deb_btnc/clk_out1
    SLICE_X61Y69         FDRE                                         r  deb_btnc/clean_reg/C
                         clock pessimism              0.000    -1.284    
                         clock uncertainty            0.202    -1.082    
    SLICE_X61Y69         FDRE (Hold_fdre_C_D)         0.091    -0.991    deb_btnc/clean_reg
  -------------------------------------------------------------------
                         required time                          0.991    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  3.355    

Slack (MET) :             3.377ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnr/clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.186ns (35.160%)  route 0.343ns (64.840%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -3.170ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.287ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 r  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.343     2.368    deb_btnr/p_0_in
    SLICE_X54Y69         LUT6 (Prop_lut6_I0_O)        0.045     2.413 r  deb_btnr/clean_i_1__1/O
                         net (fo=1, routed)           0.000     2.413    deb_btnr/clean_i_1__1_n_0
    SLICE_X54Y69         FDRE                                         r  deb_btnr/clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.824    -1.287    deb_btnr/clk_out1
    SLICE_X54Y69         FDRE                                         r  deb_btnr/clean_reg/C
                         clock pessimism              0.000    -1.287    
                         clock uncertainty            0.202    -1.085    
    SLICE_X54Y69         FDRE (Hold_fdre_C_D)         0.121    -0.964    deb_btnr/clean_reg
  -------------------------------------------------------------------
                         required time                          0.964    
                         arrival time                           2.413    
  -------------------------------------------------------------------
                         slack                                  3.377    

Slack (MET) :             3.444ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.309%)  route 0.300ns (61.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.133     2.157    reset_1/p_0_in
    SLICE_X59Y71         LUT4 (Prop_lut4_I0_O)        0.045     2.202 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.167     2.369    deb_btnl/sr_reg[15]__0
    SLICE_X58Y71         FDRE                                         r  deb_btnl/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.825    -1.286    deb_btnl/clk_out1
    SLICE_X58Y71         FDRE                                         r  deb_btnl/count_reg[4]/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.202    -1.084    
    SLICE_X58Y71         FDRE (Hold_fdre_C_R)         0.009    -1.075    deb_btnl/count_reg[4]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.309%)  route 0.300ns (61.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.133     2.157    reset_1/p_0_in
    SLICE_X59Y71         LUT4 (Prop_lut4_I0_O)        0.045     2.202 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.167     2.369    deb_btnl/sr_reg[15]__0
    SLICE_X58Y71         FDRE                                         r  deb_btnl/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.825    -1.286    deb_btnl/clk_out1
    SLICE_X58Y71         FDRE                                         r  deb_btnl/count_reg[5]/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.202    -1.084    
    SLICE_X58Y71         FDRE (Hold_fdre_C_R)         0.009    -1.075    deb_btnl/count_reg[5]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.309%)  route 0.300ns (61.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.133     2.157    reset_1/p_0_in
    SLICE_X59Y71         LUT4 (Prop_lut4_I0_O)        0.045     2.202 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.167     2.369    deb_btnl/sr_reg[15]__0
    SLICE_X58Y71         FDRE                                         r  deb_btnl/count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.825    -1.286    deb_btnl/clk_out1
    SLICE_X58Y71         FDRE                                         r  deb_btnl/count_reg[6]/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.202    -1.084    
    SLICE_X58Y71         FDRE (Hold_fdre_C_R)         0.009    -1.075    deb_btnl/count_reg[6]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.444ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.309%)  route 0.300ns (61.691%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.133     2.157    reset_1/p_0_in
    SLICE_X59Y71         LUT4 (Prop_lut4_I0_O)        0.045     2.202 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.167     2.369    deb_btnl/sr_reg[15]__0
    SLICE_X58Y71         FDRE                                         r  deb_btnl/count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.825    -1.286    deb_btnl/clk_out1
    SLICE_X58Y71         FDRE                                         r  deb_btnl/count_reg[7]/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.202    -1.084    
    SLICE_X58Y71         FDRE (Hold_fdre_C_R)         0.009    -1.075    deb_btnl/count_reg[7]
  -------------------------------------------------------------------
                         required time                          1.075    
                         arrival time                           2.369    
  -------------------------------------------------------------------
                         slack                                  3.444    

Slack (MET) :             3.450ns  (arrival time - required time)
  Source:                 reset_1/sr_reg[15]__0/C
                            (rising edge-triggered cell FDRE clocked by CLK_sys  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb_btnl/new_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_video_clk  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_video_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_video_clk rise@0.000ns - CLK_sys rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.916%)  route 0.280ns (60.084%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -3.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.286ns
    Source Clock Delay      (SCD):    1.884ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK_sys rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK_100M (IN)
                         net (fo=0)                   0.000     0.000    CLK_100M
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           1.634     1.884    reset_1/CLK_100M
    SLICE_X59Y71         FDRE                                         r  reset_1/sr_reg[15]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y71         FDRE (Prop_fdre_C_Q)         0.141     2.025 f  reset_1/sr_reg[15]__0/Q
                         net (fo=10, routed)          0.133     2.157    reset_1/p_0_in
    SLICE_X59Y71         LUT4 (Prop_lut4_I0_O)        0.045     2.202 r  reset_1/new_i_1__3/O
                         net (fo=21, routed)          0.147     2.350    deb_btnl/sr_reg[15]__0
    SLICE_X60Y71         FDRE                                         r  deb_btnl/new_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_video_clk rise edge)
                                                      0.000     0.000 r  
    E3                   IBUF                         0.000     0.000 r  CLK_100M_IBUF_inst/O
                         net (fo=3, routed)           0.480     0.480    video_clk_1/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.683 r  video_clk_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -2.139    video_clk_1/inst/clk_out1_video_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.110 r  video_clk_1/inst/clkout1_buf/O
                         net (fo=1212, routed)        0.825    -1.286    deb_btnl/clk_out1
    SLICE_X60Y71         FDRE                                         r  deb_btnl/new_reg/C
                         clock pessimism              0.000    -1.286    
                         clock uncertainty            0.202    -1.084    
    SLICE_X60Y71         FDRE (Hold_fdre_C_CE)       -0.016    -1.100    deb_btnl/new_reg
  -------------------------------------------------------------------
                         required time                          1.100    
                         arrival time                           2.350    
  -------------------------------------------------------------------
                         slack                                  3.450    





