{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574619939219 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574619939225 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 15:25:39 2019 " "Processing started: Sun Nov 24 15:25:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574619939225 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619939225 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off HVEM_PipelineCPU -c HVEM_PipelineCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619939225 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574619939965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574619939965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/cpu/cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/cpu/cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cpu-CPU " "Found design unit 1: Cpu-CPU" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949741 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cpu " "Found entity 1: Cpu" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_memwb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_memwb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_MEMWB-A " "Found design unit 1: Reg_Pipe_MEMWB-A" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949747 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_MEMWB " "Found entity 1: Reg_Pipe_MEMWB" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_MEMWB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_ifid.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_ifid.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_IFID-REG_PIPE " "Found design unit 1: Reg_Pipe_IFID-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949753 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_IFID " "Found entity 1: Reg_Pipe_IFID" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IFID.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_idex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_idex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_IDEX-REG_PIPE " "Found design unit 1: Reg_Pipe_IDEX-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949760 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_IDEX " "Found entity 1: Reg_Pipe_IDEX" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/reg_pipe/reg_pipe_exmem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/reg_pipe/reg_pipe_exmem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Reg_Pipe_EXMEM-REG_PIPE " "Found design unit 1: Reg_Pipe_EXMEM-REG_PIPE" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949766 ""} { "Info" "ISGN_ENTITY_NAME" "1 Reg_Pipe_EXMEM " "Found entity 1: Reg_Pipe_EXMEM" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_EXMEM.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/registers/fileregister/fileregister.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/registers/fileregister/fileregister.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FileRegister-REGS " "Found design unit 1: FileRegister-REGS" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949772 ""} { "Info" "ISGN_ENTITY_NAME" "1 FileRegister " "Found entity 1: FileRegister" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949772 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/memory/instruction/instructionmemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/memory/instruction/instructionmemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InstructionMemory-MEM " "Found design unit 1: InstructionMemory-MEM" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949778 ""} { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949778 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949778 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/memory/data/datamemory.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/memory/data/datamemory.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataMemory-MEM " "Found design unit 1: DataMemory-MEM" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949784 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/mux_2to1_32b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/mux_2to1_32b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_32b-MUX " "Found design unit 1: Mux_2to1_32b-MUX" {  } { { "src/components/logic/Mux/Mux_2to1_32b.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_32b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949792 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_32b " "Found entity 1: Mux_2to1_32b" {  } { { "src/components/logic/Mux/Mux_2to1_32b.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_32b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/mux_2to1_5b.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/mux_2to1_5b.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux_2to1_5b-MUX " "Found design unit 1: Mux_2to1_5b-MUX" {  } { { "src/components/logic/Mux/Mux_2to1_5b.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_5b.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949797 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux_2to1_5b " "Found entity 1: Mux_2to1_5b" {  } { { "src/components/logic/Mux/Mux_2to1_5b.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Mux_2to1_5b.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/extend/signextend.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/extend/signextend.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SignExtend-SE " "Found design unit 1: SignExtend-SE" {  } { { "src/components/logic/Extend/SignExtend.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949804 ""} { "Info" "ISGN_ENTITY_NAME" "1 SignExtend " "Found entity 1: SignExtend" {  } { { "src/components/logic/Extend/SignExtend.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Extend/SignExtend.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949804 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Alu-ALU " "Found design unit 1: Alu-ALU" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949810 ""} { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/shift/shiftleft2_26to28.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/shift/shiftleft2_26to28.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft2_26to28-SL " "Found design unit 1: ShiftLeft2_26to28-SL" {  } { { "src/components/control/Shift/ShiftLeft2_26to28.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949816 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft2_26to28 " "Found entity 1: ShiftLeft2_26to28" {  } { { "src/components/control/Shift/ShiftLeft2_26to28.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft2_26to28.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/shift/shiftleft.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/shift/shiftleft.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftLeft-SL " "Found design unit 1: ShiftLeft-SL" {  } { { "src/components/control/Shift/ShiftLeft.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949822 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftLeft " "Found entity 1: ShiftLeft" {  } { { "src/components/control/Shift/ShiftLeft.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Shift/ShiftLeft.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949822 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949822 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/pc/programcounter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/pc/programcounter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ProgramCounter-PC " "Found design unit 1: ProgramCounter-PC" {  } { { "src/components/control/Pc/ProgramCounter.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949828 ""} { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "src/components/control/Pc/ProgramCounter.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/ProgramCounter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949828 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/pc/pcincrement.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/pc/pcincrement.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCincrement-INC " "Found design unit 1: PCincrement-INC" {  } { { "src/components/control/Pc/PCIncrement.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949834 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCincrement " "Found entity 1: PCincrement" {  } { { "src/components/control/Pc/PCIncrement.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Pc/PCIncrement.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949834 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949834 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/controlunit/controlunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/controlunit/controlunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-UC " "Found design unit 1: ControlUnit-UC" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949841 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "src/components/control/ControlUnit/ControlUnit.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/ControlUnit/ControlUnit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949841 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949841 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/control/alu/alucontrol.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/control/alu/alucontrol.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AluControl-AC " "Found design unit 1: AluControl-AC" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949847 ""} { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949847 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949847 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/components/logic/mux/generic3to1mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file src/components/logic/mux/generic3to1mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Generic3to1Mux-MUX " "Found design unit 1: Generic3to1Mux-MUX" {  } { { "src/components/logic/Mux/Generic3to1Mux.VHD" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949853 ""} { "Info" "ISGN_ENTITY_NAME" "1 Generic3to1Mux " "Found entity 1: Generic3to1Mux" {  } { { "src/components/logic/Mux/Generic3to1Mux.VHD" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Mux/Generic3to1Mux.VHD" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619949853 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949853 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Cpu " "Elaborating entity \"Cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574619949949 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "UNUSED Cpu.vhd(265) " "Verilog HDL or VHDL warning at Cpu.vhd(265): object \"UNUSED\" assigned a value but never read" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 265 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1574619949953 "|Cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:INST_MEM " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:INST_MEM\"" {  } { { "src/cpu/Cpu.vhd" "INST_MEM" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 351 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619949954 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(395) " "VHDL Process Statement warning at InstructionMemory.vhd(395): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 395 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574619949961 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(396) " "VHDL Process Statement warning at InstructionMemory.vhd(396): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 396 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574619949962 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(397) " "VHDL Process Statement warning at InstructionMemory.vhd(397): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 397 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574619949963 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MEMORY InstructionMemory.vhd(398) " "VHDL Process Statement warning at InstructionMemory.vhd(398): signal \"MEMORY\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 398 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574619949964 "|Cpu|InstructionMemory:INST_MEM"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "MEMORY\[84..400\] InstructionMemory.vhd(17) " "Using initial value X (don't care) for net \"MEMORY\[84..400\]\" at InstructionMemory.vhd(17)" {  } { { "src/components/memory/Instruction/InstructionMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Instruction/InstructionMemory.vhd" 17 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619949973 "|Cpu|InstructionMemory:INST_MEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_32b Mux_2to1_32b:MUX_PC " "Elaborating entity \"Mux_2to1_32b\" for hierarchy \"Mux_2to1_32b:MUX_PC\"" {  } { { "src/cpu/Cpu.vhd" "MUX_PC" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCincrement PCincrement:PC_INC " "Elaborating entity \"PCincrement\" for hierarchy \"PCincrement:PC_INC\"" {  } { { "src/cpu/Cpu.vhd" "PC_INC" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 353 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Generic3to1Mux Generic3to1Mux:MUX_JUMP " "Elaborating entity \"Generic3to1Mux\" for hierarchy \"Generic3to1Mux:MUX_JUMP\"" {  } { { "src/cpu/Cpu.vhd" "MUX_JUMP" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:PC " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:PC\"" {  } { { "src/cpu/Cpu.vhd" "PC" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 355 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950029 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_IFID Reg_Pipe_IFID:IFID " "Elaborating entity \"Reg_Pipe_IFID\" for hierarchy \"Reg_Pipe_IFID:IFID\"" {  } { { "src/cpu/Cpu.vhd" "IFID" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 360 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950033 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft2_26to28 ShiftLeft2_26to28:SHIFT_IF " "Elaborating entity \"ShiftLeft2_26to28\" for hierarchy \"ShiftLeft2_26to28:SHIFT_IF\"" {  } { { "src/cpu/Cpu.vhd" "SHIFT_IF" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 368 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FileRegister FileRegister:FILE_REG " "Elaborating entity \"FileRegister\" for hierarchy \"FileRegister:FILE_REG\"" {  } { { "src/cpu/Cpu.vhd" "FILE_REG" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 372 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950039 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "REGWRITE FileRegister.vhd(33) " "VHDL Process Statement warning at FileRegister.vhd(33): signal \"REGWRITE\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574619950046 "|Cpu|FileRegister:FILE_REG"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "WRITE_REGISTER FileRegister.vhd(33) " "VHDL Process Statement warning at FileRegister.vhd(33): signal \"WRITE_REGISTER\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/registers/FileRegister/FileRegister.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/FileRegister/FileRegister.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574619950046 "|Cpu|FileRegister:FILE_REG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignExtend SignExtend:SIGNAL_EXTEND " "Elaborating entity \"SignExtend\" for hierarchy \"SignExtend:SIGNAL_EXTEND\"" {  } { { "src/cpu/Cpu.vhd" "SIGNAL_EXTEND" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:UC " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:UC\"" {  } { { "src/cpu/Cpu.vhd" "UC" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_IDEX Reg_Pipe_IDEX:IDEX " "Elaborating entity \"Reg_Pipe_IDEX\" for hierarchy \"Reg_Pipe_IDEX:IDEX\"" {  } { { "src/cpu/Cpu.vhd" "IDEX" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftLeft ShiftLeft:SHIFT_LEFT " "Elaborating entity \"ShiftLeft\" for hierarchy \"ShiftLeft:SHIFT_LEFT\"" {  } { { "src/cpu/Cpu.vhd" "SHIFT_LEFT" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 400 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950058 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux_2to1_5b Mux_2to1_5b:MUX_REGDST " "Elaborating entity \"Mux_2to1_5b\" for hierarchy \"Mux_2to1_5b:MUX_REGDST\"" {  } { { "src/cpu/Cpu.vhd" "MUX_REGDST" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 402 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AluControl AluControl:ALU_CONTROL " "Elaborating entity \"AluControl\" for hierarchy \"AluControl:ALU_CONTROL\"" {  } { { "src/cpu/Cpu.vhd" "ALU_CONTROL" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950066 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "ULA_CODE AluControl.vhd(16) " "VHDL Process Statement warning at AluControl.vhd(16): inferring latch(es) for signal or variable \"ULA_CODE\", which holds its previous value in one or more paths through the process" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574619950067 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_CODE\[1\] AluControl.vhd(16) " "Inferred latch for \"ULA_CODE\[1\]\" at AluControl.vhd(16)" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619950067 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ULA_CODE\[0\] AluControl.vhd(16) " "Inferred latch for \"ULA_CODE\[0\]\" at AluControl.vhd(16)" {  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619950067 "|Cpu|AluControl:ALU_CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:ADDER_SHIFT2_PC_INC " "Elaborating entity \"Alu\" for hierarchy \"Alu:ADDER_SHIFT2_PC_INC\"" {  } { { "src/cpu/Cpu.vhd" "ADDER_SHIFT2_PC_INC" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950070 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AUX Alu.vhd(28) " "VHDL Process Statement warning at Alu.vhd(28): signal \"AUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574619950071 "|Cpu|Alu:ADDER_SHIFT2_PC_INC"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "AUX Alu.vhd(33) " "VHDL Process Statement warning at Alu.vhd(33): signal \"AUX\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "src/components/logic/Alu/Alu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/logic/Alu/Alu.vhd" 33 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574619950071 "|Cpu|Alu:ADDER_SHIFT2_PC_INC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_EXMEM Reg_Pipe_EXMEM:EXMEM " "Elaborating entity \"Reg_Pipe_EXMEM\" for hierarchy \"Reg_Pipe_EXMEM:EXMEM\"" {  } { { "src/cpu/Cpu.vhd" "EXMEM" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:DATA_MEMORY " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:DATA_MEMORY\"" {  } { { "src/cpu/Cpu.vhd" "DATA_MEMORY" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 435 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950078 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg_Pipe_MEMWB Reg_Pipe_MEMWB:MEMWB " "Elaborating entity \"Reg_Pipe_MEMWB\" for hierarchy \"Reg_Pipe_MEMWB:MEMWB\"" {  } { { "src/cpu/Cpu.vhd" "MEMWB" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 439 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619950116 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[31\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[31\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[30\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[30\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[29\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[29\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[28\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[28\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[27\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[27\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[26\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[26\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[25\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[25\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[24\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[24\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[23\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[23\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[22\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[22\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[21\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[21\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[20\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[20\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[19\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[19\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[18\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[18\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[17\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[17\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[16\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[16\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[15\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[15\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[14\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[14\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[13\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[13\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[12\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[12\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[11\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[11\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[10\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[10\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[9\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[9\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[8\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[8\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[7\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[7\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[6\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[6\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[5\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[5\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[4\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[4\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[3\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[3\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[2\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[2\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[1\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[1\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:DATA_MEMORY\|READ_DATA\[0\] " "Converted tri-state buffer \"DataMemory:DATA_MEMORY\|READ_DATA\[0\]\" feeding internal logic into a wire" {  } { { "src/components/memory/Data/DataMemory.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/memory/Data/DataMemory.vhd" 23 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1574619950991 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1574619950991 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "FileRegister:FILE_REG\|REGISTERS_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"FileRegister:FILE_REG\|REGISTERS_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1574619966924 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1574619966924 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574619966924 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FileRegister:FILE_REG\|altsyncram:REGISTERS_rtl_0 " "Elaborated megafunction instantiation \"FileRegister:FILE_REG\|altsyncram:REGISTERS_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619967044 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FileRegister:FILE_REG\|altsyncram:REGISTERS_rtl_0 " "Instantiated megafunction \"FileRegister:FILE_REG\|altsyncram:REGISTERS_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574619967045 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574619967045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_esg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_esg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_esg1 " "Found entity 1: altsyncram_esg1" {  } { { "db/altsyncram_esg1.tdf" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/db/altsyncram_esg1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574619967151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619967151 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AluControl:ALU_CONTROL\|ULA_CODE\[1\] " "Latch AluControl:ALU_CONTROL\|ULA_CODE\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\] " "Ports D and ENA on the latch are fed by the same signal Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\]" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574619968527 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[2\] " "Ports ENA and PRE on the latch are fed by the same signal Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[2\]" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574619968527 ""}  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574619968527 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "AluControl:ALU_CONTROL\|ULA_CODE\[0\] " "Latch AluControl:ALU_CONTROL\|ULA_CODE\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\] " "Ports D and ENA on the latch are fed by the same signal Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[3\]" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574619968527 ""} { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "ENA PRE Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[2\] " "Ports ENA and PRE on the latch are fed by the same signal Reg_Pipe_IDEX:IDEX\|IDEX_OUT_EX\[2\]" {  } { { "src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/registers/Reg_Pipe/Reg_Pipe_IDEX.vhd" 36 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574619968527 ""}  } { { "src/components/control/Alu/AluControl.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/components/control/Alu/AluControl.vhd" 16 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574619968527 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[24\] GND " "Pin \"INSTRUCTION_OUT_IFID\[24\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574619972656 "|Cpu|INSTRUCTION_OUT_IFID[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[16\] GND " "Pin \"INSTRUCTION_OUT_IFID\[16\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574619972656 "|Cpu|INSTRUCTION_OUT_IFID[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[8\] GND " "Pin \"INSTRUCTION_OUT_IFID\[8\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574619972656 "|Cpu|INSTRUCTION_OUT_IFID[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "INSTRUCTION_OUT_IFID\[0\] GND " "Pin \"INSTRUCTION_OUT_IFID\[0\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574619972656 "|Cpu|INSTRUCTION_OUT_IFID[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_REG_ULA_IN_1\[2\] GND " "Pin \"DEB_REG_ULA_IN_1\[2\]\" is stuck at GND" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574619972656 "|Cpu|DEB_REG_ULA_IN_1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DEB_FILE_REG_AUX VCC " "Pin \"DEB_FILE_REG_AUX\" is stuck at VCC" {  } { { "src/cpu/Cpu.vhd" "" { Text "C:/Users/erick/Documents/Workspace/Dev/VHDL/PUCC-AC-HVEM_PipelineCPU/src/cpu/Cpu.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574619972656 "|Cpu|DEB_FILE_REG_AUX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574619972656 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574619973088 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "34 " "34 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574619989299 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574619990142 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574619990142 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "12754 " "Implemented 12754 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574619990863 ""} { "Info" "ICUT_CUT_TM_OPINS" "307 " "Implemented 307 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574619990863 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12414 " "Implemented 12414 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574619990863 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574619990863 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574619990863 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 58 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 58 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574619990918 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 15:26:30 2019 " "Processing ended: Sun Nov 24 15:26:30 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574619990918 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:51 " "Elapsed time: 00:00:51" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574619990918 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:04 " "Total CPU time (on all processors): 00:01:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574619990918 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574619990918 ""}
