#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Sun Jun  5 11:10:37 2022
# Process ID: 20720
# Current directory: C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.runs/synth_1
# Command line: vivado.exe -log req_5.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source req_5.tcl
# Log file: C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.runs/synth_1/req_5.vds
# Journal file: C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source req_5.tcl -notrace
Command: synth_design -top req_5 -part xc7z007sclg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z007s'
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 52468
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:22]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:23]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:24]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:25]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:26]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:27]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:28]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:29]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:30]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:31]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:32]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:33]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:34]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:35]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:36]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:37]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:38]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:40]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:41]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:42]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:43]
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:44]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1073.070 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'req_5' [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:46]
INFO: [Synth 8-226] default block is never used [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:58]
INFO: [Synth 8-6155] done synthesizing module 'req_5' (1#1) [C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.srcs/sources_1/new/req_5.v:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1077.402 ; gain = 4.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.402 ; gain = 4.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1077.402 ; gain = 4.332
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1077.402 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/rache/verilog_projects/verilog_review/req_5_constraints.xdc]
Finished Parsing XDC File [C:/Users/rache/verilog_projects/verilog_review/req_5_constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/rache/verilog_projects/verilog_review/req_5_constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/req_5_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/req_5_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1112.648 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1112.648 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.648 ; gain = 39.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z007sclg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.648 ; gain = 39.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.648 ; gain = 39.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1112.648 ; gain = 39.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 66 (col length:40)
BRAMs: 100 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1112.648 ; gain = 39.578
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1177.848 ; gain = 104.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1177.848 ; gain = 104.777
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1196.965 ; gain = 123.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.773 ; gain = 128.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.773 ; gain = 128.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.773 ; gain = 128.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.773 ; gain = 128.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.773 ; gain = 128.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.773 ; gain = 128.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     4|
|2     |LUT4 |     7|
|3     |IBUF |     8|
|4     |OBUF |    12|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.773 ; gain = 128.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:22 . Memory (MB): peak = 1201.773 ; gain = 93.457
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.773 ; gain = 128.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1214.840 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1221.527 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 1221.527 ; gain = 148.457
INFO: [Common 17-1381] The checkpoint 'C:/Users/rache/verilog_projects/verilog_review/digital_logic_proj_1/digital_logic_proj_1.runs/synth_1/req_5.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file req_5_utilization_synth.rpt -pb req_5_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun  5 11:11:13 2022...
