
Snake.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001a1c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000038  08001c00  08001c00  00011c00  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  08001c38  08001c38  00011c38  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08001c3c  08001c3c  00011c3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000000c  20000000  08001c40  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          000000e8  2000000c  08001c4c  0002000c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200000f4  08001c4c  000200f4  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
  9 .debug_info   00013da1  00000000  00000000  00020035  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002922  00000000  00000000  00033dd6  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006344  00000000  00000000  000366f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000918  00000000  00000000  0003ca40  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000b20  00000000  00000000  0003d358  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000057ca  00000000  00000000  0003de78  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    00003618  00000000  00000000  00043642  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  00046c5a  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000019d4  00000000  00000000  00046cd8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000000c 	.word	0x2000000c
 8000200:	00000000 	.word	0x00000000
 8000204:	08001be8 	.word	0x08001be8

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000010 	.word	0x20000010
 8000220:	08001be8 	.word	0x08001be8

08000224 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000224:	b538      	push	{r3, r4, r5, lr}
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000226:	4b0e      	ldr	r3, [pc, #56]	; (8000260 <HAL_InitTick+0x3c>)
{
 8000228:	4605      	mov	r5, r0
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800022a:	7818      	ldrb	r0, [r3, #0]
 800022c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000230:	fbb3 f3f0 	udiv	r3, r3, r0
 8000234:	4a0b      	ldr	r2, [pc, #44]	; (8000264 <HAL_InitTick+0x40>)
 8000236:	6810      	ldr	r0, [r2, #0]
 8000238:	fbb0 f0f3 	udiv	r0, r0, r3
 800023c:	f000 f88c 	bl	8000358 <HAL_SYSTICK_Config>
 8000240:	4604      	mov	r4, r0
 8000242:	b958      	cbnz	r0, 800025c <HAL_InitTick+0x38>
  {
    return HAL_ERROR;
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000244:	2d0f      	cmp	r5, #15
 8000246:	d809      	bhi.n	800025c <HAL_InitTick+0x38>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000248:	4602      	mov	r2, r0
 800024a:	4629      	mov	r1, r5
 800024c:	f04f 30ff 	mov.w	r0, #4294967295
 8000250:	f000 f842 	bl	80002d8 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000254:	4b04      	ldr	r3, [pc, #16]	; (8000268 <HAL_InitTick+0x44>)
 8000256:	4620      	mov	r0, r4
 8000258:	601d      	str	r5, [r3, #0]
 800025a:	bd38      	pop	{r3, r4, r5, pc}
    return HAL_ERROR;
 800025c:	2001      	movs	r0, #1
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
}
 800025e:	bd38      	pop	{r3, r4, r5, pc}
 8000260:	20000000 	.word	0x20000000
 8000264:	20000008 	.word	0x20000008
 8000268:	20000004 	.word	0x20000004

0800026c <HAL_Init>:
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800026c:	4a07      	ldr	r2, [pc, #28]	; (800028c <HAL_Init+0x20>)
{
 800026e:	b508      	push	{r3, lr}
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000270:	6813      	ldr	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000272:	2003      	movs	r0, #3
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000274:	f043 0310 	orr.w	r3, r3, #16
 8000278:	6013      	str	r3, [r2, #0]
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800027a:	f000 f81b 	bl	80002b4 <HAL_NVIC_SetPriorityGrouping>
  HAL_InitTick(TICK_INT_PRIORITY);
 800027e:	2000      	movs	r0, #0
 8000280:	f7ff ffd0 	bl	8000224 <HAL_InitTick>
  HAL_MspInit();
 8000284:	f001 fa46 	bl	8001714 <HAL_MspInit>
}
 8000288:	2000      	movs	r0, #0
 800028a:	bd08      	pop	{r3, pc}
 800028c:	40022000 	.word	0x40022000

08000290 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 8000290:	4a03      	ldr	r2, [pc, #12]	; (80002a0 <HAL_IncTick+0x10>)
 8000292:	4b04      	ldr	r3, [pc, #16]	; (80002a4 <HAL_IncTick+0x14>)
 8000294:	6811      	ldr	r1, [r2, #0]
 8000296:	781b      	ldrb	r3, [r3, #0]
 8000298:	440b      	add	r3, r1
 800029a:	6013      	str	r3, [r2, #0]
 800029c:	4770      	bx	lr
 800029e:	bf00      	nop
 80002a0:	20000028 	.word	0x20000028
 80002a4:	20000000 	.word	0x20000000

080002a8 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 80002a8:	4b01      	ldr	r3, [pc, #4]	; (80002b0 <HAL_GetTick+0x8>)
 80002aa:	6818      	ldr	r0, [r3, #0]
}
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop
 80002b0:	20000028 	.word	0x20000028

080002b4 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002b4:	4a07      	ldr	r2, [pc, #28]	; (80002d4 <HAL_NVIC_SetPriorityGrouping+0x20>)
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002b6:	0200      	lsls	r0, r0, #8
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80002b8:	68d3      	ldr	r3, [r2, #12]
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 80002ba:	f400 60e0 	and.w	r0, r0, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80002be:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80002c2:	041b      	lsls	r3, r3, #16
 80002c4:	0c1b      	lsrs	r3, r3, #16
 80002c6:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80002ca:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  reg_value  =  (reg_value                                   |
 80002ce:	4303      	orrs	r3, r0
  SCB->AIRCR =  reg_value;
 80002d0:	60d3      	str	r3, [r2, #12]
 80002d2:	4770      	bx	lr
 80002d4:	e000ed00 	.word	0xe000ed00

080002d8 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80002d8:	4b17      	ldr	r3, [pc, #92]	; (8000338 <HAL_NVIC_SetPriority+0x60>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80002da:	b530      	push	{r4, r5, lr}
 80002dc:	68dc      	ldr	r4, [r3, #12]
 80002de:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e2:	f1c4 0307 	rsb	r3, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002e6:	1d25      	adds	r5, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e8:	2b04      	cmp	r3, #4
 80002ea:	bf28      	it	cs
 80002ec:	2304      	movcs	r3, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002ee:	2d06      	cmp	r5, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f0:	f04f 0501 	mov.w	r5, #1
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002f4:	bf98      	it	ls
 80002f6:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80002f8:	fa05 f303 	lsl.w	r3, r5, r3
 80002fc:	f103 33ff 	add.w	r3, r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000300:	bf88      	it	hi
 8000302:	3c03      	subhi	r4, #3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000304:	4019      	ands	r1, r3
 8000306:	40a1      	lsls	r1, r4
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000308:	fa05 f404 	lsl.w	r4, r5, r4
 800030c:	3c01      	subs	r4, #1
 800030e:	4022      	ands	r2, r4
  if ((int32_t)(IRQn) < 0)
 8000310:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000312:	ea42 0201 	orr.w	r2, r2, r1
 8000316:	ea4f 1202 	mov.w	r2, r2, lsl #4
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800031a:	bfaf      	iteee	ge
 800031c:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000320:	4b06      	ldrlt	r3, [pc, #24]	; (800033c <HAL_NVIC_SetPriority+0x64>)
 8000322:	f000 000f 	andlt.w	r0, r0, #15
 8000326:	b2d2      	uxtblt	r2, r2
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000328:	bfa5      	ittet	ge
 800032a:	b2d2      	uxtbge	r2, r2
 800032c:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000330:	541a      	strblt	r2, [r3, r0]
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000332:	f880 2300 	strbge.w	r2, [r0, #768]	; 0x300
 8000336:	bd30      	pop	{r4, r5, pc}
 8000338:	e000ed00 	.word	0xe000ed00
 800033c:	e000ed14 	.word	0xe000ed14

08000340 <HAL_NVIC_EnableIRQ>:
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000340:	2301      	movs	r3, #1
 8000342:	0942      	lsrs	r2, r0, #5
 8000344:	f000 001f 	and.w	r0, r0, #31
 8000348:	fa03 f000 	lsl.w	r0, r3, r0
 800034c:	4b01      	ldr	r3, [pc, #4]	; (8000354 <HAL_NVIC_EnableIRQ+0x14>)
 800034e:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8000352:	4770      	bx	lr
 8000354:	e000e100 	.word	0xe000e100

08000358 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000358:	3801      	subs	r0, #1
 800035a:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 800035e:	d20a      	bcs.n	8000376 <HAL_SYSTICK_Config+0x1e>
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000360:	21f0      	movs	r1, #240	; 0xf0
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000362:	4b06      	ldr	r3, [pc, #24]	; (800037c <HAL_SYSTICK_Config+0x24>)
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000364:	4a06      	ldr	r2, [pc, #24]	; (8000380 <HAL_SYSTICK_Config+0x28>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000366:	6058      	str	r0, [r3, #4]
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000368:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800036c:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800036e:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000370:	6098      	str	r0, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000372:	601a      	str	r2, [r3, #0]
 8000374:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8000376:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	e000e010 	.word	0xe000e010
 8000380:	e000ed00 	.word	0xe000ed00

08000384 <HAL_DMA_Abort_IT>:
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
  HAL_StatusTypeDef status = HAL_OK;
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000384:	f890 3021 	ldrb.w	r3, [r0, #33]	; 0x21
{  
 8000388:	b510      	push	{r4, lr}
  if(HAL_DMA_STATE_BUSY != hdma->State)
 800038a:	2b02      	cmp	r3, #2
 800038c:	d003      	beq.n	8000396 <HAL_DMA_Abort_IT+0x12>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800038e:	2304      	movs	r3, #4
 8000390:	6383      	str	r3, [r0, #56]	; 0x38
        
    status = HAL_ERROR;
 8000392:	2001      	movs	r0, #1
 8000394:	bd10      	pop	{r4, pc}
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000396:	6803      	ldr	r3, [r0, #0]
 8000398:	681a      	ldr	r2, [r3, #0]
 800039a:	f022 020e 	bic.w	r2, r2, #14
 800039e:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80003a0:	681a      	ldr	r2, [r3, #0]
 80003a2:	f022 0201 	bic.w	r2, r2, #1
 80003a6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003a8:	4a29      	ldr	r2, [pc, #164]	; (8000450 <HAL_DMA_Abort_IT+0xcc>)
 80003aa:	4293      	cmp	r3, r2
 80003ac:	d924      	bls.n	80003f8 <HAL_DMA_Abort_IT+0x74>
 80003ae:	f502 7262 	add.w	r2, r2, #904	; 0x388
 80003b2:	4293      	cmp	r3, r2
 80003b4:	d019      	beq.n	80003ea <HAL_DMA_Abort_IT+0x66>
 80003b6:	3214      	adds	r2, #20
 80003b8:	4293      	cmp	r3, r2
 80003ba:	d018      	beq.n	80003ee <HAL_DMA_Abort_IT+0x6a>
 80003bc:	3214      	adds	r2, #20
 80003be:	4293      	cmp	r3, r2
 80003c0:	d017      	beq.n	80003f2 <HAL_DMA_Abort_IT+0x6e>
 80003c2:	3214      	adds	r2, #20
 80003c4:	4293      	cmp	r3, r2
 80003c6:	bf0c      	ite	eq
 80003c8:	f44f 5380 	moveq.w	r3, #4096	; 0x1000
 80003cc:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 80003d0:	4a20      	ldr	r2, [pc, #128]	; (8000454 <HAL_DMA_Abort_IT+0xd0>)
 80003d2:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80003d4:	2301      	movs	r3, #1

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80003d6:	2400      	movs	r4, #0
    hdma->State = HAL_DMA_STATE_READY;
 80003d8:	f880 3021 	strb.w	r3, [r0, #33]	; 0x21

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80003dc:	6b43      	ldr	r3, [r0, #52]	; 0x34
    __HAL_UNLOCK(hdma);
 80003de:	f880 4020 	strb.w	r4, [r0, #32]
    if(hdma->XferAbortCallback != NULL)
 80003e2:	b39b      	cbz	r3, 800044c <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 80003e4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 80003e6:	4620      	mov	r0, r4
 80003e8:	bd10      	pop	{r4, pc}
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 80003ea:	2301      	movs	r3, #1
 80003ec:	e7f0      	b.n	80003d0 <HAL_DMA_Abort_IT+0x4c>
 80003ee:	2310      	movs	r3, #16
 80003f0:	e7ee      	b.n	80003d0 <HAL_DMA_Abort_IT+0x4c>
 80003f2:	f44f 7380 	mov.w	r3, #256	; 0x100
 80003f6:	e7eb      	b.n	80003d0 <HAL_DMA_Abort_IT+0x4c>
 80003f8:	4917      	ldr	r1, [pc, #92]	; (8000458 <HAL_DMA_Abort_IT+0xd4>)
 80003fa:	428b      	cmp	r3, r1
 80003fc:	d016      	beq.n	800042c <HAL_DMA_Abort_IT+0xa8>
 80003fe:	3114      	adds	r1, #20
 8000400:	428b      	cmp	r3, r1
 8000402:	d015      	beq.n	8000430 <HAL_DMA_Abort_IT+0xac>
 8000404:	3114      	adds	r1, #20
 8000406:	428b      	cmp	r3, r1
 8000408:	d014      	beq.n	8000434 <HAL_DMA_Abort_IT+0xb0>
 800040a:	3114      	adds	r1, #20
 800040c:	428b      	cmp	r3, r1
 800040e:	d014      	beq.n	800043a <HAL_DMA_Abort_IT+0xb6>
 8000410:	3114      	adds	r1, #20
 8000412:	428b      	cmp	r3, r1
 8000414:	d014      	beq.n	8000440 <HAL_DMA_Abort_IT+0xbc>
 8000416:	3114      	adds	r1, #20
 8000418:	428b      	cmp	r3, r1
 800041a:	d014      	beq.n	8000446 <HAL_DMA_Abort_IT+0xc2>
 800041c:	4293      	cmp	r3, r2
 800041e:	bf14      	ite	ne
 8000420:	f44f 3380 	movne.w	r3, #65536	; 0x10000
 8000424:	f04f 7380 	moveq.w	r3, #16777216	; 0x1000000
 8000428:	4a0c      	ldr	r2, [pc, #48]	; (800045c <HAL_DMA_Abort_IT+0xd8>)
 800042a:	e7d2      	b.n	80003d2 <HAL_DMA_Abort_IT+0x4e>
 800042c:	2301      	movs	r3, #1
 800042e:	e7fb      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 8000430:	2310      	movs	r3, #16
 8000432:	e7f9      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 8000434:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000438:	e7f6      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 800043a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800043e:	e7f3      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 8000440:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000444:	e7f0      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
 8000446:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 800044a:	e7ed      	b.n	8000428 <HAL_DMA_Abort_IT+0xa4>
  HAL_StatusTypeDef status = HAL_OK;
 800044c:	4618      	mov	r0, r3
    } 
  }
  return status;
}
 800044e:	bd10      	pop	{r4, pc}
 8000450:	40020080 	.word	0x40020080
 8000454:	40020400 	.word	0x40020400
 8000458:	40020008 	.word	0x40020008
 800045c:	40020000 	.word	0x40020000

08000460 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000460:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  uint32_t position;
  uint32_t ioposition = 0x00U;
  uint32_t iocurrent = 0x00U;
  uint32_t temp = 0x00U;
  uint32_t config = 0x00U;
 8000464:	2200      	movs	r2, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000466:	4616      	mov	r6, r2
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8000468:	4f6c      	ldr	r7, [pc, #432]	; (800061c <HAL_GPIO_Init+0x1bc>)
 800046a:	4b6d      	ldr	r3, [pc, #436]	; (8000620 <HAL_GPIO_Init+0x1c0>)
        temp = AFIO->EXTICR[position >> 2U];
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800046c:	f8df e1b8 	ldr.w	lr, [pc, #440]	; 8000628 <HAL_GPIO_Init+0x1c8>
      switch (GPIO_Init->Mode)
 8000470:	f8df c1b8 	ldr.w	ip, [pc, #440]	; 800062c <HAL_GPIO_Init+0x1cc>
    ioposition = (0x01U << position);
 8000474:	f04f 0801 	mov.w	r8, #1
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000478:	680c      	ldr	r4, [r1, #0]
    ioposition = (0x01U << position);
 800047a:	fa08 f806 	lsl.w	r8, r8, r6
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800047e:	ea08 0404 	and.w	r4, r8, r4
    if (iocurrent == ioposition)
 8000482:	45a0      	cmp	r8, r4
 8000484:	f040 8085 	bne.w	8000592 <HAL_GPIO_Init+0x132>
      switch (GPIO_Init->Mode)
 8000488:	684d      	ldr	r5, [r1, #4]
 800048a:	2d12      	cmp	r5, #18
 800048c:	f000 80b7 	beq.w	80005fe <HAL_GPIO_Init+0x19e>
 8000490:	f200 808d 	bhi.w	80005ae <HAL_GPIO_Init+0x14e>
 8000494:	2d02      	cmp	r5, #2
 8000496:	f000 80af 	beq.w	80005f8 <HAL_GPIO_Init+0x198>
 800049a:	f200 8081 	bhi.w	80005a0 <HAL_GPIO_Init+0x140>
 800049e:	2d00      	cmp	r5, #0
 80004a0:	f000 8091 	beq.w	80005c6 <HAL_GPIO_Init+0x166>
 80004a4:	2d01      	cmp	r5, #1
 80004a6:	f000 80a5 	beq.w	80005f4 <HAL_GPIO_Init+0x194>
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004aa:	f04f 090f 	mov.w	r9, #15
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004ae:	2cff      	cmp	r4, #255	; 0xff
 80004b0:	bf93      	iteet	ls
 80004b2:	4682      	movls	sl, r0
 80004b4:	f106 4580 	addhi.w	r5, r6, #1073741824	; 0x40000000
 80004b8:	3d08      	subhi	r5, #8
 80004ba:	f8d0 b000 	ldrls.w	fp, [r0]
 80004be:	bf92      	itee	ls
 80004c0:	00b5      	lslls	r5, r6, #2
 80004c2:	f8d0 b004 	ldrhi.w	fp, [r0, #4]
 80004c6:	00ad      	lslhi	r5, r5, #2
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004c8:	fa09 f805 	lsl.w	r8, r9, r5
 80004cc:	ea2b 0808 	bic.w	r8, fp, r8
 80004d0:	fa02 f505 	lsl.w	r5, r2, r5
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80004d4:	bf88      	it	hi
 80004d6:	f100 0a04 	addhi.w	sl, r0, #4
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 80004da:	ea48 0505 	orr.w	r5, r8, r5
 80004de:	f8ca 5000 	str.w	r5, [sl]
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80004e2:	f8d1 a004 	ldr.w	sl, [r1, #4]
 80004e6:	f01a 5f80 	tst.w	sl, #268435456	; 0x10000000
 80004ea:	d052      	beq.n	8000592 <HAL_GPIO_Init+0x132>
        __HAL_RCC_AFIO_CLK_ENABLE();
 80004ec:	69bd      	ldr	r5, [r7, #24]
 80004ee:	f026 0803 	bic.w	r8, r6, #3
 80004f2:	f045 0501 	orr.w	r5, r5, #1
 80004f6:	61bd      	str	r5, [r7, #24]
 80004f8:	69bd      	ldr	r5, [r7, #24]
 80004fa:	f108 4880 	add.w	r8, r8, #1073741824	; 0x40000000
 80004fe:	f005 0501 	and.w	r5, r5, #1
 8000502:	9501      	str	r5, [sp, #4]
 8000504:	f508 3880 	add.w	r8, r8, #65536	; 0x10000
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000508:	f006 0b03 	and.w	fp, r6, #3
        __HAL_RCC_AFIO_CLK_ENABLE();
 800050c:	9d01      	ldr	r5, [sp, #4]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 800050e:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
        temp = AFIO->EXTICR[position >> 2U];
 8000512:	f8d8 5008 	ldr.w	r5, [r8, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000516:	fa09 f90b 	lsl.w	r9, r9, fp
 800051a:	ea25 0909 	bic.w	r9, r5, r9
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800051e:	4d41      	ldr	r5, [pc, #260]	; (8000624 <HAL_GPIO_Init+0x1c4>)
 8000520:	42a8      	cmp	r0, r5
 8000522:	d071      	beq.n	8000608 <HAL_GPIO_Init+0x1a8>
 8000524:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000528:	42a8      	cmp	r0, r5
 800052a:	d06f      	beq.n	800060c <HAL_GPIO_Init+0x1ac>
 800052c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000530:	42a8      	cmp	r0, r5
 8000532:	d06d      	beq.n	8000610 <HAL_GPIO_Init+0x1b0>
 8000534:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000538:	42a8      	cmp	r0, r5
 800053a:	d06b      	beq.n	8000614 <HAL_GPIO_Init+0x1b4>
 800053c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8000540:	42a8      	cmp	r0, r5
 8000542:	d069      	beq.n	8000618 <HAL_GPIO_Init+0x1b8>
 8000544:	4570      	cmp	r0, lr
 8000546:	bf0c      	ite	eq
 8000548:	2505      	moveq	r5, #5
 800054a:	2506      	movne	r5, #6
 800054c:	fa05 f50b 	lsl.w	r5, r5, fp
 8000550:	ea45 0509 	orr.w	r5, r5, r9
        AFIO->EXTICR[position >> 2U] = temp;
 8000554:	f8c8 5008 	str.w	r5, [r8, #8]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8000558:	681d      	ldr	r5, [r3, #0]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800055a:	f41a 3f80 	tst.w	sl, #65536	; 0x10000
          SET_BIT(EXTI->IMR, iocurrent);
 800055e:	bf14      	ite	ne
 8000560:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8000562:	43a5      	biceq	r5, r4
 8000564:	601d      	str	r5, [r3, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8000566:	685d      	ldr	r5, [r3, #4]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000568:	f41a 3f00 	tst.w	sl, #131072	; 0x20000
          SET_BIT(EXTI->EMR, iocurrent);
 800056c:	bf14      	ite	ne
 800056e:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8000570:	43a5      	biceq	r5, r4
 8000572:	605d      	str	r5, [r3, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8000574:	689d      	ldr	r5, [r3, #8]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000576:	f41a 1f80 	tst.w	sl, #1048576	; 0x100000
          SET_BIT(EXTI->RTSR, iocurrent);
 800057a:	bf14      	ite	ne
 800057c:	4325      	orrne	r5, r4
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 800057e:	43a5      	biceq	r5, r4
 8000580:	609d      	str	r5, [r3, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8000582:	68dd      	ldr	r5, [r3, #12]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000584:	f41a 1f00 	tst.w	sl, #2097152	; 0x200000
          SET_BIT(EXTI->FTSR, iocurrent);
 8000588:	bf14      	ite	ne
 800058a:	432c      	orrne	r4, r5
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800058c:	ea25 0404 	biceq.w	r4, r5, r4
 8000590:	60dc      	str	r4, [r3, #12]
  for (position = 0U; position < GPIO_NUMBER; position++)
 8000592:	3601      	adds	r6, #1
 8000594:	2e10      	cmp	r6, #16
 8000596:	f47f af6d 	bne.w	8000474 <HAL_GPIO_Init+0x14>
        }
      }
    }
  }
}
 800059a:	b003      	add	sp, #12
 800059c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
      switch (GPIO_Init->Mode)
 80005a0:	2d03      	cmp	r5, #3
 80005a2:	d025      	beq.n	80005f0 <HAL_GPIO_Init+0x190>
 80005a4:	2d11      	cmp	r5, #17
 80005a6:	d180      	bne.n	80004aa <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80005a8:	68ca      	ldr	r2, [r1, #12]
 80005aa:	3204      	adds	r2, #4
          break;
 80005ac:	e77d      	b.n	80004aa <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80005ae:	4565      	cmp	r5, ip
 80005b0:	d009      	beq.n	80005c6 <HAL_GPIO_Init+0x166>
 80005b2:	d812      	bhi.n	80005da <HAL_GPIO_Init+0x17a>
 80005b4:	f8df 9078 	ldr.w	r9, [pc, #120]	; 8000630 <HAL_GPIO_Init+0x1d0>
 80005b8:	454d      	cmp	r5, r9
 80005ba:	d004      	beq.n	80005c6 <HAL_GPIO_Init+0x166>
 80005bc:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80005c0:	454d      	cmp	r5, r9
 80005c2:	f47f af72 	bne.w	80004aa <HAL_GPIO_Init+0x4a>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80005c6:	688a      	ldr	r2, [r1, #8]
 80005c8:	b1e2      	cbz	r2, 8000604 <HAL_GPIO_Init+0x1a4>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80005ca:	2a01      	cmp	r2, #1
            GPIOx->BSRR = ioposition;
 80005cc:	bf0c      	ite	eq
 80005ce:	f8c0 8010 	streq.w	r8, [r0, #16]
            GPIOx->BRR = ioposition;
 80005d2:	f8c0 8014 	strne.w	r8, [r0, #20]
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80005d6:	2208      	movs	r2, #8
 80005d8:	e767      	b.n	80004aa <HAL_GPIO_Init+0x4a>
      switch (GPIO_Init->Mode)
 80005da:	f8df 9058 	ldr.w	r9, [pc, #88]	; 8000634 <HAL_GPIO_Init+0x1d4>
 80005de:	454d      	cmp	r5, r9
 80005e0:	d0f1      	beq.n	80005c6 <HAL_GPIO_Init+0x166>
 80005e2:	f509 3980 	add.w	r9, r9, #65536	; 0x10000
 80005e6:	454d      	cmp	r5, r9
 80005e8:	d0ed      	beq.n	80005c6 <HAL_GPIO_Init+0x166>
 80005ea:	f5a9 1980 	sub.w	r9, r9, #1048576	; 0x100000
 80005ee:	e7e7      	b.n	80005c0 <HAL_GPIO_Init+0x160>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80005f0:	2200      	movs	r2, #0
 80005f2:	e75a      	b.n	80004aa <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80005f4:	68ca      	ldr	r2, [r1, #12]
          break;
 80005f6:	e758      	b.n	80004aa <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80005f8:	68ca      	ldr	r2, [r1, #12]
 80005fa:	3208      	adds	r2, #8
          break;
 80005fc:	e755      	b.n	80004aa <HAL_GPIO_Init+0x4a>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80005fe:	68ca      	ldr	r2, [r1, #12]
 8000600:	320c      	adds	r2, #12
          break;
 8000602:	e752      	b.n	80004aa <HAL_GPIO_Init+0x4a>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8000604:	2204      	movs	r2, #4
 8000606:	e750      	b.n	80004aa <HAL_GPIO_Init+0x4a>
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000608:	2500      	movs	r5, #0
 800060a:	e79f      	b.n	800054c <HAL_GPIO_Init+0xec>
 800060c:	2501      	movs	r5, #1
 800060e:	e79d      	b.n	800054c <HAL_GPIO_Init+0xec>
 8000610:	2502      	movs	r5, #2
 8000612:	e79b      	b.n	800054c <HAL_GPIO_Init+0xec>
 8000614:	2503      	movs	r5, #3
 8000616:	e799      	b.n	800054c <HAL_GPIO_Init+0xec>
 8000618:	2504      	movs	r5, #4
 800061a:	e797      	b.n	800054c <HAL_GPIO_Init+0xec>
 800061c:	40021000 	.word	0x40021000
 8000620:	40010400 	.word	0x40010400
 8000624:	40010800 	.word	0x40010800
 8000628:	40011c00 	.word	0x40011c00
 800062c:	10210000 	.word	0x10210000
 8000630:	10110000 	.word	0x10110000
 8000634:	10310000 	.word	0x10310000

08000638 <HAL_GPIO_ReadPin>:
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8000638:	6883      	ldr	r3, [r0, #8]
 800063a:	4219      	tst	r1, r3
  else
  {
    bitstatus = GPIO_PIN_RESET;
  }
  return bitstatus;
}
 800063c:	bf14      	ite	ne
 800063e:	2001      	movne	r0, #1
 8000640:	2000      	moveq	r0, #0
 8000642:	4770      	bx	lr

08000644 <HAL_RCC_OscConfig>:
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000644:	6803      	ldr	r3, [r0, #0]
{
 8000646:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800064a:	07db      	lsls	r3, r3, #31
{
 800064c:	4605      	mov	r5, r0
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800064e:	d410      	bmi.n	8000672 <HAL_RCC_OscConfig+0x2e>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000650:	682b      	ldr	r3, [r5, #0]
 8000652:	079f      	lsls	r7, r3, #30
 8000654:	d45e      	bmi.n	8000714 <HAL_RCC_OscConfig+0xd0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000656:	682b      	ldr	r3, [r5, #0]
 8000658:	0719      	lsls	r1, r3, #28
 800065a:	f100 8095 	bmi.w	8000788 <HAL_RCC_OscConfig+0x144>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800065e:	682b      	ldr	r3, [r5, #0]
 8000660:	075a      	lsls	r2, r3, #29
 8000662:	f100 80bf 	bmi.w	80007e4 <HAL_RCC_OscConfig+0x1a0>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8000666:	69ea      	ldr	r2, [r5, #28]
 8000668:	2a00      	cmp	r2, #0
 800066a:	f040 812d 	bne.w	80008c8 <HAL_RCC_OscConfig+0x284>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 800066e:	2000      	movs	r0, #0
 8000670:	e014      	b.n	800069c <HAL_RCC_OscConfig+0x58>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000672:	4c90      	ldr	r4, [pc, #576]	; (80008b4 <HAL_RCC_OscConfig+0x270>)
 8000674:	6863      	ldr	r3, [r4, #4]
 8000676:	f003 030c 	and.w	r3, r3, #12
 800067a:	2b04      	cmp	r3, #4
 800067c:	d007      	beq.n	800068e <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 800067e:	6863      	ldr	r3, [r4, #4]
 8000680:	f003 030c 	and.w	r3, r3, #12
 8000684:	2b08      	cmp	r3, #8
 8000686:	d10c      	bne.n	80006a2 <HAL_RCC_OscConfig+0x5e>
 8000688:	6863      	ldr	r3, [r4, #4]
 800068a:	03de      	lsls	r6, r3, #15
 800068c:	d509      	bpl.n	80006a2 <HAL_RCC_OscConfig+0x5e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800068e:	6823      	ldr	r3, [r4, #0]
 8000690:	039c      	lsls	r4, r3, #14
 8000692:	d5dd      	bpl.n	8000650 <HAL_RCC_OscConfig+0xc>
 8000694:	686b      	ldr	r3, [r5, #4]
 8000696:	2b00      	cmp	r3, #0
 8000698:	d1da      	bne.n	8000650 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 800069a:	2001      	movs	r0, #1
}
 800069c:	b002      	add	sp, #8
 800069e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006a2:	686b      	ldr	r3, [r5, #4]
 80006a4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80006a8:	d110      	bne.n	80006cc <HAL_RCC_OscConfig+0x88>
 80006aa:	6823      	ldr	r3, [r4, #0]
 80006ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006b0:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006b2:	f7ff fdf9 	bl	80002a8 <HAL_GetTick>
 80006b6:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80006b8:	6823      	ldr	r3, [r4, #0]
 80006ba:	0398      	lsls	r0, r3, #14
 80006bc:	d4c8      	bmi.n	8000650 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006be:	f7ff fdf3 	bl	80002a8 <HAL_GetTick>
 80006c2:	1b80      	subs	r0, r0, r6
 80006c4:	2864      	cmp	r0, #100	; 0x64
 80006c6:	d9f7      	bls.n	80006b8 <HAL_RCC_OscConfig+0x74>
            return HAL_TIMEOUT;
 80006c8:	2003      	movs	r0, #3
 80006ca:	e7e7      	b.n	800069c <HAL_RCC_OscConfig+0x58>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006cc:	b99b      	cbnz	r3, 80006f6 <HAL_RCC_OscConfig+0xb2>
 80006ce:	6823      	ldr	r3, [r4, #0]
 80006d0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80006d4:	6023      	str	r3, [r4, #0]
 80006d6:	6823      	ldr	r3, [r4, #0]
 80006d8:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006dc:	6023      	str	r3, [r4, #0]
        tickstart = HAL_GetTick();
 80006de:	f7ff fde3 	bl	80002a8 <HAL_GetTick>
 80006e2:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80006e4:	6823      	ldr	r3, [r4, #0]
 80006e6:	0399      	lsls	r1, r3, #14
 80006e8:	d5b2      	bpl.n	8000650 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80006ea:	f7ff fddd 	bl	80002a8 <HAL_GetTick>
 80006ee:	1b80      	subs	r0, r0, r6
 80006f0:	2864      	cmp	r0, #100	; 0x64
 80006f2:	d9f7      	bls.n	80006e4 <HAL_RCC_OscConfig+0xa0>
 80006f4:	e7e8      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80006f6:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80006fa:	6823      	ldr	r3, [r4, #0]
 80006fc:	d103      	bne.n	8000706 <HAL_RCC_OscConfig+0xc2>
 80006fe:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000702:	6023      	str	r3, [r4, #0]
 8000704:	e7d1      	b.n	80006aa <HAL_RCC_OscConfig+0x66>
 8000706:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800070a:	6023      	str	r3, [r4, #0]
 800070c:	6823      	ldr	r3, [r4, #0]
 800070e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000712:	e7cd      	b.n	80006b0 <HAL_RCC_OscConfig+0x6c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000714:	4c67      	ldr	r4, [pc, #412]	; (80008b4 <HAL_RCC_OscConfig+0x270>)
 8000716:	6863      	ldr	r3, [r4, #4]
 8000718:	f013 0f0c 	tst.w	r3, #12
 800071c:	d007      	beq.n	800072e <HAL_RCC_OscConfig+0xea>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800071e:	6863      	ldr	r3, [r4, #4]
 8000720:	f003 030c 	and.w	r3, r3, #12
 8000724:	2b08      	cmp	r3, #8
 8000726:	d110      	bne.n	800074a <HAL_RCC_OscConfig+0x106>
 8000728:	6863      	ldr	r3, [r4, #4]
 800072a:	03da      	lsls	r2, r3, #15
 800072c:	d40d      	bmi.n	800074a <HAL_RCC_OscConfig+0x106>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800072e:	6823      	ldr	r3, [r4, #0]
 8000730:	079b      	lsls	r3, r3, #30
 8000732:	d502      	bpl.n	800073a <HAL_RCC_OscConfig+0xf6>
 8000734:	692b      	ldr	r3, [r5, #16]
 8000736:	2b01      	cmp	r3, #1
 8000738:	d1af      	bne.n	800069a <HAL_RCC_OscConfig+0x56>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800073a:	6823      	ldr	r3, [r4, #0]
 800073c:	696a      	ldr	r2, [r5, #20]
 800073e:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8000742:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000746:	6023      	str	r3, [r4, #0]
 8000748:	e785      	b.n	8000656 <HAL_RCC_OscConfig+0x12>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800074a:	692a      	ldr	r2, [r5, #16]
 800074c:	4b5a      	ldr	r3, [pc, #360]	; (80008b8 <HAL_RCC_OscConfig+0x274>)
 800074e:	b16a      	cbz	r2, 800076c <HAL_RCC_OscConfig+0x128>
        __HAL_RCC_HSI_ENABLE();
 8000750:	2201      	movs	r2, #1
 8000752:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 8000754:	f7ff fda8 	bl	80002a8 <HAL_GetTick>
 8000758:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800075a:	6823      	ldr	r3, [r4, #0]
 800075c:	079f      	lsls	r7, r3, #30
 800075e:	d4ec      	bmi.n	800073a <HAL_RCC_OscConfig+0xf6>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000760:	f7ff fda2 	bl	80002a8 <HAL_GetTick>
 8000764:	1b80      	subs	r0, r0, r6
 8000766:	2802      	cmp	r0, #2
 8000768:	d9f7      	bls.n	800075a <HAL_RCC_OscConfig+0x116>
 800076a:	e7ad      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
        __HAL_RCC_HSI_DISABLE();
 800076c:	601a      	str	r2, [r3, #0]
        tickstart = HAL_GetTick();
 800076e:	f7ff fd9b 	bl	80002a8 <HAL_GetTick>
 8000772:	4606      	mov	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8000774:	6823      	ldr	r3, [r4, #0]
 8000776:	0798      	lsls	r0, r3, #30
 8000778:	f57f af6d 	bpl.w	8000656 <HAL_RCC_OscConfig+0x12>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800077c:	f7ff fd94 	bl	80002a8 <HAL_GetTick>
 8000780:	1b80      	subs	r0, r0, r6
 8000782:	2802      	cmp	r0, #2
 8000784:	d9f6      	bls.n	8000774 <HAL_RCC_OscConfig+0x130>
 8000786:	e79f      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000788:	69aa      	ldr	r2, [r5, #24]
 800078a:	4c4a      	ldr	r4, [pc, #296]	; (80008b4 <HAL_RCC_OscConfig+0x270>)
 800078c:	4b4b      	ldr	r3, [pc, #300]	; (80008bc <HAL_RCC_OscConfig+0x278>)
 800078e:	b1da      	cbz	r2, 80007c8 <HAL_RCC_OscConfig+0x184>
      __HAL_RCC_LSI_ENABLE();
 8000790:	2201      	movs	r2, #1
 8000792:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 8000794:	f7ff fd88 	bl	80002a8 <HAL_GetTick>
 8000798:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800079a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800079c:	079b      	lsls	r3, r3, #30
 800079e:	d50d      	bpl.n	80007bc <HAL_RCC_OscConfig+0x178>
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80007a0:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80007a4:	4b46      	ldr	r3, [pc, #280]	; (80008c0 <HAL_RCC_OscConfig+0x27c>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	fbb3 f3f2 	udiv	r3, r3, r2
 80007ac:	9301      	str	r3, [sp, #4]
  \brief   No Operation
  \details No Operation does nothing. This instruction can be used for code alignment purposes.
 */
__attribute__((always_inline)) __STATIC_INLINE void __NOP(void)
{
  __ASM volatile ("nop");
 80007ae:	bf00      	nop
  do 
  {
    __NOP();
  } 
  while (Delay --);
 80007b0:	9b01      	ldr	r3, [sp, #4]
 80007b2:	1e5a      	subs	r2, r3, #1
 80007b4:	9201      	str	r2, [sp, #4]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d1f9      	bne.n	80007ae <HAL_RCC_OscConfig+0x16a>
 80007ba:	e750      	b.n	800065e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007bc:	f7ff fd74 	bl	80002a8 <HAL_GetTick>
 80007c0:	1b80      	subs	r0, r0, r6
 80007c2:	2802      	cmp	r0, #2
 80007c4:	d9e9      	bls.n	800079a <HAL_RCC_OscConfig+0x156>
 80007c6:	e77f      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
      __HAL_RCC_LSI_DISABLE();
 80007c8:	601a      	str	r2, [r3, #0]
      tickstart = HAL_GetTick();
 80007ca:	f7ff fd6d 	bl	80002a8 <HAL_GetTick>
 80007ce:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80007d0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80007d2:	079f      	lsls	r7, r3, #30
 80007d4:	f57f af43 	bpl.w	800065e <HAL_RCC_OscConfig+0x1a>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80007d8:	f7ff fd66 	bl	80002a8 <HAL_GetTick>
 80007dc:	1b80      	subs	r0, r0, r6
 80007de:	2802      	cmp	r0, #2
 80007e0:	d9f6      	bls.n	80007d0 <HAL_RCC_OscConfig+0x18c>
 80007e2:	e771      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80007e4:	4c33      	ldr	r4, [pc, #204]	; (80008b4 <HAL_RCC_OscConfig+0x270>)
 80007e6:	69e3      	ldr	r3, [r4, #28]
 80007e8:	00d8      	lsls	r0, r3, #3
 80007ea:	d424      	bmi.n	8000836 <HAL_RCC_OscConfig+0x1f2>
      pwrclkchanged = SET;
 80007ec:	2701      	movs	r7, #1
      __HAL_RCC_PWR_CLK_ENABLE();
 80007ee:	69e3      	ldr	r3, [r4, #28]
 80007f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80007f4:	61e3      	str	r3, [r4, #28]
 80007f6:	69e3      	ldr	r3, [r4, #28]
 80007f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80007fc:	9300      	str	r3, [sp, #0]
 80007fe:	9b00      	ldr	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000800:	4e30      	ldr	r6, [pc, #192]	; (80008c4 <HAL_RCC_OscConfig+0x280>)
 8000802:	6833      	ldr	r3, [r6, #0]
 8000804:	05d9      	lsls	r1, r3, #23
 8000806:	d518      	bpl.n	800083a <HAL_RCC_OscConfig+0x1f6>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000808:	68eb      	ldr	r3, [r5, #12]
 800080a:	2b01      	cmp	r3, #1
 800080c:	d126      	bne.n	800085c <HAL_RCC_OscConfig+0x218>
 800080e:	6a23      	ldr	r3, [r4, #32]
 8000810:	f043 0301 	orr.w	r3, r3, #1
 8000814:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000816:	f7ff fd47 	bl	80002a8 <HAL_GetTick>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800081a:	f241 3688 	movw	r6, #5000	; 0x1388
      tickstart = HAL_GetTick();
 800081e:	4680      	mov	r8, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000820:	6a23      	ldr	r3, [r4, #32]
 8000822:	079b      	lsls	r3, r3, #30
 8000824:	d53f      	bpl.n	80008a6 <HAL_RCC_OscConfig+0x262>
    if(pwrclkchanged == SET)
 8000826:	2f00      	cmp	r7, #0
 8000828:	f43f af1d 	beq.w	8000666 <HAL_RCC_OscConfig+0x22>
      __HAL_RCC_PWR_CLK_DISABLE();
 800082c:	69e3      	ldr	r3, [r4, #28]
 800082e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000832:	61e3      	str	r3, [r4, #28]
 8000834:	e717      	b.n	8000666 <HAL_RCC_OscConfig+0x22>
    FlagStatus       pwrclkchanged = RESET;
 8000836:	2700      	movs	r7, #0
 8000838:	e7e2      	b.n	8000800 <HAL_RCC_OscConfig+0x1bc>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800083a:	6833      	ldr	r3, [r6, #0]
 800083c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000840:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000842:	f7ff fd31 	bl	80002a8 <HAL_GetTick>
 8000846:	4680      	mov	r8, r0
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000848:	6833      	ldr	r3, [r6, #0]
 800084a:	05da      	lsls	r2, r3, #23
 800084c:	d4dc      	bmi.n	8000808 <HAL_RCC_OscConfig+0x1c4>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800084e:	f7ff fd2b 	bl	80002a8 <HAL_GetTick>
 8000852:	eba0 0008 	sub.w	r0, r0, r8
 8000856:	2864      	cmp	r0, #100	; 0x64
 8000858:	d9f6      	bls.n	8000848 <HAL_RCC_OscConfig+0x204>
 800085a:	e735      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800085c:	b9ab      	cbnz	r3, 800088a <HAL_RCC_OscConfig+0x246>
 800085e:	6a23      	ldr	r3, [r4, #32]
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8000860:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000864:	f023 0301 	bic.w	r3, r3, #1
 8000868:	6223      	str	r3, [r4, #32]
 800086a:	6a23      	ldr	r3, [r4, #32]
 800086c:	f023 0304 	bic.w	r3, r3, #4
 8000870:	6223      	str	r3, [r4, #32]
      tickstart = HAL_GetTick();
 8000872:	f7ff fd19 	bl	80002a8 <HAL_GetTick>
 8000876:	4606      	mov	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000878:	6a23      	ldr	r3, [r4, #32]
 800087a:	0798      	lsls	r0, r3, #30
 800087c:	d5d3      	bpl.n	8000826 <HAL_RCC_OscConfig+0x1e2>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800087e:	f7ff fd13 	bl	80002a8 <HAL_GetTick>
 8000882:	1b80      	subs	r0, r0, r6
 8000884:	4540      	cmp	r0, r8
 8000886:	d9f7      	bls.n	8000878 <HAL_RCC_OscConfig+0x234>
 8000888:	e71e      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800088a:	2b05      	cmp	r3, #5
 800088c:	6a23      	ldr	r3, [r4, #32]
 800088e:	d103      	bne.n	8000898 <HAL_RCC_OscConfig+0x254>
 8000890:	f043 0304 	orr.w	r3, r3, #4
 8000894:	6223      	str	r3, [r4, #32]
 8000896:	e7ba      	b.n	800080e <HAL_RCC_OscConfig+0x1ca>
 8000898:	f023 0301 	bic.w	r3, r3, #1
 800089c:	6223      	str	r3, [r4, #32]
 800089e:	6a23      	ldr	r3, [r4, #32]
 80008a0:	f023 0304 	bic.w	r3, r3, #4
 80008a4:	e7b6      	b.n	8000814 <HAL_RCC_OscConfig+0x1d0>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80008a6:	f7ff fcff 	bl	80002a8 <HAL_GetTick>
 80008aa:	eba0 0008 	sub.w	r0, r0, r8
 80008ae:	42b0      	cmp	r0, r6
 80008b0:	d9b6      	bls.n	8000820 <HAL_RCC_OscConfig+0x1dc>
 80008b2:	e709      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
 80008b4:	40021000 	.word	0x40021000
 80008b8:	42420000 	.word	0x42420000
 80008bc:	42420480 	.word	0x42420480
 80008c0:	20000008 	.word	0x20000008
 80008c4:	40007000 	.word	0x40007000
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80008c8:	4c22      	ldr	r4, [pc, #136]	; (8000954 <HAL_RCC_OscConfig+0x310>)
 80008ca:	6863      	ldr	r3, [r4, #4]
 80008cc:	f003 030c 	and.w	r3, r3, #12
 80008d0:	2b08      	cmp	r3, #8
 80008d2:	f43f aee2 	beq.w	800069a <HAL_RCC_OscConfig+0x56>
 80008d6:	2300      	movs	r3, #0
 80008d8:	4e1f      	ldr	r6, [pc, #124]	; (8000958 <HAL_RCC_OscConfig+0x314>)
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008da:	2a02      	cmp	r2, #2
        __HAL_RCC_PLL_DISABLE();
 80008dc:	6033      	str	r3, [r6, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80008de:	d12b      	bne.n	8000938 <HAL_RCC_OscConfig+0x2f4>
        tickstart = HAL_GetTick();
 80008e0:	f7ff fce2 	bl	80002a8 <HAL_GetTick>
 80008e4:	4607      	mov	r7, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80008e6:	6823      	ldr	r3, [r4, #0]
 80008e8:	0199      	lsls	r1, r3, #6
 80008ea:	d41f      	bmi.n	800092c <HAL_RCC_OscConfig+0x2e8>
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80008ec:	6a2b      	ldr	r3, [r5, #32]
 80008ee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80008f2:	d105      	bne.n	8000900 <HAL_RCC_OscConfig+0x2bc>
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80008f4:	6862      	ldr	r2, [r4, #4]
 80008f6:	68a9      	ldr	r1, [r5, #8]
 80008f8:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 80008fc:	430a      	orrs	r2, r1
 80008fe:	6062      	str	r2, [r4, #4]
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000900:	6a69      	ldr	r1, [r5, #36]	; 0x24
 8000902:	6862      	ldr	r2, [r4, #4]
 8000904:	430b      	orrs	r3, r1
 8000906:	f422 1274 	bic.w	r2, r2, #3997696	; 0x3d0000
 800090a:	4313      	orrs	r3, r2
 800090c:	6063      	str	r3, [r4, #4]
        __HAL_RCC_PLL_ENABLE();
 800090e:	2301      	movs	r3, #1
 8000910:	6033      	str	r3, [r6, #0]
        tickstart = HAL_GetTick();
 8000912:	f7ff fcc9 	bl	80002a8 <HAL_GetTick>
 8000916:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000918:	6823      	ldr	r3, [r4, #0]
 800091a:	019a      	lsls	r2, r3, #6
 800091c:	f53f aea7 	bmi.w	800066e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000920:	f7ff fcc2 	bl	80002a8 <HAL_GetTick>
 8000924:	1b40      	subs	r0, r0, r5
 8000926:	2802      	cmp	r0, #2
 8000928:	d9f6      	bls.n	8000918 <HAL_RCC_OscConfig+0x2d4>
 800092a:	e6cd      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800092c:	f7ff fcbc 	bl	80002a8 <HAL_GetTick>
 8000930:	1bc0      	subs	r0, r0, r7
 8000932:	2802      	cmp	r0, #2
 8000934:	d9d7      	bls.n	80008e6 <HAL_RCC_OscConfig+0x2a2>
 8000936:	e6c7      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
        tickstart = HAL_GetTick();
 8000938:	f7ff fcb6 	bl	80002a8 <HAL_GetTick>
 800093c:	4605      	mov	r5, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800093e:	6823      	ldr	r3, [r4, #0]
 8000940:	019b      	lsls	r3, r3, #6
 8000942:	f57f ae94 	bpl.w	800066e <HAL_RCC_OscConfig+0x2a>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000946:	f7ff fcaf 	bl	80002a8 <HAL_GetTick>
 800094a:	1b40      	subs	r0, r0, r5
 800094c:	2802      	cmp	r0, #2
 800094e:	d9f6      	bls.n	800093e <HAL_RCC_OscConfig+0x2fa>
 8000950:	e6ba      	b.n	80006c8 <HAL_RCC_OscConfig+0x84>
 8000952:	bf00      	nop
 8000954:	40021000 	.word	0x40021000
 8000958:	42420060 	.word	0x42420060

0800095c <HAL_RCC_GetSysClockFreq>:
{
 800095c:	b530      	push	{r4, r5, lr}
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800095e:	4b1b      	ldr	r3, [pc, #108]	; (80009cc <HAL_RCC_GetSysClockFreq+0x70>)
{
 8000960:	b087      	sub	sp, #28
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 8000962:	ac02      	add	r4, sp, #8
 8000964:	f103 0510 	add.w	r5, r3, #16
 8000968:	4622      	mov	r2, r4
 800096a:	6818      	ldr	r0, [r3, #0]
 800096c:	6859      	ldr	r1, [r3, #4]
 800096e:	3308      	adds	r3, #8
 8000970:	c203      	stmia	r2!, {r0, r1}
 8000972:	42ab      	cmp	r3, r5
 8000974:	4614      	mov	r4, r2
 8000976:	d1f7      	bne.n	8000968 <HAL_RCC_GetSysClockFreq+0xc>
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000978:	2301      	movs	r3, #1
 800097a:	f88d 3004 	strb.w	r3, [sp, #4]
 800097e:	2302      	movs	r3, #2
  tmpreg = RCC->CFGR;
 8000980:	4913      	ldr	r1, [pc, #76]	; (80009d0 <HAL_RCC_GetSysClockFreq+0x74>)
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8000982:	f88d 3005 	strb.w	r3, [sp, #5]
  tmpreg = RCC->CFGR;
 8000986:	684b      	ldr	r3, [r1, #4]
  switch (tmpreg & RCC_CFGR_SWS)
 8000988:	f003 020c 	and.w	r2, r3, #12
 800098c:	2a04      	cmp	r2, #4
 800098e:	d01b      	beq.n	80009c8 <HAL_RCC_GetSysClockFreq+0x6c>
 8000990:	2a08      	cmp	r2, #8
 8000992:	d002      	beq.n	800099a <HAL_RCC_GetSysClockFreq+0x3e>
      sysclockfreq = HSI_VALUE;
 8000994:	480f      	ldr	r0, [pc, #60]	; (80009d4 <HAL_RCC_GetSysClockFreq+0x78>)
}
 8000996:	b007      	add	sp, #28
 8000998:	bd30      	pop	{r4, r5, pc}
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800099a:	f3c3 4283 	ubfx	r2, r3, #18, #4
 800099e:	a806      	add	r0, sp, #24
 80009a0:	4402      	add	r2, r0
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80009a2:	03db      	lsls	r3, r3, #15
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80009a4:	f812 2c10 	ldrb.w	r2, [r2, #-16]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80009a8:	d50b      	bpl.n	80009c2 <HAL_RCC_GetSysClockFreq+0x66>
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80009aa:	684b      	ldr	r3, [r1, #4]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80009ac:	480a      	ldr	r0, [pc, #40]	; (80009d8 <HAL_RCC_GetSysClockFreq+0x7c>)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80009ae:	f3c3 4340 	ubfx	r3, r3, #17, #1
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80009b2:	4350      	muls	r0, r2
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80009b4:	aa06      	add	r2, sp, #24
 80009b6:	4413      	add	r3, r2
 80009b8:	f813 3c14 	ldrb.w	r3, [r3, #-20]
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80009bc:	fbb0 f0f3 	udiv	r0, r0, r3
 80009c0:	e7e9      	b.n	8000996 <HAL_RCC_GetSysClockFreq+0x3a>
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80009c2:	4806      	ldr	r0, [pc, #24]	; (80009dc <HAL_RCC_GetSysClockFreq+0x80>)
 80009c4:	4350      	muls	r0, r2
 80009c6:	e7e6      	b.n	8000996 <HAL_RCC_GetSysClockFreq+0x3a>
      sysclockfreq = HSE_VALUE;
 80009c8:	4803      	ldr	r0, [pc, #12]	; (80009d8 <HAL_RCC_GetSysClockFreq+0x7c>)
  return sysclockfreq;
 80009ca:	e7e4      	b.n	8000996 <HAL_RCC_GetSysClockFreq+0x3a>
 80009cc:	08001c00 	.word	0x08001c00
 80009d0:	40021000 	.word	0x40021000
 80009d4:	007a1200 	.word	0x007a1200
 80009d8:	00b71b00 	.word	0x00b71b00
 80009dc:	003d0900 	.word	0x003d0900

080009e0 <HAL_RCC_ClockConfig>:
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009e0:	4a54      	ldr	r2, [pc, #336]	; (8000b34 <HAL_RCC_ClockConfig+0x154>)
{
 80009e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009e6:	6813      	ldr	r3, [r2, #0]
{
 80009e8:	4605      	mov	r5, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009ea:	f003 0307 	and.w	r3, r3, #7
 80009ee:	428b      	cmp	r3, r1
{
 80009f0:	460e      	mov	r6, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 80009f2:	d32a      	bcc.n	8000a4a <HAL_RCC_ClockConfig+0x6a>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80009f4:	6829      	ldr	r1, [r5, #0]
 80009f6:	078c      	lsls	r4, r1, #30
 80009f8:	d434      	bmi.n	8000a64 <HAL_RCC_ClockConfig+0x84>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80009fa:	07ca      	lsls	r2, r1, #31
 80009fc:	d447      	bmi.n	8000a8e <HAL_RCC_ClockConfig+0xae>
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80009fe:	4a4d      	ldr	r2, [pc, #308]	; (8000b34 <HAL_RCC_ClockConfig+0x154>)
 8000a00:	6813      	ldr	r3, [r2, #0]
 8000a02:	f003 0307 	and.w	r3, r3, #7
 8000a06:	429e      	cmp	r6, r3
 8000a08:	f0c0 8082 	bcc.w	8000b10 <HAL_RCC_ClockConfig+0x130>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a0c:	682a      	ldr	r2, [r5, #0]
 8000a0e:	4c4a      	ldr	r4, [pc, #296]	; (8000b38 <HAL_RCC_ClockConfig+0x158>)
 8000a10:	f012 0f04 	tst.w	r2, #4
 8000a14:	f040 8087 	bne.w	8000b26 <HAL_RCC_ClockConfig+0x146>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a18:	0713      	lsls	r3, r2, #28
 8000a1a:	d506      	bpl.n	8000a2a <HAL_RCC_ClockConfig+0x4a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8000a1c:	6863      	ldr	r3, [r4, #4]
 8000a1e:	692a      	ldr	r2, [r5, #16]
 8000a20:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 8000a24:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 8000a28:	6063      	str	r3, [r4, #4]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8000a2a:	f7ff ff97 	bl	800095c <HAL_RCC_GetSysClockFreq>
 8000a2e:	6863      	ldr	r3, [r4, #4]
 8000a30:	4a42      	ldr	r2, [pc, #264]	; (8000b3c <HAL_RCC_ClockConfig+0x15c>)
 8000a32:	f3c3 1303 	ubfx	r3, r3, #4, #4
 8000a36:	5cd3      	ldrb	r3, [r2, r3]
 8000a38:	40d8      	lsrs	r0, r3
 8000a3a:	4b41      	ldr	r3, [pc, #260]	; (8000b40 <HAL_RCC_ClockConfig+0x160>)
 8000a3c:	6018      	str	r0, [r3, #0]
  HAL_InitTick (TICK_INT_PRIORITY);
 8000a3e:	2000      	movs	r0, #0
 8000a40:	f7ff fbf0 	bl	8000224 <HAL_InitTick>
  return HAL_OK;
 8000a44:	2000      	movs	r0, #0
}
 8000a46:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000a4a:	6813      	ldr	r3, [r2, #0]
 8000a4c:	f023 0307 	bic.w	r3, r3, #7
 8000a50:	430b      	orrs	r3, r1
 8000a52:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000a54:	6813      	ldr	r3, [r2, #0]
 8000a56:	f003 0307 	and.w	r3, r3, #7
 8000a5a:	4299      	cmp	r1, r3
 8000a5c:	d0ca      	beq.n	80009f4 <HAL_RCC_ClockConfig+0x14>
      return HAL_ERROR;
 8000a5e:	2001      	movs	r0, #1
 8000a60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000a64:	4b34      	ldr	r3, [pc, #208]	; (8000b38 <HAL_RCC_ClockConfig+0x158>)
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000a66:	f011 0f04 	tst.w	r1, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8000a6a:	bf1e      	ittt	ne
 8000a6c:	685a      	ldrne	r2, [r3, #4]
 8000a6e:	f442 62e0 	orrne.w	r2, r2, #1792	; 0x700
 8000a72:	605a      	strne	r2, [r3, #4]
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8000a74:	0708      	lsls	r0, r1, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8000a76:	bf42      	ittt	mi
 8000a78:	685a      	ldrmi	r2, [r3, #4]
 8000a7a:	f442 5260 	orrmi.w	r2, r2, #14336	; 0x3800
 8000a7e:	605a      	strmi	r2, [r3, #4]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000a80:	685a      	ldr	r2, [r3, #4]
 8000a82:	68a8      	ldr	r0, [r5, #8]
 8000a84:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 8000a88:	4302      	orrs	r2, r0
 8000a8a:	605a      	str	r2, [r3, #4]
 8000a8c:	e7b5      	b.n	80009fa <HAL_RCC_ClockConfig+0x1a>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a8e:	686a      	ldr	r2, [r5, #4]
 8000a90:	4c29      	ldr	r4, [pc, #164]	; (8000b38 <HAL_RCC_ClockConfig+0x158>)
 8000a92:	2a01      	cmp	r2, #1
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a94:	6823      	ldr	r3, [r4, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000a96:	d11c      	bne.n	8000ad2 <HAL_RCC_ClockConfig+0xf2>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000a98:	f413 3f00 	tst.w	r3, #131072	; 0x20000
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000a9c:	d0df      	beq.n	8000a5e <HAL_RCC_ClockConfig+0x7e>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000a9e:	6863      	ldr	r3, [r4, #4]
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000aa0:	f241 3888 	movw	r8, #5000	; 0x1388
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000aa4:	f023 0303 	bic.w	r3, r3, #3
 8000aa8:	4313      	orrs	r3, r2
 8000aaa:	6063      	str	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000aac:	f7ff fbfc 	bl	80002a8 <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ab0:	686b      	ldr	r3, [r5, #4]
    tickstart = HAL_GetTick();
 8000ab2:	4607      	mov	r7, r0
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000ab4:	2b01      	cmp	r3, #1
 8000ab6:	d114      	bne.n	8000ae2 <HAL_RCC_ClockConfig+0x102>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000ab8:	6863      	ldr	r3, [r4, #4]
 8000aba:	f003 030c 	and.w	r3, r3, #12
 8000abe:	2b04      	cmp	r3, #4
 8000ac0:	d09d      	beq.n	80009fe <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ac2:	f7ff fbf1 	bl	80002a8 <HAL_GetTick>
 8000ac6:	1bc0      	subs	r0, r0, r7
 8000ac8:	4540      	cmp	r0, r8
 8000aca:	d9f5      	bls.n	8000ab8 <HAL_RCC_ClockConfig+0xd8>
          return HAL_TIMEOUT;
 8000acc:	2003      	movs	r0, #3
 8000ace:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ad2:	2a02      	cmp	r2, #2
 8000ad4:	d102      	bne.n	8000adc <HAL_RCC_ClockConfig+0xfc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000ad6:	f013 7f00 	tst.w	r3, #33554432	; 0x2000000
 8000ada:	e7df      	b.n	8000a9c <HAL_RCC_ClockConfig+0xbc>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000adc:	f013 0f02 	tst.w	r3, #2
 8000ae0:	e7dc      	b.n	8000a9c <HAL_RCC_ClockConfig+0xbc>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000ae2:	2b02      	cmp	r3, #2
 8000ae4:	d10f      	bne.n	8000b06 <HAL_RCC_ClockConfig+0x126>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000ae6:	6863      	ldr	r3, [r4, #4]
 8000ae8:	f003 030c 	and.w	r3, r3, #12
 8000aec:	2b08      	cmp	r3, #8
 8000aee:	d086      	beq.n	80009fe <HAL_RCC_ClockConfig+0x1e>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000af0:	f7ff fbda 	bl	80002a8 <HAL_GetTick>
 8000af4:	1bc0      	subs	r0, r0, r7
 8000af6:	4540      	cmp	r0, r8
 8000af8:	d9f5      	bls.n	8000ae6 <HAL_RCC_ClockConfig+0x106>
 8000afa:	e7e7      	b.n	8000acc <HAL_RCC_ClockConfig+0xec>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000afc:	f7ff fbd4 	bl	80002a8 <HAL_GetTick>
 8000b00:	1bc0      	subs	r0, r0, r7
 8000b02:	4540      	cmp	r0, r8
 8000b04:	d8e2      	bhi.n	8000acc <HAL_RCC_ClockConfig+0xec>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b06:	6863      	ldr	r3, [r4, #4]
 8000b08:	f013 0f0c 	tst.w	r3, #12
 8000b0c:	d1f6      	bne.n	8000afc <HAL_RCC_ClockConfig+0x11c>
 8000b0e:	e776      	b.n	80009fe <HAL_RCC_ClockConfig+0x1e>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b10:	6813      	ldr	r3, [r2, #0]
 8000b12:	f023 0307 	bic.w	r3, r3, #7
 8000b16:	4333      	orrs	r3, r6
 8000b18:	6013      	str	r3, [r2, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b1a:	6813      	ldr	r3, [r2, #0]
 8000b1c:	f003 0307 	and.w	r3, r3, #7
 8000b20:	429e      	cmp	r6, r3
 8000b22:	d19c      	bne.n	8000a5e <HAL_RCC_ClockConfig+0x7e>
 8000b24:	e772      	b.n	8000a0c <HAL_RCC_ClockConfig+0x2c>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8000b26:	6863      	ldr	r3, [r4, #4]
 8000b28:	68e9      	ldr	r1, [r5, #12]
 8000b2a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8000b2e:	430b      	orrs	r3, r1
 8000b30:	6063      	str	r3, [r4, #4]
 8000b32:	e771      	b.n	8000a18 <HAL_RCC_ClockConfig+0x38>
 8000b34:	40022000 	.word	0x40022000
 8000b38:	40021000 	.word	0x40021000
 8000b3c:	08001c20 	.word	0x08001c20
 8000b40:	20000008 	.word	0x20000008

08000b44 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8000b44:	4b04      	ldr	r3, [pc, #16]	; (8000b58 <HAL_RCC_GetPCLK1Freq+0x14>)
 8000b46:	4a05      	ldr	r2, [pc, #20]	; (8000b5c <HAL_RCC_GetPCLK1Freq+0x18>)
 8000b48:	685b      	ldr	r3, [r3, #4]
 8000b4a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8000b4e:	5cd3      	ldrb	r3, [r2, r3]
 8000b50:	4a03      	ldr	r2, [pc, #12]	; (8000b60 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8000b52:	6810      	ldr	r0, [r2, #0]
}    
 8000b54:	40d8      	lsrs	r0, r3
 8000b56:	4770      	bx	lr
 8000b58:	40021000 	.word	0x40021000
 8000b5c:	08001c30 	.word	0x08001c30
 8000b60:	20000008 	.word	0x20000008

08000b64 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8000b64:	4b04      	ldr	r3, [pc, #16]	; (8000b78 <HAL_RCC_GetPCLK2Freq+0x14>)
 8000b66:	4a05      	ldr	r2, [pc, #20]	; (8000b7c <HAL_RCC_GetPCLK2Freq+0x18>)
 8000b68:	685b      	ldr	r3, [r3, #4]
 8000b6a:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8000b6e:	5cd3      	ldrb	r3, [r2, r3]
 8000b70:	4a03      	ldr	r2, [pc, #12]	; (8000b80 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8000b72:	6810      	ldr	r0, [r2, #0]
} 
 8000b74:	40d8      	lsrs	r0, r3
 8000b76:	4770      	bx	lr
 8000b78:	40021000 	.word	0x40021000
 8000b7c:	08001c30 	.word	0x08001c30
 8000b80:	20000008 	.word	0x20000008

08000b84 <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b84:	6a03      	ldr	r3, [r0, #32]
{
 8000b86:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8000b88:	f023 0301 	bic.w	r3, r3, #1
 8000b8c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000b8e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000b90:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8000b92:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000b94:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8000b96:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000b9a:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8000b9c:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8000b9e:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8000ba2:	432b      	orrs	r3, r5

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8000ba4:	4d0e      	ldr	r5, [pc, #56]	; (8000be0 <TIM_OC1_SetConfig+0x5c>)
 8000ba6:	42a8      	cmp	r0, r5
 8000ba8:	d002      	beq.n	8000bb0 <TIM_OC1_SetConfig+0x2c>
 8000baa:	4e0e      	ldr	r6, [pc, #56]	; (8000be4 <TIM_OC1_SetConfig+0x60>)
 8000bac:	42b0      	cmp	r0, r6
 8000bae:	d110      	bne.n	8000bd2 <TIM_OC1_SetConfig+0x4e>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8000bb0:	68ce      	ldr	r6, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8000bb2:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8000bb6:	4333      	orrs	r3, r6
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000bb8:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8000bba:	f023 0304 	bic.w	r3, r3, #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000bbe:	d002      	beq.n	8000bc6 <TIM_OC1_SetConfig+0x42>
 8000bc0:	4d08      	ldr	r5, [pc, #32]	; (8000be4 <TIM_OC1_SetConfig+0x60>)
 8000bc2:	42a8      	cmp	r0, r5
 8000bc4:	d105      	bne.n	8000bd2 <TIM_OC1_SetConfig+0x4e>
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8000bc6:	694d      	ldr	r5, [r1, #20]
 8000bc8:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8000bca:	f424 7440 	bic.w	r4, r4, #768	; 0x300
    tmpcr2 |= OC_Config->OCNIdleState;
 8000bce:	4335      	orrs	r5, r6
 8000bd0:	432c      	orrs	r4, r5
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000bd2:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8000bd4:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8000bd6:	684a      	ldr	r2, [r1, #4]
 8000bd8:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000bda:	6203      	str	r3, [r0, #32]
 8000bdc:	bd70      	pop	{r4, r5, r6, pc}
 8000bde:	bf00      	nop
 8000be0:	40012c00 	.word	0x40012c00
 8000be4:	40013400 	.word	0x40013400

08000be8 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000be8:	6a03      	ldr	r3, [r0, #32]
{
 8000bea:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8000bec:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000bf0:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000bf2:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000bf4:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000bf6:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8000bf8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8000bfa:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8000bfe:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000c00:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8000c02:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8000c06:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8000c0a:	4d11      	ldr	r5, [pc, #68]	; (8000c50 <TIM_OC3_SetConfig+0x68>)
 8000c0c:	42a8      	cmp	r0, r5
 8000c0e:	d003      	beq.n	8000c18 <TIM_OC3_SetConfig+0x30>
 8000c10:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000c14:	42a8      	cmp	r0, r5
 8000c16:	d114      	bne.n	8000c42 <TIM_OC3_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000c18:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8000c1a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8000c1e:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000c22:	4d0b      	ldr	r5, [pc, #44]	; (8000c50 <TIM_OC3_SetConfig+0x68>)
    tmpccer &= ~TIM_CCER_CC3NE;
 8000c24:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000c28:	42a8      	cmp	r0, r5
 8000c2a:	d003      	beq.n	8000c34 <TIM_OC3_SetConfig+0x4c>
 8000c2c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000c30:	42a8      	cmp	r0, r5
 8000c32:	d106      	bne.n	8000c42 <TIM_OC3_SetConfig+0x5a>

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8000c34:	694d      	ldr	r5, [r1, #20]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000c36:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8000c38:	f424 5440 	bic.w	r4, r4, #12288	; 0x3000
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8000c3c:	4335      	orrs	r5, r6
 8000c3e:	ea44 1405 	orr.w	r4, r4, r5, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000c42:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000c44:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8000c46:	684a      	ldr	r2, [r1, #4]
 8000c48:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000c4a:	6203      	str	r3, [r0, #32]
 8000c4c:	bd70      	pop	{r4, r5, r6, pc}
 8000c4e:	bf00      	nop
 8000c50:	40012c00 	.word	0x40012c00

08000c54 <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx = 0U;
  uint32_t tmpccer = 0U;
  uint32_t tmpcr2 = 0U;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000c54:	6a03      	ldr	r3, [r0, #32]
{
 8000c56:	b530      	push	{r4, r5, lr}
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8000c58:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c5c:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8000c5e:	6a03      	ldr	r3, [r0, #32]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8000c60:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8000c62:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000c64:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8000c66:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000c6a:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000c6e:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8000c70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8000c74:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000c78:	4d08      	ldr	r5, [pc, #32]	; (8000c9c <TIM_OC4_SetConfig+0x48>)
 8000c7a:	42a8      	cmp	r0, r5
 8000c7c:	d003      	beq.n	8000c86 <TIM_OC4_SetConfig+0x32>
 8000c7e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000c82:	42a8      	cmp	r0, r5
 8000c84:	d104      	bne.n	8000c90 <TIM_OC4_SetConfig+0x3c>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000c86:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS4;
 8000c88:	f424 4480 	bic.w	r4, r4, #16384	; 0x4000
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 8000c8c:	ea44 1485 	orr.w	r4, r4, r5, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8000c90:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8000c92:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8000c94:	684a      	ldr	r2, [r1, #4]
 8000c96:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8000c98:	6203      	str	r3, [r0, #32]
 8000c9a:	bd30      	pop	{r4, r5, pc}
 8000c9c:	40012c00 	.word	0x40012c00

08000ca0 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000ca0:	4a24      	ldr	r2, [pc, #144]	; (8000d34 <TIM_Base_SetConfig+0x94>)
  tmpcr1 = TIMx->CR1;
 8000ca2:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8000ca4:	4290      	cmp	r0, r2
 8000ca6:	d012      	beq.n	8000cce <TIM_Base_SetConfig+0x2e>
 8000ca8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8000cac:	4290      	cmp	r0, r2
 8000cae:	d00e      	beq.n	8000cce <TIM_Base_SetConfig+0x2e>
 8000cb0:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000cb4:	d00b      	beq.n	8000cce <TIM_Base_SetConfig+0x2e>
 8000cb6:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000cba:	4290      	cmp	r0, r2
 8000cbc:	d007      	beq.n	8000cce <TIM_Base_SetConfig+0x2e>
 8000cbe:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cc2:	4290      	cmp	r0, r2
 8000cc4:	d003      	beq.n	8000cce <TIM_Base_SetConfig+0x2e>
 8000cc6:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cca:	4290      	cmp	r0, r2
 8000ccc:	d11d      	bne.n	8000d0a <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 8000cce:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8000cd0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8000cd4:	4313      	orrs	r3, r2
  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8000cd6:	4a17      	ldr	r2, [pc, #92]	; (8000d34 <TIM_Base_SetConfig+0x94>)
 8000cd8:	4290      	cmp	r0, r2
 8000cda:	d012      	beq.n	8000d02 <TIM_Base_SetConfig+0x62>
 8000cdc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8000ce0:	4290      	cmp	r0, r2
 8000ce2:	d00e      	beq.n	8000d02 <TIM_Base_SetConfig+0x62>
 8000ce4:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8000ce8:	d00b      	beq.n	8000d02 <TIM_Base_SetConfig+0x62>
 8000cea:	f5a2 3298 	sub.w	r2, r2, #77824	; 0x13000
 8000cee:	4290      	cmp	r0, r2
 8000cf0:	d007      	beq.n	8000d02 <TIM_Base_SetConfig+0x62>
 8000cf2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cf6:	4290      	cmp	r0, r2
 8000cf8:	d003      	beq.n	8000d02 <TIM_Base_SetConfig+0x62>
 8000cfa:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8000cfe:	4290      	cmp	r0, r2
 8000d00:	d103      	bne.n	8000d0a <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d02:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 8000d04:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8000d08:	4313      	orrs	r3, r2
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000d0a:	694a      	ldr	r2, [r1, #20]
  tmpcr1 &= ~TIM_CR1_ARPE;
 8000d0c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
  tmpcr1 |= (uint32_t)Structure->AutoReloadPreload;
 8000d10:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 8000d12:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 8000d14:	688b      	ldr	r3, [r1, #8]
 8000d16:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 8000d18:	680b      	ldr	r3, [r1, #0]
 8000d1a:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8000d1c:	4b05      	ldr	r3, [pc, #20]	; (8000d34 <TIM_Base_SetConfig+0x94>)
 8000d1e:	4298      	cmp	r0, r3
 8000d20:	d003      	beq.n	8000d2a <TIM_Base_SetConfig+0x8a>
 8000d22:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8000d26:	4298      	cmp	r0, r3
 8000d28:	d101      	bne.n	8000d2e <TIM_Base_SetConfig+0x8e>
    TIMx->RCR = Structure->RepetitionCounter;
 8000d2a:	690b      	ldr	r3, [r1, #16]
 8000d2c:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	6143      	str	r3, [r0, #20]
 8000d32:	4770      	bx	lr
 8000d34:	40012c00 	.word	0x40012c00

08000d38 <HAL_TIM_PWM_Init>:
{
 8000d38:	b510      	push	{r4, lr}
  if(htim == NULL)
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	b1a0      	cbz	r0, 8000d68 <HAL_TIM_PWM_Init+0x30>
  if(htim->State == HAL_TIM_STATE_RESET)
 8000d3e:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8000d42:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8000d46:	b91b      	cbnz	r3, 8000d50 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 8000d48:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 8000d4c:	f000 fd6c 	bl	8001828 <HAL_TIM_PWM_MspInit>
  htim->State= HAL_TIM_STATE_BUSY;
 8000d50:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d52:	6820      	ldr	r0, [r4, #0]
  htim->State= HAL_TIM_STATE_BUSY;
 8000d54:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8000d58:	1d21      	adds	r1, r4, #4
 8000d5a:	f7ff ffa1 	bl	8000ca0 <TIM_Base_SetConfig>
  htim->State= HAL_TIM_STATE_READY;
 8000d5e:	2301      	movs	r3, #1
  return HAL_OK;
 8000d60:	2000      	movs	r0, #0
  htim->State= HAL_TIM_STATE_READY;
 8000d62:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  return HAL_OK;
 8000d66:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8000d68:	2001      	movs	r0, #1
}
 8000d6a:	bd10      	pop	{r4, pc}

08000d6c <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000d6c:	6a03      	ldr	r3, [r0, #32]
{
 8000d6e:	b570      	push	{r4, r5, r6, lr}
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8000d70:	f023 0310 	bic.w	r3, r3, #16
 8000d74:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 8000d76:	6a03      	ldr	r3, [r0, #32]
  tmpcr2 =  TIMx->CR2;
 8000d78:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 8000d7a:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000d7c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8000d7e:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8000d82:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000d86:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 8000d88:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8000d8c:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8000d90:	4d10      	ldr	r5, [pc, #64]	; (8000dd4 <TIM_OC2_SetConfig+0x68>)
 8000d92:	42a8      	cmp	r0, r5
 8000d94:	d003      	beq.n	8000d9e <TIM_OC2_SetConfig+0x32>
 8000d96:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000d9a:	42a8      	cmp	r0, r5
 8000d9c:	d114      	bne.n	8000dc8 <TIM_OC2_SetConfig+0x5c>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000d9e:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 8000da0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8000da4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000da8:	4d0a      	ldr	r5, [pc, #40]	; (8000dd4 <TIM_OC2_SetConfig+0x68>)
    tmpccer &= ~TIM_CCER_CC2NE;
 8000daa:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8000dae:	42a8      	cmp	r0, r5
 8000db0:	d003      	beq.n	8000dba <TIM_OC2_SetConfig+0x4e>
 8000db2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8000db6:	42a8      	cmp	r0, r5
 8000db8:	d106      	bne.n	8000dc8 <TIM_OC2_SetConfig+0x5c>
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8000dba:	694d      	ldr	r5, [r1, #20]
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8000dbc:	698e      	ldr	r6, [r1, #24]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8000dbe:	f424 6440 	bic.w	r4, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8000dc2:	4335      	orrs	r5, r6
 8000dc4:	ea44 0485 	orr.w	r4, r4, r5, lsl #2
  TIMx->CR2 = tmpcr2;
 8000dc8:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8000dca:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8000dcc:	684a      	ldr	r2, [r1, #4]
 8000dce:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 8000dd0:	6203      	str	r3, [r0, #32]
 8000dd2:	bd70      	pop	{r4, r5, r6, pc}
 8000dd4:	40012c00 	.word	0x40012c00

08000dd8 <HAL_TIM_PWM_ConfigChannel>:
{
 8000dd8:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(htim);
 8000dda:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000dde:	4604      	mov	r4, r0
  __HAL_LOCK(htim);
 8000de0:	2b01      	cmp	r3, #1
 8000de2:	f04f 0002 	mov.w	r0, #2
 8000de6:	d025      	beq.n	8000e34 <HAL_TIM_PWM_ConfigChannel+0x5c>
 8000de8:	2301      	movs	r3, #1
  htim->State = HAL_TIM_STATE_BUSY;
 8000dea:	f884 003d 	strb.w	r0, [r4, #61]	; 0x3d
  __HAL_LOCK(htim);
 8000dee:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
  switch (Channel)
 8000df2:	2a0c      	cmp	r2, #12
 8000df4:	d818      	bhi.n	8000e28 <HAL_TIM_PWM_ConfigChannel+0x50>
 8000df6:	e8df f002 	tbb	[pc, r2]
 8000dfa:	1707      	.short	0x1707
 8000dfc:	171e1717 	.word	0x171e1717
 8000e00:	172f1717 	.word	0x172f1717
 8000e04:	1717      	.short	0x1717
 8000e06:	40          	.byte	0x40
 8000e07:	00          	.byte	0x00
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8000e08:	6820      	ldr	r0, [r4, #0]
 8000e0a:	f7ff febb 	bl	8000b84 <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000e0e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000e10:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8000e12:	699a      	ldr	r2, [r3, #24]
 8000e14:	f042 0208 	orr.w	r2, r2, #8
 8000e18:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8000e1a:	699a      	ldr	r2, [r3, #24]
 8000e1c:	f022 0204 	bic.w	r2, r2, #4
 8000e20:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8000e22:	699a      	ldr	r2, [r3, #24]
 8000e24:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000e26:	619a      	str	r2, [r3, #24]
  htim->State = HAL_TIM_STATE_READY;
 8000e28:	2301      	movs	r3, #1
  __HAL_UNLOCK(htim);
 8000e2a:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000e2c:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 8000e30:	f884 003c 	strb.w	r0, [r4, #60]	; 0x3c
}
 8000e34:	bd38      	pop	{r3, r4, r5, pc}
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8000e36:	6820      	ldr	r0, [r4, #0]
 8000e38:	f7ff ff98 	bl	8000d6c <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000e3c:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000e3e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8000e40:	699a      	ldr	r2, [r3, #24]
 8000e42:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000e46:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8000e48:	699a      	ldr	r2, [r3, #24]
 8000e4a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e4e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8000e50:	699a      	ldr	r2, [r3, #24]
 8000e52:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000e56:	e7e6      	b.n	8000e26 <HAL_TIM_PWM_ConfigChannel+0x4e>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8000e58:	6820      	ldr	r0, [r4, #0]
 8000e5a:	f7ff fec5 	bl	8000be8 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000e5e:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000e60:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8000e62:	69da      	ldr	r2, [r3, #28]
 8000e64:	f042 0208 	orr.w	r2, r2, #8
 8000e68:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8000e6a:	69da      	ldr	r2, [r3, #28]
 8000e6c:	f022 0204 	bic.w	r2, r2, #4
 8000e70:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8000e72:	69da      	ldr	r2, [r3, #28]
 8000e74:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000e76:	61da      	str	r2, [r3, #28]
    break;
 8000e78:	e7d6      	b.n	8000e28 <HAL_TIM_PWM_ConfigChannel+0x50>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8000e7a:	6820      	ldr	r0, [r4, #0]
 8000e7c:	f7ff feea 	bl	8000c54 <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000e80:	6823      	ldr	r3, [r4, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000e82:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8000e84:	69da      	ldr	r2, [r3, #28]
 8000e86:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8000e8a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8000e8c:	69da      	ldr	r2, [r3, #28]
 8000e8e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8000e92:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8000e94:	69da      	ldr	r2, [r3, #28]
 8000e96:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8000e9a:	e7ec      	b.n	8000e76 <HAL_TIM_PWM_ConfigChannel+0x9e>

08000e9c <TIM_CCxChannelCmd>:
  * @param  ChannelState : specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_Disable.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8000e9c:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << Channel;
 8000e9e:	2401      	movs	r4, #1

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8000ea0:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << Channel;
 8000ea2:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8000ea4:	ea23 0304 	bic.w	r3, r3, r4
 8000ea8:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelState << Channel);
 8000eaa:	6a03      	ldr	r3, [r0, #32]
 8000eac:	408a      	lsls	r2, r1
 8000eae:	431a      	orrs	r2, r3
 8000eb0:	6202      	str	r2, [r0, #32]
 8000eb2:	bd10      	pop	{r4, pc}

08000eb4 <HAL_TIM_PWM_Start>:
{
 8000eb4:	b510      	push	{r4, lr}
 8000eb6:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8000eb8:	2201      	movs	r2, #1
 8000eba:	6800      	ldr	r0, [r0, #0]
 8000ebc:	f7ff ffee 	bl	8000e9c <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000ec0:	6823      	ldr	r3, [r4, #0]
 8000ec2:	4a08      	ldr	r2, [pc, #32]	; (8000ee4 <HAL_TIM_PWM_Start+0x30>)
 8000ec4:	4293      	cmp	r3, r2
 8000ec6:	d003      	beq.n	8000ed0 <HAL_TIM_PWM_Start+0x1c>
 8000ec8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8000ecc:	4293      	cmp	r3, r2
 8000ece:	d103      	bne.n	8000ed8 <HAL_TIM_PWM_Start+0x24>
    __HAL_TIM_MOE_ENABLE(htim);
 8000ed0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000ed2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8000ed6:	645a      	str	r2, [r3, #68]	; 0x44
  __HAL_TIM_ENABLE(htim);
 8000ed8:	681a      	ldr	r2, [r3, #0]
}
 8000eda:	2000      	movs	r0, #0
  __HAL_TIM_ENABLE(htim);
 8000edc:	f042 0201 	orr.w	r2, r2, #1
 8000ee0:	601a      	str	r2, [r3, #0]
}
 8000ee2:	bd10      	pop	{r4, pc}
 8000ee4:	40012c00 	.word	0x40012c00

08000ee8 <HAL_TIM_PWM_Stop>:
{
 8000ee8:	b510      	push	{r4, lr}
 8000eea:	4604      	mov	r4, r0
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8000eec:	2200      	movs	r2, #0
 8000eee:	6800      	ldr	r0, [r0, #0]
 8000ef0:	f7ff ffd4 	bl	8000e9c <TIM_CCxChannelCmd>
  if(IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8000ef4:	6823      	ldr	r3, [r4, #0]
 8000ef6:	4a14      	ldr	r2, [pc, #80]	; (8000f48 <HAL_TIM_PWM_Stop+0x60>)
 8000ef8:	4293      	cmp	r3, r2
 8000efa:	d003      	beq.n	8000f04 <HAL_TIM_PWM_Stop+0x1c>
 8000efc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8000f00:	4293      	cmp	r3, r2
 8000f02:	d10d      	bne.n	8000f20 <HAL_TIM_PWM_Stop+0x38>
    __HAL_TIM_MOE_DISABLE(htim);
 8000f04:	f241 1211 	movw	r2, #4369	; 0x1111
 8000f08:	6a19      	ldr	r1, [r3, #32]
 8000f0a:	4211      	tst	r1, r2
 8000f0c:	d108      	bne.n	8000f20 <HAL_TIM_PWM_Stop+0x38>
 8000f0e:	f240 4244 	movw	r2, #1092	; 0x444
 8000f12:	6a19      	ldr	r1, [r3, #32]
 8000f14:	4211      	tst	r1, r2
 8000f16:	bf02      	ittt	eq
 8000f18:	6c5a      	ldreq	r2, [r3, #68]	; 0x44
 8000f1a:	f422 4200 	biceq.w	r2, r2, #32768	; 0x8000
 8000f1e:	645a      	streq	r2, [r3, #68]	; 0x44
  __HAL_TIM_DISABLE(htim);
 8000f20:	f241 1211 	movw	r2, #4369	; 0x1111
 8000f24:	6a19      	ldr	r1, [r3, #32]
 8000f26:	4211      	tst	r1, r2
 8000f28:	d108      	bne.n	8000f3c <HAL_TIM_PWM_Stop+0x54>
 8000f2a:	f240 4244 	movw	r2, #1092	; 0x444
 8000f2e:	6a19      	ldr	r1, [r3, #32]
 8000f30:	4211      	tst	r1, r2
 8000f32:	d103      	bne.n	8000f3c <HAL_TIM_PWM_Stop+0x54>
 8000f34:	681a      	ldr	r2, [r3, #0]
 8000f36:	f022 0201 	bic.w	r2, r2, #1
 8000f3a:	601a      	str	r2, [r3, #0]
  htim->State = HAL_TIM_STATE_READY;
 8000f3c:	2301      	movs	r3, #1
}
 8000f3e:	2000      	movs	r0, #0
  htim->State = HAL_TIM_STATE_READY;
 8000f40:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8000f44:	bd10      	pop	{r4, pc}
 8000f46:	bf00      	nop
 8000f48:	40012c00 	.word	0x40012c00

08000f4c <HAL_TIMEx_ConfigBreakDeadTime>:
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8000f4c:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 8000f50:	2b01      	cmp	r3, #1
 8000f52:	d01f      	beq.n	8000f94 <HAL_TIMEx_ConfigBreakDeadTime+0x48>
  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8000f54:	68cb      	ldr	r3, [r1, #12]
 8000f56:	688a      	ldr	r2, [r1, #8]
 8000f58:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8000f5c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8000f5e:	684a      	ldr	r2, [r1, #4]
 8000f60:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000f64:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8000f66:	680a      	ldr	r2, [r1, #0]
 8000f68:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8000f6c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8000f6e:	690a      	ldr	r2, [r1, #16]
 8000f70:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000f74:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8000f76:	694a      	ldr	r2, [r1, #20]
 8000f78:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000f7c:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8000f7e:	698a      	ldr	r2, [r1, #24]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, sBreakDeadTimeConfig->AutomaticOutput);
 8000f80:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000f84:	4313      	orrs	r3, r2

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8000f86:	6802      	ldr	r2, [r0, #0]
 8000f88:	6453      	str	r3, [r2, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c

  return HAL_OK;
 8000f90:	4618      	mov	r0, r3
 8000f92:	4770      	bx	lr
  __HAL_LOCK(htim);
 8000f94:	2002      	movs	r0, #2
}
 8000f96:	4770      	bx	lr

08000f98 <HAL_TIMEx_MasterConfigSynchronization>:
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8000f98:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
{
 8000f9c:	b510      	push	{r4, lr}
  __HAL_LOCK(htim);
 8000f9e:	2b01      	cmp	r3, #1
 8000fa0:	f04f 0302 	mov.w	r3, #2
 8000fa4:	d018      	beq.n	8000fd8 <HAL_TIMEx_MasterConfigSynchronization+0x40>

  htim->State = HAL_TIM_STATE_BUSY;
 8000fa6:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000faa:	6803      	ldr	r3, [r0, #0]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000fac:	680c      	ldr	r4, [r1, #0]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000fae:	685a      	ldr	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000fb0:	6849      	ldr	r1, [r1, #4]
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8000fb2:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8000fb6:	605a      	str	r2, [r3, #4]
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8000fb8:	685a      	ldr	r2, [r3, #4]
 8000fba:	4322      	orrs	r2, r4
 8000fbc:	605a      	str	r2, [r3, #4]
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8000fbe:	689a      	ldr	r2, [r3, #8]
 8000fc0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8000fc4:	609a      	str	r2, [r3, #8]
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8000fc6:	689a      	ldr	r2, [r3, #8]
 8000fc8:	430a      	orrs	r2, r1
 8000fca:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8000fcc:	2301      	movs	r3, #1
 8000fce:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 8000fd8:	4618      	mov	r0, r3

  return HAL_OK;
}
 8000fda:	bd10      	pop	{r4, pc}

08000fdc <UART_EndRxTransfer>:
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8000fdc:	6803      	ldr	r3, [r0, #0]
 8000fde:	68da      	ldr	r2, [r3, #12]
 8000fe0:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8000fe4:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000fe6:	695a      	ldr	r2, [r3, #20]
 8000fe8:	f022 0201 	bic.w	r2, r2, #1
 8000fec:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8000fee:	2320      	movs	r3, #32
 8000ff0:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
 8000ff4:	4770      	bx	lr
	...

08000ff8 <UART_SetConfig>:
  * @param  huart: pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000ff8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*------- UART-associated USART registers setting : CR2 Configuration ------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according 
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000ffc:	6805      	ldr	r5, [r0, #0]
 8000ffe:	68c2      	ldr	r2, [r0, #12]
 8001000:	692b      	ldr	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1, 
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8), 
             tmpreg);
#else
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001002:	6901      	ldr	r1, [r0, #16]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001004:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8001008:	4313      	orrs	r3, r2
 800100a:	612b      	str	r3, [r5, #16]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800100c:	6883      	ldr	r3, [r0, #8]
  MODIFY_REG(huart->Instance->CR1, 
 800100e:	68ea      	ldr	r2, [r5, #12]
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8001010:	430b      	orrs	r3, r1
 8001012:	6941      	ldr	r1, [r0, #20]
  MODIFY_REG(huart->Instance->CR1, 
 8001014:	f422 52b0 	bic.w	r2, r2, #5632	; 0x1600
 8001018:	f022 020c 	bic.w	r2, r2, #12
  tmpreg |= (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800101c:	430b      	orrs	r3, r1
  MODIFY_REG(huart->Instance->CR1, 
 800101e:	4313      	orrs	r3, r2
 8001020:	60eb      	str	r3, [r5, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*------- UART-associated USART registers setting : CR3 Configuration ------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001022:	696b      	ldr	r3, [r5, #20]
 8001024:	6982      	ldr	r2, [r0, #24]
 8001026:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800102a:	4313      	orrs	r3, r2
 800102c:	616b      	str	r3, [r5, #20]
      huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
    }
  }
#else
  /*-------------------------- USART BRR Configuration ---------------------*/
  if(huart->Instance == USART1)
 800102e:	4b40      	ldr	r3, [pc, #256]	; (8001130 <UART_SetConfig+0x138>)
{
 8001030:	4681      	mov	r9, r0
  if(huart->Instance == USART1)
 8001032:	429d      	cmp	r5, r3
 8001034:	f04f 0419 	mov.w	r4, #25
 8001038:	d146      	bne.n	80010c8 <UART_SetConfig+0xd0>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate);
 800103a:	f7ff fd93 	bl	8000b64 <HAL_RCC_GetPCLK2Freq>
 800103e:	fb04 f300 	mul.w	r3, r4, r0
 8001042:	f8d9 6004 	ldr.w	r6, [r9, #4]
 8001046:	f04f 0864 	mov.w	r8, #100	; 0x64
 800104a:	00b6      	lsls	r6, r6, #2
 800104c:	fbb3 f3f6 	udiv	r3, r3, r6
 8001050:	fbb3 f3f8 	udiv	r3, r3, r8
 8001054:	011e      	lsls	r6, r3, #4
 8001056:	f7ff fd85 	bl	8000b64 <HAL_RCC_GetPCLK2Freq>
 800105a:	4360      	muls	r0, r4
 800105c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001060:	009b      	lsls	r3, r3, #2
 8001062:	fbb0 f7f3 	udiv	r7, r0, r3
 8001066:	f7ff fd7d 	bl	8000b64 <HAL_RCC_GetPCLK2Freq>
 800106a:	4360      	muls	r0, r4
 800106c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8001070:	009b      	lsls	r3, r3, #2
 8001072:	fbb0 f3f3 	udiv	r3, r0, r3
 8001076:	fbb3 f3f8 	udiv	r3, r3, r8
 800107a:	fb08 7313 	mls	r3, r8, r3, r7
 800107e:	011b      	lsls	r3, r3, #4
 8001080:	3332      	adds	r3, #50	; 0x32
 8001082:	fbb3 f3f8 	udiv	r3, r3, r8
 8001086:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 800108a:	f7ff fd6b 	bl	8000b64 <HAL_RCC_GetPCLK2Freq>
 800108e:	4360      	muls	r0, r4
 8001090:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001094:	0092      	lsls	r2, r2, #2
 8001096:	fbb0 faf2 	udiv	sl, r0, r2
 800109a:	f7ff fd63 	bl	8000b64 <HAL_RCC_GetPCLK2Freq>
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate);
 800109e:	4360      	muls	r0, r4
 80010a0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80010a4:	009b      	lsls	r3, r3, #2
 80010a6:	fbb0 f3f3 	udiv	r3, r0, r3
 80010aa:	fbb3 f3f8 	udiv	r3, r3, r8
 80010ae:	fb08 a313 	mls	r3, r8, r3, sl
 80010b2:	011b      	lsls	r3, r3, #4
 80010b4:	3332      	adds	r3, #50	; 0x32
 80010b6:	fbb3 f3f8 	udiv	r3, r3, r8
 80010ba:	f003 030f 	and.w	r3, r3, #15
 80010be:	433b      	orrs	r3, r7
 80010c0:	4433      	add	r3, r6
 80010c2:	60ab      	str	r3, [r5, #8]
 80010c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010c8:	f7ff fd3c 	bl	8000b44 <HAL_RCC_GetPCLK1Freq>
 80010cc:	fb04 f300 	mul.w	r3, r4, r0
 80010d0:	f8d9 6004 	ldr.w	r6, [r9, #4]
 80010d4:	f04f 0864 	mov.w	r8, #100	; 0x64
 80010d8:	00b6      	lsls	r6, r6, #2
 80010da:	fbb3 f3f6 	udiv	r3, r3, r6
 80010de:	fbb3 f3f8 	udiv	r3, r3, r8
 80010e2:	011e      	lsls	r6, r3, #4
 80010e4:	f7ff fd2e 	bl	8000b44 <HAL_RCC_GetPCLK1Freq>
 80010e8:	4360      	muls	r0, r4
 80010ea:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80010ee:	009b      	lsls	r3, r3, #2
 80010f0:	fbb0 f7f3 	udiv	r7, r0, r3
 80010f4:	f7ff fd26 	bl	8000b44 <HAL_RCC_GetPCLK1Freq>
 80010f8:	4360      	muls	r0, r4
 80010fa:	f8d9 3004 	ldr.w	r3, [r9, #4]
 80010fe:	009b      	lsls	r3, r3, #2
 8001100:	fbb0 f3f3 	udiv	r3, r0, r3
 8001104:	fbb3 f3f8 	udiv	r3, r3, r8
 8001108:	fb08 7313 	mls	r3, r8, r3, r7
 800110c:	011b      	lsls	r3, r3, #4
 800110e:	3332      	adds	r3, #50	; 0x32
 8001110:	fbb3 f3f8 	udiv	r3, r3, r8
 8001114:	f003 07f0 	and.w	r7, r3, #240	; 0xf0
 8001118:	f7ff fd14 	bl	8000b44 <HAL_RCC_GetPCLK1Freq>
 800111c:	4360      	muls	r0, r4
 800111e:	f8d9 2004 	ldr.w	r2, [r9, #4]
 8001122:	0092      	lsls	r2, r2, #2
 8001124:	fbb0 faf2 	udiv	sl, r0, r2
 8001128:	f7ff fd0c 	bl	8000b44 <HAL_RCC_GetPCLK1Freq>
 800112c:	e7b7      	b.n	800109e <UART_SetConfig+0xa6>
 800112e:	bf00      	nop
 8001130:	40013800 	.word	0x40013800

08001134 <UART_WaitOnFlagUntilTimeout.constprop.3>:
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
 8001134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001136:	4604      	mov	r4, r0
 8001138:	460e      	mov	r6, r1
 800113a:	4617      	mov	r7, r2
 800113c:	461d      	mov	r5, r3
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status) 
 800113e:	6821      	ldr	r1, [r4, #0]
 8001140:	680b      	ldr	r3, [r1, #0]
 8001142:	ea36 0303 	bics.w	r3, r6, r3
 8001146:	d101      	bne.n	800114c <UART_WaitOnFlagUntilTimeout.constprop.3+0x18>
  return HAL_OK;
 8001148:	2000      	movs	r0, #0
}
 800114a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    if(Timeout != HAL_MAX_DELAY)
 800114c:	1c6b      	adds	r3, r5, #1
 800114e:	d0f7      	beq.n	8001140 <UART_WaitOnFlagUntilTimeout.constprop.3+0xc>
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001150:	b995      	cbnz	r5, 8001178 <UART_WaitOnFlagUntilTimeout.constprop.3+0x44>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001152:	6823      	ldr	r3, [r4, #0]
        __HAL_UNLOCK(huart);
 8001154:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001156:	68da      	ldr	r2, [r3, #12]
 8001158:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800115c:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800115e:	695a      	ldr	r2, [r3, #20]
 8001160:	f022 0201 	bic.w	r2, r2, #1
 8001164:	615a      	str	r2, [r3, #20]
        huart->gState  = HAL_UART_STATE_READY;
 8001166:	2320      	movs	r3, #32
 8001168:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800116c:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
        __HAL_UNLOCK(huart);
 8001170:	2300      	movs	r3, #0
 8001172:	f884 3038 	strb.w	r3, [r4, #56]	; 0x38
 8001176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U)||((HAL_GetTick() - Tickstart ) > Timeout))
 8001178:	f7ff f896 	bl	80002a8 <HAL_GetTick>
 800117c:	1bc0      	subs	r0, r0, r7
 800117e:	4285      	cmp	r5, r0
 8001180:	d2dd      	bcs.n	800113e <UART_WaitOnFlagUntilTimeout.constprop.3+0xa>
 8001182:	e7e6      	b.n	8001152 <UART_WaitOnFlagUntilTimeout.constprop.3+0x1e>

08001184 <HAL_UART_Init>:
{
 8001184:	b510      	push	{r4, lr}
  if(huart == NULL)
 8001186:	4604      	mov	r4, r0
 8001188:	b340      	cbz	r0, 80011dc <HAL_UART_Init+0x58>
  if(huart->gState == HAL_UART_STATE_RESET)
 800118a:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
 800118e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8001192:	b91b      	cbnz	r3, 800119c <HAL_UART_Init+0x18>
    huart->Lock = HAL_UNLOCKED;
 8001194:	f880 2038 	strb.w	r2, [r0, #56]	; 0x38
    HAL_UART_MspInit(huart);
 8001198:	f000 fc88 	bl	8001aac <HAL_UART_MspInit>
  huart->gState = HAL_UART_STATE_BUSY;
 800119c:	2324      	movs	r3, #36	; 0x24
  __HAL_UART_DISABLE(huart);
 800119e:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 80011a0:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  __HAL_UART_DISABLE(huart);
 80011a4:	68d3      	ldr	r3, [r2, #12]
  UART_SetConfig(huart);
 80011a6:	4620      	mov	r0, r4
  __HAL_UART_DISABLE(huart);
 80011a8:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80011ac:	60d3      	str	r3, [r2, #12]
  UART_SetConfig(huart);
 80011ae:	f7ff ff23 	bl	8000ff8 <UART_SetConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80011b2:	6823      	ldr	r3, [r4, #0]
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80011b4:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80011b6:	691a      	ldr	r2, [r3, #16]
 80011b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80011bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80011be:	695a      	ldr	r2, [r3, #20]
 80011c0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80011c4:	615a      	str	r2, [r3, #20]
  __HAL_UART_ENABLE(huart);
 80011c6:	68da      	ldr	r2, [r3, #12]
 80011c8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80011cc:	60da      	str	r2, [r3, #12]
  huart->gState= HAL_UART_STATE_READY;
 80011ce:	2320      	movs	r3, #32
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80011d0:	63e0      	str	r0, [r4, #60]	; 0x3c
  huart->gState= HAL_UART_STATE_READY;
 80011d2:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  huart->RxState= HAL_UART_STATE_READY;
 80011d6:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
  return HAL_OK;
 80011da:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80011dc:	2001      	movs	r0, #1
}
 80011de:	bd10      	pop	{r4, pc}

080011e0 <HAL_UART_Transmit>:
{
 80011e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80011e4:	461f      	mov	r7, r3
  if(huart->gState == HAL_UART_STATE_READY)
 80011e6:	f890 3039 	ldrb.w	r3, [r0, #57]	; 0x39
{
 80011ea:	4604      	mov	r4, r0
  if(huart->gState == HAL_UART_STATE_READY)
 80011ec:	2b20      	cmp	r3, #32
{
 80011ee:	460d      	mov	r5, r1
 80011f0:	4690      	mov	r8, r2
  if(huart->gState == HAL_UART_STATE_READY)
 80011f2:	d14e      	bne.n	8001292 <HAL_UART_Transmit+0xb2>
    if((pData == NULL) || (Size == 0U))
 80011f4:	2900      	cmp	r1, #0
 80011f6:	d049      	beq.n	800128c <HAL_UART_Transmit+0xac>
 80011f8:	2a00      	cmp	r2, #0
 80011fa:	d047      	beq.n	800128c <HAL_UART_Transmit+0xac>
    __HAL_LOCK(huart);
 80011fc:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 8001200:	2b01      	cmp	r3, #1
 8001202:	d046      	beq.n	8001292 <HAL_UART_Transmit+0xb2>
 8001204:	2301      	movs	r3, #1
 8001206:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800120a:	2300      	movs	r3, #0
 800120c:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800120e:	2321      	movs	r3, #33	; 0x21
 8001210:	f880 3039 	strb.w	r3, [r0, #57]	; 0x39
    tickstart = HAL_GetTick();
 8001214:	f7ff f848 	bl	80002a8 <HAL_GetTick>
 8001218:	4606      	mov	r6, r0
    huart->TxXferSize = Size;
 800121a:	f8a4 8024 	strh.w	r8, [r4, #36]	; 0x24
    huart->TxXferCount = Size;
 800121e:	f8a4 8026 	strh.w	r8, [r4, #38]	; 0x26
    while(huart->TxXferCount > 0U)
 8001222:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 8001224:	b29b      	uxth	r3, r3
 8001226:	b96b      	cbnz	r3, 8001244 <HAL_UART_Transmit+0x64>
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001228:	463b      	mov	r3, r7
 800122a:	4632      	mov	r2, r6
 800122c:	2140      	movs	r1, #64	; 0x40
 800122e:	4620      	mov	r0, r4
 8001230:	f7ff ff80 	bl	8001134 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001234:	b9a8      	cbnz	r0, 8001262 <HAL_UART_Transmit+0x82>
    huart->gState = HAL_UART_STATE_READY;
 8001236:	2320      	movs	r3, #32
    __HAL_UNLOCK(huart);
 8001238:	f884 0038 	strb.w	r0, [r4, #56]	; 0x38
    huart->gState = HAL_UART_STATE_READY;
 800123c:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
    return HAL_OK;
 8001240:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      huart->TxXferCount--;
 8001244:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001246:	4632      	mov	r2, r6
      huart->TxXferCount--;
 8001248:	3b01      	subs	r3, #1
 800124a:	b29b      	uxth	r3, r3
 800124c:	84e3      	strh	r3, [r4, #38]	; 0x26
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800124e:	68a3      	ldr	r3, [r4, #8]
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001250:	2180      	movs	r1, #128	; 0x80
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001252:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001256:	4620      	mov	r0, r4
 8001258:	463b      	mov	r3, r7
      if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 800125a:	d10e      	bne.n	800127a <HAL_UART_Transmit+0x9a>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800125c:	f7ff ff6a 	bl	8001134 <UART_WaitOnFlagUntilTimeout.constprop.3>
 8001260:	b110      	cbz	r0, 8001268 <HAL_UART_Transmit+0x88>
          return HAL_TIMEOUT;
 8001262:	2003      	movs	r0, #3
 8001264:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001268:	882b      	ldrh	r3, [r5, #0]
 800126a:	6822      	ldr	r2, [r4, #0]
 800126c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001270:	6053      	str	r3, [r2, #4]
        if(huart->Init.Parity == UART_PARITY_NONE)
 8001272:	6923      	ldr	r3, [r4, #16]
 8001274:	b943      	cbnz	r3, 8001288 <HAL_UART_Transmit+0xa8>
          pData +=2U;
 8001276:	3502      	adds	r5, #2
 8001278:	e7d3      	b.n	8001222 <HAL_UART_Transmit+0x42>
        if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800127a:	f7ff ff5b 	bl	8001134 <UART_WaitOnFlagUntilTimeout.constprop.3>
 800127e:	2800      	cmp	r0, #0
 8001280:	d1ef      	bne.n	8001262 <HAL_UART_Transmit+0x82>
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001282:	6823      	ldr	r3, [r4, #0]
 8001284:	782a      	ldrb	r2, [r5, #0]
 8001286:	605a      	str	r2, [r3, #4]
 8001288:	3501      	adds	r5, #1
 800128a:	e7ca      	b.n	8001222 <HAL_UART_Transmit+0x42>
      return  HAL_ERROR;
 800128c:	2001      	movs	r0, #1
 800128e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    return HAL_BUSY;
 8001292:	2002      	movs	r0, #2
}
 8001294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

08001298 <HAL_UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_READY)
 8001298:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800129c:	2b20      	cmp	r3, #32
 800129e:	d120      	bne.n	80012e2 <HAL_UART_Receive_IT+0x4a>
    if((pData == NULL) || (Size == 0U))
 80012a0:	b1e9      	cbz	r1, 80012de <HAL_UART_Receive_IT+0x46>
 80012a2:	b1e2      	cbz	r2, 80012de <HAL_UART_Receive_IT+0x46>
    __HAL_LOCK(huart);
 80012a4:	f890 3038 	ldrb.w	r3, [r0, #56]	; 0x38
 80012a8:	2b01      	cmp	r3, #1
 80012aa:	d01a      	beq.n	80012e2 <HAL_UART_Receive_IT+0x4a>
    huart->RxXferCount = Size;
 80012ac:	85c2      	strh	r2, [r0, #46]	; 0x2e
    huart->RxXferSize = Size;
 80012ae:	8582      	strh	r2, [r0, #44]	; 0x2c
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012b0:	2300      	movs	r3, #0
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80012b2:	2222      	movs	r2, #34	; 0x22
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80012b4:	63c3      	str	r3, [r0, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 80012b6:	f880 203a 	strb.w	r2, [r0, #58]	; 0x3a
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80012ba:	6802      	ldr	r2, [r0, #0]
    huart->pRxBuffPtr = pData;
 80012bc:	6281      	str	r1, [r0, #40]	; 0x28
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80012be:	68d1      	ldr	r1, [r2, #12]
    __HAL_UNLOCK(huart);
 80012c0:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80012c4:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 80012c8:	60d1      	str	r1, [r2, #12]
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80012ca:	6951      	ldr	r1, [r2, #20]
    return HAL_OK;
 80012cc:	4618      	mov	r0, r3
    __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80012ce:	f041 0101 	orr.w	r1, r1, #1
 80012d2:	6151      	str	r1, [r2, #20]
    __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80012d4:	68d1      	ldr	r1, [r2, #12]
 80012d6:	f041 0120 	orr.w	r1, r1, #32
 80012da:	60d1      	str	r1, [r2, #12]
    return HAL_OK;
 80012dc:	4770      	bx	lr
      return HAL_ERROR;
 80012de:	2001      	movs	r0, #1
 80012e0:	4770      	bx	lr
    return HAL_BUSY;
 80012e2:	2002      	movs	r0, #2
}
 80012e4:	4770      	bx	lr

080012e6 <HAL_UART_TxCpltCallback>:
 80012e6:	4770      	bx	lr

080012e8 <UART_Receive_IT>:
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80012e8:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
{
 80012ec:	b510      	push	{r4, lr}
  if(huart->RxState == HAL_UART_STATE_BUSY_RX) 
 80012ee:	2b22      	cmp	r3, #34	; 0x22
 80012f0:	d136      	bne.n	8001360 <UART_Receive_IT+0x78>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 80012f2:	6883      	ldr	r3, [r0, #8]
 80012f4:	6901      	ldr	r1, [r0, #16]
 80012f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80012fa:	6802      	ldr	r2, [r0, #0]
 80012fc:	6a83      	ldr	r3, [r0, #40]	; 0x28
 80012fe:	d123      	bne.n	8001348 <UART_Receive_IT+0x60>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001300:	6852      	ldr	r2, [r2, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001302:	b9e9      	cbnz	r1, 8001340 <UART_Receive_IT+0x58>
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001304:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001308:	f823 2b02 	strh.w	r2, [r3], #2
        huart->pRxBuffPtr += 1U;
 800130c:	6283      	str	r3, [r0, #40]	; 0x28
    if(--huart->RxXferCount == 0U)
 800130e:	8dc4      	ldrh	r4, [r0, #46]	; 0x2e
 8001310:	3c01      	subs	r4, #1
 8001312:	b2a4      	uxth	r4, r4
 8001314:	85c4      	strh	r4, [r0, #46]	; 0x2e
 8001316:	b98c      	cbnz	r4, 800133c <UART_Receive_IT+0x54>
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8001318:	6803      	ldr	r3, [r0, #0]
 800131a:	68da      	ldr	r2, [r3, #12]
 800131c:	f022 0220 	bic.w	r2, r2, #32
 8001320:	60da      	str	r2, [r3, #12]
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8001322:	68da      	ldr	r2, [r3, #12]
 8001324:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8001328:	60da      	str	r2, [r3, #12]
        __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800132a:	695a      	ldr	r2, [r3, #20]
 800132c:	f022 0201 	bic.w	r2, r2, #1
 8001330:	615a      	str	r2, [r3, #20]
      huart->RxState = HAL_UART_STATE_READY;
 8001332:	2320      	movs	r3, #32
 8001334:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
      HAL_UART_RxCpltCallback(huart);
 8001338:	f000 fa1e 	bl	8001778 <HAL_UART_RxCpltCallback>
    if(--huart->RxXferCount == 0U)
 800133c:	2000      	movs	r0, #0
}
 800133e:	bd10      	pop	{r4, pc}
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001340:	b2d2      	uxtb	r2, r2
 8001342:	f823 2b01 	strh.w	r2, [r3], #1
 8001346:	e7e1      	b.n	800130c <UART_Receive_IT+0x24>
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001348:	b921      	cbnz	r1, 8001354 <UART_Receive_IT+0x6c>
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800134a:	1c59      	adds	r1, r3, #1
 800134c:	6852      	ldr	r2, [r2, #4]
 800134e:	6281      	str	r1, [r0, #40]	; 0x28
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001350:	701a      	strb	r2, [r3, #0]
 8001352:	e7dc      	b.n	800130e <UART_Receive_IT+0x26>
 8001354:	6852      	ldr	r2, [r2, #4]
 8001356:	1c59      	adds	r1, r3, #1
 8001358:	6281      	str	r1, [r0, #40]	; 0x28
 800135a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800135e:	e7f7      	b.n	8001350 <UART_Receive_IT+0x68>
    return HAL_BUSY;
 8001360:	2002      	movs	r0, #2
 8001362:	bd10      	pop	{r4, pc}

08001364 <HAL_UART_ErrorCallback>:
 8001364:	4770      	bx	lr
	...

08001368 <HAL_UART_IRQHandler>:
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001368:	6803      	ldr	r3, [r0, #0]
{
 800136a:	b570      	push	{r4, r5, r6, lr}
   uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800136c:	681a      	ldr	r2, [r3, #0]
{
 800136e:	4604      	mov	r4, r0
  if(errorflags == RESET)
 8001370:	0716      	lsls	r6, r2, #28
   uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001372:	68d9      	ldr	r1, [r3, #12]
   uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001374:	695d      	ldr	r5, [r3, #20]
  if(errorflags == RESET)
 8001376:	d107      	bne.n	8001388 <HAL_UART_IRQHandler+0x20>
    if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001378:	0696      	lsls	r6, r2, #26
 800137a:	d55a      	bpl.n	8001432 <HAL_UART_IRQHandler+0xca>
 800137c:	068d      	lsls	r5, r1, #26
 800137e:	d558      	bpl.n	8001432 <HAL_UART_IRQHandler+0xca>
}
 8001380:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
      UART_Receive_IT(huart);
 8001384:	f7ff bfb0 	b.w	80012e8 <UART_Receive_IT>
  if((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001388:	f015 0501 	ands.w	r5, r5, #1
 800138c:	d102      	bne.n	8001394 <HAL_UART_IRQHandler+0x2c>
 800138e:	f411 7f90 	tst.w	r1, #288	; 0x120
 8001392:	d04e      	beq.n	8001432 <HAL_UART_IRQHandler+0xca>
    if(((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001394:	07d3      	lsls	r3, r2, #31
 8001396:	d505      	bpl.n	80013a4 <HAL_UART_IRQHandler+0x3c>
 8001398:	05ce      	lsls	r6, r1, #23
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800139a:	bf42      	ittt	mi
 800139c:	6be3      	ldrmi	r3, [r4, #60]	; 0x3c
 800139e:	f043 0301 	orrmi.w	r3, r3, #1
 80013a2:	63e3      	strmi	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80013a4:	0750      	lsls	r0, r2, #29
 80013a6:	d504      	bpl.n	80013b2 <HAL_UART_IRQHandler+0x4a>
 80013a8:	b11d      	cbz	r5, 80013b2 <HAL_UART_IRQHandler+0x4a>
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80013aa:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013ac:	f043 0302 	orr.w	r3, r3, #2
 80013b0:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80013b2:	0793      	lsls	r3, r2, #30
 80013b4:	d504      	bpl.n	80013c0 <HAL_UART_IRQHandler+0x58>
 80013b6:	b11d      	cbz	r5, 80013c0 <HAL_UART_IRQHandler+0x58>
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80013b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013ba:	f043 0304 	orr.w	r3, r3, #4
 80013be:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(((isrflags & USART_SR_ORE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80013c0:	0716      	lsls	r6, r2, #28
 80013c2:	d504      	bpl.n	80013ce <HAL_UART_IRQHandler+0x66>
 80013c4:	b11d      	cbz	r5, 80013ce <HAL_UART_IRQHandler+0x66>
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80013c6:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013c8:	f043 0308 	orr.w	r3, r3, #8
 80013cc:	63e3      	str	r3, [r4, #60]	; 0x3c
    if(huart->ErrorCode != HAL_UART_ERROR_NONE)
 80013ce:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d066      	beq.n	80014a2 <HAL_UART_IRQHandler+0x13a>
      if(((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80013d4:	0695      	lsls	r5, r2, #26
 80013d6:	d504      	bpl.n	80013e2 <HAL_UART_IRQHandler+0x7a>
 80013d8:	0688      	lsls	r0, r1, #26
 80013da:	d502      	bpl.n	80013e2 <HAL_UART_IRQHandler+0x7a>
        UART_Receive_IT(huart);
 80013dc:	4620      	mov	r0, r4
 80013de:	f7ff ff83 	bl	80012e8 <UART_Receive_IT>
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80013e2:	6823      	ldr	r3, [r4, #0]
        UART_EndRxTransfer(huart);
 80013e4:	4620      	mov	r0, r4
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80013e6:	695d      	ldr	r5, [r3, #20]
      if(((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80013e8:	6be2      	ldr	r2, [r4, #60]	; 0x3c
 80013ea:	0711      	lsls	r1, r2, #28
 80013ec:	d402      	bmi.n	80013f4 <HAL_UART_IRQHandler+0x8c>
 80013ee:	f015 0540 	ands.w	r5, r5, #64	; 0x40
 80013f2:	d01a      	beq.n	800142a <HAL_UART_IRQHandler+0xc2>
        UART_EndRxTransfer(huart);
 80013f4:	f7ff fdf2 	bl	8000fdc <UART_EndRxTransfer>
        if(HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80013f8:	6823      	ldr	r3, [r4, #0]
 80013fa:	695a      	ldr	r2, [r3, #20]
 80013fc:	0652      	lsls	r2, r2, #25
 80013fe:	d510      	bpl.n	8001422 <HAL_UART_IRQHandler+0xba>
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001400:	695a      	ldr	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 8001402:	6b60      	ldr	r0, [r4, #52]	; 0x34
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001404:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001408:	615a      	str	r2, [r3, #20]
          if(huart->hdmarx != NULL)
 800140a:	b150      	cbz	r0, 8001422 <HAL_UART_IRQHandler+0xba>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800140c:	4b25      	ldr	r3, [pc, #148]	; (80014a4 <HAL_UART_IRQHandler+0x13c>)
 800140e:	6343      	str	r3, [r0, #52]	; 0x34
            if(HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001410:	f7fe ffb8 	bl	8000384 <HAL_DMA_Abort_IT>
 8001414:	2800      	cmp	r0, #0
 8001416:	d044      	beq.n	80014a2 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001418:	6b60      	ldr	r0, [r4, #52]	; 0x34
}
 800141a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800141e:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8001420:	4718      	bx	r3
            HAL_UART_ErrorCallback(huart);
 8001422:	4620      	mov	r0, r4
 8001424:	f7ff ff9e 	bl	8001364 <HAL_UART_ErrorCallback>
 8001428:	bd70      	pop	{r4, r5, r6, pc}
        HAL_UART_ErrorCallback(huart);
 800142a:	f7ff ff9b 	bl	8001364 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800142e:	63e5      	str	r5, [r4, #60]	; 0x3c
 8001430:	bd70      	pop	{r4, r5, r6, pc}
  if(((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8001432:	0616      	lsls	r6, r2, #24
 8001434:	d527      	bpl.n	8001486 <HAL_UART_IRQHandler+0x11e>
 8001436:	060d      	lsls	r5, r1, #24
 8001438:	d525      	bpl.n	8001486 <HAL_UART_IRQHandler+0x11e>
  if(huart->gState == HAL_UART_STATE_BUSY_TX)
 800143a:	f894 2039 	ldrb.w	r2, [r4, #57]	; 0x39
 800143e:	2a21      	cmp	r2, #33	; 0x21
 8001440:	d12f      	bne.n	80014a2 <HAL_UART_IRQHandler+0x13a>
    if(huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001442:	68a2      	ldr	r2, [r4, #8]
 8001444:	f5b2 5f80 	cmp.w	r2, #4096	; 0x1000
 8001448:	6a22      	ldr	r2, [r4, #32]
 800144a:	d117      	bne.n	800147c <HAL_UART_IRQHandler+0x114>
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800144c:	8811      	ldrh	r1, [r2, #0]
 800144e:	f3c1 0108 	ubfx	r1, r1, #0, #9
 8001452:	6059      	str	r1, [r3, #4]
      if(huart->Init.Parity == UART_PARITY_NONE)
 8001454:	6921      	ldr	r1, [r4, #16]
 8001456:	b979      	cbnz	r1, 8001478 <HAL_UART_IRQHandler+0x110>
        huart->pTxBuffPtr += 2U;
 8001458:	3202      	adds	r2, #2
        huart->pTxBuffPtr += 1U;
 800145a:	6222      	str	r2, [r4, #32]
    if(--huart->TxXferCount == 0U)
 800145c:	8ce2      	ldrh	r2, [r4, #38]	; 0x26
 800145e:	3a01      	subs	r2, #1
 8001460:	b292      	uxth	r2, r2
 8001462:	84e2      	strh	r2, [r4, #38]	; 0x26
 8001464:	b9ea      	cbnz	r2, 80014a2 <HAL_UART_IRQHandler+0x13a>
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8001466:	68da      	ldr	r2, [r3, #12]
 8001468:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800146c:	60da      	str	r2, [r3, #12]
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800146e:	68da      	ldr	r2, [r3, #12]
 8001470:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001474:	60da      	str	r2, [r3, #12]
 8001476:	bd70      	pop	{r4, r5, r6, pc}
        huart->pTxBuffPtr += 1U;
 8001478:	3201      	adds	r2, #1
 800147a:	e7ee      	b.n	800145a <HAL_UART_IRQHandler+0xf2>
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800147c:	1c51      	adds	r1, r2, #1
 800147e:	6221      	str	r1, [r4, #32]
 8001480:	7812      	ldrb	r2, [r2, #0]
 8001482:	605a      	str	r2, [r3, #4]
 8001484:	e7ea      	b.n	800145c <HAL_UART_IRQHandler+0xf4>
  if(((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8001486:	0650      	lsls	r0, r2, #25
 8001488:	d50b      	bpl.n	80014a2 <HAL_UART_IRQHandler+0x13a>
 800148a:	064a      	lsls	r2, r1, #25
 800148c:	d509      	bpl.n	80014a2 <HAL_UART_IRQHandler+0x13a>
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800148e:	68da      	ldr	r2, [r3, #12]
  HAL_UART_TxCpltCallback(huart);
 8001490:	4620      	mov	r0, r4
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8001492:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001496:	60da      	str	r2, [r3, #12]
  huart->gState = HAL_UART_STATE_READY;
 8001498:	2320      	movs	r3, #32
 800149a:	f884 3039 	strb.w	r3, [r4, #57]	; 0x39
  HAL_UART_TxCpltCallback(huart);
 800149e:	f7ff ff22 	bl	80012e6 <HAL_UART_TxCpltCallback>
 80014a2:	bd70      	pop	{r4, r5, r6, pc}
 80014a4:	080014a9 	.word	0x080014a9

080014a8 <UART_DMAAbortOnError>:
{
 80014a8:	b508      	push	{r3, lr}
  huart->RxXferCount = 0x00U;
 80014aa:	2300      	movs	r3, #0
  UART_HandleTypeDef* huart = ( UART_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80014ac:	6a40      	ldr	r0, [r0, #36]	; 0x24
  huart->RxXferCount = 0x00U;
 80014ae:	85c3      	strh	r3, [r0, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80014b0:	84c3      	strh	r3, [r0, #38]	; 0x26
  HAL_UART_ErrorCallback(huart);
 80014b2:	f7ff ff57 	bl	8001364 <HAL_UART_ErrorCallback>
 80014b6:	bd08      	pop	{r3, pc}

080014b8 <MX_GPIO_Init>:
        * EXTI
*/
void MX_GPIO_Init(void)
{

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	2210      	movs	r2, #16
{
 80014ba:	b500      	push	{lr}
 80014bc:	b089      	sub	sp, #36	; 0x24
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014be:	eb0d 0002 	add.w	r0, sp, r2
 80014c2:	2100      	movs	r1, #0
 80014c4:	f000 fb88 	bl	8001bd8 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014c8:	4b1b      	ldr	r3, [pc, #108]	; (8001538 <MX_GPIO_Init+0x80>)

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = KEY_UP_Pin|KEY_RIGHT_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ca:	a904      	add	r1, sp, #16
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014cc:	699a      	ldr	r2, [r3, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014ce:	481b      	ldr	r0, [pc, #108]	; (800153c <MX_GPIO_Init+0x84>)
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80014d0:	f042 0220 	orr.w	r2, r2, #32
 80014d4:	619a      	str	r2, [r3, #24]
 80014d6:	699a      	ldr	r2, [r3, #24]
 80014d8:	f002 0220 	and.w	r2, r2, #32
 80014dc:	9200      	str	r2, [sp, #0]
 80014de:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80014e0:	699a      	ldr	r2, [r3, #24]
 80014e2:	f042 0204 	orr.w	r2, r2, #4
 80014e6:	619a      	str	r2, [r3, #24]
 80014e8:	699a      	ldr	r2, [r3, #24]
 80014ea:	f002 0204 	and.w	r2, r2, #4
 80014ee:	9201      	str	r2, [sp, #4]
 80014f0:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80014f2:	699a      	ldr	r2, [r3, #24]
 80014f4:	f042 0210 	orr.w	r2, r2, #16
 80014f8:	619a      	str	r2, [r3, #24]
 80014fa:	699a      	ldr	r2, [r3, #24]
 80014fc:	f002 0210 	and.w	r2, r2, #16
 8001500:	9202      	str	r2, [sp, #8]
 8001502:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001504:	699a      	ldr	r2, [r3, #24]
 8001506:	f042 0208 	orr.w	r2, r2, #8
 800150a:	619a      	str	r2, [r3, #24]
 800150c:	699b      	ldr	r3, [r3, #24]
 800150e:	f003 0308 	and.w	r3, r3, #8
 8001512:	9303      	str	r3, [sp, #12]
 8001514:	9b03      	ldr	r3, [sp, #12]
  GPIO_InitStruct.Pin = KEY_UP_Pin|KEY_RIGHT_Pin;
 8001516:	2330      	movs	r3, #48	; 0x30
 8001518:	9304      	str	r3, [sp, #16]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800151a:	f7fe ffa1 	bl	8000460 <HAL_GPIO_Init>

  /*Configure GPIO pins : PBPin PBPin */
  GPIO_InitStruct.Pin = KEY_LEFT_Pin|KEY_DOWN_Pin;
 800151e:	2318      	movs	r3, #24
 8001520:	9304      	str	r3, [sp, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001522:	2300      	movs	r3, #0
  GPIO_InitStruct.Pull = GPIO_NOPULL;
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001524:	a904      	add	r1, sp, #16
 8001526:	4806      	ldr	r0, [pc, #24]	; (8001540 <MX_GPIO_Init+0x88>)
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001528:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800152a:	9306      	str	r3, [sp, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800152c:	f7fe ff98 	bl	8000460 <HAL_GPIO_Init>

}
 8001530:	b009      	add	sp, #36	; 0x24
 8001532:	f85d fb04 	ldr.w	pc, [sp], #4
 8001536:	bf00      	nop
 8001538:	40021000 	.word	0x40021000
 800153c:	40011000 	.word	0x40011000
 8001540:	40010c00 	.word	0x40010c00

08001544 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001544:	b510      	push	{r4, lr}
 8001546:	b090      	sub	sp, #64	; 0x40
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001548:	2228      	movs	r2, #40	; 0x28
 800154a:	2100      	movs	r1, #0
 800154c:	a806      	add	r0, sp, #24
 800154e:	f000 fb43 	bl	8001bd8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001552:	2100      	movs	r1, #0
 8001554:	2214      	movs	r2, #20
 8001556:	a801      	add	r0, sp, #4
 8001558:	f000 fb3e 	bl	8001bd8 <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800155c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001560:	2201      	movs	r2, #1
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001562:	2402      	movs	r4, #2
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001564:	9307      	str	r3, [sp, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001566:	930e      	str	r3, [sp, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001568:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800156c:	a806      	add	r0, sp, #24
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800156e:	9206      	str	r2, [sp, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001570:	920a      	str	r2, [sp, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 8001572:	930f      	str	r3, [sp, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001574:	940d      	str	r4, [sp, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001576:	f7ff f865 	bl	8000644 <HAL_RCC_OscConfig>
  {
    Error_Handler();
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800157a:	230f      	movs	r3, #15
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800157c:	f44f 6280 	mov.w	r2, #1024	; 0x400
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001580:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001582:	2300      	movs	r3, #0
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001584:	4621      	mov	r1, r4
 8001586:	a801      	add	r0, sp, #4
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001588:	9402      	str	r4, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800158a:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800158c:	9204      	str	r2, [sp, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800158e:	9305      	str	r3, [sp, #20]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001590:	f7ff fa26 	bl	80009e0 <HAL_RCC_ClockConfig>
  {
    Error_Handler();
  }
}
 8001594:	b010      	add	sp, #64	; 0x40
 8001596:	bd10      	pop	{r4, pc}

08001598 <main>:
{
 8001598:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
  rcvIndex = 0;		// 
 800159c:	2400      	movs	r4, #0
  HAL_Init();
 800159e:	f7fe fe65 	bl	800026c <HAL_Init>
  SystemClock_Config();
 80015a2:	f7ff ffcf 	bl	8001544 <SystemClock_Config>
  MX_GPIO_Init();
 80015a6:	f7ff ff87 	bl	80014b8 <MX_GPIO_Init>
  MX_TIM1_Init();
 80015aa:	f000 f999 	bl	80018e0 <MX_TIM1_Init>
  MX_USART1_UART_Init();
 80015ae:	f000 fa61 	bl	8001a74 <MX_USART1_UART_Init>
  MX_TIM2_Init();
 80015b2:	f000 f9ed 	bl	8001990 <MX_TIM2_Init>
  rcvIndex = 0;		// 
 80015b6:	4b4b      	ldr	r3, [pc, #300]	; (80016e4 <main+0x14c>)
  HAL_UART_Receive_IT(&huart1, &ch, 1);			// 
 80015b8:	2201      	movs	r2, #1
  rcvIndex = 0;		// 
 80015ba:	701c      	strb	r4, [r3, #0]
  frameStart = 0;	// 
 80015bc:	4b4a      	ldr	r3, [pc, #296]	; (80016e8 <main+0x150>)
  HAL_UART_Receive_IT(&huart1, &ch, 1);			// 
 80015be:	494b      	ldr	r1, [pc, #300]	; (80016ec <main+0x154>)
 80015c0:	484b      	ldr	r0, [pc, #300]	; (80016f0 <main+0x158>)
  frameStart = 0;	// 
 80015c2:	701c      	strb	r4, [r3, #0]
  HAL_UART_Receive_IT(&huart1, &ch, 1);			// 
 80015c4:	f7ff fe68 	bl	8001298 <HAL_UART_Receive_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80015c8:	4621      	mov	r1, r4
 80015ca:	484a      	ldr	r0, [pc, #296]	; (80016f4 <main+0x15c>)
 80015cc:	f7ff fc72 	bl	8000eb4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80015d0:	2104      	movs	r1, #4
 80015d2:	4848      	ldr	r0, [pc, #288]	; (80016f4 <main+0x15c>)
 80015d4:	f7ff fc6e 	bl	8000eb4 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 80015d8:	2108      	movs	r1, #8
 80015da:	4846      	ldr	r0, [pc, #280]	; (80016f4 <main+0x15c>)
 80015dc:	f7ff fc6a 	bl	8000eb4 <HAL_TIM_PWM_Start>
  uint8_t rightFlag = 0;
 80015e0:	46a1      	mov	r9, r4
  uint8_t leftFlag = 0;
 80015e2:	46a0      	mov	r8, r4
  uint8_t downFlag = 0;
 80015e4:	4627      	mov	r7, r4
  uint8_t upFlag = 0;			// 
 80015e6:	4626      	mov	r6, r4
	if(HAL_GPIO_ReadPin(KEY_UP_GPIO_Port, KEY_UP_Pin) == 1 && upFlag == 0){
 80015e8:	f8df a120 	ldr.w	sl, [pc, #288]	; 800170c <main+0x174>
	if(HAL_GPIO_ReadPin(KEY_DOWN_GPIO_Port, KEY_DOWN_Pin) == 1 && downFlag == 0){
 80015ec:	4d42      	ldr	r5, [pc, #264]	; (80016f8 <main+0x160>)
	if(HAL_GPIO_ReadPin(KEY_UP_GPIO_Port, KEY_UP_Pin) == 1 && upFlag == 0){
 80015ee:	2110      	movs	r1, #16
 80015f0:	4650      	mov	r0, sl
 80015f2:	f7ff f821 	bl	8000638 <HAL_GPIO_ReadPin>
 80015f6:	2801      	cmp	r0, #1
 80015f8:	4683      	mov	fp, r0
 80015fa:	d107      	bne.n	800160c <main+0x74>
 80015fc:	b936      	cbnz	r6, 800160c <main+0x74>
		RGB_On();
 80015fe:	f000 fa25 	bl	8001a4c <RGB_On>
		SendString("<W>", 3);
 8001602:	2103      	movs	r1, #3
 8001604:	483d      	ldr	r0, [pc, #244]	; (80016fc <main+0x164>)
 8001606:	f000 fa95 	bl	8001b34 <SendString>
		upFlag = 1;
 800160a:	465e      	mov	r6, fp
	if(HAL_GPIO_ReadPin(KEY_UP_GPIO_Port, KEY_UP_Pin) == 0 && upFlag == 1){
 800160c:	2110      	movs	r1, #16
 800160e:	4650      	mov	r0, sl
 8001610:	f7ff f812 	bl	8000638 <HAL_GPIO_ReadPin>
 8001614:	4683      	mov	fp, r0
 8001616:	b918      	cbnz	r0, 8001620 <main+0x88>
 8001618:	b116      	cbz	r6, 8001620 <main+0x88>
		RGB_Off();
 800161a:	f000 fa21 	bl	8001a60 <RGB_Off>
		upFlag = 0;
 800161e:	465e      	mov	r6, fp
	if(HAL_GPIO_ReadPin(KEY_DOWN_GPIO_Port, KEY_DOWN_Pin) == 1 && downFlag == 0){
 8001620:	2110      	movs	r1, #16
 8001622:	4628      	mov	r0, r5
 8001624:	f7ff f808 	bl	8000638 <HAL_GPIO_ReadPin>
 8001628:	2801      	cmp	r0, #1
 800162a:	4683      	mov	fp, r0
 800162c:	d107      	bne.n	800163e <main+0xa6>
 800162e:	b937      	cbnz	r7, 800163e <main+0xa6>
		RGB_On();
 8001630:	f000 fa0c 	bl	8001a4c <RGB_On>
		SendString("<S>", 3);
 8001634:	2103      	movs	r1, #3
 8001636:	4832      	ldr	r0, [pc, #200]	; (8001700 <main+0x168>)
 8001638:	f000 fa7c 	bl	8001b34 <SendString>
		downFlag = 1;
 800163c:	465f      	mov	r7, fp
	if(HAL_GPIO_ReadPin(KEY_DOWN_GPIO_Port, KEY_DOWN_Pin) == 0 && downFlag == 1){
 800163e:	2110      	movs	r1, #16
 8001640:	4628      	mov	r0, r5
 8001642:	f7fe fff9 	bl	8000638 <HAL_GPIO_ReadPin>
 8001646:	4683      	mov	fp, r0
 8001648:	b918      	cbnz	r0, 8001652 <main+0xba>
 800164a:	b117      	cbz	r7, 8001652 <main+0xba>
		RGB_Off();
 800164c:	f000 fa08 	bl	8001a60 <RGB_Off>
		downFlag = 0;
 8001650:	465f      	mov	r7, fp
	if(HAL_GPIO_ReadPin(KEY_LEFT_GPIO_Port, KEY_LEFT_Pin) == 1 && leftFlag == 0){
 8001652:	2108      	movs	r1, #8
 8001654:	4628      	mov	r0, r5
 8001656:	f7fe ffef 	bl	8000638 <HAL_GPIO_ReadPin>
 800165a:	2801      	cmp	r0, #1
 800165c:	4683      	mov	fp, r0
 800165e:	d109      	bne.n	8001674 <main+0xdc>
 8001660:	f1b8 0f00 	cmp.w	r8, #0
 8001664:	d106      	bne.n	8001674 <main+0xdc>
		RGB_On();
 8001666:	f000 f9f1 	bl	8001a4c <RGB_On>
		SendString("<A>", 3);
 800166a:	2103      	movs	r1, #3
 800166c:	4825      	ldr	r0, [pc, #148]	; (8001704 <main+0x16c>)
 800166e:	f000 fa61 	bl	8001b34 <SendString>
		leftFlag = 1;
 8001672:	46d8      	mov	r8, fp
	if(HAL_GPIO_ReadPin(KEY_LEFT_GPIO_Port, KEY_LEFT_Pin) == 0 && leftFlag == 1){
 8001674:	2108      	movs	r1, #8
 8001676:	4628      	mov	r0, r5
 8001678:	f7fe ffde 	bl	8000638 <HAL_GPIO_ReadPin>
 800167c:	4683      	mov	fp, r0
 800167e:	b928      	cbnz	r0, 800168c <main+0xf4>
 8001680:	f1b8 0f00 	cmp.w	r8, #0
 8001684:	d002      	beq.n	800168c <main+0xf4>
		RGB_Off();
 8001686:	f000 f9eb 	bl	8001a60 <RGB_Off>
		leftFlag = 0;
 800168a:	46d8      	mov	r8, fp
	if(HAL_GPIO_ReadPin(KEY_RIGHT_GPIO_Port, KEY_RIGHT_Pin) == 1 && rightFlag == 0){
 800168c:	2120      	movs	r1, #32
 800168e:	4650      	mov	r0, sl
 8001690:	f7fe ffd2 	bl	8000638 <HAL_GPIO_ReadPin>
 8001694:	2801      	cmp	r0, #1
 8001696:	4683      	mov	fp, r0
 8001698:	d109      	bne.n	80016ae <main+0x116>
 800169a:	f1b9 0f00 	cmp.w	r9, #0
 800169e:	d106      	bne.n	80016ae <main+0x116>
		RGB_On();
 80016a0:	f000 f9d4 	bl	8001a4c <RGB_On>
		SendString("<D>", 3);
 80016a4:	2103      	movs	r1, #3
 80016a6:	4818      	ldr	r0, [pc, #96]	; (8001708 <main+0x170>)
 80016a8:	f000 fa44 	bl	8001b34 <SendString>
		rightFlag = 1;
 80016ac:	46d9      	mov	r9, fp
	if(HAL_GPIO_ReadPin(KEY_RIGHT_GPIO_Port, KEY_RIGHT_Pin) == 0 && rightFlag == 1){
 80016ae:	2120      	movs	r1, #32
 80016b0:	4650      	mov	r0, sl
 80016b2:	f7fe ffc1 	bl	8000638 <HAL_GPIO_ReadPin>
 80016b6:	4683      	mov	fp, r0
 80016b8:	b928      	cbnz	r0, 80016c6 <main+0x12e>
 80016ba:	f1b9 0f00 	cmp.w	r9, #0
 80016be:	d002      	beq.n	80016c6 <main+0x12e>
		RGB_Off();
 80016c0:	f000 f9ce 	bl	8001a60 <RGB_Off>
		rightFlag = 0;
 80016c4:	46d9      	mov	r9, fp
	if(isBeeping() == 1){
 80016c6:	f000 f9b9 	bl	8001a3c <isBeeping>
 80016ca:	2801      	cmp	r0, #1
 80016cc:	d18f      	bne.n	80015ee <main+0x56>
		if(beepCount >= 0x1FFF){
 80016ce:	f641 73fe 	movw	r3, #8190	; 0x1ffe
		beepCount++;
 80016d2:	3401      	adds	r4, #1
 80016d4:	b2a4      	uxth	r4, r4
		if(beepCount >= 0x1FFF){
 80016d6:	429c      	cmp	r4, r3
 80016d8:	d989      	bls.n	80015ee <main+0x56>
			Beep_Stop();	// 
 80016da:	f000 f9a9 	bl	8001a30 <Beep_Stop>
			beepCount = 0;
 80016de:	2400      	movs	r4, #0
 80016e0:	e785      	b.n	80015ee <main+0x56>
 80016e2:	bf00      	nop
 80016e4:	2000002c 	.word	0x2000002c
 80016e8:	20000032 	.word	0x20000032
 80016ec:	20000033 	.word	0x20000033
 80016f0:	200000b4 	.word	0x200000b4
 80016f4:	20000074 	.word	0x20000074
 80016f8:	40010c00 	.word	0x40010c00
 80016fc:	08001c10 	.word	0x08001c10
 8001700:	08001c14 	.word	0x08001c14
 8001704:	08001c18 	.word	0x08001c18
 8001708:	08001c1c 	.word	0x08001c1c
 800170c:	40011000 	.word	0x40011000

08001710 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001710:	4770      	bx	lr
	...

08001714 <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001714:	4b0e      	ldr	r3, [pc, #56]	; (8001750 <HAL_MspInit+0x3c>)
{
 8001716:	b082      	sub	sp, #8
  __HAL_RCC_AFIO_CLK_ENABLE();
 8001718:	699a      	ldr	r2, [r3, #24]
 800171a:	f042 0201 	orr.w	r2, r2, #1
 800171e:	619a      	str	r2, [r3, #24]
 8001720:	699a      	ldr	r2, [r3, #24]
 8001722:	f002 0201 	and.w	r2, r2, #1
 8001726:	9200      	str	r2, [sp, #0]
 8001728:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 800172a:	69da      	ldr	r2, [r3, #28]
 800172c:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8001730:	61da      	str	r2, [r3, #28]
 8001732:	69db      	ldr	r3, [r3, #28]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled 
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001734:	4a07      	ldr	r2, [pc, #28]	; (8001754 <HAL_MspInit+0x40>)
  __HAL_RCC_PWR_CLK_ENABLE();
 8001736:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800173a:	9301      	str	r3, [sp, #4]
 800173c:	9b01      	ldr	r3, [sp, #4]
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 800173e:	6853      	ldr	r3, [r2, #4]
 8001740:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001744:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001748:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800174a:	b002      	add	sp, #8
 800174c:	4770      	bx	lr
 800174e:	bf00      	nop
 8001750:	40021000 	.word	0x40021000
 8001754:	40010000 	.word	0x40010000

08001758 <NMI_Handler>:
 8001758:	4770      	bx	lr

0800175a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800175a:	e7fe      	b.n	800175a <HardFault_Handler>

0800175c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800175c:	e7fe      	b.n	800175c <MemManage_Handler>

0800175e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800175e:	e7fe      	b.n	800175e <BusFault_Handler>

08001760 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001760:	e7fe      	b.n	8001760 <UsageFault_Handler>

08001762 <SVC_Handler>:
 8001762:	4770      	bx	lr

08001764 <DebugMon_Handler>:
 8001764:	4770      	bx	lr

08001766 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001766:	4770      	bx	lr

08001768 <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001768:	f7fe bd92 	b.w	8000290 <HAL_IncTick>

0800176c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800176c:	4801      	ldr	r0, [pc, #4]	; (8001774 <USART1_IRQHandler+0x8>)
 800176e:	f7ff bdfb 	b.w	8001368 <HAL_UART_IRQHandler>
 8001772:	bf00      	nop
 8001774:	200000b4 	.word	0x200000b4

08001778 <HAL_UART_RxCpltCallback>:
extern char rcvData[5];
extern uint8_t rcvIndex;
extern char ch;
extern uint8_t frameStart;
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001778:	b538      	push	{r3, r4, r5, lr}
  if(ch == '<'){
 800177a:	4b13      	ldr	r3, [pc, #76]	; (80017c8 <HAL_UART_RxCpltCallback+0x50>)
 800177c:	4c13      	ldr	r4, [pc, #76]	; (80017cc <HAL_UART_RxCpltCallback+0x54>)
 800177e:	781a      	ldrb	r2, [r3, #0]
 8001780:	2a3c      	cmp	r2, #60	; 0x3c
 8001782:	d10e      	bne.n	80017a2 <HAL_UART_RxCpltCallback+0x2a>
	  rcvIndex = 0;
 8001784:	2200      	movs	r2, #0
 8001786:	4b12      	ldr	r3, [pc, #72]	; (80017d0 <HAL_UART_RxCpltCallback+0x58>)
 8001788:	701a      	strb	r2, [r3, #0]
	  frameStart = 1;
 800178a:	2301      	movs	r3, #1
			  Beep_Start();
			  break;
		  default:
			  break;
		  }
		  frameStart = 0;
 800178c:	7023      	strb	r3, [r4, #0]
	  else{
		  rcvData[rcvIndex] = ch;
		  rcvIndex++;
	  }
  }
  while(HAL_UART_Receive_IT(&huart1, &ch, 1) != HAL_OK);
 800178e:	4d0e      	ldr	r5, [pc, #56]	; (80017c8 <HAL_UART_RxCpltCallback+0x50>)
 8001790:	4c10      	ldr	r4, [pc, #64]	; (80017d4 <HAL_UART_RxCpltCallback+0x5c>)
 8001792:	2201      	movs	r2, #1
 8001794:	4629      	mov	r1, r5
 8001796:	4620      	mov	r0, r4
 8001798:	f7ff fd7e 	bl	8001298 <HAL_UART_Receive_IT>
 800179c:	2800      	cmp	r0, #0
 800179e:	d1f8      	bne.n	8001792 <HAL_UART_RxCpltCallback+0x1a>
}
 80017a0:	bd38      	pop	{r3, r4, r5, pc}
  else if(frameStart == 1){
 80017a2:	7823      	ldrb	r3, [r4, #0]
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d1f2      	bne.n	800178e <HAL_UART_RxCpltCallback+0x16>
	  if(ch == '>'){
 80017a8:	2a3e      	cmp	r2, #62	; 0x3e
 80017aa:	480b      	ldr	r0, [pc, #44]	; (80017d8 <HAL_UART_RxCpltCallback+0x60>)
 80017ac:	d106      	bne.n	80017bc <HAL_UART_RxCpltCallback+0x44>
		  switch (rcvData[0]){
 80017ae:	7803      	ldrb	r3, [r0, #0]
 80017b0:	2b46      	cmp	r3, #70	; 0x46
 80017b2:	d101      	bne.n	80017b8 <HAL_UART_RxCpltCallback+0x40>
			  Beep_Start();
 80017b4:	f000 f936 	bl	8001a24 <Beep_Start>
		  frameStart = 0;
 80017b8:	2300      	movs	r3, #0
 80017ba:	e7e7      	b.n	800178c <HAL_UART_RxCpltCallback+0x14>
		  rcvData[rcvIndex] = ch;
 80017bc:	4904      	ldr	r1, [pc, #16]	; (80017d0 <HAL_UART_RxCpltCallback+0x58>)
 80017be:	780b      	ldrb	r3, [r1, #0]
 80017c0:	54c2      	strb	r2, [r0, r3]
		  rcvIndex++;
 80017c2:	3301      	adds	r3, #1
 80017c4:	700b      	strb	r3, [r1, #0]
 80017c6:	e7e2      	b.n	800178e <HAL_UART_RxCpltCallback+0x16>
 80017c8:	20000033 	.word	0x20000033
 80017cc:	20000032 	.word	0x20000032
 80017d0:	2000002c 	.word	0x2000002c
 80017d4:	200000b4 	.word	0x200000b4
 80017d8:	2000002d 	.word	0x2000002d

080017dc <SystemInit>:
  */
void SystemInit (void)
{
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= 0x00000001U;
 80017dc:	4b0f      	ldr	r3, [pc, #60]	; (800181c <SystemInit+0x40>)
 80017de:	681a      	ldr	r2, [r3, #0]
 80017e0:	f042 0201 	orr.w	r2, r2, #1
 80017e4:	601a      	str	r2, [r3, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= 0xF8FF0000U;
 80017e6:	6859      	ldr	r1, [r3, #4]
 80017e8:	4a0d      	ldr	r2, [pc, #52]	; (8001820 <SystemInit+0x44>)
 80017ea:	400a      	ands	r2, r1
 80017ec:	605a      	str	r2, [r3, #4]
#else
  RCC->CFGR &= 0xF0FF0000U;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= 0xFEF6FFFFU;
 80017ee:	681a      	ldr	r2, [r3, #0]
 80017f0:	f022 7284 	bic.w	r2, r2, #17301504	; 0x1080000
 80017f4:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 80017f8:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80017fa:	681a      	ldr	r2, [r3, #0]
 80017fc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8001800:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= 0xFF80FFFFU;
 8001802:	685a      	ldr	r2, [r3, #4]
 8001804:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 8001808:	605a      	str	r2, [r3, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000U;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000U;
 800180a:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800180e:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 8001810:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001814:	4b03      	ldr	r3, [pc, #12]	; (8001824 <SystemInit+0x48>)
 8001816:	609a      	str	r2, [r3, #8]
 8001818:	4770      	bx	lr
 800181a:	bf00      	nop
 800181c:	40021000 	.word	0x40021000
 8001820:	f8ff0000 	.word	0xf8ff0000
 8001824:	e000ed00 	.word	0xe000ed00

08001828 <HAL_TIM_PWM_MspInit>:
}

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{

  if(tim_pwmHandle->Instance==TIM1)
 8001828:	6803      	ldr	r3, [r0, #0]
 800182a:	4a0f      	ldr	r2, [pc, #60]	; (8001868 <HAL_TIM_PWM_MspInit+0x40>)
{
 800182c:	b082      	sub	sp, #8
  if(tim_pwmHandle->Instance==TIM1)
 800182e:	4293      	cmp	r3, r2
 8001830:	d10b      	bne.n	800184a <HAL_TIM_PWM_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001832:	4b0e      	ldr	r3, [pc, #56]	; (800186c <HAL_TIM_PWM_MspInit+0x44>)
 8001834:	699a      	ldr	r2, [r3, #24]
 8001836:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800183a:	619a      	str	r2, [r3, #24]
 800183c:	699b      	ldr	r3, [r3, #24]
 800183e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001842:	9300      	str	r3, [sp, #0]
 8001844:	9b00      	ldr	r3, [sp, #0]
    __HAL_RCC_TIM2_CLK_ENABLE();
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 8001846:	b002      	add	sp, #8
 8001848:	4770      	bx	lr
  else if(tim_pwmHandle->Instance==TIM2)
 800184a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800184e:	d1fa      	bne.n	8001846 <HAL_TIM_PWM_MspInit+0x1e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001850:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 8001854:	69da      	ldr	r2, [r3, #28]
 8001856:	f042 0201 	orr.w	r2, r2, #1
 800185a:	61da      	str	r2, [r3, #28]
 800185c:	69db      	ldr	r3, [r3, #28]
 800185e:	f003 0301 	and.w	r3, r3, #1
 8001862:	9301      	str	r3, [sp, #4]
 8001864:	9b01      	ldr	r3, [sp, #4]
}
 8001866:	e7ee      	b.n	8001846 <HAL_TIM_PWM_MspInit+0x1e>
 8001868:	40012c00 	.word	0x40012c00
 800186c:	40021000 	.word	0x40021000

08001870 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8001870:	b510      	push	{r4, lr}
 8001872:	4604      	mov	r4, r0
 8001874:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001876:	2210      	movs	r2, #16
 8001878:	2100      	movs	r1, #0
 800187a:	a802      	add	r0, sp, #8
 800187c:	f000 f9ac 	bl	8001bd8 <memset>
  if(timHandle->Instance==TIM1)
 8001880:	6823      	ldr	r3, [r4, #0]
 8001882:	4a14      	ldr	r2, [pc, #80]	; (80018d4 <HAL_TIM_MspPostInit+0x64>)
 8001884:	4293      	cmp	r3, r2
 8001886:	d115      	bne.n	80018b4 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001888:	4b13      	ldr	r3, [pc, #76]	; (80018d8 <HAL_TIM_MspPostInit+0x68>)
 800188a:	699a      	ldr	r2, [r3, #24]
 800188c:	f042 0204 	orr.w	r2, r2, #4
 8001890:	619a      	str	r2, [r3, #24]
 8001892:	699b      	ldr	r3, [r3, #24]
 8001894:	f003 0304 	and.w	r3, r3, #4
 8001898:	9300      	str	r3, [sp, #0]
 800189a:	9b00      	ldr	r3, [sp, #0]
    /**TIM1 GPIO Configuration    
    PA8     ------> TIM1_CH1 
    */
    GPIO_InitStruct.Pin = BEEP_Pin;
 800189c:	f44f 7380 	mov.w	r3, #256	; 0x100
    /**TIM2 GPIO Configuration    
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3 
    */
    GPIO_InitStruct.Pin = RGB_B_Pin|RGB_R_Pin|RGB_G_Pin;
 80018a0:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a2:	2302      	movs	r3, #2
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018a4:	a902      	add	r1, sp, #8
 80018a6:	480d      	ldr	r0, [pc, #52]	; (80018dc <HAL_TIM_MspPostInit+0x6c>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018a8:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80018aa:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018ac:	f7fe fdd8 	bl	8000460 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80018b0:	b006      	add	sp, #24
 80018b2:	bd10      	pop	{r4, pc}
  else if(timHandle->Instance==TIM2)
 80018b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80018b8:	d1fa      	bne.n	80018b0 <HAL_TIM_MspPostInit+0x40>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ba:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80018be:	699a      	ldr	r2, [r3, #24]
 80018c0:	f042 0204 	orr.w	r2, r2, #4
 80018c4:	619a      	str	r2, [r3, #24]
 80018c6:	699b      	ldr	r3, [r3, #24]
 80018c8:	f003 0304 	and.w	r3, r3, #4
 80018cc:	9301      	str	r3, [sp, #4]
 80018ce:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = RGB_B_Pin|RGB_R_Pin|RGB_G_Pin;
 80018d0:	2307      	movs	r3, #7
 80018d2:	e7e5      	b.n	80018a0 <HAL_TIM_MspPostInit+0x30>
 80018d4:	40012c00 	.word	0x40012c00
 80018d8:	40021000 	.word	0x40021000
 80018dc:	40010800 	.word	0x40010800

080018e0 <MX_TIM1_Init>:
{
 80018e0:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018e2:	2400      	movs	r4, #0
{
 80018e4:	b090      	sub	sp, #64	; 0x40
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018e6:	221c      	movs	r2, #28
 80018e8:	4621      	mov	r1, r4
 80018ea:	a802      	add	r0, sp, #8
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018ec:	9400      	str	r4, [sp, #0]
 80018ee:	9401      	str	r4, [sp, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80018f0:	f000 f972 	bl	8001bd8 <memset>
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80018f4:	221c      	movs	r2, #28
 80018f6:	4621      	mov	r1, r4
 80018f8:	a809      	add	r0, sp, #36	; 0x24
 80018fa:	f000 f96d 	bl	8001bd8 <memset>
  htim1.Init.Prescaler = 71;
 80018fe:	2347      	movs	r3, #71	; 0x47
  htim1.Instance = TIM1;
 8001900:	4821      	ldr	r0, [pc, #132]	; (8001988 <MX_TIM1_Init+0xa8>)
  htim1.Init.Prescaler = 71;
 8001902:	4a22      	ldr	r2, [pc, #136]	; (800198c <MX_TIM1_Init+0xac>)
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001904:	6084      	str	r4, [r0, #8]
  htim1.Init.Prescaler = 71;
 8001906:	e880 000c 	stmia.w	r0, {r2, r3}
  htim1.Init.Period = 250;
 800190a:	23fa      	movs	r3, #250	; 0xfa
 800190c:	60c3      	str	r3, [r0, #12]
  htim1.Init.RepetitionCounter = 4;
 800190e:	2304      	movs	r3, #4
 8001910:	6143      	str	r3, [r0, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001912:	2380      	movs	r3, #128	; 0x80
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001914:	6104      	str	r4, [r0, #16]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8001916:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001918:	f7ff fa0e 	bl	8000d38 <HAL_TIM_PWM_Init>
 800191c:	b108      	cbz	r0, 8001922 <MX_TIM1_Init+0x42>
    Error_Handler();
 800191e:	f7ff fef7 	bl	8001710 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001922:	4669      	mov	r1, sp
 8001924:	4818      	ldr	r0, [pc, #96]	; (8001988 <MX_TIM1_Init+0xa8>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001926:	9400      	str	r4, [sp, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001928:	9401      	str	r4, [sp, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800192a:	f7ff fb35 	bl	8000f98 <HAL_TIMEx_MasterConfigSynchronization>
 800192e:	b108      	cbz	r0, 8001934 <MX_TIM1_Init+0x54>
    Error_Handler();
 8001930:	f7ff feee 	bl	8001710 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001934:	2360      	movs	r3, #96	; 0x60
 8001936:	9302      	str	r3, [sp, #8]
  sConfigOC.Pulse = 125;
 8001938:	237d      	movs	r3, #125	; 0x7d
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800193a:	2400      	movs	r4, #0
  sConfigOC.Pulse = 125;
 800193c:	9303      	str	r3, [sp, #12]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 800193e:	f44f 7380 	mov.w	r3, #256	; 0x100
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001942:	4622      	mov	r2, r4
 8001944:	a902      	add	r1, sp, #8
 8001946:	4810      	ldr	r0, [pc, #64]	; (8001988 <MX_TIM1_Init+0xa8>)
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001948:	9404      	str	r4, [sp, #16]
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800194a:	9405      	str	r4, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800194c:	9406      	str	r4, [sp, #24]
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_SET;
 800194e:	9307      	str	r3, [sp, #28]
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001950:	9408      	str	r4, [sp, #32]
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001952:	f7ff fa41 	bl	8000dd8 <HAL_TIM_PWM_ConfigChannel>
 8001956:	b108      	cbz	r0, 800195c <MX_TIM1_Init+0x7c>
    Error_Handler();
 8001958:	f7ff feda 	bl	8001710 <Error_Handler>
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800195c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001960:	a909      	add	r1, sp, #36	; 0x24
 8001962:	4809      	ldr	r0, [pc, #36]	; (8001988 <MX_TIM1_Init+0xa8>)
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001964:	9409      	str	r4, [sp, #36]	; 0x24
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001966:	940a      	str	r4, [sp, #40]	; 0x28
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001968:	940b      	str	r4, [sp, #44]	; 0x2c
  sBreakDeadTimeConfig.DeadTime = 0;
 800196a:	940c      	str	r4, [sp, #48]	; 0x30
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800196c:	940d      	str	r4, [sp, #52]	; 0x34
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800196e:	930e      	str	r3, [sp, #56]	; 0x38
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001970:	940f      	str	r4, [sp, #60]	; 0x3c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001972:	f7ff faeb 	bl	8000f4c <HAL_TIMEx_ConfigBreakDeadTime>
 8001976:	b108      	cbz	r0, 800197c <MX_TIM1_Init+0x9c>
    Error_Handler();
 8001978:	f7ff feca 	bl	8001710 <Error_Handler>
  HAL_TIM_MspPostInit(&htim1);
 800197c:	4802      	ldr	r0, [pc, #8]	; (8001988 <MX_TIM1_Init+0xa8>)
 800197e:	f7ff ff77 	bl	8001870 <HAL_TIM_MspPostInit>
}
 8001982:	b010      	add	sp, #64	; 0x40
 8001984:	bd10      	pop	{r4, pc}
 8001986:	bf00      	nop
 8001988:	20000034 	.word	0x20000034
 800198c:	40012c00 	.word	0x40012c00

08001990 <MX_TIM2_Init>:
{
 8001990:	b510      	push	{r4, lr}
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001992:	2400      	movs	r4, #0
{
 8001994:	b08a      	sub	sp, #40	; 0x28
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001996:	221c      	movs	r2, #28
 8001998:	4621      	mov	r1, r4
 800199a:	a803      	add	r0, sp, #12
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800199c:	9401      	str	r4, [sp, #4]
 800199e:	9402      	str	r4, [sp, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80019a0:	f000 f91a 	bl	8001bd8 <memset>
  htim2.Init.Prescaler = 71;
 80019a4:	2347      	movs	r3, #71	; 0x47
 80019a6:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
  htim2.Instance = TIM2;
 80019aa:	481d      	ldr	r0, [pc, #116]	; (8001a20 <MX_TIM2_Init+0x90>)
  htim2.Init.Prescaler = 71;
 80019ac:	e880 000c 	stmia.w	r0, {r2, r3}
  htim2.Init.Period = 250;
 80019b0:	23fa      	movs	r3, #250	; 0xfa
 80019b2:	60c3      	str	r3, [r0, #12]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019b4:	2380      	movs	r3, #128	; 0x80
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80019b6:	6084      	str	r4, [r0, #8]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80019b8:	6104      	str	r4, [r0, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80019ba:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80019bc:	f7ff f9bc 	bl	8000d38 <HAL_TIM_PWM_Init>
 80019c0:	b108      	cbz	r0, 80019c6 <MX_TIM2_Init+0x36>
    Error_Handler();
 80019c2:	f7ff fea5 	bl	8001710 <Error_Handler>
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019c6:	a901      	add	r1, sp, #4
 80019c8:	4815      	ldr	r0, [pc, #84]	; (8001a20 <MX_TIM2_Init+0x90>)
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80019ca:	9401      	str	r4, [sp, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019cc:	9402      	str	r4, [sp, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019ce:	f7ff fae3 	bl	8000f98 <HAL_TIMEx_MasterConfigSynchronization>
 80019d2:	b108      	cbz	r0, 80019d8 <MX_TIM2_Init+0x48>
    Error_Handler();
 80019d4:	f7ff fe9c 	bl	8001710 <Error_Handler>
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019d8:	2360      	movs	r3, #96	; 0x60
  sConfigOC.Pulse = 0;
 80019da:	2200      	movs	r2, #0
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019dc:	9303      	str	r3, [sp, #12]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80019de:	2302      	movs	r3, #2
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019e0:	a903      	add	r1, sp, #12
 80019e2:	480f      	ldr	r0, [pc, #60]	; (8001a20 <MX_TIM2_Init+0x90>)
  sConfigOC.Pulse = 0;
 80019e4:	9204      	str	r2, [sp, #16]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 80019e6:	9305      	str	r3, [sp, #20]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019e8:	9207      	str	r2, [sp, #28]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019ea:	f7ff f9f5 	bl	8000dd8 <HAL_TIM_PWM_ConfigChannel>
 80019ee:	b108      	cbz	r0, 80019f4 <MX_TIM2_Init+0x64>
    Error_Handler();
 80019f0:	f7ff fe8e 	bl	8001710 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80019f4:	2204      	movs	r2, #4
 80019f6:	a903      	add	r1, sp, #12
 80019f8:	4809      	ldr	r0, [pc, #36]	; (8001a20 <MX_TIM2_Init+0x90>)
 80019fa:	f7ff f9ed 	bl	8000dd8 <HAL_TIM_PWM_ConfigChannel>
 80019fe:	b108      	cbz	r0, 8001a04 <MX_TIM2_Init+0x74>
    Error_Handler();
 8001a00:	f7ff fe86 	bl	8001710 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001a04:	2208      	movs	r2, #8
 8001a06:	a903      	add	r1, sp, #12
 8001a08:	4805      	ldr	r0, [pc, #20]	; (8001a20 <MX_TIM2_Init+0x90>)
 8001a0a:	f7ff f9e5 	bl	8000dd8 <HAL_TIM_PWM_ConfigChannel>
 8001a0e:	b108      	cbz	r0, 8001a14 <MX_TIM2_Init+0x84>
    Error_Handler();
 8001a10:	f7ff fe7e 	bl	8001710 <Error_Handler>
  HAL_TIM_MspPostInit(&htim2);
 8001a14:	4802      	ldr	r0, [pc, #8]	; (8001a20 <MX_TIM2_Init+0x90>)
 8001a16:	f7ff ff2b 	bl	8001870 <HAL_TIM_MspPostInit>
}
 8001a1a:	b00a      	add	sp, #40	; 0x28
 8001a1c:	bd10      	pop	{r4, pc}
 8001a1e:	bf00      	nop
 8001a20:	20000074 	.word	0x20000074

08001a24 <Beep_Start>:
/* USER CODE BEGIN 1 */
/**
  * @brief:	
  */
void Beep_Start(){
	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 8001a24:	2100      	movs	r1, #0
 8001a26:	4801      	ldr	r0, [pc, #4]	; (8001a2c <Beep_Start+0x8>)
 8001a28:	f7ff ba44 	b.w	8000eb4 <HAL_TIM_PWM_Start>
 8001a2c:	20000034 	.word	0x20000034

08001a30 <Beep_Stop>:
}
/**
  * @brief:	
  */
void Beep_Stop(){
	HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_1);
 8001a30:	2100      	movs	r1, #0
 8001a32:	4801      	ldr	r0, [pc, #4]	; (8001a38 <Beep_Stop+0x8>)
 8001a34:	f7ff ba58 	b.w	8000ee8 <HAL_TIM_PWM_Stop>
 8001a38:	20000034 	.word	0x20000034

08001a3c <isBeeping>:
  * @brief:	
  * @retval: 		1
  * 				0
  */
uint8_t isBeeping(){
	if((htim1.Instance->CCER & (uint32_t)(0x01 << TIM_CHANNEL_1)) == 0){
 8001a3c:	4b02      	ldr	r3, [pc, #8]	; (8001a48 <isBeeping+0xc>)
 8001a3e:	681b      	ldr	r3, [r3, #0]
 8001a40:	6a18      	ldr	r0, [r3, #32]
		return 0;
	}
	return 1;
}
 8001a42:	f000 0001 	and.w	r0, r0, #1
 8001a46:	4770      	bx	lr
 8001a48:	20000034 	.word	0x20000034

08001a4c <RGB_On>:
/**
  * @brief:	RGB
  */
void RGB_On(){
	// 
	htim2.Instance->CCR1 = 50;
 8001a4c:	2232      	movs	r2, #50	; 0x32
 8001a4e:	4b03      	ldr	r3, [pc, #12]	; (8001a5c <RGB_On+0x10>)
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	635a      	str	r2, [r3, #52]	; 0x34
	htim2.Instance->CCR2 = 50;
 8001a54:	639a      	str	r2, [r3, #56]	; 0x38
	htim2.Instance->CCR3 = 50;
 8001a56:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a58:	4770      	bx	lr
 8001a5a:	bf00      	nop
 8001a5c:	20000074 	.word	0x20000074

08001a60 <RGB_Off>:
/**
  * @brief:	RGB
  */
void RGB_Off(){
	// CCR
	htim2.Instance->CCR1 = 0;
 8001a60:	2200      	movs	r2, #0
 8001a62:	4b03      	ldr	r3, [pc, #12]	; (8001a70 <RGB_Off+0x10>)
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	635a      	str	r2, [r3, #52]	; 0x34
	htim2.Instance->CCR2 = 0;
 8001a68:	639a      	str	r2, [r3, #56]	; 0x38
	htim2.Instance->CCR3 = 0;
 8001a6a:	63da      	str	r2, [r3, #60]	; 0x3c
 8001a6c:	4770      	bx	lr
 8001a6e:	bf00      	nop
 8001a70:	20000074 	.word	0x20000074

08001a74 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8001a74:	b508      	push	{r3, lr}

  huart1.Instance = USART1;
  huart1.Init.BaudRate = 115200;
 8001a76:	f44f 3ee1 	mov.w	lr, #115200	; 0x1c200
  huart1.Instance = USART1;
 8001a7a:	480a      	ldr	r0, [pc, #40]	; (8001aa4 <MX_USART1_UART_Init+0x30>)
  huart1.Init.BaudRate = 115200;
 8001a7c:	4b0a      	ldr	r3, [pc, #40]	; (8001aa8 <MX_USART1_UART_Init+0x34>)
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
  huart1.Init.StopBits = UART_STOPBITS_1;
  huart1.Init.Parity = UART_PARITY_NONE;
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a7e:	220c      	movs	r2, #12
  huart1.Init.BaudRate = 115200;
 8001a80:	e880 4008 	stmia.w	r0, {r3, lr}
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a84:	2300      	movs	r3, #0
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001a86:	6142      	str	r2, [r0, #20]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001a88:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001a8a:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001a8c:	6103      	str	r3, [r0, #16]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a8e:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a90:	61c3      	str	r3, [r0, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001a92:	f7ff fb77 	bl	8001184 <HAL_UART_Init>
 8001a96:	b118      	cbz	r0, 8001aa0 <MX_USART1_UART_Init+0x2c>
  {
    Error_Handler();
  }

}
 8001a98:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 8001a9c:	f7ff be38 	b.w	8001710 <Error_Handler>
 8001aa0:	bd08      	pop	{r3, pc}
 8001aa2:	bf00      	nop
 8001aa4:	200000b4 	.word	0x200000b4
 8001aa8:	40013800 	.word	0x40013800

08001aac <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001aac:	b510      	push	{r4, lr}
 8001aae:	4604      	mov	r4, r0
 8001ab0:	b086      	sub	sp, #24

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ab2:	2210      	movs	r2, #16
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	a802      	add	r0, sp, #8
 8001ab8:	f000 f88e 	bl	8001bd8 <memset>
  if(uartHandle->Instance==USART1)
 8001abc:	6822      	ldr	r2, [r4, #0]
 8001abe:	4b1b      	ldr	r3, [pc, #108]	; (8001b2c <HAL_UART_MspInit+0x80>)
 8001ac0:	429a      	cmp	r2, r3
 8001ac2:	d130      	bne.n	8001b26 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ac4:	f503 4358 	add.w	r3, r3, #55296	; 0xd800
 8001ac8:	699a      	ldr	r2, [r3, #24]
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = USART1_TX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8001aca:	a902      	add	r1, sp, #8
    __HAL_RCC_USART1_CLK_ENABLE();
 8001acc:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001ad0:	619a      	str	r2, [r3, #24]
 8001ad2:	699a      	ldr	r2, [r3, #24]
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8001ad4:	4816      	ldr	r0, [pc, #88]	; (8001b30 <HAL_UART_MspInit+0x84>)
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ad6:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 8001ada:	9200      	str	r2, [sp, #0]
 8001adc:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ade:	699a      	ldr	r2, [r3, #24]

    GPIO_InitStruct.Pin = USART1_RX_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001ae0:	2400      	movs	r4, #0
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001ae2:	f042 0204 	orr.w	r2, r2, #4
 8001ae6:	619a      	str	r2, [r3, #24]
 8001ae8:	699b      	ldr	r3, [r3, #24]
 8001aea:	f003 0304 	and.w	r3, r3, #4
 8001aee:	9301      	str	r3, [sp, #4]
 8001af0:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = USART1_TX_Pin;
 8001af2:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001af6:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001af8:	2302      	movs	r3, #2
 8001afa:	9303      	str	r3, [sp, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001afc:	2303      	movs	r3, #3
 8001afe:	9305      	str	r3, [sp, #20]
    HAL_GPIO_Init(USART1_TX_GPIO_Port, &GPIO_InitStruct);
 8001b00:	f7fe fcae 	bl	8000460 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = USART1_RX_Pin;
 8001b04:	f44f 6380 	mov.w	r3, #1024	; 0x400
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8001b08:	a902      	add	r1, sp, #8
 8001b0a:	4809      	ldr	r0, [pc, #36]	; (8001b30 <HAL_UART_MspInit+0x84>)
    GPIO_InitStruct.Pin = USART1_RX_Pin;
 8001b0c:	9302      	str	r3, [sp, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001b0e:	9403      	str	r4, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b10:	9404      	str	r4, [sp, #16]
    HAL_GPIO_Init(USART1_RX_GPIO_Port, &GPIO_InitStruct);
 8001b12:	f7fe fca5 	bl	8000460 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001b16:	2025      	movs	r0, #37	; 0x25
 8001b18:	4622      	mov	r2, r4
 8001b1a:	4621      	mov	r1, r4
 8001b1c:	f7fe fbdc 	bl	80002d8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001b20:	2025      	movs	r0, #37	; 0x25
 8001b22:	f7fe fc0d 	bl	8000340 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8001b26:	b006      	add	sp, #24
 8001b28:	bd10      	pop	{r4, pc}
 8001b2a:	bf00      	nop
 8001b2c:	40013800 	.word	0x40013800
 8001b30:	40010800 	.word	0x40010800

08001b34 <SendString>:
	HAL_StatusTypeDef state = HAL_UART_Transmit(&huart1, &ch, 1, 100);
}

void SendString(char* str, uint16_t count)
{
	HAL_StatusTypeDef state = HAL_UART_Transmit(&huart1, str, count, 100);
 8001b34:	460a      	mov	r2, r1
 8001b36:	2364      	movs	r3, #100	; 0x64
 8001b38:	4601      	mov	r1, r0
 8001b3a:	4801      	ldr	r0, [pc, #4]	; (8001b40 <SendString+0xc>)
 8001b3c:	f7ff bb50 	b.w	80011e0 <HAL_UART_Transmit>
 8001b40:	200000b4 	.word	0x200000b4

08001b44 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8001b44:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8001b46:	e003      	b.n	8001b50 <LoopCopyDataInit>

08001b48 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8001b48:	4b0b      	ldr	r3, [pc, #44]	; (8001b78 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 8001b4a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8001b4c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8001b4e:	3104      	adds	r1, #4

08001b50 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8001b50:	480a      	ldr	r0, [pc, #40]	; (8001b7c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8001b52:	4b0b      	ldr	r3, [pc, #44]	; (8001b80 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8001b54:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8001b56:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8001b58:	d3f6      	bcc.n	8001b48 <CopyDataInit>
  ldr r2, =_sbss
 8001b5a:	4a0a      	ldr	r2, [pc, #40]	; (8001b84 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 8001b5c:	e002      	b.n	8001b64 <LoopFillZerobss>

08001b5e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8001b5e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8001b60:	f842 3b04 	str.w	r3, [r2], #4

08001b64 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8001b64:	4b08      	ldr	r3, [pc, #32]	; (8001b88 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8001b66:	429a      	cmp	r2, r3
  bcc FillZerobss
 8001b68:	d3f9      	bcc.n	8001b5e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001b6a:	f7ff fe37 	bl	80017dc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b6e:	f000 f80f 	bl	8001b90 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001b72:	f7ff fd11 	bl	8001598 <main>
  bx lr
 8001b76:	4770      	bx	lr
  ldr r3, =_sidata
 8001b78:	08001c40 	.word	0x08001c40
  ldr r0, =_sdata
 8001b7c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8001b80:	2000000c 	.word	0x2000000c
  ldr r2, =_sbss
 8001b84:	2000000c 	.word	0x2000000c
  ldr r3, = _ebss
 8001b88:	200000f4 	.word	0x200000f4

08001b8c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001b8c:	e7fe      	b.n	8001b8c <ADC1_2_IRQHandler>
	...

08001b90 <__libc_init_array>:
 8001b90:	b570      	push	{r4, r5, r6, lr}
 8001b92:	2500      	movs	r5, #0
 8001b94:	4e0c      	ldr	r6, [pc, #48]	; (8001bc8 <__libc_init_array+0x38>)
 8001b96:	4c0d      	ldr	r4, [pc, #52]	; (8001bcc <__libc_init_array+0x3c>)
 8001b98:	1ba4      	subs	r4, r4, r6
 8001b9a:	10a4      	asrs	r4, r4, #2
 8001b9c:	42a5      	cmp	r5, r4
 8001b9e:	d109      	bne.n	8001bb4 <__libc_init_array+0x24>
 8001ba0:	f000 f822 	bl	8001be8 <_init>
 8001ba4:	2500      	movs	r5, #0
 8001ba6:	4e0a      	ldr	r6, [pc, #40]	; (8001bd0 <__libc_init_array+0x40>)
 8001ba8:	4c0a      	ldr	r4, [pc, #40]	; (8001bd4 <__libc_init_array+0x44>)
 8001baa:	1ba4      	subs	r4, r4, r6
 8001bac:	10a4      	asrs	r4, r4, #2
 8001bae:	42a5      	cmp	r5, r4
 8001bb0:	d105      	bne.n	8001bbe <__libc_init_array+0x2e>
 8001bb2:	bd70      	pop	{r4, r5, r6, pc}
 8001bb4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bb8:	4798      	blx	r3
 8001bba:	3501      	adds	r5, #1
 8001bbc:	e7ee      	b.n	8001b9c <__libc_init_array+0xc>
 8001bbe:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001bc2:	4798      	blx	r3
 8001bc4:	3501      	adds	r5, #1
 8001bc6:	e7f2      	b.n	8001bae <__libc_init_array+0x1e>
 8001bc8:	08001c38 	.word	0x08001c38
 8001bcc:	08001c38 	.word	0x08001c38
 8001bd0:	08001c38 	.word	0x08001c38
 8001bd4:	08001c3c 	.word	0x08001c3c

08001bd8 <memset>:
 8001bd8:	4603      	mov	r3, r0
 8001bda:	4402      	add	r2, r0
 8001bdc:	4293      	cmp	r3, r2
 8001bde:	d100      	bne.n	8001be2 <memset+0xa>
 8001be0:	4770      	bx	lr
 8001be2:	f803 1b01 	strb.w	r1, [r3], #1
 8001be6:	e7f9      	b.n	8001bdc <memset+0x4>

08001be8 <_init>:
 8001be8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bea:	bf00      	nop
 8001bec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bee:	bc08      	pop	{r3}
 8001bf0:	469e      	mov	lr, r3
 8001bf2:	4770      	bx	lr

08001bf4 <_fini>:
 8001bf4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001bf6:	bf00      	nop
 8001bf8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001bfa:	bc08      	pop	{r3}
 8001bfc:	469e      	mov	lr, r3
 8001bfe:	4770      	bx	lr
