Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto c44809dad5e64b26a85a2050f0003031 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot comp_5bit_tb_behav xil_defaultlib.comp_5bit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 2 for port 'a' [C:/Users/Pranav Konduru/Local Repo Workspace/EE118_Projects/testingAssignment5/testingAssignment5.srcs/sources_1/new/comp_5_bit.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.two_bit_comp
Compiling module xil_defaultlib.comp_5_bit
Compiling module xil_defaultlib.comp_5bit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot comp_5bit_tb_behav
