// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
// ------------------- W A R N I N G: A U T O - G E N E R A T E D   C O D E !! -------------------//

// This file has been automatically created from top_earlgrey.hjson.
// This is a reformatted copy of top_earlgrey.hjson
{
  name: earlgrey
  type: top
  rnd_cnst_seed: 4881560218908238235
  datawidth: "32"
  power:
  {
    domains:
    [
      Aon
      "0"
    ]
    default: "0"
  }
  clocks:
  {
    hier_paths:
    {
      top: clkmgr_aon_clocks.
      ext: ""
    }
    srcs:
    [
      {
        name: main
        aon: no
        freq: "100000000"
      }
      {
        name: io
        aon: no
        freq: "96000000"
      }
      {
        name: usb
        aon: no
        freq: "48000000"
      }
      {
        name: aon
        aon: yes
        freq: "200000"
      }
    ]
    derived_srcs:
    [
      {
        name: io_div2
        aon: no
        div: 2
        src: io
        freq: "48000000"
      }
      {
        name: io_div4
        aon: no
        div: 4
        src: io
        freq: "24000000"
      }
    ]
    groups:
    [
      {
        name: powerup
        src: top
        sw_cg: no
      }
      {
        name: trans
        src: top
        sw_cg: hint
        unique: yes
      }
      {
        name: infra
        src: top
        sw_cg: no
      }
      {
        name: secure
        src: top
        sw_cg: no
      }
      {
        name: peri
        src: top
        sw_cg: yes
        unique: no
      }
      {
        name: timers
        src: top
        sw_cg: no
      }
      {
        name: proc
        src: no
        sw_cg: no
        unique: no
        clocks:
        {
          clk_proc_main: main
        }
      }
    ]
  }
  resets:
  {
    hier_paths:
    {
      top: rstmgr_aon_resets.
      ext: ""
    }
    nodes:
    [
      {
        name: rst_ni
        gen: false
        type: ext
      }
      {
        name: por_aon
        gen: false
        type: top
        domains:
        [
          Aon
        ]
        clk: aon
      }
      {
        name: lc_src
        gen: false
        type: int
        domains:
        [
          Aon
          "0"
        ]
        clk: io_div4
      }
      {
        name: sys_src
        gen: false
        type: int
        domains:
        [
          Aon
          "0"
        ]
        clk: io_div4
      }
      {
        name: por
        gen: true
        type: top
        domains:
        [
          Aon
        ]
        parent: por_aon
        clk: main
      }
      {
        name: por_io
        gen: true
        type: top
        domains:
        [
          Aon
        ]
        parent: por_aon
        clk: io
      }
      {
        name: por_io_div2
        gen: true
        type: top
        domains:
        [
          Aon
        ]
        parent: por_aon
        clk: io_div2
      }
      {
        name: por_io_div4
        gen: true
        type: top
        domains:
        [
          Aon
        ]
        parent: por_aon
        clk: io_div4
      }
      {
        name: por_usb
        gen: true
        type: top
        domains:
        [
          Aon
        ]
        parent: por_aon
        clk: usb
      }
      {
        name: lc
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: lc_src
        clk: main
      }
      {
        name: lc_io_div4
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: lc_src
        clk: io_div4
      }
      {
        name: sys
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: main
      }
      {
        name: sys_io_div4
        gen: true
        type: top
        domains:
        [
          Aon
          "0"
        ]
        parent: sys_src
        clk: io_div4
      }
      {
        name: sys_aon
        gen: true
        type: top
        domains:
        [
          Aon
          "0"
        ]
        parent: sys_src
        clk: aon
      }
      {
        name: spi_device0
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: io_div2
        sw: 1
      }
      {
        name: spi_device1
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: io_div2
        sw: 1
      }
      {
        name: spi_host0
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: io
        sw: 1
      }
      {
        name: spi_host1
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: io_div2
        sw: 1
      }
      {
        name: usb
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: usb
        sw: 1
      }
      {
        name: i2c0
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: io_div2
        sw: 1
      }
      {
        name: i2c1
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: io_div2
        sw: 1
      }
      {
        name: i2c2
        gen: true
        type: top
        domains:
        [
          "0"
        ]
        parent: sys_src
        clk: io_div2
        sw: 1
      }
    ]
  }
  num_cores: "1"
  host:
  [
    {
      name: rv_core_ibex
      type: rv_core_ibex
      inter_signal_list:
      [
        {
          struct: esc_tx
          type: uni
          name: esc_nmi_tx
          act: rcv
          package: prim_esc_pkg
        }
        {
          struct: esc_rx
          type: uni
          name: esc_nmi_rx
          act: req
          package: prim_esc_pkg
        }
        {
          struct: crash_dump
          type: uni
          name: crash_dump
          act: req
          package: ibex_pkg
        }
        {
          struct: lc_tx_t
          type: uni
          name: lc_cpu_en
          act: rcv
          package: lc_ctrl_pkg
        }
        {
          struct: ram_1p_cfg_t
          type: uni
          name: ram_cfg
          act: rcv
          package: prim_ram_1p_pkg
        }
        {
          struct: alert_event
          type: uni
          name: fatal_intg_event
          act: req
          package: rv_core_ibex_peri_pkg
        }
        {
          struct: alert_event
          type: uni
          name: fatal_core_event
          act: req
          package: rv_core_ibex_peri_pkg
        }
        {
          struct: alert_event
          type: uni
          name: recov_core_event
          act: req
          package: rv_core_ibex_peri_pkg
        }
        {
          struct: region_cfg
          type: uni
          name: ibus_region_cfg
          act: rcv
          package: rv_core_ibex_peri_pkg
        }
        {
          struct: region_cfg
          type: uni
          name: dbus_region_cfg
          act: rcv
          package: rv_core_ibex_peri_pkg
        }
      ]
    }
  ]
  module:
  [
    {
      name: uart0
      type: uart
      clock_srcs:
      {
        clk_i: io_div4
      }
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      base_addr: 0x40000000
    }
    {
      name: uart1
      type: uart
      clock_srcs:
      {
        clk_i: io_div4
      }
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      base_addr: 0x40010000
    }
    {
      name: uart2
      type: uart
      clock_srcs:
      {
        clk_i: io_div4
      }
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      base_addr: 0x40020000
    }
    {
      name: uart3
      type: uart
      clock_srcs:
      {
        clk_i: io_div4
      }
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      base_addr: 0x40030000
    }
    {
      name: gpio
      type: gpio
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      base_addr: 0x40040000
    }
    {
      name: spi_device0
      type: spi_device
      clock_srcs:
      {
        clk_i: io_div4
        scan_clk_i: io_div2
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: spi_device0
      }
      base_addr: 0x40050000
    }
    {
      name: spi_device1
      type: spi_device
      clock_srcs:
      {
        clk_i: io_div4
        scan_clk_i: io_div2
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: spi_device1
      }
      base_addr: 0x400B0000
    }
    {
      name: spi_host0
      type: spi_host
      clock_srcs:
      {
        clk_i: io_div4
        clk_core_i: io
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: spi_host0
        rst_core_ni: spi_host0
      }
      base_addr: 0x40060000
    }
    {
      name: spi_host1
      type: spi_host
      clock_srcs:
      {
        clk_i: io_div4
        clk_core_i: io_div2
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: spi_host1
        rst_core_ni: spi_host1
      }
      base_addr: 0x40070000
    }
    {
      name: i2c0
      type: i2c
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: i2c0
      }
      base_addr: 0x40080000
    }
    {
      name: i2c1
      type: i2c
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: i2c1
      }
      base_addr: 0x40090000
    }
    {
      name: i2c2
      type: i2c
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: i2c2
      }
      base_addr: 0x400A0000
    }
    {
      name: pattgen
      type: pattgen
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      base_addr: 0x400E0000
    }
    {
      name: rv_timer
      type: rv_timer
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: timers
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      base_addr: 0x40100000
    }
    {
      name: usbdev
      type: usbdev
      clock_srcs:
      {
        clk_i: io_div4
        clk_aon_i: aon
        clk_usb_48mhz_i: usb
      }
      clock_group: peri
      clock_reset_export:
      [
        ast
      ]
      reset_connections:
      {
        rst_ni: sys_io_div4
        rst_aon_ni: sys_aon
        rst_usb_48mhz_ni: usb
      }
      base_addr: 0x40110000
    }
    {
      name: otp_ctrl
      type: otp_ctrl
      clock_srcs:
      {
        clk_i: io_div4
        clk_edn_i: main
      }
      clock_group: timers
      reset_connections:
      {
        rst_ni: lc_io_div4
        rst_edn_ni: sys
      }
      base_addr: 0x40130000
    }
    {
      name: lc_ctrl
      type: lc_ctrl
      clock_srcs:
      {
        clk_i: io_div4
        clk_kmac_i: main
      }
      clock_group: timers
      reset_connections:
      {
        rst_ni: lc_io_div4
        rst_kmac_ni: sys
      }
      base_addr: 0x40140000
    }
    {
      name: alert_handler
      type: alert_handler
      clock_srcs:
      {
        clk_i: io_div4
        clk_edn_i: main
      }
      clock_group: timers
      reset_connections:
      {
        rst_ni: sys_io_div4
        rst_edn_ni: sys
      }
      base_addr: 0x40150000
      attr: templated
      localparam:
      {
        EscCntDw: 32
        AccuCntDw: 16
        LfsrSeed: 0x7FFFFFFF
      }
    }
    {
      name: pwrmgr_aon
      type: pwrmgr
      clock_srcs:
      {
        clk_i: io_div4
        clk_slow_i: aon
      }
      clock_group: powerup
      reset_connections:
      {
        rst_ni: por
        rst_slow_ni: por_aon
      }
      domain: Aon
      base_addr: 0x40400000
      attr: templated
    }
    {
      name: rstmgr_aon
      type: rstmgr
      clock_srcs:
      {
        clk_i: io_div4
        clk_aon_i: aon
        clk_main_i: main
        clk_io_i: io
        clk_usb_i: usb
        clk_io_div2_i: io_div2
        clk_io_div4_i: io_div4
      }
      clock_group: powerup
      reset_connections:
      {
        rst_ni: rst_ni
      }
      domain: Aon
      base_addr: 0x40410000
      attr: templated
    }
    {
      name: clkmgr_aon
      type: clkmgr
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: powerup
      reset_connections:
      {
        rst_ni: por_io_div4
        rst_main_ni: por
        rst_io_ni: por_io
        rst_usb_ni: por_usb
        rst_io_div2_ni: por_io_div2
        rst_io_div4_ni: por_io_div4
      }
      domain: Aon
      base_addr: 0x40420000
      attr: templated
    }
    {
      name: sysrst_ctrl_aon
      type: sysrst_ctrl
      clock_srcs:
      {
        clk_i: io_div4
        clk_aon_i: aon
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: sys_io_div4
        rst_aon_ni: sys_aon
      }
      domain: Aon
      base_addr: 0x40430000
    }
    {
      name: adc_ctrl_aon
      type: adc_ctrl
      clock_srcs:
      {
        clk_i: io_div4
        clk_aon_i: aon
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: sys_io_div4
        rst_slow_ni: sys_aon
      }
      clock_reset_export:
      [
        ast
      ]
      domain: Aon
      base_addr: 0x40440000
    }
    {
      name: pwm_aon
      type: pwm
      clock_srcs:
      {
        clk_i: io_div4
        clk_core_i: aon
      }
      clock_group: powerup
      reset_connections:
      {
        rst_ni: sys_io_div4
        rst_core_ni: sys_aon
      }
      domain: Aon
      base_addr: 0x40450000
    }
    {
      name: pinmux_aon
      type: pinmux
      clock_srcs:
      {
        clk_i: io_div4
        clk_aon_i: aon
      }
      clock_group: powerup
      reset_connections:
      {
        rst_ni: sys_io_div4
        rst_aon_ni: sys_aon
      }
      domain: Aon
      base_addr: 0x40460000
      attr: templated
    }
    {
      name: aon_timer_aon
      type: aon_timer
      clock_srcs:
      {
        clk_i: io_div4
        clk_aon_i: aon
      }
      clock_group: timers
      reset_connections:
      {
        rst_ni: sys_io_div4
        rst_aon_ni: sys_aon
      }
      domain: Aon
      base_addr: 0x40470000
      attr: templated
    }
    {
      name: ast
      type: ast
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: secure
      clock_reset_export:
      [
        ast
      ]
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      base_addr: 0x40480000
      attr: reggen_only
    }
    {
      name: sensor_ctrl_aon
      type: sensor_ctrl
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: secure
      clock_reset_export:
      [
        ast
      ]
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      domain: Aon
      base_addr: 0x40490000
      attr: reggen_top
    }
    {
      name: sram_ctrl_ret_aon
      type: sram_ctrl
      clock_srcs:
      {
        clk_i: io_div4
        clk_otp_i: io_div4
      }
      clock_group: peri
      reset_connections:
      {
        rst_ni: sys_io_div4
        rst_otp_ni: lc_io_div4
      }
      domain: Aon
      base_addr: 0x40500000
    }
    {
      name: flash_ctrl
      type: flash_ctrl
      clock_srcs:
      {
        clk_i: main
        clk_otp_i: io_div4
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: lc
        rst_otp_ni: lc_io_div4
      }
      base_addrs:
      {
        core: 0x41000000
        prim: 0x41008000
      }
      attr: templated
    }
    {
      name: rv_dm
      type: rv_dm
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: lc
      }
      base_addrs:
      {
        rom: 0x00010000
        regs: 0x41200000
      }
    }
    {
      name: rv_plic
      type: rv_plic
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: sys
      }
      base_addr: 0x41010000
      attr: templated
    }
    {
      name: aes
      type: aes
      clock_srcs:
      {
        clk_i: main
        clk_edn_i: main
      }
      clock_group: trans
      reset_connections:
      {
        rst_ni: sys
        rst_edn_ni: sys
      }
      base_addr: 0x41100000
    }
    {
      name: hmac
      type: hmac
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: trans
      reset_connections:
      {
        rst_ni: sys
      }
      base_addr: 0x41110000
    }
    {
      name: kmac
      type: kmac
      clock_srcs:
      {
        clk_i: main
        clk_edn_i: main
      }
      clock_group: trans
      reset_connections:
      {
        rst_ni: sys
        rst_edn_ni: sys
      }
      base_addr: 0x41120000
    }
    {
      name: keymgr
      type: keymgr
      clock_srcs:
      {
        clk_i: main
        clk_edn_i: main
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: sys
        rst_edn_ni: sys
      }
      base_addr: 0x41130000
    }
    {
      name: csrng
      type: csrng
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: sys
      }
      base_addr: 0x41150000
    }
    {
      name: entropy_src
      type: entropy_src
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: sys
      }
      clock_reset_export:
      [
        ast
      ]
      base_addr: 0x41160000
    }
    {
      name: edn0
      type: edn
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: sys
      }
      clock_reset_export:
      [
        ast
      ]
      base_addr: 0x41170000
    }
    {
      name: edn1
      type: edn
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: sys
      }
      base_addr: 0x41180000
    }
    {
      name: sram_ctrl_main
      type: sram_ctrl
      clock_srcs:
      {
        clk_i: main
        clk_otp_i: io_div4
      }
      clock_group: secure
      reset_connections:
      {
        rst_ni: sys
        rst_otp_ni: lc_io_div4
      }
      base_addr: 0x411C0000
    }
    {
      name: otbn
      type: otbn
      clock_srcs:
      {
        clk_i: main
        clk_edn_i: main
        clk_otp_i: io_div4
      }
      clock_group: trans
      reset_connections:
      {
        rst_ni: sys
        rst_edn_ni: sys
        rst_otp_ni: lc_io_div4
      }
      base_addr: 0x411D0000
    }
    {
      name: rom_ctrl
      type: rom_ctrl
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: sys
      }
      base_addrs:
      {
        rom: 0x00008000
        regs: 0x411e0000
      }
    }
    {
      name: rv_core_ibex_peri
      type: rv_core_ibex_peri
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: sys
      }
      base_addr: 0x411F0000
    }
  ]
  memory:
  [
    {
      name: ram_main
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: sys
      }
      type: ram_1p_scr
      base_addr: 0x10000000
      size: 0x20000
      byte_write: "true"
      integ_width: 7
      exec: "1"
      inter_signal_list:
      [
        {
          struct: tl
          package: tlul_pkg
          type: req_rsp
          act: rsp
          name: tl
        }
        {
          struct: sram_scr
          package: sram_ctrl_pkg
          type: req_rsp
          name: sram_scr
          act: rsp
        }
        {
          struct: sram_scr_init
          package: sram_ctrl_pkg
          type: req_rsp
          name: sram_scr_init
          act: rsp
        }
        {
          struct: tl_instr_en
          package: tlul_pkg
          type: uni
          name: en_ifetch
          act: rcv
        }
        {
          struct: logic
          package: ""
          type: uni
          name: intg_error
          act: req
        }
        {
          struct: ram_1p_cfg
          package: prim_ram_1p_pkg
          type: uni
          name: cfg
          act: rcv
        }
      ]
    }
    {
      name: ram_ret_aon
      clock_srcs:
      {
        clk_i: io_div4
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: sys_io_div4
      }
      domain: Aon
      type: ram_1p_scr
      base_addr: 0x40600000
      size: 0x1000
      byte_write: "true"
      integ_width: 7
      exec: "0"
      inter_signal_list:
      [
        {
          struct: tl
          package: tlul_pkg
          type: req_rsp
          act: rsp
          name: tl
        }
        {
          struct: sram_scr
          package: sram_ctrl_pkg
          type: req_rsp
          name: sram_scr
          act: rsp
        }
        {
          struct: sram_scr_init
          package: sram_ctrl_pkg
          type: req_rsp
          name: sram_scr_init
          act: rsp
        }
        {
          struct: tl_instr_en
          package: tlul_pkg
          type: uni
          name: en_ifetch
          act: rcv
        }
        {
          struct: logic
          package: ""
          type: uni
          name: intg_error
          act: req
        }
        {
          struct: ram_1p_cfg
          package: prim_ram_1p_pkg
          type: uni
          name: cfg
          act: rcv
        }
      ]
    }
    {
      name: eflash
      clock_srcs:
      {
        clk_i: main
      }
      clock_group: infra
      reset_connections:
      {
        rst_ni: lc
      }
      type: eflash
      base_addr: 0x20000000
      banks: 2
      pages_per_bank: 256
      program_resolution: 8
      swaccess: ro
      inter_signal_list:
      [
        {
          struct: flash
          type: req_rsp
          name: flash_ctrl
          act: rsp
        }
        {
          struct: tl
          package: tlul_pkg
          type: req_rsp
          act: rsp
          name: tl
        }
        {
          struct: lc_tx
          package: lc_ctrl_pkg
          type: uni
          act: rcv
          name: lc_nvm_debug_en
        }
        {
          struct: lc_tx
          package: lc_ctrl_pkg
          type: uni
          act: rcv
          name: flash_bist_enable
        }
        {
          struct: logic
          package: ""
          type: uni
          act: rcv
          name: flash_power_down_h
        }
        {
          struct: logic
          package: ""
          type: uni
          act: rcv
          name: flash_power_ready_h
        }
        {
          struct: logic
          package: ""
          width: "4"
          type: uni
          act: rcv
          name: flash_test_mode_a
        }
        {
          struct: logic
          package: ""
          type: uni
          act: rcv
          name: flash_test_voltage_h
        }
        {
          struct: ast_dif
          package: ast_pkg
          type: uni
          act: req
          name: flash_alert
        }
      ]
    }
  ]
  port:
  [
    {
      name: ast
      inter_signal_list:
      [
        {
          struct: edn
          type: req_rsp
          name: edn
          act: rsp
          package: edn_pkg
        }
        {
          struct: lc_tx
          type: uni
          name: lc_dft_en
          act: req
          package: lc_ctrl_pkg
        }
        {
          struct: ram_1p_cfg
          package: prim_ram_1p_pkg
          type: uni
          name: ram_1p_cfg
          act: rcv
        }
        {
          struct: ram_2p_cfg
          package: prim_ram_2p_pkg
          type: uni
          name: ram_2p_cfg
          act: rcv
        }
        {
          struct: rom_cfg
          package: prim_rom_pkg
          type: uni
          name: rom_cfg
          act: rcv
        }
      ]
    }
  ]
  inter_module:
  {
    connect:
    {
      ast.ram_1p_cfg:
      [
        otbn.ram_cfg
        ram_main.cfg
        ram_ret_aon.cfg
        rv_core_ibex.ram_cfg
      ]
      ast.ram_2p_cfg:
      [
        spi_device0.ram_cfg
        spi_device1.ram_cfg
        usbdev.ram_cfg
      ]
      ast.rom_cfg:
      [
        rom_ctrl.rom_cfg
      ]
      alert_handler.crashdump:
      [
        rstmgr_aon.alert_dump
      ]
      alert_handler.esc_rx:
      [
        rv_core_ibex.esc_nmi_rx
        lc_ctrl.esc_scrap_state0_rx
        lc_ctrl.esc_scrap_state1_rx
        pwrmgr_aon.esc_rst_rx
      ]
      alert_handler.esc_tx:
      [
        rv_core_ibex.esc_nmi_tx
        lc_ctrl.esc_scrap_state0_tx
        lc_ctrl.esc_scrap_state1_tx
        pwrmgr_aon.esc_rst_tx
      ]
      csrng.csrng_cmd:
      [
        edn0.csrng_cmd
        edn1.csrng_cmd
      ]
      csrng.entropy_src_hw_if:
      [
        entropy_src.entropy_src_hw_if
      ]
      csrng.cs_aes_halt:
      [
        entropy_src.cs_aes_halt
      ]
      flash_ctrl.flash:
      [
        eflash.flash_ctrl
      ]
      flash_ctrl.keymgr:
      [
        keymgr.flash
      ]
      flash_ctrl.otp:
      [
        otp_ctrl.flash_otp_key
      ]
      flash_ctrl.rma_req:
      [
        lc_ctrl.lc_flash_rma_req
      ]
      flash_ctrl.rma_ack:
      [
        lc_ctrl.lc_flash_rma_ack
      ]
      flash_ctrl.rma_seed:
      [
        lc_ctrl.lc_flash_rma_seed
      ]
      sram_ctrl_main.sram_scr:
      [
        ram_main.sram_scr
      ]
      sram_ctrl_main.sram_scr_init:
      [
        ram_main.sram_scr_init
      ]
      sram_ctrl_ret_aon.sram_scr:
      [
        ram_ret_aon.sram_scr
      ]
      sram_ctrl_ret_aon.sram_scr_init:
      [
        ram_ret_aon.sram_scr_init
      ]
      sram_ctrl_main.en_ifetch:
      [
        ram_main.en_ifetch
      ]
      sram_ctrl_ret_aon.en_ifetch:
      [
        ram_ret_aon.en_ifetch
      ]
      ram_main.intg_error:
      [
        sram_ctrl_main.intg_error
      ]
      ram_ret_aon.intg_error:
      [
        sram_ctrl_ret_aon.intg_error
      ]
      otp_ctrl.sram_otp_key:
      [
        sram_ctrl_main.sram_otp_key
        sram_ctrl_ret_aon.sram_otp_key
      ]
      pwrmgr_aon.pwr_flash:
      [
        flash_ctrl.pwrmgr
      ]
      pwrmgr_aon.pwr_rst:
      [
        rstmgr_aon.pwr
      ]
      pwrmgr_aon.pwr_clk:
      [
        clkmgr_aon.pwr
      ]
      pwrmgr_aon.pwr_otp:
      [
        otp_ctrl.pwr_otp
      ]
      pwrmgr_aon.pwr_lc:
      [
        lc_ctrl.pwr_lc
      ]
      pwrmgr_aon.strap:
      [
        pinmux_aon.strap_en
      ]
      pwrmgr_aon.low_power:
      [
        pinmux_aon.sleep_en
        aon_timer_aon.sleep_mode
      ]
      rom_ctrl.pwrmgr_data:
      [
        pwrmgr_aon.rom_ctrl
      ]
      rom_ctrl.keymgr_data:
      [
        keymgr.rom_digest
      ]
      rv_core_ibex.crash_dump:
      [
        rstmgr_aon.cpu_dump
      ]
      usbdev.usb_out_of_rst:
      [
        pinmux_aon.usb_out_of_rst
      ]
      usbdev.usb_aon_wake_en:
      [
        pinmux_aon.usb_aon_wake_en
      ]
      usbdev.usb_aon_wake_ack:
      [
        pinmux_aon.usb_aon_wake_ack
      ]
      usbdev.usb_suspend:
      [
        pinmux_aon.usb_suspend
      ]
      pinmux_aon.usb_state_debug:
      [
        usbdev.usb_state_debug
      ]
      edn0.edn:
      [
        keymgr.edn
        otp_ctrl.edn
        ast.edn
        kmac.entropy
        alert_handler.edn
        aes.edn
        otbn.edn_urnd
      ]
      edn1.edn:
      [
        otbn.edn_rnd
      ]
      otp_ctrl.otbn_otp_key:
      [
        otbn.otbn_otp_key
      ]
      otp_ctrl.otp_keymgr_key:
      [
        keymgr.otp_key
      ]
      keymgr.kmac_key:
      [
        kmac.keymgr_key
      ]
      kmac.app:
      [
        keymgr.kmac_data
        lc_ctrl.kmac_data
        rom_ctrl.kmac_data
      ]
      clkmgr_aon.idle: []
      pinmux_aon.lc_jtag:
      [
        lc_ctrl.jtag
      ]
      pinmux_aon.rv_jtag:
      [
        rv_dm.jtag
      ]
      otp_ctrl.otp_lc_data:
      [
        lc_ctrl.otp_lc_data
      ]
      lc_ctrl.lc_otp_program:
      [
        otp_ctrl.lc_otp_program
      ]
      lc_ctrl.lc_keymgr_div:
      [
        keymgr.lc_keymgr_div
      ]
      lc_ctrl.lc_dft_en:
      [
        otp_ctrl.lc_dft_en
        pinmux_aon.lc_dft_en
        ast.lc_dft_en
        clkmgr_aon.lc_dft_en
      ]
      lc_ctrl.lc_nvm_debug_en:
      [
        eflash.lc_nvm_debug_en
      ]
      lc_ctrl.lc_hw_debug_en:
      [
        sram_ctrl_main.lc_hw_debug_en
        sram_ctrl_ret_aon.lc_hw_debug_en
        pinmux_aon.lc_hw_debug_en
        csrng.lc_hw_debug_en
        rv_dm.lc_hw_debug_en
      ]
      lc_ctrl.lc_cpu_en:
      [
        rv_core_ibex.lc_cpu_en
      ]
      lc_ctrl.lc_keymgr_en:
      [
        keymgr.lc_keymgr_en
      ]
      lc_ctrl.lc_escalate_en:
      [
        aes.lc_escalate_en
        otp_ctrl.lc_escalate_en
        sram_ctrl_main.lc_escalate_en
        sram_ctrl_ret_aon.lc_escalate_en
        aon_timer_aon.lc_escalate_en
        flash_ctrl.lc_escalate_en
      ]
      lc_ctrl.lc_check_byp_en:
      [
        otp_ctrl.lc_check_byp_en
      ]
      lc_ctrl.lc_clk_byp_req:
      [
        clkmgr_aon.lc_clk_byp_req
      ]
      lc_ctrl.lc_clk_byp_ack:
      [
        clkmgr_aon.lc_clk_byp_ack
      ]
      lc_ctrl.lc_creator_seed_sw_rw_en:
      [
        otp_ctrl.lc_creator_seed_sw_rw_en
        flash_ctrl.lc_creator_seed_sw_rw_en
      ]
      lc_ctrl.lc_owner_seed_sw_rw_en:
      [
        flash_ctrl.lc_owner_seed_sw_rw_en
      ]
      lc_ctrl.lc_iso_part_sw_rd_en:
      [
        flash_ctrl.lc_iso_part_sw_rd_en
      ]
      lc_ctrl.lc_iso_part_sw_wr_en:
      [
        flash_ctrl.lc_iso_part_sw_wr_en
      ]
      lc_ctrl.lc_seed_hw_rd_en:
      [
        otp_ctrl.lc_seed_hw_rd_en
        flash_ctrl.lc_seed_hw_rd_en
      ]
      rv_core_ibex.fatal_intg_event:
      [
        rv_core_ibex_peri.fatal_intg_event
      ]
      rv_core_ibex.fatal_core_event:
      [
        rv_core_ibex_peri.fatal_core_event
      ]
      rv_core_ibex.recov_core_event:
      [
        rv_core_ibex_peri.recov_core_event
      ]
      rv_core_ibex_peri.ibus_region_cfg:
      [
        rv_core_ibex.ibus_region_cfg
      ]
      rv_core_ibex_peri.dbus_region_cfg:
      [
        rv_core_ibex.dbus_region_cfg
      ]
      spi_device0.passthrough:
      [
        spi_host0.passthrough
      ]
      rv_dm.ndmreset_req:
      [
        rstmgr_aon.ndmreset_req
      ]
    }
    top:
    [
      rstmgr_aon.resets
      rstmgr_aon.rst_cpu_n
      pwrmgr_aon.pwr_cpu
      pwrmgr_aon.fetch_en
      clkmgr_aon.clocks
      rv_dm.debug_req
      main.tl_corei
      main.tl_cored
      pinmux_aon.dft_jtag
      otp_ctrl.otp_hw_cfg
      csrng.otp_en_csrng_sw_app_read
      entropy_src.otp_en_entropy_src_fw_read
      entropy_src.otp_en_entropy_src_fw_over
      lc_ctrl.otp_device_id
      keymgr.otp_device_id
      sram_ctrl_main.otp_en_sram_ifetch
      sram_ctrl_ret_aon.otp_en_sram_ifetch
    ]
    external:
    {
      adc_ctrl_aon.adc: adc
      ast.edn: ""
      ast.lc_dft_en: ""
      ast.ram_1p_cfg: ram_1p_cfg
      ast.ram_2p_cfg: ram_2p_cfg
      ast.rom_cfg: rom_cfg
      clkmgr_aon.clk_main: clk_main
      clkmgr_aon.clk_io: clk_io
      clkmgr_aon.clk_usb: clk_usb
      clkmgr_aon.clk_aon: clk_aon
      clkmgr_aon.jitter_en: clk_main_jitter_en
      clkmgr_aon.ast_clk_byp_req: ast_clk_byp_req
      clkmgr_aon.ast_clk_byp_ack: ast_clk_byp_ack
      eflash.flash_alert: flash_alert
      eflash.flash_bist_enable: flash_bist_enable
      eflash.flash_power_down_h: flash_power_down_h
      eflash.flash_power_ready_h: flash_power_ready_h
      entropy_src.entropy_src_rng: es_rng
      entropy_src.rng_fips: es_rng_fips
      peri.tl_ast: ast_tl
      pinmux_aon.dft_strap_test: dft_strap_test
      pinmux_aon.dft_hold_tap_sel: dft_hold_tap_sel
      pwrmgr_aon.pwr_ast: pwrmgr_ast
      otp_ctrl.otp_ast_pwr_seq: ""
      otp_ctrl.otp_ast_pwr_seq_h: ""
      otp_ctrl.otp_alert: otp_alert
      sensor_ctrl_aon.ast_alert: sensor_ctrl_ast_alert
      sensor_ctrl_aon.ast_status: sensor_ctrl_ast_status
      sensor_ctrl_aon.ast2pinmux: ast2pinmux
      sensor_ctrl_aon.ast_init_done: ast_init_done
      usbdev.usb_ref_val: ""
      usbdev.usb_ref_pulse: ""
    }
  }
  xbar:
  [
    {
      name: main
      clock_srcs:
      {
        clk_main_i: main
        clk_fixed_i: io_div4
      }
      clock_group: infra
      reset: sys
      reset_connections:
      {
        rst_main_ni: sys
        rst_fixed_ni: sys_io_div4
      }
    }
    {
      name: peri
      clock_srcs:
      {
        clk_peri_i: io_div4
      }
      clock_group: infra
      reset: sys_io_div4
      reset_connections:
      {
        rst_peri_ni: sys_io_div4
      }
    }
  ]
  pinout:
  {
    banks:
    [
      VCC
      AVCC
      VIOA
      VIOB
    ]
    pads:
    [
      {
        name: POR_N
        type: InputStd
        bank: VCC
        connection: manual
        desc: System reset
      }
      {
        name: USB_P
        type: BidirTol
        bank: VCC
        connection: manual
        desc: USB P signal
      }
      {
        name: USB_N
        type: BidirTol
        bank: VCC
        connection: manual
        desc: USB N signal
      }
      {
        name: CC1
        type: InputStd
        bank: AVCC
        connection: manual
        desc: ADC input 1
      }
      {
        name: CC2
        type: InputStd
        bank: AVCC
        connection: manual
        desc: ADC input 2
      }
      {
        name: FLASH_TEST_VOLT
        type: AnalogIn0
        bank: VCC
        connection: manual
        desc: Flash test voltage input
      }
      {
        name: FLASH_TEST_MODE0
        type: InputStd
        bank: VCC
        connection: manual
        desc: Flash test mode signal
      }
      {
        name: FLASH_TEST_MODE1
        type: InputStd
        bank: VCC
        connection: manual
        desc: Flash test mode signal
      }
      {
        name: OTP_EXT_VOLT
        type: AnalogIn1
        bank: VCC
        connection: manual
        desc: OTP external voltage input
      }
      {
        name: SPI_HOST_D0
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI host data
      }
      {
        name: SPI_HOST_D1
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI host data
      }
      {
        name: SPI_HOST_D2
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI host data
      }
      {
        name: SPI_HOST_D3
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI host data
      }
      {
        name: SPI_HOST_CLK
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI host clock
      }
      {
        name: SPI_HOST_CS_L
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI host chip select
      }
      {
        name: SPI_DEV0_D0
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI device data
      }
      {
        name: SPI_DEV0_D1
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI device data
      }
      {
        name: SPI_DEV0_D2
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI device data
      }
      {
        name: SPI_DEV0_D3
        type: BidirStd
        bank: VIOA
        connection: direct
        desc: SPI device data
      }
      {
        name: SPI_DEV0_CLK
        type: InputStd
        bank: VIOA
        connection: direct
        desc: SPI device clock
      }
      {
        name: SPI_DEV0_CS_L
        type: InputStd
        bank: VIOA
        connection: direct
        desc: SPI device chip select
      }
      {
        name: IOA0
        type: BidirStd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOA1
        type: BidirStd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOA2
        type: BidirStd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOA3
        type: BidirStd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOA4
        type: BidirStd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOA5
        type: BidirStd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOA6
        type: BidirOd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOA7
        type: BidirOd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOA8
        type: BidirOd
        bank: VIOA
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB0
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB1
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB2
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB3
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB4
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB5
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB6
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB7
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB8
        type: BidirStd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB9
        type: BidirOd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB10
        type: BidirOd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB11
        type: BidirOd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOB12
        type: BidirOd
        bank: VIOB
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOC0
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOC1
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: SPI_DEV1_CLK
        type: InputStd
        bank: VCC
        connection: direct
        desc: SPI device clock
      }
      {
        name: SPI_DEV1_D0
        type: BidirStd
        bank: VCC
        connection: direct
        desc: SPI device data
      }
      {
        name: SPI_DEV1_D1
        type: BidirStd
        bank: VCC
        connection: direct
        desc: SPI device data
      }
      {
        name: SPI_DEV1_D2
        type: BidirStd
        bank: VCC
        connection: direct
        desc: SPI device data
      }
      {
        name: SPI_DEV1_D3
        type: BidirStd
        bank: VCC
        connection: direct
        desc: SPI device data
      }
      {
        name: SPI_DEV1_CS_L
        type: InputStd
        bank: VCC
        connection: direct
        desc: SPI device chip select
      }
      {
        name: IOC6
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOC7
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOC8
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOC9
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOC10
        type: BidirOd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOC11
        type: BidirOd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOC12
        type: BidirOd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR0
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR1
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR2
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR3
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR4
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR5
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR6
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR7
        type: BidirStd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR8
        type: BidirOd
        bank: VCC
        connection: direct
        desc: Dedicated sysrst_ctrl output (ec_rst_l)
      }
      {
        name: IOR9
        type: BidirOd
        bank: VCC
        connection: direct
        desc: Dedicated sysrst_ctrl output (pwrb_out)
      }
      {
        name: IOR10
        type: BidirOd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR11
        type: BidirOd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR12
        type: BidirOd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
      {
        name: IOR13
        type: BidirOd
        bank: VCC
        connection: muxed
        desc: Muxed IO pad
      }
    ]
  }
  pinmux:
  {
    signals:
    [
      {
        instance: spi_host0
        port: sck
        connection: direct
        pad: SPI_HOST_CLK
        desc: ""
      }
      {
        instance: spi_host0
        port: csb
        connection: direct
        pad: SPI_HOST_CS_L
        desc: ""
      }
      {
        instance: spi_host0
        port: sd[0]
        connection: direct
        pad: SPI_HOST_D0
        desc: ""
      }
      {
        instance: spi_host0
        port: sd[1]
        connection: direct
        pad: SPI_HOST_D1
        desc: ""
      }
      {
        instance: spi_host0
        port: sd[2]
        connection: direct
        pad: SPI_HOST_D2
        desc: ""
      }
      {
        instance: spi_host0
        port: sd[3]
        connection: direct
        pad: SPI_HOST_D3
        desc: ""
      }
      {
        instance: spi_device0
        port: sck
        connection: direct
        pad: SPI_DEV0_CLK
        desc: ""
      }
      {
        instance: spi_device0
        port: csb
        connection: direct
        pad: SPI_DEV0_CS_L
        desc: ""
      }
      {
        instance: spi_device0
        port: sd[0]
        connection: direct
        pad: SPI_DEV0_D0
        desc: ""
      }
      {
        instance: spi_device0
        port: sd[1]
        connection: direct
        pad: SPI_DEV0_D1
        desc: ""
      }
      {
        instance: spi_device0
        port: sd[2]
        connection: direct
        pad: SPI_DEV0_D2
        desc: ""
      }
      {
        instance: spi_device0
        port: sd[3]
        connection: direct
        pad: SPI_DEV0_D3
        desc: ""
      }
      {
        instance: spi_device1
        port: sck
        connection: direct
        pad: SPI_DEV1_CLK
        desc: ""
      }
      {
        instance: spi_device1
        port: csb
        connection: direct
        pad: SPI_DEV1_CS_L
        desc: ""
      }
      {
        instance: spi_device1
        port: sd[0]
        connection: direct
        pad: SPI_DEV1_D0
        desc: ""
      }
      {
        instance: spi_device1
        port: sd[1]
        connection: direct
        pad: SPI_DEV1_D1
        desc: ""
      }
      {
        instance: spi_device1
        port: sd[2]
        connection: direct
        pad: SPI_DEV1_D2
        desc: ""
      }
      {
        instance: spi_device1
        port: sd[3]
        connection: direct
        pad: SPI_DEV1_D3
        desc: ""
      }
      {
        instance: usbdev
        port: d
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: dp
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: dn
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: sense
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: se0
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: dp_pullup
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: dn_pullup
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: tx_mode_se
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: suspend
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: usbdev
        port: rx_enable
        connection: manual
        pad: ""
        desc: ""
        attr: BidirTol
      }
      {
        instance: gpio
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: uart0
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: uart1
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: uart2
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: uart3
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: i2c0
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: i2c1
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: i2c2
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: pattgen
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: spi_host1
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: flash_ctrl
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sensor_ctrl_aon
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: pwm_aon
        port: ""
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: ac_present
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: ec_rst_in_l
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: key0_in
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: key1_in
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: key2_in
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: pwrb_in
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: bat_disable
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: ec_rst_out_l
        connection: direct
        pad: IOR8
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: key0_out
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: key1_out
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: key2_out
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: pwrb_out
        connection: direct
        pad: IOR9
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: lid_open
        connection: muxed
        pad: ""
        desc: ""
      }
      {
        instance: sysrst_ctrl_aon
        port: z3_wakeup
        connection: muxed
        pad: ""
        desc: ""
      }
    ]
    num_wkup_detect: 8
    wkup_cnt_width: 8
  }
  targets:
  [
    {
      name: asic
      pinout:
      {
        remove_pads: []
        add_pads: []
      }
      pinmux:
      {
        special_signals:
        [
          {
            name: tap0
            pad: IOC8
            desc: TAP strap signal.
          }
          {
            name: tap1
            pad: IOC0
            desc: TAP strap signal.
          }
          {
            name: dft0
            pad: IOC1
            desc: DFT strap signal.
          }
          {
            name: dft1
            pad: IOC7
            desc: DFT strap signal.
          }
          {
            name: tck
            pad: IOR3
            desc: JTAG tck signal.
          }
          {
            name: tms
            pad: IOR0
            desc: JTAG tms signal.
          }
          {
            name: trst_n
            pad: IOR4
            desc: JTAG trst_n signal.
          }
          {
            name: tdi
            pad: IOR2
            desc: JTAG tdi signal.
          }
          {
            name: tdo
            pad: IOR1
            desc: JTAG tdo signal.
          }
        ]
      }
    }
    {
      name: cw310
      pinout:
      {
        remove_pads:
        [
          CC1
          CC2
          SPI_DEV0_D2
          SPI_DEV0_D3
          SPI_DEV1_D2
          SPI_DEV1_D3
          SPI_HOST_CLK
          SPI_HOST_CS_L
          SPI_HOST_D0
          SPI_HOST_D1
          SPI_HOST_D2
          SPI_HOST_D3
          FLASH_TEST_VOLT
          OTP_EXT_VOLT
          FLASH_TEST_MODE0
          FLASH_TEST_MODE1
          IOB10
          IOB11
          IOB12
          IOC0
          IOC1
          IOC12
          IOR0
          IOR1
          IOR2
          IOR3
          IOR4
          IOR5
          IOR6
          IOR7
          IOR8
          IOR9
          IOR10
          IOR11
          IOR12
          IOR13
        ]
        add_pads:
        [
          {
            name: IO_CLK
            type: InputStd
            bank: VCC
            connection: manual
            desc: Extra clock input for FPGA target
          }
          {
            name: IO_JSRST_N
            type: InputStd
            bank: VCC
            connection: manual
            desc: Dedicated JTAG system reset input
          }
          {
            name: IO_USB_SENSE0
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB signal for FPGA target
          }
          {
            name: IO_USB_DNPULLUP0
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB signal for FPGA target
          }
          {
            name: IO_USB_DPPULLUP0
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB signal for FPGA target
          }
          {
            name: IO_UPHY_DP_TX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_DN_TX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_DP_RX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_DN_RX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_D_RX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_OE_N
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_SENSE
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_DPPULLUP
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
        ]
      }
      pinmux:
      {
        special_signals:
        [
          {
            name: tap0
            pad: IOC0
            desc: TAP strap signal, maps to a stubbed-off MIO.
          }
          {
            name: tap1
            pad: IOB7
            desc: TAP strap signal, maps to MIO pad 16.
          }
          {
            name: dft0
            pad: IOC1
            desc: DFT strap signal, maps to a stubbed-off MIO.
          }
          {
            name: dft1
            pad: IOC12
            desc: DFT strap signal, maps to a stubbed-off MIO.
          }
          {
            name: tck
            pad: SPI_DEV0_CLK
            desc: JTAG tck signal, overlaid on SPI_DEV.
          }
          {
            name: tms
            pad: SPI_DEV0_CS_L
            desc: JTAG tms signal, overlaid on SPI_DEV.
          }
          {
            name: trst_n
            pad: IOB9
            desc: JTAG trst_n signal, maps to MIO pad 18.
          }
          {
            name: tdi
            pad: SPI_DEV0_D0
            desc: JTAG tdi signal, overlaid on SPI_DEV.
          }
          {
            name: tdo
            pad: SPI_DEV0_D1
            desc: JTAG tdo signal, overlaid on SPI_DEV.
          }
        ]
      }
    }
    {
      name: nexysvideo
      pinout:
      {
        remove_pads:
        [
          CC1
          CC2
          SPI_DEV0_D2
          SPI_DEV0_D3
          SPI_DEV1_D2
          SPI_DEV1_D3
          SPI_HOST_CLK
          SPI_HOST_CS_L
          SPI_HOST_D0
          SPI_HOST_D1
          SPI_HOST_D2
          SPI_HOST_D3
          FLASH_TEST_VOLT
          OTP_EXT_VOLT
          FLASH_TEST_MODE0
          FLASH_TEST_MODE1
          IOB10
          IOB11
          IOB12
          IOC0
          IOC1
          IOC12
          IOR0
          IOR1
          IOR2
          IOR3
          IOR4
          IOR5
          IOR6
          IOR7
          IOR8
          IOR9
          IOR10
          IOR11
          IOR12
          IOR13
        ]
        add_pads:
        [
          {
            name: IO_CLK
            type: InputStd
            bank: VCC
            connection: manual
            desc: Extra clock input for FPGA target
          }
          {
            name: IO_JSRST_N
            type: InputStd
            bank: VCC
            connection: manual
            desc: Dedicated JTAG system reset input
          }
          {
            name: IO_USB_SENSE0
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB signal for FPGA target
          }
          {
            name: IO_USB_DNPULLUP0
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB signal for FPGA target
          }
          {
            name: IO_USB_DPPULLUP0
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB signal for FPGA target
          }
          {
            name: IO_UPHY_DP_TX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_DN_TX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_DP_RX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_DN_RX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_D_RX
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_OE_N
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_SENSE
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
          {
            name: IO_UPHY_DPPULLUP
            type: BidirStd
            bank: VCC
            connection: manual
            desc: Manual USB UPHY signal for FPGA target
          }
        ]
      }
      pinmux:
      {
        special_signals:
        [
          {
            name: tap0
            pad: IOC0
            desc: TAP strap signal, maps to a stubbed-off MIO.
          }
          {
            name: tap1
            pad: IOB7
            desc: TAP strap signal, maps to MIO pad 16.
          }
          {
            name: dft0
            pad: IOC1
            desc: DFT strap signal, maps to a stubbed-off MIO.
          }
          {
            name: dft1
            pad: IOC12
            desc: DFT strap signal, maps to a stubbed-off MIO.
          }
          {
            name: tck
            pad: SPI_DEV0_CLK
            desc: JTAG tck signal, overlaid on SPI_DEV.
          }
          {
            name: tms
            pad: SPI_DEV0_CS_L
            desc: JTAG tms signal, overlaid on SPI_DEV.
          }
          {
            name: trst_n
            pad: IOB9
            desc: JTAG trst_n signal, maps to MIO pad 18.
          }
          {
            name: tdi
            pad: SPI_DEV0_D0
            desc: JTAG tdi signal, overlaid on SPI_DEV.
          }
          {
            name: tdo
            pad: SPI_DEV0_D1
            desc: JTAG tdo signal, overlaid on SPI_DEV.
          }
        ]
      }
    }
  ]
}