/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.07
Build    : 1.1.25
Hash     : a830eb9
Date     : Jul 10 2024
Type     : Engineering
Log Time   : Wed Jul 10 07:24:04 2024 GMT

INFO: Created design: simple_testcase_one_DSP. Project type: rtl
INFO: Target device: 1VG28
INFO: Device version: v1.6.244
INFO: Adding VERILOG_2001 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./rtl/simple_testcase_one_DSP.v
INFO: ANL: ##################################################
INFO: ANL: Analysis for design: simple_testcase_one_DSP
INFO: ANL: ##################################################
INFO: ANL: Design didn't change: simple_testcase_one_DSP, skipping analysis.
INFO: ANL: Top Modules: simple_testcase_one_DSP

INFO: SYN: ##################################################
INFO: SYN: Synthesis for design: simple_testcase_one_DSP
INFO: SYN: ##################################################
INFO: SYN: RS Synthesis
INFO: SYN: Design didn't change: simple_testcase_one_DSP, skipping synthesis.
INFO: Adding SV_2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./sim/co_sim_tb/co_sim_simple_testcase_one_DSP.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./rtl/simple_testcase_one_DSP.v
Modification completed.
INFO: SGT: ##################################################
INFO: SGT: Gate simulation for design: simple_testcase_one_DSP
INFO: SGT: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -s co_sim_simple_testcase_one_DSP -I../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./sim/co_sim_tb -y ../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./sim/co_sim_tb/co_sim_simple_testcase_one_DSP.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./rtl/simple_testcase_one_DSP.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/simple_testcase_one_DSP_post_synth.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
 ... done, ELABORATING DESIGN
0.06 seconds.
 ... done, 0.06 seconds.
 -F cprop ...
RUNNING FUNCTORS
 ... Iteration detected 61 optimizations.
 ... Iteration detected 0 optimizations.
 ... Look for dangling constants
 ... done
 -F nodangle ...
 ... scan for dangling signal and event nodes. (scomplete=F, ecomplete=F)
 ... 1 iterations deleted 1870 dangling signals and 0 events.
 ... scan for dangling signal and event nodes. (scomplete=T, ecomplete=F)
 ... 2 iterations deleted 1870 dangling signals and 8 events.
 ... done
CALCULATING ISLANDS
 ... done, 0.01CODE GENERATION
 seconds.
 ... invoking target_design
 ... done, 0.05 seconds.
STATISTICS
lex_string: add_count=8029 hit_count=46033
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg27b7e3e4" -f"/tmp/ivrlg7b7e3e4" -p"/tmp/ivrli7b7e3e4" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh7b7e3e4" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/bin/vvp ./a.out -fst
FST info: dumpfile tb.vcd opened for output.
***Reset Test is applied***
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 0, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 0, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 8000 
***Reset Test is ended***
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 0, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 0, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 10000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 89729, x, z, x, x, x, 26462158848, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 89729, z, z, z, z, z, 26462158848, z, z, z, z, z, z, z, z, Time: 12000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 22509, x, z, x, x, x, 271635102841, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 22509, z, z, z, z, z, 271635102841, z, z, z, z, z, z, z, z, Time: 14000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 169678, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 169678, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 16000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 17834, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 17834, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 18000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 94927, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 94927, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 20000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 69099, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 69099, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 22000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 49 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 144186, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 144186, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 24000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 22175, x, z, x, x, x, 2077708800, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 22175, z, z, z, z, z, 2077708800, z, z, z, z, z, z, z, z, Time: 26000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 257480, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 257480, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 28000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 153947, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 153947, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 30000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 242851, x, z, x, x, x, 22754167296, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 242851, z, z, z, z, z, 22754167296, z, z, z, z, z, z, z, z, Time: 32000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 224474, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 224474, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 34000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 179354, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 179354, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 36000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 49044, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 49044, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 38000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 55 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 225685, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 225685, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 40000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 254984, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 254984, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 42000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 104890, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 104890, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 44000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 99197, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 99197, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 46000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 96417, x, z, x, x, x, 25499500407, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 96417, z, z, z, z, z, 25499500407, z, z, z, z, z, z, z, z, Time: 48000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 190188, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 190188, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 50000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 57 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 57 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 128141, x, z, x, x, x, 84935186466, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 128141, z, z, z, z, z, 84935186466, z, z, z, z, z, z, z, z, Time: 52000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 175044, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 175044, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 54000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 107748, x, z, x, x, x, 111589431696, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 107748, z, z, z, z, z, 111589431696, z, z, z, z, z, z, z, z, Time: 56000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 22159, x, z, x, x, x, 1863239515, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 22159, z, z, z, z, z, 1863239515, z, z, z, z, z, z, z, z, Time: 58000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 197901, x, z, x, x, x, 220307461510, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 197901, z, z, z, z, z, 220307461510, z, z, z, z, z, z, z, z, Time: 60000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 195298, x, z, x, x, x, 15631066026, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 195298, z, z, z, z, z, 15631066026, z, z, z, z, z, z, z, z, Time: 62000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 230856, x, z, x, x, x, 274128966088, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 230856, z, z, z, z, z, 274128966088, z, z, z, z, z, z, z, z, Time: 64000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 185685, x, z, x, x, x, 157067042115, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 185685, z, z, z, z, z, 157067042115, z, z, z, z, z, z, z, z, Time: 66000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 113627, x, z, x, x, x, 232707859315, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 113627, z, z, z, z, z, 232707859315, z, z, z, z, z, z, z, z, Time: 68000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 48 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 48 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 127592, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 127592, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 70000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 160057, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 160057, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 72000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 248613, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 248613, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 74000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 52894, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 52894, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 76000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 252574, x, z, x, x, x, 216943493120, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 252574, z, z, z, z, z, 216943493120, z, z, z, z, z, z, z, z, Time: 78000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 96493, x, z, x, x, x, 257212740448, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 96493, z, z, z, z, z, 257212740448, z, z, z, z, z, z, z, z, Time: 80000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 219012, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 219012, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 82000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 45076, x, z, x, x, x, 257153302528, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 45076, z, z, z, z, z, 257153302528, z, z, z, z, z, z, z, z, Time: 84000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 112391, x, z, x, x, x, 247416290004, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 112391, z, z, z, z, z, 247416290004, z, z, z, z, z, z, z, z, Time: 86000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 226015, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 226015, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 88000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 25059, x, z, x, x, x, 2358026841, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 25059, z, z, z, z, z, 2358026841, z, z, z, z, z, z, z, z, Time: 90000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 235216, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 235216, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 92000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 84421, x, z, x, x, x, 44808725117, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 84421, z, z, z, z, z, 44808725117, z, z, z, z, z, z, z, z, Time: 94000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 55 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 55 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 193207, x, z, x, x, x, 110086257288, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 193207, z, z, z, z, z, 110086257288, z, z, z, z, z, z, z, z, Time: 96000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 35803, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 35803, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 98000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 95983, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 95983, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 100000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 71022, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 71022, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 102000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 150844, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 150844, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 104000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 49 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 49 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 15031, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 15031, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 106000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 201, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 201, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 108000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 24144, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 24144, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 110000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 234611, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 234611, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 112000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 168706, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 168706, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 114000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 175093, x, z, x, x, x, 223320037072, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 175093, z, z, z, z, z, 223320037072, z, z, z, z, z, z, z, z, Time: 116000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 208320, x, z, x, x, x, 17524233216, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 208320, z, z, z, z, z, 17524233216, z, z, z, z, z, z, z, z, Time: 118000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 40094, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 40094, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 120000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 95848, x, z, x, x, x, 17621271408, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 95848, z, z, z, z, z, 17621271408, z, z, z, z, z, z, z, z, Time: 122000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 173965, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 173965, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 124000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 148316, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 148316, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 126000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 50 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 196035, x, z, x, x, x, 748265595, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 196035, z, z, z, z, z, 748265595, z, z, z, z, z, z, z, z, Time: 128000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 101803, x, z, x, x, x, 223792245317, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 101803, z, z, z, z, z, 223792245317, z, z, z, z, z, z, z, z, Time: 130000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 46 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 191510, x, z, x, x, x, 220698195864, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 191510, z, z, z, z, z, 220698195864, z, z, z, z, z, z, z, z, Time: 132000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 205291, x, z, x, x, x, 274808716843, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 205291, z, z, z, z, z, 274808716843, z, z, z, z, z, z, z, z, Time: 134000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 1239, x, z, x, x, x, 540304359, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 1239, z, z, z, z, z, 540304359, z, z, z, z, z, z, z, z, Time: 136000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 62 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 62 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 144899, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 144899, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 138000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 59 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 59 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 12030, x, z, x, x, x, 273797540764, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 12030, z, z, z, z, z, 273797540764, z, z, z, z, z, z, z, z, Time: 140000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 4299, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 4299, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 142000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 51 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 52028, x, z, x, x, x, 14308428392, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 52028, z, z, z, z, z, 14308428392, z, z, z, z, z, z, z, z, Time: 144000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 105121, x, z, x, x, x, 100377099512, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 105121, z, z, z, z, z, 100377099512, z, z, z, z, z, z, z, z, Time: 146000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 57100, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 57100, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 148000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 4216, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 4216, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 150000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 139975, x, z, x, x, x, 212389929472, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 139975, z, z, z, z, z, 212389929472, z, z, z, z, z, z, z, z, Time: 152000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 39587, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 39587, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 154000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 78517, x, z, x, x, x, 271541248512, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 78517, z, z, z, z, z, 271541248512, z, z, z, z, z, z, z, z, Time: 156000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 190534, x, z, x, x, x, 13699585134, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 190534, z, z, z, z, z, 13699585134, z, z, z, z, z, z, z, z, Time: 158000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 41429, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 41429, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 160000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 53 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 187205, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 187205, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 162000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 50 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 50 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 204463, x, z, x, x, x, 265948195972, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 204463, z, z, z, z, z, 265948195972, z, z, z, z, z, z, z, z, Time: 164000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 72378, x, z, x, x, x, 4364827668, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 72378, z, z, z, z, z, 4364827668, z, z, z, z, z, z, z, z, Time: 166000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 39104, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 39104, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 168000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 180117, x, z, x, x, x, 196221806509, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 180117, z, z, z, z, z, 196221806509, z, z, z, z, z, z, z, z, Time: 170000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 153282, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 153282, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 172000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 61 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 257439, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 257439, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 174000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 52 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 139067, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 139067, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 176000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 93289, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 93289, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 178000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 44 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 20000, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 20000, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 180000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 89694, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 89694, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 182000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 44 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 44 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 67533, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 67533, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 184000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 56 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 182508, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 182508, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 186000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 14921, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 14921, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 188000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 60 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 60 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 14991, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 14991, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 190000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 58125, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 58125, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 192000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 95620, x, z, x, x, x, 60995711140, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 95620, z, z, z, z, z, 60995711140, z, z, z, z, z, z, z, z, Time: 194000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 200403, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 200403, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 196000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 98, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 98, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 198000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 61 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 61 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 68049, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 68049, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 200000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 185437, x, z, x, x, x, 51649396736, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 185437, z, z, z, z, z, 51649396736, z, z, z, z, z, z, z, z, Time: 202000 
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 51 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 51 which is greater than 43 which serves no function
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 228862, x, z, x, x, x, 0, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 228862, z, z, z, z, z, 0, z, z, z, z, z, z, z, z, Time: 204000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 62936, x, z, x, x, x, 14342988528, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 62936, z, z, z, z, z, 14342988528, z, z, z, z, z, z, z, z, Time: 206000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 36584, x, z, x, x, x, 268581215200, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 36584, z, z, z, z, z, 268581215200, z, z, z, z, z, z, z, z, Time: 208000 
Data Mismatch: Actual output: x, x, x, x, z, x, x, x, x, 36584, x, z, x, x, x, 268581215200, x, z, x, x, x, x, x, z, Netlist Output z, z, z, z, z, z, z, z, z, 36584, z, z, z, z, z, 268581215200, z, z, z, z, z, z, z, z, Time: 208000 
102 comparison(s) mismatched
ERROR: SIM: Simulation Failed
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.golden.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
WARNING: DSP38 instance co_sim_simple_testcase_one_DSP.synth_net.dut_mult ACC_FIR input is 63 which is greater than 43 which serves no function
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./sim/co_sim_tb/co_sim_simple_testcase_one_DSP.v:106: $finish called at 607000 (1ps)
INFO: SGT: Gate simulation for design: simple_testcase_one_DSP had ended
INFO: PAC: ##################################################
INFO: PAC: Packing for design: simple_testcase_one_DSP
INFO: PAC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report simple_testcase_one_DSP_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top simple_testcase_one_DSP --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route --pack
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report simple_testcase_one_DSP_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top simple_testcase_one_DSP --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route --pack

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_simple_testcase_one_DSP_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.12 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port $undef to $undef in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:339:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult[11] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  565 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 18
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 37
Swept block(s)      : 1
Constant Pins Marked: 565
# Clean circuit took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1214
    .input     :      43
    .output    :     603
    0-LUT      :       2
    6-LUT      :     565
    RS_DSP_MULT:       1
  Nets  : 648
    Avg Fanout:     1.9
    Max Fanout:   504.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1859
  Timing Graph Edges: 3220
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 21.2 MiB, delta_rss +0.0 MiB)
# Packing
Begin packing '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif'.

After removing unused inputs...
	total blocks: 1214, total nets: 648, total inputs: 43, total outputs: 603
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/clb_lr[0]/fle[0]/adder[0]/adder_carry[0].cin[0]

0 attraction groups were created during prepacking.
Finish prepacking.
Using inter-cluster delay: 8.9048e-10
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Starting Clustering - Clustering Progress: 
-------------------   --------------------------   ---------
Molecules processed   Number of clusters created   FPGA size
-------------------   --------------------------   ---------
    48/1214      3%                           40    64 x 46    
    96/1214      7%                           43    64 x 46    
   144/1214     11%                           46    64 x 46    
   192/1214     15%                           49    64 x 46    
   240/1214     19%                           52    64 x 46    
   288/1214     23%                           55    64 x 46    
   336/1214     27%                           58    64 x 46    
   384/1214     31%                           61    64 x 46    
   432/1214     35%                           64    64 x 46    
   480/1214     39%                           67    64 x 46    
   528/1214     43%                           70    64 x 46    
   576/1214     47%                           73    64 x 46    
   624/1214     51%                           92    64 x 46    
   672/1214     55%                          140    64 x 46    
   720/1214     59%                          188    64 x 46    
   768/1214     63%                          236    64 x 46    
   816/1214     67%                          284    64 x 46    
   864/1214     71%                          332    64 x 46    
   912/1214     75%                          380    64 x 46    
   960/1214     79%                          428    64 x 46    
  1008/1214     83%                          476    64 x 46    
  1056/1214     86%                          524    64 x 46    
  1104/1214     90%                          572    64 x 46    
  1152/1214     94%                          620    64 x 46    
  1200/1214     98%                          668    64 x 46    

Logic Element (fle) detailed count:
  Total number of Logic Elements used : 284
  LEs used for logic and registers    : 0
  LEs used for logic only             : 284
  LEs used for registers only         : 0

Incr Slack updates 1 in 7.0202e-05 sec
Full Max Req/Worst Slack updates 1 in 2.7998e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 9.6616e-05 sec
FPGA sized to 64 x 46 (castor62x44_heterogeneous)
Device Utilization: 0.02 (target 1.00)
	Block Utilization: 0.04 Type: io
	Block Utilization: 0.02 Type: clb
	Block Utilization: 0.02 Type: dsp

Start the iterative improvement process
the iterative improvement process is done
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        646                               0.933437                    0.0665635   
       clb         36                                      1                        15.75   
       dsp          1                                     43                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 648 nets, 648 nets not absorbed.

Netlist conversion complete.

# Packing took 0.27 seconds (max_rss 30.8 MiB, delta_rss +9.6 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.19 seconds).
# Load packing took 0.21 seconds (max_rss 69.3 MiB, delta_rss +38.5 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 648
Netlist num_blocks: 683
Netlist EMPTY blocks: 0.
Netlist io blocks: 646.
Netlist clb blocks: 36.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 43
Netlist output pins: 603

Pb types usage...
  io               : 646
   io_output       : 603
    outpad         : 603
   io_input        : 43
    inpad          : 43
  clb              : 36
   clb_lr          : 36
    fle            : 284
     ble5          : 567
      lut5         : 567
       lut         : 567
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		646	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		36	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.20 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.20 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.02 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 70.0 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 19.06 seconds (max_rss 485.0 MiB, delta_rss +415.0 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 19.76 seconds (max_rss 485.0 MiB, delta_rss +415.0 MiB)


Flow timing analysis took 0.00637534 seconds (0.00613762 STA, 0.000237723 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 20.86 seconds (max_rss 485.0 MiB)
INFO: PAC: Design simple_testcase_one_DSP is packed
INFO: PLC: ##################################################
INFO: PLC: Placement for design: simple_testcase_one_DSP
INFO: PLC: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/planning --csv /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/Virgo_Pin_Table.csv --blif /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif --output simple_testcase_one_DSP_pin_loc.place --assign_unconstrained_pins in_define_order --clk_map simple_testcase_one_DSP.temp_file_clkmap --read_repack /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/fpga_repack_constraints.xml --write_repack simple_testcase_one_DSP_repack_constraints.xml --edits /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/config.json

CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port $undef to $undef in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:339:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult[11] in primitive RS_DSP_MULT Ignored






  [CRITICAL_WARNING] pin_c: failed getting device pin for output pin: HP_2_CC_39_19N

  [CRITICAL_WARNING] pin_c: failed getting device pin for output pin: HP_2_CC_39_19N


  [CRITICAL_WARNING] pin_c: failed getting device pin for output pin: HP_2_CC_39_19N

  [CRITICAL_WARNING] pin_c: failed getting device pin for output pin: HP_2_CC_39_19N



	 pin_c: NOTE ERRORs: 2





	 pin_c: NOTE ERRORs: 2


Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report simple_testcase_one_DSP_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top simple_testcase_one_DSP --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route --place --fix_clusters simple_testcase_one_DSP_pin_loc.place
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report simple_testcase_one_DSP_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top simple_testcase_one_DSP --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route --place --fix_clusters simple_testcase_one_DSP_pin_loc.place

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_simple_testcase_one_DSP_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.06 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: Using constraints file 'simple_testcase_one_DSP_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: simple_testcase_one_DSP_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.04 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port $undef to $undef in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:339:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult[11] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.01 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  565 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 18
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 37
Swept block(s)      : 1
Constant Pins Marked: 565
# Clean circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1214
    .input     :      43
    .output    :     603
    0-LUT      :       2
    6-LUT      :     565
    RS_DSP_MULT:       1
  Nets  : 648
    Avg Fanout:     1.9
    Max Fanout:   504.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1859
  Timing Graph Edges: 3220
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.13 seconds).
# Load packing took 0.13 seconds (max_rss 67.6 MiB, delta_rss +46.4 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 648
Netlist num_blocks: 683
Netlist EMPTY blocks: 0.
Netlist io blocks: 646.
Netlist clb blocks: 36.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 43
Netlist output pins: 603

Pb types usage...
  io               : 646
   io_output       : 603
    outpad         : 603
   io_input        : 43
    inpad          : 43
  clb              : 36
   clb_lr          : 36
    fle            : 284
     ble5          : 567
      lut5         : 567
       lut         : 567
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		646	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		36	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.20 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.20 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.02 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 68.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 13.99 seconds (max_rss 484.0 MiB, delta_rss +415.4 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 14.68 seconds (max_rss 484.0 MiB, delta_rss +415.4 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 33.68 seconds (max_rss 484.0 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for OPIN in dsp
Warning 185: Found no more sample locations for SOURCE in bram
Warning 186: Found no more sample locations for OPIN in bram
## Computing src/opin lookahead took 0.11 seconds (max_rss 484.0 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 33.91 seconds (max_rss 484.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up
RR graph channel widths unchanged, skipping RR graph rebuild
## Computing delta delays
Warning 187: Unable to route between blocks at (1,1) and (1,45) to characterize delay (setting to inf)
Warning 188: Unable to route between blocks at (1,1) and (2,45) to characterize delay (setting to inf)
Warning 189: Unable to route between blocks at (1,1) and (3,45) to characterize delay (setting to inf)
Warning 190: Unable to route between blocks at (1,1) and (4,45) to characterize delay (setting to inf)
Warning 191: Unable to route between blocks at (1,1) and (5,45) to characterize delay (setting to inf)
Warning 192: Unable to route between blocks at (1,1) and (6,45) to characterize delay (setting to inf)
Warning 193: Unable to route between blocks at (1,1) and (7,45) to characterize delay (setting to inf)
Warning 194: Unable to route between blocks at (1,1) and (8,45) to characterize delay (setting to inf)
Warning 195: Unable to route between blocks at (1,1) and (9,45) to characterize delay (setting to inf)
Warning 196: Unable to route between blocks at (1,1) and (10,45) to characterize delay (setting to inf)
Warning 197: Unable to route between blocks at (1,1) and (11,45) to characterize delay (setting to inf)
Warning 198: Unable to route between blocks at (1,1) and (12,45) to characterize delay (setting to inf)
Warning 199: Unable to route between blocks at (1,1) and (13,45) to characterize delay (setting to inf)
Warning 200: Unable to route between blocks at (1,1) and (14,45) to characterize delay (setting to inf)
Warning 201: Unable to route between blocks at (1,1) and (15,45) to characterize delay (setting to inf)
Warning 202: Unable to route between blocks at (1,1) and (16,45) to characterize delay (setting to inf)
Warning 203: Unable to route between blocks at (1,1) and (17,45) to characterize delay (setting to inf)
Warning 204: Unable to route between blocks at (1,1) and (18,45) to characterize delay (setting to inf)
Warning 205: Unable to route between blocks at (1,1) and (19,45) to characterize delay (setting to inf)
Warning 206: Unable to route between blocks at (1,1) and (20,45) to characterize delay (setting to inf)
Warning 207: Unable to route between blocks at (1,1) and (21,45) to characterize delay (setting to inf)
Warning 208: Unable to route between blocks at (1,1) and (22,45) to characterize delay (setting to inf)
Warning 209: Unable to route between blocks at (1,1) and (23,45) to characterize delay (setting to inf)
Warning 210: Unable to route between blocks at (1,1) and (24,45) to characterize delay (setting to inf)
Warning 211: Unable to route between blocks at (1,1) and (25,45) to characterize delay (setting to inf)
Warning 212: Unable to route between blocks at (1,1) and (26,45) to characterize delay (setting to inf)
Warning 213: Unable to route between blocks at (1,1) and (27,45) to characterize delay (setting to inf)
Warning 214: Unable to route between blocks at (1,1) and (28,45) to characterize delay (setting to inf)
Warning 215: Unable to route between blocks at (1,1) and (29,45) to characterize delay (setting to inf)
Warning 216: Unable to route between blocks at (1,1) and (30,45) to characterize delay (setting to inf)
Warning 217: Unable to route between blocks at (1,1) and (31,45) to characterize delay (setting to inf)
Warning 218: Unable to route between blocks at (1,1) and (32,45) to characterize delay (setting to inf)
Warning 219: Unable to route between blocks at (1,1) and (33,45) to characterize delay (setting to inf)
Warning 220: Unable to route between blocks at (1,1) and (34,45) to characterize delay (setting to inf)
Warning 221: Unable to route between blocks at (1,1) and (35,45) to characterize delay (setting to inf)
Warning 222: Unable to route between blocks at (1,1) and (36,45) to characterize delay (setting to inf)
Warning 223: Unable to route between blocks at (1,1) and (37,45) to characterize delay (setting to inf)
Warning 224: Unable to route between blocks at (1,1) and (38,45) to characterize delay (setting to inf)
Warning 225: Unable to route between blocks at (1,1) and (39,45) to characterize delay (setting to inf)
Warning 226: Unable to route between blocks at (1,1) and (40,45) to characterize delay (setting to inf)
Warning 227: Unable to route between blocks at (1,1) and (41,45) to characterize delay (setting to inf)
Warning 228: Unable to route between blocks at (1,1) and (42,45) to characterize delay (setting to inf)
Warning 229: Unable to route between blocks at (1,1) and (43,45) to characterize delay (setting to inf)
Warning 230: Unable to route between blocks at (1,1) and (44,45) to characterize delay (setting to inf)
Warning 231: Unable to route between blocks at (1,1) and (45,45) to characterize delay (setting to inf)
Warning 232: Unable to route between blocks at (1,1) and (46,45) to characterize delay (setting to inf)
Warning 233: Unable to route between blocks at (1,1) and (47,45) to characterize delay (setting to inf)
Warning 234: Unable to route between blocks at (1,1) and (48,45) to characterize delay (setting to inf)
Warning 235: Unable to route between blocks at (1,1) and (49,45) to characterize delay (setting to inf)
Warning 236: Unable to route between blocks at (1,1) and (50,45) to characterize delay (setting to inf)
Warning 237: Unable to route between blocks at (1,1) and (51,45) to characterize delay (setting to inf)
Warning 238: Unable to route between blocks at (1,1) and (52,45) to characterize delay (setting to inf)
Warning 239: Unable to route between blocks at (1,1) and (53,45) to characterize delay (setting to inf)
Warning 240: Unable to route between blocks at (1,1) and (54,45) to characterize delay (setting to inf)
Warning 241: Unable to route between blocks at (1,1) and (55,45) to characterize delay (setting to inf)
Warning 242: Unable to route between blocks at (1,1) and (56,45) to characterize delay (setting to inf)
Warning 243: Unable to route between blocks at (1,1) and (57,45) to characterize delay (setting to inf)
Warning 244: Unable to route between blocks at (1,1) and (58,45) to characterize delay (setting to inf)
Warning 245: Unable to route between blocks at (1,1) and (59,45) to characterize delay (setting to inf)
Warning 246: Unable to route between blocks at (1,1) and (60,45) to characterize delay (setting to inf)
Warning 247: Unable to route between blocks at (1,1) and (61,45) to characterize delay (setting to inf)
Warning 248: Unable to route between blocks at (1,1) and (62,45) to characterize delay (setting to inf)
Warning 249: Unable to route between blocks at (1,1) and (63,1) to characterize delay (setting to inf)
Warning 250: Unable to route between blocks at (1,1) and (63,2) to characterize delay (setting to inf)
Warning 251: Unable to route between blocks at (1,1) and (63,3) to characterize delay (setting to inf)
Warning 252: Unable to route between blocks at (1,1) and (63,4) to characterize delay (setting to inf)
Warning 253: Unable to route between blocks at (1,1) and (63,5) to characterize delay (setting to inf)
Warning 254: Unable to route between blocks at (1,1) and (63,6) to characterize delay (setting to inf)
Warning 255: Unable to route between blocks at (1,1) and (63,7) to characterize delay (setting to inf)
Warning 256: Unable to route between blocks at (1,1) and (63,8) to characterize delay (setting to inf)
Warning 257: Unable to route between blocks at (1,1) and (63,9) to characterize delay (setting to inf)
Warning 258: Unable to route between blocks at (1,1) and (63,10) to characterize delay (setting to inf)
Warning 259: Unable to route between blocks at (1,1) and (63,11) to characterize delay (setting to inf)
Warning 260: Unable to route between blocks at (1,1) and (63,12) to characterize delay (setting to inf)
Warning 261: Unable to route between blocks at (1,1) and (63,13) to characterize delay (setting to inf)
Warning 262: Unable to route between blocks at (1,1) and (63,14) to characterize delay (setting to inf)
Warning 263: Unable to route between blocks at (1,1) and (63,15) to characterize delay (setting to inf)
Warning 264: Unable to route between blocks at (1,1) and (63,16) to characterize delay (setting to inf)
Warning 265: Unable to route between blocks at (1,1) and (63,17) to characterize delay (setting to inf)
Warning 266: Unable to route between blocks at (1,1) and (63,18) to characterize delay (setting to inf)
Warning 267: Unable to route between blocks at (1,1) and (63,19) to characterize delay (setting to inf)
Warning 268: Unable to route between blocks at (1,1) and (63,20) to characterize delay (setting to inf)
Warning 269: Unable to route between blocks at (1,1) and (63,21) to characterize delay (setting to inf)
Warning 270: Unable to route between blocks at (1,1) and (63,22) to characterize delay (setting to inf)
Warning 271: Unable to route between blocks at (1,1) and (63,23) to characterize delay (setting to inf)
Warning 272: Unable to route between blocks at (1,1) and (63,24) to characterize delay (setting to inf)
Warning 273: Unable to route between blocks at (1,1) and (63,25) to characterize delay (setting to inf)
Warning 274: Unable to route between blocks at (1,1) and (63,26) to characterize delay (setting to inf)
Warning 275: Unable to route between blocks at (1,1) and (63,27) to characterize delay (setting to inf)
Warning 276: Unable to route between blocks at (1,1) and (63,28) to characterize delay (setting to inf)
Warning 277: Unable to route between blocks at (1,1) and (63,29) to characterize delay (setting to inf)
Warning 278: Unable to route between blocks at (1,1) and (63,30) to characterize delay (setting to inf)
Warning 279: Unable to route between blocks at (1,1) and (63,31) to characterize delay (setting to inf)
Warning 280: Unable to route between blocks at (1,1) and (63,32) to characterize delay (setting to inf)
Warning 281: Unable to route between blocks at (1,1) and (63,33) to characterize delay (setting to inf)
Warning 282: Unable to route between blocks at (1,1) and (63,34) to characterize delay (setting to inf)
Warning 283: Unable to route between blocks at (1,1) and (63,35) to characterize delay (setting to inf)
Warning 284: Unable to route between blocks at (1,1) and (63,36) to characterize delay (setting to inf)
Warning 285: Unable to route between blocks at (1,1) and (63,37) to characterize delay (setting to inf)
Warning 286: Unable to route between blocks at (1,1) and (63,38) to characterize delay (setting to inf)
Warning 287: Unable to route between blocks at (1,1) and (63,39) to characterize delay (setting to inf)
Warning 288: Unable to route between blocks at (1,1) and (63,40) to characterize delay (setting to inf)
Warning 289: Unable to route between blocks at (1,1) and (63,41) to characterize delay (setting to inf)
Warning 290: Unable to route between blocks at (1,1) and (63,42) to characterize delay (setting to inf)
Warning 291: Unable to route between blocks at (1,1) and (63,43) to characterize delay (setting to inf)
Warning 292: Unable to route between blocks at (1,1) and (63,44) to characterize delay (setting to inf)
Warning 293: Unable to route between blocks at (1,1) and (63,45) to characterize delay (setting to inf)
Warning 294: Unable to route between blocks at (4,4) and (4,45) to characterize delay (setting to inf)
Warning 295: Unable to route between blocks at (4,4) and (5,45) to characterize delay (setting to inf)
Warning 296: Unable to route between blocks at (4,4) and (6,45) to characterize delay (setting to inf)
Warning 297: Unable to route between blocks at (4,4) and (7,45) to characterize delay (setting to inf)
Warning 298: Unable to route between blocks at (4,4) and (8,45) to characterize delay (setting to inf)
Warning 299: Unable to route between blocks at (4,4) and (9,45) to characterize delay (setting to inf)
Warning 300: Unable to route between blocks at (4,4) and (10,45) to characterize delay (setting to inf)
Warning 301: Unable to route between blocks at (4,4) and (11,45) to characterize delay (setting to inf)
Warning 302: Unable to route between blocks at (4,4) and (12,45) to characterize delay (setting to inf)
Warning 303: Unable to route between blocks at (4,4) and (13,45) to characterize delay (setting to inf)
Warning 304: Unable to route between blocks at (4,4) and (14,45) to characterize delay (setting to inf)
Warning 305: Unable to route between blocks at (4,4) and (15,45) to characterize delay (setting to inf)
Warning 306: Unable to route between blocks at (4,4) and (16,45) to characterize delay (setting to inf)
Warning 307: Unable to route between blocks at (4,4) and (17,45) to characterize delay (setting to inf)
Warning 308: Unable to route between blocks at (4,4) and (18,45) to characterize delay (setting to inf)
Warning 309: Unable to route between blocks at (4,4) and (19,45) to characterize delay (setting to inf)
Warning 310: Unable to route between blocks at (4,4) and (20,45) to characterize delay (setting to inf)
Warning 311: Unable to route between blocks at (4,4) and (21,45) to characterize delay (setting to inf)
Warning 312: Unable to route between blocks at (4,4) and (22,45) to characterize delay (setting to inf)
Warning 313: Unable to route between blocks at (4,4) and (23,45) to characterize delay (setting to inf)
Warning 314: Unable to route between blocks at (4,4) and (24,45) to characterize delay (setting to inf)
Warning 315: Unable to route between blocks at (4,4) and (25,45) to characterize delay (setting to inf)
Warning 316: Unable to route between blocks at (4,4) and (26,45) to characterize delay (setting to inf)
Warning 317: Unable to route between blocks at (4,4) and (27,45) to characterize delay (setting to inf)
Warning 318: Unable to route between blocks at (4,4) and (28,45) to characterize delay (setting to inf)
Warning 319: Unable to route between blocks at (4,4) and (29,45) to characterize delay (setting to inf)
Warning 320: Unable to route between blocks at (4,4) and (30,45) to characterize delay (setting to inf)
Warning 321: Unable to route between blocks at (4,4) and (31,45) to characterize delay (setting to inf)
Warning 322: Unable to route between blocks at (4,4) and (32,45) to characterize delay (setting to inf)
Warning 323: Unable to route between blocks at (4,4) and (33,45) to characterize delay (setting to inf)
Warning 324: Unable to route between blocks at (4,4) and (34,45) to characterize delay (setting to inf)
Warning 325: Unable to route between blocks at (4,4) and (35,45) to characterize delay (setting to inf)
Warning 326: Unable to route between blocks at (4,4) and (36,45) to characterize delay (setting to inf)
Warning 327: Unable to route between blocks at (4,4) and (37,45) to characterize delay (setting to inf)
Warning 328: Unable to route between blocks at (4,4) and (38,45) to characterize delay (setting to inf)
Warning 329: Unable to route between blocks at (4,4) and (39,45) to characterize delay (setting to inf)
Warning 330: Unable to route between blocks at (4,4) and (40,45) to characterize delay (setting to inf)
Warning 331: Unable to route between blocks at (4,4) and (41,45) to characterize delay (setting to inf)
Warning 332: Unable to route between blocks at (4,4) and (42,45) to characterize delay (setting to inf)
Warning 333: Unable to route between blocks at (4,4) and (43,45) to characterize delay (setting to inf)
Warning 334: Unable to route between blocks at (4,4) and (44,45) to characterize delay (setting to inf)
Warning 335: Unable to route between blocks at (4,4) and (45,45) to characterize delay (setting to inf)
Warning 336: Unable to route between blocks at (4,4) and (46,45) to characterize delay (setting to inf)
Warning 337: Unable to route between blocks at (4,4) and (47,45) to characterize delay (setting to inf)
Warning 338: Unable to route between blocks at (4,4) and (48,45) to characterize delay (setting to inf)
Warning 339: Unable to route between blocks at (4,4) and (49,45) to characterize delay (setting to inf)
Warning 340: Unable to route between blocks at (4,4) and (50,45) to characterize delay (setting to inf)
Warning 341: Unable to route between blocks at (4,4) and (51,45) to characterize delay (setting to inf)
Warning 342: Unable to route between blocks at (4,4) and (52,45) to characterize delay (setting to inf)
Warning 343: Unable to route between blocks at (4,4) and (53,45) to characterize delay (setting to inf)
Warning 344: Unable to route between blocks at (4,4) and (54,45) to characterize delay (setting to inf)
Warning 345: Unable to route between blocks at (4,4) and (55,45) to characterize delay (setting to inf)
Warning 346: Unable to route between blocks at (4,4) and (56,45) to characterize delay (setting to inf)
Warning 347: Unable to route between blocks at (4,4) and (57,45) to characterize delay (setting to inf)
Warning 348: Unable to route between blocks at (4,4) and (58,45) to characterize delay (setting to inf)
Warning 349: Unable to route between blocks at (4,4) and (59,45) to characterize delay (setting to inf)
Warning 350: Unable to route between blocks at (4,4) and (60,45) to characterize delay (setting to inf)
Warning 351: Unable to route between blocks at (4,4) and (61,45) to characterize delay (setting to inf)
Warning 352: Unable to route between blocks at (4,4) and (62,45) to characterize delay (setting to inf)
Warning 353: Unable to route between blocks at (4,4) and (63,4) to characterize delay (setting to inf)
Warning 354: Unable to route between blocks at (4,4) and (63,5) to characterize delay (setting to inf)
Warning 355: Unable to route between blocks at (4,4) and (63,6) to characterize delay (setting to inf)
Warning 356: Unable to route between blocks at (4,4) and (63,7) to characterize delay (setting to inf)
Warning 357: Unable to route between blocks at (4,4) and (63,8) to characterize delay (setting to inf)
Warning 358: Unable to route between blocks at (4,4) and (63,9) to characterize delay (setting to inf)
Warning 359: Unable to route between blocks at (4,4) and (63,10) to characterize delay (setting to inf)
Warning 360: Unable to route between blocks at (4,4) and (63,11) to characterize delay (setting to inf)
Warning 361: Unable to route between blocks at (4,4) and (63,12) to characterize delay (setting to inf)
Warning 362: Unable to route between blocks at (4,4) and (63,13) to characterize delay (setting to inf)
Warning 363: Unable to route between blocks at (4,4) and (63,14) to characterize delay (setting to inf)
Warning 364: Unable to route between blocks at (4,4) and (63,15) to characterize delay (setting to inf)
Warning 365: Unable to route between blocks at (4,4) and (63,16) to characterize delay (setting to inf)
Warning 366: Unable to route between blocks at (4,4) and (63,17) to characterize delay (setting to inf)
Warning 367: Unable to route between blocks at (4,4) and (63,18) to characterize delay (setting to inf)
Warning 368: Unable to route between blocks at (4,4) and (63,19) to characterize delay (setting to inf)
Warning 369: Unable to route between blocks at (4,4) and (63,20) to characterize delay (setting to inf)
Warning 370: Unable to route between blocks at (4,4) and (63,21) to characterize delay (setting to inf)
Warning 371: Unable to route between blocks at (4,4) and (63,22) to characterize delay (setting to inf)
Warning 372: Unable to route between blocks at (4,4) and (63,23) to characterize delay (setting to inf)
Warning 373: Unable to route between blocks at (4,4) and (63,24) to characterize delay (setting to inf)
Warning 374: Unable to route between blocks at (4,4) and (63,25) to characterize delay (setting to inf)
Warning 375: Unable to route between blocks at (4,4) and (63,26) to characterize delay (setting to inf)
Warning 376: Unable to route between blocks at (4,4) and (63,27) to characterize delay (setting to inf)
Warning 377: Unable to route between blocks at (4,4) and (63,28) to characterize delay (setting to inf)
Warning 378: Unable to route between blocks at (4,4) and (63,29) to characterize delay (setting to inf)
Warning 379: Unable to route between blocks at (4,4) and (63,30) to characterize delay (setting to inf)
Warning 380: Unable to route between blocks at (4,4) and (63,31) to characterize delay (setting to inf)
Warning 381: Unable to route between blocks at (4,4) and (63,32) to characterize delay (setting to inf)
Warning 382: Unable to route between blocks at (4,4) and (63,33) to characterize delay (setting to inf)
Warning 383: Unable to route between blocks at (4,4) and (63,34) to characterize delay (setting to inf)
Warning 384: Unable to route between blocks at (4,4) and (63,35) to characterize delay (setting to inf)
Warning 385: Unable to route between blocks at (4,4) and (63,36) to characterize delay (setting to inf)
Warning 386: Unable to route between blocks at (4,4) and (63,37) to characterize delay (setting to inf)
Warning 387: Unable to route between blocks at (4,4) and (63,38) to characterize delay (setting to inf)
Warning 388: Unable to route between blocks at (4,4) and (63,39) to characterize delay (setting to inf)
Warning 389: Unable to route between blocks at (4,4) and (63,40) to characterize delay (setting to inf)
Warning 390: Unable to route between blocks at (4,4) and (63,41) to characterize delay (setting to inf)
Warning 391: Unable to route between blocks at (4,4) and (63,42) to characterize delay (setting to inf)
Warning 392: Unable to route between blocks at (4,4) and (63,43) to characterize delay (setting to inf)
Warning 393: Unable to route between blocks at (4,4) and (63,44) to characterize delay (setting to inf)
Warning 394: Unable to route between blocks at (4,4) and (63,45) to characterize delay (setting to inf)
Warning 395: Unable to route between blocks at (60,42) and (0,0) to characterize delay (setting to inf)
Warning 396: Unable to route between blocks at (60,42) and (0,1) to characterize delay (setting to inf)
Warning 397: Unable to route between blocks at (60,42) and (0,2) to characterize delay (setting to inf)
Warning 398: Unable to route between blocks at (60,42) and (0,3) to characterize delay (setting to inf)
Warning 399: Unable to route between blocks at (60,42) and (0,4) to characterize delay (setting to inf)
Warning 400: Unable to route between blocks at (60,42) and (0,5) to characterize delay (setting to inf)
Warning 401: Unable to route between blocks at (60,42) and (0,6) to characterize delay (setting to inf)
Warning 402: Unable to route between blocks at (60,42) and (0,7) to characterize delay (setting to inf)
Warning 403: Unable to route between blocks at (60,42) and (0,8) to characterize delay (setting to inf)
Warning 404: Unable to route between blocks at (60,42) and (0,9) to characterize delay (setting to inf)
Warning 405: Unable to route between blocks at (60,42) and (0,10) to characterize delay (setting to inf)
Warning 406: Unable to route between blocks at (60,42) and (0,11) to characterize delay (setting to inf)
Warning 407: Unable to route between blocks at (60,42) and (0,12) to characterize delay (setting to inf)
Warning 408: Unable to route between blocks at (60,42) and (0,13) to characterize delay (setting to inf)
Warning 409: Unable to route between blocks at (60,42) and (0,14) to characterize delay (setting to inf)
Warning 410: Unable to route between blocks at (60,42) and (0,15) to characterize delay (setting to inf)
Warning 411: Unable to route between blocks at (60,42) and (0,16) to characterize delay (setting to inf)
Warning 412: Unable to route between blocks at (60,42) and (0,17) to characterize delay (setting to inf)
Warning 413: Unable to route between blocks at (60,42) and (0,18) to characterize delay (setting to inf)
Warning 414: Unable to route between blocks at (60,42) and (0,19) to characterize delay (setting to inf)
Warning 415: Unable to route between blocks at (60,42) and (0,20) to characterize delay (setting to inf)
Warning 416: Unable to route between blocks at (60,42) and (0,21) to characterize delay (setting to inf)
Warning 417: Unable to route between blocks at (60,42) and (0,22) to characterize delay (setting to inf)
Warning 418: Unable to route between blocks at (60,42) and (0,23) to characterize delay (setting to inf)
Warning 419: Unable to route between blocks at (60,42) and (0,24) to characterize delay (setting to inf)
Warning 420: Unable to route between blocks at (60,42) and (0,25) to characterize delay (setting to inf)
Warning 421: Unable to route between blocks at (60,42) and (0,26) to characterize delay (setting to inf)
Warning 422: Unable to route between blocks at (60,42) and (0,27) to characterize delay (setting to inf)
Warning 423: Unable to route between blocks at (60,42) and (0,28) to characterize delay (setting to inf)
Warning 424: Unable to route between blocks at (60,42) and (0,29) to characterize delay (setting to inf)
Warning 425: Unable to route between blocks at (60,42) and (0,30) to characterize delay (setting to inf)
Warning 426: Unable to route between blocks at (60,42) and (0,31) to characterize delay (setting to inf)
Warning 427: Unable to route between blocks at (60,42) and (0,32) to characterize delay (setting to inf)
Warning 428: Unable to route between blocks at (60,42) and (0,33) to characterize delay (setting to inf)
Warning 429: Unable to route between blocks at (60,42) and (0,34) to characterize delay (setting to inf)
Warning 430: Unable to route between blocks at (60,42) and (0,35) to characterize delay (setting to inf)
Warning 431: Unable to route between blocks at (60,42) and (0,36) to characterize delay (setting to inf)
Warning 432: Unable to route between blocks at (60,42) and (0,37) to characterize delay (setting to inf)
Warning 433: Unable to route between blocks at (60,42) and (0,38) to characterize delay (setting to inf)
Warning 434: Unable to route between blocks at (60,42) and (0,39) to characterize delay (setting to inf)
Warning 435: Unable to route between blocks at (60,42) and (0,40) to characterize delay (setting to inf)
Warning 436: Unable to route between blocks at (60,42) and (0,41) to characterize delay (setting to inf)
Warning 437: Unable to route between blocks at (60,42) and (0,42) to characterize delay (setting to inf)
Warning 438: Unable to route between blocks at (60,42) and (1,0) to characterize delay (setting to inf)
Warning 439: Unable to route between blocks at (60,42) and (2,0) to characterize delay (setting to inf)
Warning 440: Unable to route between blocks at (60,42) and (3,0) to characterize delay (setting to inf)
Warning 441: Unable to route between blocks at (60,42) and (4,0) to characterize delay (setting to inf)
Warning 442: Unable to route between blocks at (60,42) and (5,0) to characterize delay (setting to inf)
Warning 443: Unable to route between blocks at (60,42) and (6,0) to characterize delay (setting to inf)
Warning 444: Unable to route between blocks at (60,42) and (7,0) to characterize delay (setting to inf)
Warning 445: Unable to route between blocks at (60,42) and (8,0) to characterize delay (setting to inf)
Warning 446: Unable to route between blocks at (60,42) and (9,0) to characterize delay (setting to inf)
Warning 447: Unable to route between blocks at (60,42) and (10,0) to characterize delay (setting to inf)
Warning 448: Unable to route between blocks at (60,42) and (11,0) to characterize delay (setting to inf)
Warning 449: Unable to route between blocks at (60,42) and (12,0) to characterize delay (setting to inf)
Warning 450: Unable to route between blocks at (60,42) and (13,0) to characterize delay (setting to inf)
Warning 451: Unable to route between blocks at (60,42) and (14,0) to characterize delay (setting to inf)
Warning 452: Unable to route between blocks at (60,42) and (15,0) to characterize delay (setting to inf)
Warning 453: Unable to route between blocks at (60,42) and (16,0) to characterize delay (setting to inf)
Warning 454: Unable to route between blocks at (60,42) and (17,0) to characterize delay (setting to inf)
Warning 455: Unable to route between blocks at (60,42) and (18,0) to characterize delay (setting to inf)
Warning 456: Unable to route between blocks at (60,42) and (19,0) to characterize delay (setting to inf)
Warning 457: Unable to route between blocks at (60,42) and (20,0) to characterize delay (setting to inf)
Warning 458: Unable to route between blocks at (60,42) and (21,0) to characterize delay (setting to inf)
Warning 459: Unable to route between blocks at (60,42) and (22,0) to characterize delay (setting to inf)
Warning 460: Unable to route between blocks at (60,42) and (23,0) to characterize delay (setting to inf)
Warning 461: Unable to route between blocks at (60,42) and (24,0) to characterize delay (setting to inf)
Warning 462: Unable to route between blocks at (60,42) and (25,0) to characterize delay (setting to inf)
Warning 463: Unable to route between blocks at (60,42) and (26,0) to characterize delay (setting to inf)
Warning 464: Unable to route between blocks at (60,42) and (27,0) to characterize delay (setting to inf)
Warning 465: Unable to route between blocks at (60,42) and (28,0) to characterize delay (setting to inf)
Warning 466: Unable to route between blocks at (60,42) and (29,0) to characterize delay (setting to inf)
Warning 467: Unable to route between blocks at (60,42) and (30,0) to characterize delay (setting to inf)
Warning 468: Unable to route between blocks at (60,42) and (31,0) to characterize delay (setting to inf)
Warning 469: Unable to route between blocks at (60,42) and (32,0) to characterize delay (setting to inf)
Warning 470: Unable to route between blocks at (60,42) and (33,0) to characterize delay (setting to inf)
Warning 471: Unable to route between blocks at (60,42) and (34,0) to characterize delay (setting to inf)
Warning 472: Unable to route between blocks at (60,42) and (35,0) to characterize delay (setting to inf)
Warning 473: Unable to route between blocks at (60,42) and (36,0) to characterize delay (setting to inf)
Warning 474: Unable to route between blocks at (60,42) and (37,0) to characterize delay (setting to inf)
Warning 475: Unable to route between blocks at (60,42) and (38,0) to characterize delay (setting to inf)
Warning 476: Unable to route between blocks at (60,42) and (39,0) to characterize delay (setting to inf)
Warning 477: Unable to route between blocks at (60,42) and (40,0) to characterize delay (setting to inf)
Warning 478: Unable to route between blocks at (60,42) and (41,0) to characterize delay (setting to inf)
Warning 479: Unable to route between blocks at (60,42) and (42,0) to characterize delay (setting to inf)
Warning 480: Unable to route between blocks at (60,42) and (43,0) to characterize delay (setting to inf)
Warning 481: Unable to route between blocks at (60,42) and (44,0) to characterize delay (setting to inf)
Warning 482: Unable to route between blocks at (60,42) and (45,0) to characterize delay (setting to inf)
Warning 483: Unable to route between blocks at (60,42) and (46,0) to characterize delay (setting to inf)
Warning 484: Unable to route between blocks at (60,42) and (47,0) to characterize delay (setting to inf)
Warning 485: Unable to route between blocks at (60,42) and (48,0) to characterize delay (setting to inf)
Warning 486: Unable to route between blocks at (60,42) and (49,0) to characterize delay (setting to inf)
Warning 487: Unable to route between blocks at (60,42) and (50,0) to characterize delay (setting to inf)
Warning 488: Unable to route between blocks at (60,42) and (51,0) to characterize delay (setting to inf)
Warning 489: Unable to route between blocks at (60,42) and (52,0) to characterize delay (setting to inf)
Warning 490: Unable to route between blocks at (60,42) and (53,0) to characterize delay (setting to inf)
Warning 491: Unable to route between blocks at (60,42) and (54,0) to characterize delay (setting to inf)
Warning 492: Unable to route between blocks at (60,42) and (55,0) to characterize delay (setting to inf)
Warning 493: Unable to route between blocks at (60,42) and (56,0) to characterize delay (setting to inf)
Warning 494: Unable to route between blocks at (60,42) and (57,0) to characterize delay (setting to inf)
Warning 495: Unable to route between blocks at (60,42) and (58,0) to characterize delay (setting to inf)
Warning 496: Unable to route between blocks at (60,42) and (59,0) to characterize delay (setting to inf)
Warning 497: Unable to route between blocks at (60,42) and (60,0) to characterize delay (setting to inf)
Warning 498: Unable to route between blocks at (60,4) and (0,4) to characterize delay (setting to inf)
Warning 499: Unable to route between blocks at (60,4) and (0,5) to characterize delay (setting to inf)
Warning 500: Unable to route between blocks at (60,4) and (0,6) to characterize delay (setting to inf)
Warning 501: Unable to route between blocks at (60,4) and (0,7) to characterize delay (setting to inf)
Warning 502: Unable to route between blocks at (60,4) and (0,8) to characterize delay (setting to inf)
Warning 503: Unable to route between blocks at (60,4) and (0,9) to characterize delay (setting to inf)
Warning 504: Unable to route between blocks at (60,4) and (0,10) to characterize delay (setting to inf)
Warning 505: Unable to route between blocks at (60,4) and (0,11) to characterize delay (setting to inf)
Warning 506: Unable to route between blocks at (60,4) and (0,12) to characterize delay (setting to inf)
Warning 507: Unable to route between blocks at (60,4) and (0,13) to characterize delay (setting to inf)
Warning 508: Unable to route between blocks at (60,4) and (0,14) to characterize delay (setting to inf)
Warning 509: Unable to route between blocks at (60,4) and (0,15) to characterize delay (setting to inf)
Warning 510: Unable to route between blocks at (60,4) and (0,16) to characterize delay (setting to inf)
Warning 511: Unable to route between blocks at (60,4) and (0,17) to characterize delay (setting to inf)
Warning 512: Unable to route between blocks at (60,4) and (0,18) to characterize delay (setting to inf)
Warning 513: Unable to route between blocks at (60,4) and (0,19) to characterize delay (setting to inf)
Warning 514: Unable to route between blocks at (60,4) and (0,20) to characterize delay (setting to inf)
Warning 515: Unable to route between blocks at (60,4) and (0,21) to characterize delay (setting to inf)
Warning 516: Unable to route between blocks at (60,4) and (0,22) to characterize delay (setting to inf)
Warning 517: Unable to route between blocks at (60,4) and (0,23) to characterize delay (setting to inf)
Warning 518: Unable to route between blocks at (60,4) and (0,24) to characterize delay (setting to inf)
Warning 519: Unable to route between blocks at (60,4) and (0,25) to characterize delay (setting to inf)
Warning 520: Unable to route between blocks at (60,4) and (0,26) to characterize delay (setting to inf)
Warning 521: Unable to route between blocks at (60,4) and (0,27) to characterize delay (setting to inf)
Warning 522: Unable to route between blocks at (60,4) and (0,28) to characterize delay (setting to inf)
Warning 523: Unable to route between blocks at (60,4) and (0,29) to characterize delay (setting to inf)
Warning 524: Unable to route between blocks at (60,4) and (0,30) to characterize delay (setting to inf)
Warning 525: Unable to route between blocks at (60,4) and (0,31) to characterize delay (setting to inf)
Warning 526: Unable to route between blocks at (60,4) and (0,32) to characterize delay (setting to inf)
Warning 527: Unable to route between blocks at (60,4) and (0,33) to characterize delay (setting to inf)
Warning 528: Unable to route between blocks at (60,4) and (0,34) to characterize delay (setting to inf)
Warning 529: Unable to route between blocks at (60,4) and (0,35) to characterize delay (setting to inf)
Warning 530: Unable to route between blocks at (60,4) and (0,36) to characterize delay (setting to inf)
Warning 531: Unable to route between blocks at (60,4) and (0,37) to characterize delay (setting to inf)
Warning 532: Unable to route between blocks at (60,4) and (0,38) to characterize delay (setting to inf)
Warning 533: Unable to route between blocks at (60,4) and (0,39) to characterize delay (setting to inf)
Warning 534: Unable to route between blocks at (60,4) and (0,40) to characterize delay (setting to inf)
Warning 535: Unable to route between blocks at (60,4) and (0,41) to characterize delay (setting to inf)
Warning 536: Unable to route between blocks at (60,4) and (0,42) to characterize delay (setting to inf)
Warning 537: Unable to route between blocks at (60,4) and (0,43) to characterize delay (setting to inf)
Warning 538: Unable to route between blocks at (60,4) and (0,44) to characterize delay (setting to inf)
Warning 539: Unable to route between blocks at (60,4) and (0,45) to characterize delay (setting to inf)
Warning 540: Unable to route between blocks at (60,4) and (1,45) to characterize delay (setting to inf)
Warning 541: Unable to route between blocks at (60,4) and (2,45) to characterize delay (setting to inf)
Warning 542: Unable to route between blocks at (60,4) and (3,45) to characterize delay (setting to inf)
Warning 543: Unable to route between blocks at (60,4) and (4,45) to characterize delay (setting to inf)
Warning 544: Unable to route between blocks at (60,4) and (5,45) to characterize delay (setting to inf)
Warning 545: Unable to route between blocks at (60,4) and (6,45) to characterize delay (setting to inf)
Warning 546: Unable to route between blocks at (60,4) and (7,45) to characterize delay (setting to inf)
Warning 547: Unable to route between blocks at (60,4) and (8,45) to characterize delay (setting to inf)
Warning 548: Unable to route between blocks at (60,4) and (9,45) to characterize delay (setting to inf)
Warning 549: Unable to route between blocks at (60,4) and (10,45) to characterize delay (setting to inf)
Warning 550: Unable to route between blocks at (60,4) and (11,45) to characterize delay (setting to inf)
Warning 551: Unable to route between blocks at (60,4) and (12,45) to characterize delay (setting to inf)
Warning 552: Unable to route between blocks at (60,4) and (13,45) to characterize delay (setting to inf)
Warning 553: Unable to route between blocks at (60,4) and (14,45) to characterize delay (setting to inf)
Warning 554: Unable to route between blocks at (60,4) and (15,45) to characterize delay (setting to inf)
Warning 555: Unable to route between blocks at (60,4) and (16,45) to characterize delay (setting to inf)
Warning 556: Unable to route between blocks at (60,4) and (17,45) to characterize delay (setting to inf)
Warning 557: Unable to route between blocks at (60,4) and (18,45) to characterize delay (setting to inf)
Warning 558: Unable to route between blocks at (60,4) and (19,45) to characterize delay (setting to inf)
Warning 559: Unable to route between blocks at (60,4) and (20,45) to characterize delay (setting to inf)
Warning 560: Unable to route between blocks at (60,4) and (21,45) to characterize delay (setting to inf)
Warning 561: Unable to route between blocks at (60,4) and (22,45) to characterize delay (setting to inf)
Warning 562: Unable to route between blocks at (60,4) and (23,45) to characterize delay (setting to inf)
Warning 563: Unable to route between blocks at (60,4) and (24,45) to characterize delay (setting to inf)
Warning 564: Unable to route between blocks at (60,4) and (25,45) to characterize delay (setting to inf)
Warning 565: Unable to route between blocks at (60,4) and (26,45) to characterize delay (setting to inf)
Warning 566: Unable to route between blocks at (60,4) and (27,45) to characterize delay (setting to inf)
Warning 567: Unable to route between blocks at (60,4) and (28,45) to characterize delay (setting to inf)
Warning 568: Unable to route between blocks at (60,4) and (29,45) to characterize delay (setting to inf)
Warning 569: Unable to route between blocks at (60,4) and (30,45) to characterize delay (setting to inf)
Warning 570: Unable to route between blocks at (60,4) and (31,45) to characterize delay (setting to inf)
Warning 571: Unable to route between blocks at (60,4) and (32,45) to characterize delay (setting to inf)
Warning 572: Unable to route between blocks at (60,4) and (33,45) to characterize delay (setting to inf)
Warning 573: Unable to route between blocks at (60,4) and (34,45) to characterize delay (setting to inf)
Warning 574: Unable to route between blocks at (60,4) and (35,45) to characterize delay (setting to inf)
Warning 575: Unable to route between blocks at (60,4) and (36,45) to characterize delay (setting to inf)
Warning 576: Unable to route between blocks at (60,4) and (37,45) to characterize delay (setting to inf)
Warning 577: Unable to route between blocks at (60,4) and (38,45) to characterize delay (setting to inf)
Warning 578: Unable to route between blocks at (60,4) and (39,45) to characterize delay (setting to inf)
Warning 579: Unable to route between blocks at (60,4) and (40,45) to characterize delay (setting to inf)
Warning 580: Unable to route between blocks at (60,4) and (41,45) to characterize delay (setting to inf)
Warning 581: Unable to route between blocks at (60,4) and (42,45) to characterize delay (setting to inf)
Warning 582: Unable to route between blocks at (60,4) and (43,45) to characterize delay (setting to inf)
Warning 583: Unable to route between blocks at (60,4) and (44,45) to characterize delay (setting to inf)
Warning 584: Unable to route between blocks at (60,4) and (45,45) to characterize delay (setting to inf)
Warning 585: Unable to route between blocks at (60,4) and (46,45) to characterize delay (setting to inf)
Warning 586: Unable to route between blocks at (60,4) and (47,45) to characterize delay (setting to inf)
Warning 587: Unable to route between blocks at (60,4) and (48,45) to characterize delay (setting to inf)
Warning 588: Unable to route between blocks at (60,4) and (49,45) to characterize delay (setting to inf)
Warning 589: Unable to route between blocks at (60,4) and (50,45) to characterize delay (setting to inf)
Warning 590: Unable to route between blocks at (60,4) and (51,45) to characterize delay (setting to inf)
Warning 591: Unable to route between blocks at (60,4) and (52,45) to characterize delay (setting to inf)
Warning 592: Unable to route between blocks at (60,4) and (53,45) to characterize delay (setting to inf)
Warning 593: Unable to route between blocks at (60,4) and (54,45) to characterize delay (setting to inf)
Warning 594: Unable to route between blocks at (60,4) and (55,45) to characterize delay (setting to inf)
Warning 595: Unable to route between blocks at (60,4) and (56,45) to characterize delay (setting to inf)
Warning 596: Unable to route between blocks at (60,4) and (57,45) to characterize delay (setting to inf)
Warning 597: Unable to route between blocks at (60,4) and (58,45) to characterize delay (setting to inf)
Warning 598: Unable to route between blocks at (60,4) and (59,45) to characterize delay (setting to inf)
Warning 599: Unable to route between blocks at (60,4) and (60,45) to characterize delay (setting to inf)
Warning 600: Unable to route between blocks at (4,42) and (4,0) to characterize delay (setting to inf)
Warning 601: Unable to route between blocks at (4,42) and (5,0) to characterize delay (setting to inf)
Warning 602: Unable to route between blocks at (4,42) and (6,0) to characterize delay (setting to inf)
Warning 603: Unable to route between blocks at (4,42) and (7,0) to characterize delay (setting to inf)
Warning 604: Unable to route between blocks at (4,42) and (8,0) to characterize delay (setting to inf)
Warning 605: Unable to route between blocks at (4,42) and (9,0) to characterize delay (setting to inf)
Warning 606: Unable to route between blocks at (4,42) and (10,0) to characterize delay (setting to inf)
Warning 607: Unable to route between blocks at (4,42) and (11,0) to characterize delay (setting to inf)
Warning 608: Unable to route between blocks at (4,42) and (12,0) to characterize delay (setting to inf)
Warning 609: Unable to route between blocks at (4,42) and (13,0) to characterize delay (setting to inf)
Warning 610: Unable to route between blocks at (4,42) and (14,0) to characterize delay (setting to inf)
Warning 611: Unable to route between blocks at (4,42) and (15,0) to characterize delay (setting to inf)
Warning 612: Unable to route between blocks at (4,42) and (16,0) to characterize delay (setting to inf)
Warning 613: Unable to route between blocks at (4,42) and (17,0) to characterize delay (setting to inf)
Warning 614: Unable to route between blocks at (4,42) and (18,0) to characterize delay (setting to inf)
Warning 615: Unable to route between blocks at (4,42) and (19,0) to characterize delay (setting to inf)
Warning 616: Unable to route between blocks at (4,42) and (20,0) to characterize delay (setting to inf)
Warning 617: Unable to route between blocks at (4,42) and (21,0) to characterize delay (setting to inf)
Warning 618: Unable to route between blocks at (4,42) and (22,0) to characterize delay (setting to inf)
Warning 619: Unable to route between blocks at (4,42) and (23,0) to characterize delay (setting to inf)
Warning 620: Unable to route between blocks at (4,42) and (24,0) to characterize delay (setting to inf)
Warning 621: Unable to route between blocks at (4,42) and (25,0) to characterize delay (setting to inf)
Warning 622: Unable to route between blocks at (4,42) and (26,0) to characterize delay (setting to inf)
Warning 623: Unable to route between blocks at (4,42) and (27,0) to characterize delay (setting to inf)
Warning 624: Unable to route between blocks at (4,42) and (28,0) to characterize delay (setting to inf)
Warning 625: Unable to route between blocks at (4,42) and (29,0) to characterize delay (setting to inf)
Warning 626: Unable to route between blocks at (4,42) and (30,0) to characterize delay (setting to inf)
Warning 627: Unable to route between blocks at (4,42) and (31,0) to characterize delay (setting to inf)
Warning 628: Unable to route between blocks at (4,42) and (32,0) to characterize delay (setting to inf)
Warning 629: Unable to route between blocks at (4,42) and (33,0) to characterize delay (setting to inf)
Warning 630: Unable to route between blocks at (4,42) and (34,0) to characterize delay (setting to inf)
Warning 631: Unable to route between blocks at (4,42) and (35,0) to characterize delay (setting to inf)
Warning 632: Unable to route between blocks at (4,42) and (36,0) to characterize delay (setting to inf)
Warning 633: Unable to route between blocks at (4,42) and (37,0) to characterize delay (setting to inf)
Warning 634: Unable to route between blocks at (4,42) and (38,0) to characterize delay (setting to inf)
Warning 635: Unable to route between blocks at (4,42) and (39,0) to characterize delay (setting to inf)
Warning 636: Unable to route between blocks at (4,42) and (40,0) to characterize delay (setting to inf)
Warning 637: Unable to route between blocks at (4,42) and (41,0) to characterize delay (setting to inf)
Warning 638: Unable to route between blocks at (4,42) and (42,0) to characterize delay (setting to inf)
Warning 639: Unable to route between blocks at (4,42) and (43,0) to characterize delay (setting to inf)
Warning 640: Unable to route between blocks at (4,42) and (44,0) to characterize delay (setting to inf)
Warning 641: Unable to route between blocks at (4,42) and (45,0) to characterize delay (setting to inf)
Warning 642: Unable to route between blocks at (4,42) and (46,0) to characterize delay (setting to inf)
Warning 643: Unable to route between blocks at (4,42) and (47,0) to characterize delay (setting to inf)
Warning 644: Unable to route between blocks at (4,42) and (48,0) to characterize delay (setting to inf)
Warning 645: Unable to route between blocks at (4,42) and (49,0) to characterize delay (setting to inf)
Warning 646: Unable to route between blocks at (4,42) and (50,0) to characterize delay (setting to inf)
Warning 647: Unable to route between blocks at (4,42) and (51,0) to characterize delay (setting to inf)
Warning 648: Unable to route between blocks at (4,42) and (52,0) to characterize delay (setting to inf)
Warning 649: Unable to route between blocks at (4,42) and (53,0) to characterize delay (setting to inf)
Warning 650: Unable to route between blocks at (4,42) and (54,0) to characterize delay (setting to inf)
Warning 651: Unable to route between blocks at (4,42) and (55,0) to characterize delay (setting to inf)
Warning 652: Unable to route between blocks at (4,42) and (56,0) to characterize delay (setting to inf)
Warning 653: Unable to route between blocks at (4,42) and (57,0) to characterize delay (setting to inf)
Warning 654: Unable to route between blocks at (4,42) and (58,0) to characterize delay (setting to inf)
Warning 655: Unable to route between blocks at (4,42) and (59,0) to characterize delay (setting to inf)
Warning 656: Unable to route between blocks at (4,42) and (60,0) to characterize delay (setting to inf)
Warning 657: Unable to route between blocks at (4,42) and (61,0) to characterize delay (setting to inf)
Warning 658: Unable to route between blocks at (4,42) and (62,0) to characterize delay (setting to inf)
Warning 659: Unable to route between blocks at (4,42) and (63,0) to characterize delay (setting to inf)
Warning 660: Unable to route between blocks at (4,42) and (63,1) to characterize delay (setting to inf)
Warning 661: Unable to route between blocks at (4,42) and (63,2) to characterize delay (setting to inf)
Warning 662: Unable to route between blocks at (4,42) and (63,3) to characterize delay (setting to inf)
Warning 663: Unable to route between blocks at (4,42) and (63,4) to characterize delay (setting to inf)
Warning 664: Unable to route between blocks at (4,42) and (63,5) to characterize delay (setting to inf)
Warning 665: Unable to route between blocks at (4,42) and (63,6) to characterize delay (setting to inf)
Warning 666: Unable to route between blocks at (4,42) and (63,7) to characterize delay (setting to inf)
Warning 667: Unable to route between blocks at (4,42) and (63,8) to characterize delay (setting to inf)
Warning 668: Unable to route between blocks at (4,42) and (63,9) to characterize delay (setting to inf)
Warning 669: Unable to route between blocks at (4,42) and (63,10) to characterize delay (setting to inf)
Warning 670: Unable to route between blocks at (4,42) and (63,11) to characterize delay (setting to inf)
Warning 671: Unable to route between blocks at (4,42) and (63,12) to characterize delay (setting to inf)
Warning 672: Unable to route between blocks at (4,42) and (63,13) to characterize delay (setting to inf)
Warning 673: Unable to route between blocks at (4,42) and (63,14) to characterize delay (setting to inf)
Warning 674: Unable to route between blocks at (4,42) and (63,15) to characterize delay (setting to inf)
Warning 675: Unable to route between blocks at (4,42) and (63,16) to characterize delay (setting to inf)
Warning 676: Unable to route between blocks at (4,42) and (63,17) to characterize delay (setting to inf)
Warning 677: Unable to route between blocks at (4,42) and (63,18) to characterize delay (setting to inf)
Warning 678: Unable to route between blocks at (4,42) and (63,19) to characterize delay (setting to inf)
Warning 679: Unable to route between blocks at (4,42) and (63,20) to characterize delay (setting to inf)
Warning 680: Unable to route between blocks at (4,42) and (63,21) to characterize delay (setting to inf)
Warning 681: Unable to route between blocks at (4,42) and (63,22) to characterize delay (setting to inf)
Warning 682: Unable to route between blocks at (4,42) and (63,23) to characterize delay (setting to inf)
Warning 683: Unable to route between blocks at (4,42) and (63,24) to characterize delay (setting to inf)
Warning 684: Unable to route between blocks at (4,42) and (63,25) to characterize delay (setting to inf)
Warning 685: Unable to route between blocks at (4,42) and (63,26) to characterize delay (setting to inf)
Warning 686: Unable to route between blocks at (4,42) and (63,27) to characterize delay (setting to inf)
Warning 687: Unable to route between blocks at (4,42) and (63,28) to characterize delay (setting to inf)
Warning 688: Unable to route between blocks at (4,42) and (63,29) to characterize delay (setting to inf)
Warning 689: Unable to route between blocks at (4,42) and (63,30) to characterize delay (setting to inf)
Warning 690: Unable to route between blocks at (4,42) and (63,31) to characterize delay (setting to inf)
Warning 691: Unable to route between blocks at (4,42) and (63,32) to characterize delay (setting to inf)
Warning 692: Unable to route between blocks at (4,42) and (63,33) to characterize delay (setting to inf)
Warning 693: Unable to route between blocks at (4,42) and (63,34) to characterize delay (setting to inf)
Warning 694: Unable to route between blocks at (4,42) and (63,35) to characterize delay (setting to inf)
Warning 695: Unable to route between blocks at (4,42) and (63,36) to characterize delay (setting to inf)
Warning 696: Unable to route between blocks at (4,42) and (63,37) to characterize delay (setting to inf)
Warning 697: Unable to route between blocks at (4,42) and (63,38) to characterize delay (setting to inf)
Warning 698: Unable to route between blocks at (4,42) and (63,39) to characterize delay (setting to inf)
Warning 699: Unable to route between blocks at (4,42) and (63,40) to characterize delay (setting to inf)
Warning 700: Unable to route between blocks at (4,42) and (63,41) to characterize delay (setting to inf)
Warning 701: Unable to route between blocks at (4,42) and (63,42) to characterize delay (setting to inf)
## Computing delta delays took 45.29 seconds (max_rss 484.0 MiB, delta_rss +0.0 MiB)
# Computing placement delta delay look-up took 45.32 seconds (max_rss 484.0 MiB, delta_rss +0.0 MiB)

Bounding box mode is Cube

Using simple RL 'Softmax agent' for choosing move and block types
# Placement
## Initial Placement
Reading simple_testcase_one_DSP_pin_loc.place.

Warning 702: Block $auto$clkbufmap.cc:339:execute$398 has an invalid name and it is going to be skipped.
Warning 703: Block $iopadmap$acc_fir[0] has an invalid name and it is going to be skipped.
Warning 704: Block $iopadmap$acc_fir[1] has an invalid name and it is going to be skipped.
Warning 705: Block $iopadmap$acc_fir[2] has an invalid name and it is going to be skipped.
Warning 706: Block $iopadmap$acc_fir[3] has an invalid name and it is going to be skipped.
Warning 707: Block $iopadmap$acc_fir[4] has an invalid name and it is going to be skipped.
Warning 708: Block $iopadmap$acc_fir[5] has an invalid name and it is going to be skipped.
Warning 709: Block $iopadmap$load_acc has an invalid name and it is going to be skipped.
Warning 710: Block $iopadmap$reset has an invalid name and it is going to be skipped.
Warning 711: Block $iopadmap$round has an invalid name and it is going to be skipped.
Warning 712: Block $iopadmap$saturate_enable has an invalid name and it is going to be skipped.
Warning 713: Block $iopadmap$shift_right[0] has an invalid name and it is going to be skipped.
Warning 714: Block $iopadmap$shift_right[1] has an invalid name and it is going to be skipped.
Warning 715: Block $iopadmap$shift_right[2] has an invalid name and it is going to be skipped.
Warning 716: Block $iopadmap$shift_right[3] has an invalid name and it is going to be skipped.
Warning 717: Block $iopadmap$shift_right[4] has an invalid name and it is going to be skipped.
Warning 718: Block $iopadmap$shift_right[5] has an invalid name and it is going to be skipped.
Warning 719: Block $iopadmap$subtract has an invalid name and it is going to be skipped.
Warning 720: Block out:$iopadmap$dly_b_mult[0] has an invalid name and it is going to be skipped.
Warning 721: Block out:$iopadmap$dly_b_mult[1] has an invalid name and it is going to be skipped.
Warning 722: Block out:$iopadmap$dly_b_mult[2] has an invalid name and it is going to be skipped.
Warning 723: Block out:$iopadmap$dly_b_mult[3] has an invalid name and it is going to be skipped.
Warning 724: Block out:$iopadmap$dly_b_mult[4] has an invalid name and it is going to be skipped.
Warning 725: Block out:$iopadmap$dly_b_mult[5] has an invalid name and it is going to be skipped.
Warning 726: Block out:$iopadmap$dly_b_mult[6] has an invalid name and it is going to be skipped.
Warning 727: Block out:$iopadmap$dly_b_mult[7] has an invalid name and it is going to be skipped.
Warning 728: Block out:$iopadmap$dly_b_mult[8] has an invalid name and it is going to be skipped.
Warning 729: Block out:$iopadmap$dly_b_mult[9] has an invalid name and it is going to be skipped.
Warning 730: Block out:$iopadmap$dly_b_mult[10] has an invalid name and it is going to be skipped.
Warning 731: Block out:$iopadmap$dly_b_mult[11] has an invalid name and it is going to be skipped.
Warning 732: Block out:$iopadmap$dly_b_mult[12] has an invalid name and it is going to be skipped.
Warning 733: Block out:$iopadmap$dly_b_mult[13] has an invalid name and it is going to be skipped.
Warning 734: Block out:$iopadmap$dly_b_mult[14] has an invalid name and it is going to be skipped.
Warning 735: Block out:$iopadmap$dly_b_mult[15] has an invalid name and it is going to be skipped.
Warning 736: Block out:$iopadmap$dly_b_mult[16] has an invalid name and it is going to be skipped.
Warning 737: Block out:$iopadmap$dly_b_mult[17] has an invalid name and it is going to be skipped.
Successfully read constraints file simple_testcase_one_DSP_pin_loc.place.

Initial placement iteration 0 has finished successfully
## Initial Placement took 0.01 seconds (max_rss 484.0 MiB, delta_rss +0.0 MiB)

There are 682 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 16161

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 101.003 td_cost: 1.14647e-07
Initial placement estimated Critical Path Delay (CPD): 6.49453 ns
Initial placement estimated setup Total Negative Slack (sTNS): -238.685 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -6.49453 ns

Initial placement estimated setup slack histogram:
[ -6.5e-09: -6.5e-09) 3 (  7.9%) |*********************
[ -6.5e-09: -6.4e-09) 5 ( 13.2%) |***********************************
[ -6.4e-09: -6.4e-09) 6 ( 15.8%) |******************************************
[ -6.4e-09: -6.3e-09) 0 (  0.0%) |
[ -6.3e-09: -6.3e-09) 4 ( 10.5%) |****************************
[ -6.3e-09: -6.2e-09) 7 ( 18.4%) |*************************************************
[ -6.2e-09: -6.2e-09) 2 (  5.3%) |**************
[ -6.2e-09: -6.2e-09) 0 (  0.0%) |
[ -6.2e-09: -6.1e-09) 6 ( 15.8%) |******************************************
[ -6.1e-09: -6.1e-09) 5 ( 13.2%) |***********************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

Moves per temperature: 3006
Warning 738: Starting t: 14 of 683 configurations accepted.

---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
Tnum   Time       T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
      (sec)                                          (ns)       (ns)     (ns)                                                 
---- ------ ------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
   1    0.7 2.5e-04   0.910      84.07 1.0485e-07   6.495       -239   -6.495   0.015  0.0654   63.0     1.00      3006  0.200
   2    0.7 2.4e-04   0.990      76.23 8.7699e-08   5.851       -215   -5.851   0.010  0.0073   36.2     4.02      6012  0.950
   3    0.7 2.3e-04   0.998      73.94 6.9133e-08   6.318       -230   -6.318   0.005  0.0010   20.6     5.78      9018  0.950
   4    0.7 2.2e-04   0.998      73.59 6.5352e-08   6.318       -230   -6.318   0.006  0.0005   11.7     6.80     12024  0.950
   5    0.7 2.0e-04   0.999      73.29 6.3384e-08   6.318       -230   -6.318   0.014  0.0015    6.6     7.37     15030  0.950
   6    0.7 1.9e-04   0.997      72.82 6.2142e-08   6.318       -230   -6.318   0.012  0.0064    3.8     7.69     18036  0.950
   7    0.8 1.8e-04   0.999      71.93 6.3405e-08   6.138       -226   -6.138   0.012  0.0003    2.2     7.87     21042  0.950
   8    0.7 1.8e-04   0.986      71.49 6.1683e-08   6.138       -226   -6.138   0.018  0.0020    1.2     7.97     24048  0.950
   9    0.8 1.7e-04   1.000      71.53 6.8227e-08   5.900       -221   -5.900   0.018  0.0003    1.0     8.00     27054  0.950
  10    0.8 1.3e-04   0.999      71.35 7.1231e-08   5.851       -219   -5.851   0.018  0.0005    1.0     8.00     30060  0.800
Agent's 2nd state: 
Checkpoint saved: bb_costs=71.3065, TD costs=7.12312e-08, CPD=  5.851 (ns) 
  11    0.0 1.1e-04   0.997      71.30 7.0836e-08   5.851       -219   -5.851   0.171  0.0005    1.0     8.00     33066  0.800
  12    0.0 1.0e-04   1.000      71.25 6.8213e-08   5.900       -221   -5.900   0.191  0.0004    1.0     8.00     36072  0.950
  13    0.0 9.6e-05   1.000      71.25 6.821e-08    5.900       -221   -5.900   0.159  0.0003    1.0     8.00     39078  0.950
  14    0.0 9.2e-05   0.997      71.27 7.0832e-08   5.851       -219   -5.851   0.151  0.0003    1.0     8.00     42084  0.950
  15    0.0 8.7e-05   1.000      71.17 6.821e-08    5.900       -221   -5.900   0.176  0.0003    1.0     8.00     45090  0.950
  16    0.0 8.3e-05   0.997      71.19 7.0838e-08   5.851       -219   -5.851   0.135  0.0004    1.0     8.00     48096  0.950
  17    0.0 6.6e-05   0.999      71.11 6.8209e-08   5.900       -221   -5.900   0.149  0.0003    1.0     8.00     51102  0.800
  18    0.0 5.3e-05   0.997      71.06 7.0835e-08   5.851       -219   -5.851   0.121  0.0004    1.0     8.00     54108  0.800
  19    0.0 4.2e-05   1.000      71.04 6.8208e-08   5.900       -221   -5.900   0.117  0.0002    1.0     8.00     57114  0.800
  20    0.0 3.4e-05   0.997      71.00 7.0836e-08   5.851       -219   -5.851   0.087  0.0003    1.0     8.00     60120  0.800
  21    0.0 2.7e-05   1.000      71.02 6.8203e-08   5.900       -221   -5.900   0.091  0.0001    1.0     8.00     63126  0.800
  22    0.0 2.2e-05   0.997      70.99 7.0837e-08   5.851       -219   -5.851   0.077  0.0004    1.0     8.00     66132  0.800
  23    0.0 1.7e-05   1.000      71.00 6.8203e-08   5.900       -221   -5.900   0.074  0.0001    1.0     8.00     69138  0.800
  24    0.0 1.4e-05   0.997      70.95 7.0855e-08   5.851       -219   -5.851   0.069  0.0007    1.0     8.00     72144  0.800
  25    0.0 1.1e-05   1.000      70.96 6.8203e-08   5.900       -221   -5.900   0.059  0.0000    1.0     8.00     75150  0.800
  26    0.0 8.9e-06   0.997      70.94 7.0832e-08   5.851       -219   -5.851   0.065  0.0000    1.0     8.00     78156  0.800
  27    0.0 0.0e+00   1.000      70.96 6.8202e-08   5.900       -221   -5.900   0.059  0.0000    1.0     8.00     81162  0.800
## Placement Quench took 0.03 seconds (max_rss 484.0 MiB)
post-quench CPD = 5.85115 (ns) 

BB estimate of min-dist (placement) wire length: 11353

Completed placement consistency check successfully.

Swaps called: 81845

Aborted Move Reasons:
  No moves aborted

Placement estimated critical path delay (least slack): 5.85115 ns, Fmax: 170.906 MHz
Placement estimated setup Worst Negative Slack (sWNS): -5.85115 ns
Placement estimated setup Total Negative Slack (sTNS): -219.008 ns

Placement estimated setup slack histogram:
[ -5.9e-09: -5.8e-09)  9 ( 23.7%) |************************************
[ -5.8e-09: -5.8e-09)  0 (  0.0%) |
[ -5.8e-09: -5.8e-09)  0 (  0.0%) |
[ -5.8e-09: -5.8e-09) 12 ( 31.6%) |************************************************
[ -5.8e-09: -5.8e-09)  0 (  0.0%) |
[ -5.8e-09: -5.7e-09)  0 (  0.0%) |
[ -5.7e-09: -5.7e-09)  6 ( 15.8%) |************************
[ -5.7e-09: -5.7e-09)  0 (  0.0%) |
[ -5.7e-09: -5.7e-09)  0 (  0.0%) |
[ -5.7e-09: -5.7e-09) 11 ( 28.9%) |********************************************

Placement estimated geomean non-virtual intra-domain period: nan ns (nan MHz)
Placement estimated fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Placement cost: 0.999876, bb_cost: 70.9539, td_cost: 7.12312e-08, 

Placement resource usage:
  io  implemented as io_top   : 63
  io  implemented as io_right : 198
  io  implemented as io_bottom: 168
  io  implemented as io_left  : 217
  clb implemented as clb      : 36
  dsp implemented as dsp      : 1

Placement number of temperatures: 27
Placement total # of swap attempts: 81845
	Swaps accepted:  6266 ( 7.7 %)
	Swaps rejected: 33817 (41.3 %)
	Swaps aborted: 41762 (51.0 %)


Placement perturbation distribution by block and move type: 
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
    Block Type         Move Type       (%) of Total      Accepted(%)     Rejected(%)    Aborted(%)
------------------ ----------------- ---------------- ---------------- --------------- ------------ 
io                 Uniform                9.37             0.00            0.00           100.00       
                   Median                 9.08             0.00            0.00           100.00       
                   Centroid               9.15             0.00            0.00           100.00       
                   W. Centroid            9.15             0.00            0.00           100.00       

clb                Uniform                9.45             20.54           79.46          0.00         
                   Median                 9.58             20.37           50.51          29.12        
                   Centroid               9.36             20.16           79.84          0.00         
                   W. Centroid            9.60             18.54           81.46          0.00         
                   W. Median              8.85             0.00            0.00           100.00       

dsp                Uniform                0.27             10.14           89.86          0.00         
                   Median                 0.29             0.44            1.32           98.24        
                   Centroid               0.28             0.92            1.83           97.25        
                   W. Centroid            0.28             0.00            2.69           97.31        
                   W. Median              0.21             0.00            0.00           100.00       
                   Crit. Uniform          7.52             3.66            96.34          0.00         
                   Feasible Region        7.56             0.52            99.48          0.00         


Placement Quench timing analysis took 0.00276141 seconds (0.00265776 STA, 0.000103648 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
Placement Total  timing analysis took 0.0987451 seconds (0.0953113 STA, 0.00343376 slack) (29 full updates: 29 setup, 0 hold, 0 combined).
update_td_costs: connections 0 nets 0 sum_nets 0 total 0
# Placement took 8.02 seconds (max_rss 484.0 MiB, delta_rss +0.0 MiB)

Flow timing analysis took 0.0987451 seconds (0.0953113 STA, 0.00343376 slack) (29 full updates: 29 setup, 0 hold, 0 combined).
VPR succeeded
The entire flow of VPR took 102.59 seconds (max_rss 484.0 MiB)
Incr Slack updates 29 in 0.000928539 sec
Full Max Req/Worst Slack updates 13 in 0.00022054 sec
Incr Max Req/Worst Slack updates 16 in 0.000309063 sec
Incr Criticality updates 7 in 0.000266285 sec
Full Criticality updates 22 in 0.00114495 sec
INFO: PLC: Design simple_testcase_one_DSP is placed
INFO: RTE: ##################################################
INFO: RTE: Routing for design: simple_testcase_one_DSP
INFO: RTE: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report simple_testcase_one_DSP_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top simple_testcase_one_DSP --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route --route
VPR FPGA Placement and Routing.
Version: 
Revision: 
Compiled: 
Compiler: GNU 11.2.1 on Linux-3.10.0-1160.90.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/vpr /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif --sdc_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc --route_chan_width 160 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --absorb_buffer_luts off --skip_sync_clustering_and_routing_results off --constant_net_method route --post_place_timing_report simple_testcase_one_DSP_post_place_timing.rpt --device castor62x44_heterogeneous --allow_unrelated_clustering on --allow_dangling_combinational_nodes on --place_delta_delay_matrix_calculation_method dijkstra --gen_post_synthesis_netlist on --post_synth_netlist_unconn_inputs gnd --inner_loop_recompute_divider 1 --max_router_iterations 1500 --timing_report_detail detailed --timing_report_npaths 100 --top simple_testcase_one_DSP --net_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net --place_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place --route_file /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route --route

Using up to 1 parallel worker(s)

Architecture file: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/etc/devices/gemini_compact_62x44/gemini_vpr.xml
Circuit name: fabric_simple_testcase_one_DSP_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 6: Model 'RS_DSP_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'RS_DSP_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'RS_DSP_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'RS_DSP_MULT_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 11: Model 'RS_DSP_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 12: Model 'RS_DSP_MULT_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 13: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 14: Model 'RS_DSP_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP_MULTADD' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP_MULTADD_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP_MULTADD_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP_MULTACC' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP_MULTACC_REGIN' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP_MULTACC_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 68: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 69: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 70: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 71: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 72: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 73: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 74: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is defined by user to be disabled in packing
mode 'iopad[default]' is defined by user to be disabled in packing
mode 'fle[physical]' is defined by user to be disabled in packing
mode 'fabric[default]' is defined by user to be disabled in packing
mode 'ff_bypass[default]' is defined by user to be disabled in packing
mode 'dsp_lr[physical]' is defined by user to be disabled in packing
mode 'bram_lr[physical]' is defined by user to be disabled in packing
# Loading Architecture Description took 0.11 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)

Timing analysis: ON
Circuit netlist file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net
Circuit placement file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place
Circuit routing file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synth.route
Circuit SDC file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc
Vpr floorplanning constraints file: not specified

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

VPR was run with the following options:

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false
NetlistOpts.netlist_verbosity             : 1
NetlistOpts.const_gen_inference           : COMB_SEQ

PackerOpts.allow_unrelated_clustering: true
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: CRITICALITY_TIMING_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.constraints_file: No constraints file given
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 160
PlacerOpts.inner_loop_recompute_divider: 1
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlacerOpts.delay_offset: 0.000000
PlacerOpts.delay_ramp_delta_threshold: -1
PlacerOpts.delay_ramp_slope: 0.000000
PlacerOpts.tsu_rel_margin: 1.000000
PlacerOpts.tsu_abs_margin: 0.000000
PlacerOpts.post_place_timing_report_file: simple_testcase_one_DSP_post_place_timing.rpt
PlacerOpts.allowed_tiles_for_delay_model: 
PlacerOpts.delay_model_reducer: MIN
PlacerOpts.delay_model_type: DELTA
PlacerOpts.rlim_escape_fraction: 0.000000
PlacerOpts.move_stats_file: 
PlacerOpts.placement_saves_per_temperature: 0
PlacerOpts.effort_scaling: CIRCUIT
PlacerOpts.place_delta_delay_matrix_calculation_method: DIJKSTRA_EXPANSION
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 0.500000

RouterOpts.route_type: DETAILED
RouterOpts.flat_routing: false
RouterOpts.has_choking_spot: false
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 160
RouterOpts.check_route: FULL
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 1500
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.do_check_rr_graph: true
RouterOpts.verify_binary_search: false
RouterOpts.min_channel_width_hint: 0
RouterOpts.read_rr_edge_metadata: false
RouterOpts.exit_after_first_routing_iteration: false
RouterOpts.astar_fac: 1.200000
RouterOpts.router_profiler_astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.init_wirelength_abort_threshold: 0.850000
RouterOpts.save_routing_per_iteration: false
RouterOpts.congested_routing_iteration_threshold_frac: 1.000000
RouterOpts.high_fanout_threshold: 64
RouterOpts.router_debug_net: -2
RouterOpts.router_debug_sink_rr: -2
RouterOpts.router_debug_iteration: -2
RouterOpts.max_convergence_count: 1
RouterOpts.reconvergence_cpd_threshold: 0.990000
RouterOpts.update_lower_bound_delays: true
RouterOpts.first_iteration_timing_report_file: 
RouterOpts.incr_reroute_delay_ripup: AUTO
RouterOpts.route_bb_update: DYNAMIC
RouterOpts.lookahead_type: MAP
RouterOpts.initial_timing: LOOKAHEAD
RouterOpts.router_heap: BINARY_HEAP
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: true
AnalysisOpts.timing_report_npaths: 100
AnalysisOpts.timing_report_skew: false
AnalysisOpts.echo_dot_timing_graph_node: -1
AnalysisOpts.timing_report_detail: DETAILED_ROUTING
AnalysisOpts.post_synth_netlist_unconn_input_handling: GND
AnalysisOpts.post_synth_netlist_unconn_output_handling: UNCONNECTED

# Building complex block graph
Warning 75: clb[0].sr_in[0] unconnected pin in architecture.
Warning 76: clb[0].sr_out[0] unconnected pin in architecture.
Warning 77: dsp[0].sr_in[0] unconnected pin in architecture.
Warning 78: dsp[0].sr_in[1] unconnected pin in architecture.
Warning 79: dsp[0].sr_in[2] unconnected pin in architecture.
Warning 80: dsp[0].sr_out[0] unconnected pin in architecture.
Warning 81: dsp[0].sr_out[1] unconnected pin in architecture.
Warning 82: dsp[0].sr_out[2] unconnected pin in architecture.
Warning 83: bram[0].sr_in[0] unconnected pin in architecture.
Warning 84: bram[0].sr_in[1] unconnected pin in architecture.
Warning 85: bram[0].sr_in[2] unconnected pin in architecture.
Warning 86: bram[0].sr_in[3] unconnected pin in architecture.
Warning 87: bram[0].sr_in[4] unconnected pin in architecture.
Warning 88: bram[0].sr_in[5] unconnected pin in architecture.
Warning 89: bram[0].plr_i[0] unconnected pin in architecture.
Warning 90: bram[0].plr_i[1] unconnected pin in architecture.
Warning 91: bram[0].plr_i[2] unconnected pin in architecture.
Warning 92: bram[0].plr_i[3] unconnected pin in architecture.
Warning 93: bram[0].plr_i[4] unconnected pin in architecture.
Warning 94: bram[0].plr_i[5] unconnected pin in architecture.
Warning 95: bram[0].plr_i[6] unconnected pin in architecture.
Warning 96: bram[0].plr_i[7] unconnected pin in architecture.
Warning 97: bram[0].plr_i[8] unconnected pin in architecture.
Warning 98: bram[0].plr_i[9] unconnected pin in architecture.
Warning 99: bram[0].plr_i[10] unconnected pin in architecture.
Warning 100: bram[0].plr_i[11] unconnected pin in architecture.
Warning 101: bram[0].plr_i[12] unconnected pin in architecture.
Warning 102: bram[0].plr_i[13] unconnected pin in architecture.
Warning 103: bram[0].plr_i[14] unconnected pin in architecture.
Warning 104: bram[0].plr_i[15] unconnected pin in architecture.
Warning 105: bram[0].plr_i[16] unconnected pin in architecture.
Warning 106: bram[0].plr_i[17] unconnected pin in architecture.
Warning 107: bram[0].plr_i[18] unconnected pin in architecture.
Warning 108: bram[0].plr_i[19] unconnected pin in architecture.
Warning 109: bram[0].plr_i[20] unconnected pin in architecture.
Warning 110: bram[0].plr_i[21] unconnected pin in architecture.
Warning 111: bram[0].plr_i[22] unconnected pin in architecture.
Warning 112: bram[0].plr_i[23] unconnected pin in architecture.
Warning 113: bram[0].plr_i[24] unconnected pin in architecture.
Warning 114: bram[0].plr_i[25] unconnected pin in architecture.
Warning 115: bram[0].plr_i[26] unconnected pin in architecture.
Warning 116: bram[0].plr_i[27] unconnected pin in architecture.
Warning 117: bram[0].plr_i[28] unconnected pin in architecture.
Warning 118: bram[0].plr_i[29] unconnected pin in architecture.
Warning 119: bram[0].plr_i[30] unconnected pin in architecture.
Warning 120: bram[0].plr_i[31] unconnected pin in architecture.
Warning 121: bram[0].plr_i[32] unconnected pin in architecture.
Warning 122: bram[0].plr_i[33] unconnected pin in architecture.
Warning 123: bram[0].plr_i[34] unconnected pin in architecture.
Warning 124: bram[0].plr_i[35] unconnected pin in architecture.
Warning 125: bram[0].sr_out[0] unconnected pin in architecture.
Warning 126: bram[0].sr_out[1] unconnected pin in architecture.
Warning 127: bram[0].sr_out[2] unconnected pin in architecture.
Warning 128: bram[0].sr_out[3] unconnected pin in architecture.
Warning 129: bram[0].sr_out[4] unconnected pin in architecture.
Warning 130: bram[0].sr_out[5] unconnected pin in architecture.
Warning 131: bram[0].plr_o[0] unconnected pin in architecture.
Warning 132: bram[0].plr_o[1] unconnected pin in architecture.
Warning 133: bram[0].plr_o[2] unconnected pin in architecture.
Warning 134: bram[0].plr_o[3] unconnected pin in architecture.
Warning 135: bram[0].plr_o[4] unconnected pin in architecture.
Warning 136: bram[0].plr_o[5] unconnected pin in architecture.
Warning 137: bram[0].plr_o[6] unconnected pin in architecture.
Warning 138: bram[0].plr_o[7] unconnected pin in architecture.
Warning 139: bram[0].plr_o[8] unconnected pin in architecture.
Warning 140: bram[0].plr_o[9] unconnected pin in architecture.
Warning 141: bram[0].plr_o[10] unconnected pin in architecture.
Warning 142: bram[0].plr_o[11] unconnected pin in architecture.
Warning 143: bram[0].plr_o[12] unconnected pin in architecture.
Warning 144: bram[0].plr_o[13] unconnected pin in architecture.
Warning 145: bram[0].plr_o[14] unconnected pin in architecture.
Warning 146: bram[0].plr_o[15] unconnected pin in architecture.
Warning 147: bram[0].plr_o[16] unconnected pin in architecture.
Warning 148: bram[0].plr_o[17] unconnected pin in architecture.
Warning 149: bram[0].plr_o[18] unconnected pin in architecture.
Warning 150: bram[0].plr_o[19] unconnected pin in architecture.
Warning 151: bram[0].plr_o[20] unconnected pin in architecture.
Warning 152: bram[0].plr_o[21] unconnected pin in architecture.
Warning 153: bram[0].plr_o[22] unconnected pin in architecture.
Warning 154: bram[0].plr_o[23] unconnected pin in architecture.
Warning 155: bram[0].plr_o[24] unconnected pin in architecture.
Warning 156: bram[0].plr_o[25] unconnected pin in architecture.
Warning 157: bram[0].plr_o[26] unconnected pin in architecture.
Warning 158: bram[0].plr_o[27] unconnected pin in architecture.
Warning 159: bram[0].plr_o[28] unconnected pin in architecture.
Warning 160: bram[0].plr_o[29] unconnected pin in architecture.
Warning 161: bram[0].plr_o[30] unconnected pin in architecture.
Warning 162: bram[0].plr_o[31] unconnected pin in architecture.
Warning 163: bram[0].plr_o[32] unconnected pin in architecture.
Warning 164: bram[0].plr_o[33] unconnected pin in architecture.
Warning 165: bram[0].plr_o[34] unconnected pin in architecture.
Warning 166: bram[0].plr_o[35] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Circuit file: /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/fabric_simple_testcase_one_DSP_post_synth.eblif
# Load circuit
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port $undef to $undef in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SUBTRACT to $iopadmap$subtract in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[5] to $iopadmap$shift_right[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[4] to $iopadmap$shift_right[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[3] to $iopadmap$shift_right[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[1] to $iopadmap$shift_right[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[0] to $iopadmap$shift_right[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[16] to $iopadmap$dly_b_mult[16] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[14] to $iopadmap$dly_b_mult[14] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[1] to $iopadmap$acc_fir[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[0] to $iopadmap$acc_fir[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port CLK to $auto$clkbufmap.cc:339:execute$398 in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[15] to $iopadmap$dly_b_mult[15] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[2] to $iopadmap$acc_fir[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[7] to $iopadmap$dly_b_mult[7] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[4] to $iopadmap$acc_fir[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[12] to $iopadmap$dly_b_mult[12] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[3] to $iopadmap$acc_fir[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[0] to $iopadmap$dly_b_mult[0] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port RESET to $iopadmap$reset in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port LOAD_ACC to $iopadmap$load_acc in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[2] to $iopadmap$dly_b_mult[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ROUND to $iopadmap$round in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[17] to $iopadmap$dly_b_mult[17] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[4] to $iopadmap$dly_b_mult[4] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SHIFT_RIGHT[2] to $iopadmap$shift_right[2] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port ACC_FIR[5] to $iopadmap$acc_fir[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port SATURATE to $iopadmap$saturate_enable in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[1] to $iopadmap$dly_b_mult[1] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[6] to $iopadmap$dly_b_mult[6] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[3] to $iopadmap$dly_b_mult[3] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[13] to $iopadmap$dly_b_mult[13] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[8] to $iopadmap$dly_b_mult[8] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[9] to $iopadmap$dly_b_mult[9] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[10] to $iopadmap$dly_b_mult[10] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[5] to $iopadmap$dly_b_mult[5] in primitive RS_DSP_MULT Ignored
CRITICAL WARNING: PRIM_RECONSTRUCT attempt to connect non existant port DLY_B[11] to $iopadmap$dly_b_mult[11] in primitive RS_DSP_MULT Ignored
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.02 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred  565 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 18
Swept output(s)     : 18 (18 dangling, 0 constant)
Swept net(s)        : 37
Swept block(s)      : 1
Constant Pins Marked: 565
# Clean circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 1214
    .input     :      43
    .output    :     603
    0-LUT      :       2
    6-LUT      :     565
    RS_DSP_MULT:       1
  Nets  : 648
    Avg Fanout:     1.9
    Max Fanout:   504.0
    Min Fanout:     1.0
  Netlist Clocks: 0
# Build Timing Graph
  Timing Graph Nodes: 1859
  Timing Graph Edges: 3220
  Timing Graph Levels: 4
# Build Timing Graph took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
Netlist contains 0 clocks
# Load Timing Constraints

SDC file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_openfpga.sdc' contained no SDC commands
Setting default timing constraints:
   * constrain all primay inputs and primary outputs on a virtual external clock 'virtual_io_clock'
   * optimize virtual clock to run as fast as possible
Timing constraints created 1 clocks
  Constrained Clock 'virtual_io_clock' (Virtual Clock)

# Load Timing Constraints took 0.00 seconds (max_rss 21.3 MiB, delta_rss +0.0 MiB)
# Load packing
Begin loading packed FPGA netlist file.
Netlist generated from file '/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/packing/fabric_simple_testcase_one_DSP_post_synth.net'.
Detected 2 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.23 seconds).
# Load packing took 0.23 seconds (max_rss 67.6 MiB, delta_rss +46.3 MiB)
Warning 167: Netlist contains 0 global net to non-global architecture pin connections
Cluster level netlist and block usage statistics
Netlist num_nets: 648
Netlist num_blocks: 683
Netlist EMPTY blocks: 0.
Netlist io blocks: 646.
Netlist clb blocks: 36.
Netlist dsp blocks: 1.
Netlist bram blocks: 0.
Netlist inputs pins: 43
Netlist output pins: 603

Pb types usage...
  io               : 646
   io_output       : 603
    outpad         : 603
   io_input        : 43
    inpad          : 43
  clb              : 36
   clb_lr          : 36
    fle            : 284
     ble5          : 567
      lut5         : 567
       lut         : 567
  dsp              : 1
   dsp_lr          : 1
    RS_DSP_MULT    : 1

# Create Device
## Build Device Grid
FPGA sized to 64 x 46: 2944 grid tiles (castor62x44_heterogeneous)

Resource usage...
	Netlist
		646	blocks of type: io
	Architecture
		4320	blocks of type: io_top
		3168	blocks of type: io_right
		4320	blocks of type: io_bottom
		3168	blocks of type: io_left
	Netlist
		36	blocks of type: clb
	Architecture
		2184	blocks of type: clb
	Netlist
		1	blocks of type: dsp
	Architecture
		56	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		56	blocks of type: bram

Device Utilization: 0.02 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.20 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.15 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.20 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.02 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.02 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 68.6 MiB, delta_rss +0.0 MiB)
Warning 168: Tileable routing resource graph does not support clock modeling yet! Related options are ignored...
## Build tileable routing resource graph
X-direction routing channel width is 160
Y-direction routing channel width is 160
Warning 169: Sized nonsensical R=0 transistor to minimum width
Warning 170: Sized nonsensical R=0 transistor to minimum width
Warning 171: Sized nonsensical R=0 transistor to minimum width
Warning 172: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 18.85 seconds (max_rss 483.7 MiB, delta_rss +415.2 MiB)
  RR Graph Nodes: 1365608
  RR Graph Edges: 6033268
# Create Device took 19.57 seconds (max_rss 483.7 MiB, delta_rss +415.2 MiB)

# Load Placement
Reading /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place.

Successfully read /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/placement/fabric_simple_testcase_one_DSP_post_synth.place.

# Load Placement took 0.05 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)

# Computing router lookahead map
## Computing wire lookahead
## Computing wire lookahead took 36.43 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)
## Computing src/opin lookahead
Warning 173: Found no more sample locations for SOURCE in io_top
Warning 174: Found no more sample locations for OPIN in io_top
Warning 175: Found no more sample locations for SOURCE in io_right
Warning 176: Found no more sample locations for OPIN in io_right
Warning 177: Found no more sample locations for SOURCE in io_bottom
Warning 178: Found no more sample locations for OPIN in io_bottom
Warning 179: Found no more sample locations for SOURCE in io_left
Warning 180: Found no more sample locations for OPIN in io_left
Warning 181: Found no more sample locations for SOURCE in clb
Warning 182: Found no more sample locations for OPIN in clb
Warning 183: Found no more sample locations for SOURCE in dsp
Warning 184: Found no more sample locations for OPIN in dsp
Warning 185: Found no more sample locations for SOURCE in bram
Warning 186: Found no more sample locations for OPIN in bram
## Computing src/opin lookahead took 0.15 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)
# Computing router lookahead map took 36.74 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)
# Routing
RR graph channel widths unchanged, skipping RR graph rebuild
## Initializing router criticalities
Initial Net Connection Criticality Histogram:
[        0:      0.1) 606 ( 88.9%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.8:      0.9)  15 (  2.2%) |*
[      0.9:        1)  61 (  8.9%) |*****
## Initializing router criticalities took 0.02 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.2     0.0    0  379707     648     682     273 ( 0.020%)   15278 ( 1.7%)    6.458     -237.0     -6.458      0.000      0.000      N/A
   2    0.1     0.5   12  123723     154     164      54 ( 0.004%)   15315 ( 1.7%)    6.458     -236.9     -6.458      0.000      0.000      N/A
   3    0.1     0.6   10   67225      65      67      18 ( 0.001%)   15352 ( 1.7%)    6.458     -236.9     -6.458      0.000      0.000      N/A
   4    0.1     0.8    2   19408      17      17       3 ( 0.000%)   15366 ( 1.7%)    6.458     -237.1     -6.458      0.000      0.000      N/A
   5    0.0     1.1    0    3384       4       4       4 ( 0.000%)   15372 ( 1.7%)    6.458     -237.1     -6.458      0.000      0.000      N/A
   6    0.0     1.4    0    2120       3       3       0 ( 0.000%)   15374 ( 1.7%)    6.458     -237.1     -6.458      0.000      0.000      N/A
Restoring best routing
Critical path: 6.45773 ns
Successfully routed after 6 routing iterations.
Final Net Connection Criticality Histogram:
[        0:      0.1) 606 ( 88.9%) |***********************************************
[      0.1:      0.2)   0 (  0.0%) |
[      0.2:      0.3)   0 (  0.0%) |
[      0.3:      0.4)   0 (  0.0%) |
[      0.4:      0.5)   0 (  0.0%) |
[      0.5:      0.6)   0 (  0.0%) |
[      0.6:      0.7)   0 (  0.0%) |
[      0.7:      0.8)   0 (  0.0%) |
[      0.8:      0.9)  15 (  2.2%) |*
[      0.9:        1)  61 (  8.9%) |*****
Router Stats: total_nets_routed: 891 total_connections_routed: 937 total_heap_pushes: 595567 total_heap_pops: 198328 
# Routing took 0.67 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)

Checking to ensure routing is legal...
# Checking to ensure non-configurable edges are legal
# Checking to ensure non-configurable edges are legal took 0.06 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -1673793327
Circuit successfully routed with a channel width factor of 160.
# Synchronize the packed netlist to routing optimization
OK: before pb_pin_fixup: pb_route connectivity is consistent in all 683 blocks
## Annotating rr_node with routed nets
## Annotating rr_node with routed nets took 0.00 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)
Found 130 mismatches between routing and packing results.
Fixed 74 routing traces due to mismatch between routing and packing results.
OK: after pb_pin_fixup: pb_route connectivity is consistent in all 683 blocks
# Synchronize the packed netlist to routing optimization took 0.01 seconds (max_rss 483.7 MiB, delta_rss +0.0 MiB)
Clustering Statistics: 
----------   --------   ------------------------------------   --------------------------
Block Type   # Blocks   Avg. # of input clocks and pins used   Avg. # of output pins used
----------   --------   ------------------------------------   --------------------------
     EMPTY          0                                      0                            0   
        io        646                               0.933437                    0.0665635   
       clb         36                                      1                        15.75   
       dsp          1                                     43                           38   
      bram          0                                      0                            0   
Absorbed logical nets 0 out of 648 nets, 648 nets not absorbed.


Average number of bends per net: 7.68056  Maximum # of bends: 94

Number of global nets: 0
Number of routed nets (nonglobal): 648
Wire length results (in units of 1 clb segments)...
	Total wirelength: 15374, average net length: 23.7253
	Maximum net length: 351

Wire length results in terms of physical segments...
	Total wiring segments used: 6275, average wire segments per net: 9.68364
	Maximum segments used by a net: 133
	Total local nets with reserved CLB opins: 0
Total number of nets absorbed: 0

Routing channel utilization histogram:
[        1:      inf)    0 (  0.0%) |
[      0.9:        1)    0 (  0.0%) |
[      0.8:      0.9)    0 (  0.0%) |
[      0.7:      0.8)    0 (  0.0%) |
[      0.5:      0.6)    0 (  0.0%) |
[      0.4:      0.5)    0 (  0.0%) |
[      0.3:      0.4)    0 (  0.0%) |
[      0.2:      0.3)    0 (  0.0%) |
[      0.1:      0.2)   28 (  0.5%) |
[        0:      0.1) 5642 ( 99.5%) |**********************************************
Maximum routing channel utilization:      0.18 at (48,14)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0      11   3.547      160
                         1      14   5.750      160
                         2      21   5.969      160
                         3       6   2.797      160
                         4      10   2.703      160
                         5       8   2.125      160
                         6      16   3.750      160
                         7      12   2.703      160
                         8       6   1.984      160
                         9       9   2.109      160
                        10      14   3.203      160
                        11      15   2.875      160
                        12      15   3.469      160
                        13      11   3.688      160
                        14      29   6.453      160
                        15      21   6.609      160
                        16      15   5.906      160
                        17      13   3.969      160
                        18      19   3.344      160
                        19      18   3.703      160
                        20      16   2.250      160
                        21      10   2.609      160
                        22      11   1.969      160
                        23      10   2.047      160
                        24       6   1.891      160
                        25       9   2.594      160
                        26      10   2.453      160
                        27      14   2.188      160
                        28      14   2.141      160
                        29      23   2.656      160
                        30      10   1.953      160
                        31      10   1.875      160
                        32      18   1.844      160
                        33       8   2.062      160
                        34       6   1.516      160
                        35      11   1.750      160
                        36      10   2.125      160
                        37      16   2.781      160
                        38      14   2.203      160
                        39       8   1.922      160
                        40      10   2.188      160
                        41      16   2.516      160
                        42       6   1.094      160
                        43      19   1.750      160
                        44      19   1.250      160
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       4   1.304      160
                         1      26  15.348      160
                         2      23  11.022      160
                         3      13   4.870      160
                         4       9   2.696      160
                         5       7   2.696      160
                         6      11   2.304      160
                         7      13   1.957      160
                         8      14   1.457      160
                         9       8   1.500      160
                        10       7   1.283      160
                        11       4   0.739      160
                        12       4   0.848      160
                        13       5   1.109      160
                        14       5   1.000      160
                        15       5   0.978      160
                        16       3   0.609      160
                        17       8   1.435      160
                        18      14   1.783      160
                        19      12   1.783      160
                        20       8   1.217      160
                        21       8   1.283      160
                        22       4   0.848      160
                        23       4   0.913      160
                        24       5   1.174      160
                        25       5   0.739      160
                        26       5   0.913      160
                        27       5   1.000      160
                        28       8   1.348      160
                        29       6   0.957      160
                        30       4   1.130      160
                        31       4   1.348      160
                        32       7   1.761      160
                        33      11   1.848      160
                        34      14   1.652      160
                        35       4   0.870      160
                        36       7   1.152      160
                        37       7   1.587      160
                        38       4   0.848      160
                        39       5   1.239      160
                        40       9   2.457      160
                        41      13   2.674      160
                        42       8   1.326      160
                        43      10   2.174      160
                        44       8   2.391      160
                        45      11   2.826      160
                        46       8   3.870      160
                        47      37   6.304      160
                        48      22   5.261      160
                        49      19   4.370      160
                        50      11   3.087      160
                        51      21   2.435      160
                        52       5   0.522      160
                        53      13   1.065      160
                        54      12   1.739      160
                        55       9   1.522      160
                        56       7   0.587      160
                        57       5   0.978      160
                        58       8   2.022      160
                        59       7   1.761      160
                        60      10   3.326      160
                        61      22   9.435      160
                        62      26  13.065      160

Total tracks in x-direction: 7200, in y-direction: 10080

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.7908e+08
	Total used logic block area: 2.48818e+06

Routing area (in minimum width transistor areas)...
	Total routing area: 3.68034e+07, per logic tile: 12501.2

Total Number of Wiring Segments by Direction: direction length number
                                              --------- ------ -------
                                                      X      1  89280
                                                      Y      1  88704
                                                      X      4  93600
                                                      Y      4  94752

X - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0143
                                             4      0.0195

Y - Directed Wiring Segment usage by length: length utilization
                                             ------ -----------
                                             1      0.0194
                                             4      0.0153

Segment occupancy by length: Length utilization
                             ------ -----------
                             L1          0.0169
                             L4          0.0174

Segment occupancy by type: name type utilization
                           ---- ---- -----------
                             L1    0      0.0169
                             L4    1      0.0174

Final hold Worst Negative Slack (hWNS): 0 ns
Final hold Total Negative Slack (hTNS): 0 ns

Final hold slack histogram:
[  3.7e-09:  3.8e-09)  2 (  5.3%) |*********
[  3.8e-09:  3.8e-09)  9 ( 23.7%) |***************************************
[  3.8e-09:  3.8e-09)  0 (  0.0%) |
[  3.8e-09:  3.9e-09) 11 ( 28.9%) |************************************************
[  3.9e-09:  3.9e-09)  7 ( 18.4%) |*******************************
[  3.9e-09:    4e-09)  1 (  2.6%) |****
[    4e-09:    4e-09)  6 ( 15.8%) |**************************
[    4e-09:    4e-09)  0 (  0.0%) |
[    4e-09:  4.1e-09)  1 (  2.6%) |****
[  4.1e-09:  4.1e-09)  1 (  2.6%) |****

Final critical path delay (least slack): 6.45773 ns, Fmax: 154.853 MHz
Final setup Worst Negative Slack (sWNS): -6.45773 ns
Final setup Total Negative Slack (sTNS): -237.087 ns

Final setup slack histogram:
[ -6.5e-09: -6.4e-09)  1 (  2.6%) |****
[ -6.4e-09: -6.4e-09)  1 (  2.6%) |****
[ -6.4e-09: -6.3e-09)  0 (  0.0%) |
[ -6.3e-09: -6.3e-09)  6 ( 15.8%) |**************************
[ -6.3e-09: -6.3e-09)  6 ( 15.8%) |**************************
[ -6.3e-09: -6.2e-09)  2 (  5.3%) |*********
[ -6.2e-09: -6.2e-09) 11 ( 28.9%) |************************************************
[ -6.2e-09: -6.2e-09)  0 (  0.0%) |
[ -6.2e-09: -6.1e-09)  9 ( 23.7%) |***************************************
[ -6.1e-09: -6.1e-09)  2 (  5.3%) |*********

Final geomean non-virtual intra-domain period: nan ns (nan MHz)
Final fanout-weighted geomean non-virtual intra-domain period: nan ns (nan MHz)

Writing Implementation Netlist: fabric_simple_testcase_one_DSP_post_synthesis.v
Writing Implementation Netlist: fabric_simple_testcase_one_DSP_post_synthesis.blif
Writing Implementation SDF    : fabric_simple_testcase_one_DSP_post_synthesis.sdf
Incr Slack updates 1 in 6.1601e-05 sec
Full Max Req/Worst Slack updates 1 in 2.2643e-05 sec
Incr Max Req/Worst Slack updates 0 in 0 sec
Incr Criticality updates 0 in 0 sec
Full Criticality updates 1 in 7.8452e-05 sec
Flow timing analysis took 0.0727857 seconds (0.0700505 STA, 0.00273516 slack) (8 full updates: 0 setup, 0 hold, 8 combined).
VPR succeeded
The entire flow of VPR took 58.48 seconds (max_rss 483.7 MiB)
Incr Slack updates 7 in 0.000299061 sec
Full Max Req/Worst Slack updates 1 in 2.8483e-05 sec
Incr Max Req/Worst Slack updates 6 in 0.000192749 sec
Incr Criticality updates 5 in 0.000316171 sec
Full Criticality updates 2 in 0.000191116 sec
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/finalize  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synthesis.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_synthesis.v_
INFO: RTE: Design simple_testcase_one_DSP is routed
Modification completed.
INFO: SPR: ##################################################
INFO: SPR: Post-PnR simulation for design: simple_testcase_one_DSP
INFO: SPR: ##################################################
Command: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/bin/iverilog -DIVERILOG=1 -v -DPNR=1 -s co_sim_simple_testcase_one_DSP -I../../../../.././rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./rtl -I/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./sim/co_sim_tb -y ../../../../.././rtl -Y .v -Y .sv -g2012 /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./sim/co_sim_tb/co_sim_simple_testcase_one_DSP.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/./rtl/simple_testcase_one_DSP.v  /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/impl_1_1_1/routing/fabric_simple_testcase_one_DSP_post_route.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FCLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/PLL.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/BOOT_CLOCK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_TEMPERATURE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES_CLK.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUF_DS.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_BUFT.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CARRY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_DMA.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP19X2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT3.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/CLK_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO36K.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_S.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_IRQ.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/TDP_RAM18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT6.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AHB_M.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M0.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DFFNRE.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/DSP38.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_BUF.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT4.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_JTAG.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/O_SERDES.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/LUT5.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DDR.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/FIFO18KX2.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/I_DELAY.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models/verilog/SOC_FPGA_INTF_AXI_M1.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/BRAM/rs_tdp36k_post_pnr_mapping.v -l /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/FPGA_PRIMITIVES_MODELS/sim_models_internal/primitives_mapping/DSP/rs_dsp_multxxx_post_pnr_mapping.v
Icarus Verilog Preprocessor version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 1999-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
Indexing library: ../../../../.././rtl
Using language generation: IEEE1800-2012,no-specify,no-interconnect,xtypes,icarus-misc
PARSING INPUT
/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:279: warning: Timing checks are not supported.
/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/primitives.v:280: warning: Timing checks are not supported.
 ... done, ELABORATING DESIGN
0.12 seconds.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$auto$clkbufmap.cc:339:execute$398'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[0]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[1]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[2]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[3]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[4]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$acc_fir[5]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[0]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[10]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[11]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[12]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[13]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[14]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[15]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[16]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[17]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[1]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[2]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[3]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[4]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[5]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[6]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[7]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[8]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$dly_b_mult[9]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$load_acc'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$reset'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$round'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$saturate_enable'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[0]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[1]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[2]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[3]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[4]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$shift_right[5]'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
/nfs_scratch/scratch/CompilerValidation/abdul_hameed/8thJuly/Jira_Testcase/EDA-2848/simple_testcase_one_DSP/simple_testcase_one_DSP/run_1/synth_1_1/synthesis/post_pnr_wrapper_simple_testcase_one_DSP_post_synth.v:1569: error: port ``$iopadmap$subtract'' is not a port of $auto$rs_design_edit.cc:1151:execute$1586.
36 error(s) during elaboration.
Icarus Verilog version 13.0 (devel) (s20221226-498-g52d049b51)

Copyright (c) 2000-2024 Stephen Williams (steve@icarus.com)

  This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.

  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  GNU General Public License for more details.

  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.

translate: /nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivlpp -v -L -F"/tmp/ivrlg21ef9eeaa" -f"/tmp/ivrlg1ef9eeaa" -p"/tmp/ivrli1ef9eeaa" |/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/ivl -v -C"/tmp/ivrlh1ef9eeaa" -C"/nfs_eda_sw/softwares/Raptor/instl_dir/07_10_2024_09_15_01/bin/HDL_simulator/iverilog/lib/ivl/vvp.conf" -- -
ERROR: SPR: Design simple_testcase_one_DSP simulation compilation failed!

ERROR: SPR: Design simple_testcase_one_DSP Post-PnR simulation failed!

Design simple_testcase_one_DSP simulation compilation failed!
Design simple_testcase_one_DSP Post-PnR simulation failed!

    while executing
"simulate pnr icarus"
    (file "raptor_tcl.tcl" line 46)
