#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Mon Oct 14 10:42:18 2024
# Process ID: 2832
# Current directory: D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.runs/synth_1
# Command line: vivado.exe -log selsort.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source selsort.tcl
# Log file: D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.runs/synth_1/selsort.vds
# Journal file: D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.runs/synth_1\vivado.jou
# Running On: PC-Claire, OS: Windows, CPU Frequency: 1800 MHz, CPU Physical cores: 4, Host memory: 8463 MB
#-----------------------------------------------------------
source selsort.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 557.328 ; gain = 182.047
Command: read_checkpoint -auto_incremental -incremental D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/utils_1/imports/synth_1/selsort.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/utils_1/imports/synth_1/selsort.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top selsort -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 16472
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1394.383 ; gain = 440.586
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'selsort' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mod_m_counter' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_11_mod_m.vhd:17]
	Parameter N bound to: 9 - type: integer 
	Parameter M bound to: 326 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mod_m_counter' (0#1) [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_11_mod_m.vhd:17]
INFO: [Synth 8-638] synthesizing module 'uart_rx' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_01_uart_rx.vhd:19]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_rx' (0#1) [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_01_uart_rx.vhd:19]
INFO: [Synth 8-638] synthesizing module 'uart_tx' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_03_uart_tx.vhd:20]
	Parameter DBIT bound to: 8 - type: integer 
	Parameter SB_TICK bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'uart_tx' (0#1) [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_03_uart_tx.vhd:20]
INFO: [Synth 8-638] synthesizing module 'xec_cnt' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_10_cnt_xec.vhd:16]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xec_cnt' (0#1) [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_10_cnt_xec.vhd:16]
INFO: [Synth 8-638] synthesizing module 'xilinx_one_port_ram_sync' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch11_01_x_ram.vhd:21]
	Parameter ADDR_WIDTH bound to: 8 - type: integer 
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xilinx_one_port_ram_sync' (0#1) [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch11_01_x_ram.vhd:21]
INFO: [Synth 8-638] synthesizing module 'xreg' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_10_xreg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'xreg' (0#1) [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch04_10_xreg.vhd:17]
INFO: [Synth 8-638] synthesizing module 'ctr_path' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch05_01_02_fsm.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'ctr_path' (0#1) [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch05_01_02_fsm.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'selsort' (0#1) [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd:23]
WARNING: [Synth 8-3848] Net rer_ld in module/entity selsort does not have driver. [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd:30]
WARNING: [Synth 8-3848] Net dec_rec in module/entity selsort does not have driver. [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd:28]
WARNING: [Synth 8-3848] Net dec_lec in module/entity selsort does not have driver. [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd:28]
WARNING: [Synth 8-3848] Net clr_ec in module/entity selsort does not have driver. [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd:29]
WARNING: [Synth 8-3848] Net inc_ec in module/entity selsort does not have driver. [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd:29]
WARNING: [Synth 8-3848] Net dec_ec in module/entity selsort does not have driver. [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch07_04_selsort_top.vhd:29]
WARNING: [Synth 8-7129] Port rec_value[7] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_value[6] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_value[5] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_value[4] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_value[3] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_value[2] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_value[1] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port rec_value[0] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[7] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[6] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[5] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[4] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[3] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[2] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[1] in module ctr_path is either unconnected or has no load
WARNING: [Synth 8-7129] Port lec_value[0] in module ctr_path is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1505.719 ; gain = 551.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1505.719 ; gain = 551.922
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1505.719 ; gain = 551.922
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1505.719 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/constrs_1/imports/sel_sorting_FSMD_VHDL/selsort.xdc]
Finished Parsing XDC File [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/constrs_1/imports/sel_sorting_FSMD_VHDL/selsort.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/constrs_1/imports/sel_sorting_FSMD_VHDL/selsort.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/selsort_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/selsort_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1613.637 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:29 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_rx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'uart_tx'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg_reg' in module 'ctr_path'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_rx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                   start |                               01 |                               01
                    data |                               10 |                               10
                    stop |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'sequential' in module 'uart_tx'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                      s0 |                          0000001 |                             0000
                      s1 |                          0000010 |                             0001
                      s2 |                          0000100 |                             0010
                      s3 |                          0001000 |                             0011
                      s4 |                          0010000 |                             0100
                      s5 |                          0100000 |                             0101
                      s6 |                          1000000 |                             0110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg_reg' using encoding 'one-hot' in module 'ctr_path'
WARNING: [Synth 8-327] inferring latch for variable 'ld_lec_reg' [D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.srcs/sources_1/imports/sel_sorting_FSMD_VHDL/list_ch05_01_02_fsm.vhd:82]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:30 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    9 Bit       Adders := 1     
	   2 Input    8 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 2     
	   2 Input    3 Bit       Adders := 2     
+---Registers : 
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    9 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 8     
	   3 Input    8 Bit        Muxes := 2     
	   7 Input    7 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 2     
	   4 Input    3 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 5     
	   7 Input    2 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 27    
	   4 Input    1 Bit        Muxes := 11    
	   7 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/FSM_onehot_state_reg_reg[5]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/ld_lec_reg) is unused and will be removed from module selsort.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:34 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|selsort     | ram_unit/ram_reg | Implied   | 256 x 8              | RAM256X1S x 8  | 
+------------+------------------+-----------+----------------------+----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping Report
+------------+------------------+-----------+----------------------+----------------+
|Module Name | RTL Object       | Inference | Size (Depth x Width) | Primitives     | 
+------------+------------------+-----------+----------------------+----------------+
|selsort     | ram_unit/ram_reg | Implied   | 256 x 8              | RAM256X1S x 8  | 
+------------+------------------+-----------+----------------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (uart_rx_unit/FSM_sequential_state_reg_reg[1]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (uart_rx_unit/FSM_sequential_state_reg_reg[0]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/FSM_onehot_state_reg_reg[6]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/FSM_onehot_state_reg_reg[4]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/FSM_onehot_state_reg_reg[3]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/FSM_onehot_state_reg_reg[2]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/FSM_onehot_state_reg_reg[1]) is unused and will be removed from module selsort.
WARNING: [Synth 8-3332] Sequential element (ctr_path_unit/FSM_onehot_state_reg_reg[0]) is unused and will be removed from module selsort.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:43 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     1|
|3     |LUT2 |     2|
|4     |LUT3 |     4|
|5     |LUT4 |     9|
|6     |LUT5 |     6|
|7     |LUT6 |     7|
|8     |FDCE |    18|
|9     |FDPE |     1|
|10    |IBUF |     2|
|11    |OBUF |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.637 ; gain = 659.840
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:42 . Memory (MB): peak = 1613.637 ; gain = 551.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:32 ; elapsed = 00:00:50 . Memory (MB): peak = 1613.637 ; gain = 659.840
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.637 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1613.637 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: b3c9407f
INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:01:03 . Memory (MB): peak = 1613.637 ; gain = 1047.922
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.231 . Memory (MB): peak = 1613.637 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Documents/Travail/ENSSAT/3A/USN/selsortEx/selsortEx.runs/synth_1/selsort.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file selsort_utilization_synth.rpt -pb selsort_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Oct 14 10:43:40 2024...
