dpram_256x32.v,verilog,xil_defaultlib,../../../../hw_test.gen/sources_1/ip/dpram_256x32/sim/dpram_256x32.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
