CAPI=2:

name: AFRL:buffer:util_axis_tiny_fifo:1.0.0
description: An axis fifo for very specific, and small applications only. Increasing the size of this will increase gate complexity exponentially.

filesets:
  src:
    files:
      - src/util_axis_tiny_fifo.v
    file_type: verilogSource
  
  tb:
    files:
      - tb/tb_fifo.v
    file_type: verilogSource
    
targets:
  default:
    filesets: [src]
  
  sim:
    default_tool: icarus
    filesets: [src, tb]
    toplevel: tb_fifo
    
