

================================================================
== Vivado HLS Report for 'dut_calc_svd'
================================================================
* Date:           Thu Dec  8 09:14:21 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pca.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.42|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  264|  264|  264|  264|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |                                         |                              |  Latency  |  Interval | Pipeline |
        |                 Instance                |            Module            | min | max | min | max |   Type   |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+
        |grp_dut_calc_angle_float_float_s_fu_101  |dut_calc_angle_float_float_s  |  118|  118|    1|    1| function |
        +-----------------------------------------+------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |                 |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+
        |- svd_calc_diag  |  262|  262|       179|         12|          1|     8|    yes   |
        +-----------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    543|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|     31|    6603|  10878|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    565|
|Register         |        -|      -|    1289|    289|
+-----------------+---------+-------+--------+-------+
|Total            |        0|     31|    7892|  12275|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|     14|       7|     23|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |                 Instance                 |                Module                | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |grp_dut_calc_angle_float_float_s_fu_101   |dut_calc_angle_float_float_s          |        0|     21|  5841|  9217|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U19  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_faddfsub_32ns_32ns_32_5_full_dsp_U20  |dut_faddfsub_32ns_32ns_32_5_full_dsp  |        0|      2|   205|   390|
    |dut_fcmp_32ns_32ns_1_1_U23                |dut_fcmp_32ns_32ns_1_1                |        0|      0|    66|   239|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U21       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    |dut_fmul_32ns_32ns_32_4_max_dsp_U22       |dut_fmul_32ns_32ns_32_4_max_dsp       |        0|      3|   143|   321|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+
    |Total                                     |                                      |        0|     31|  6603| 10878|
    +------------------------------------------+--------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |proc_1_fu_189_p2      |     +    |      0|  0|   4|           4|           1|
    |ap_sig_220            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_228            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_238            |    and   |      0|  0|   1|           1|           1|
    |ap_sig_897            |    and   |      0|  0|   1|           1|           1|
    |tmp_10_fu_344_p2      |    and   |      0|  0|   1|           1|           1|
    |tmp_6_fu_286_p2       |    and   |      0|  0|   1|           1|           1|
    |exitcond_fu_183_p2    |   icmp   |      0|  0|   2|           4|           5|
    |notlhs2_fu_326_p2     |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_268_p2      |   icmp   |      0|  0|   3|           8|           2|
    |notrhs3_fu_332_p2     |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_274_p2      |   icmp   |      0|  0|   8|          23|           1|
    |tmp_3_fu_280_p2       |    or    |      0|  0|   1|           1|           1|
    |tmp_8_fu_338_p2       |    or    |      0|  0|   1|           1|           1|
    |vw_int_3_fu_380_p3    |  select  |      0|  0|  32|           1|          32|
    |vx_int_fu_387_p3      |  select  |      0|  0|  32|           1|          32|
    |vy_int_2_fu_392_p3    |  select  |      0|  0|  32|           1|          32|
    |vz_int_fu_397_p3      |  select  |      0|  0|  32|           1|          32|
    |w_out_3_fu_301_p3     |  select  |      0|  0|  32|           1|          32|
    |z_out_3_fu_359_p3     |  select  |      0|  0|  32|           1|          32|
    |tmp_8_neg_fu_212_p2   |    xor   |      0|  0|  45|          32|          33|
    |tmp_9_neg_fu_198_p2   |    xor   |      0|  0|  45|          32|          33|
    |uy_int_neg_fu_240_p2  |    xor   |      0|  0|  45|          32|          33|
    |vw_int_neg_fu_370_p2  |    xor   |      0|  0|  45|          32|          33|
    |vy_int_neg_fu_226_p2  |    xor   |      0|  0|  45|          32|          33|
    |w_out_neg_fu_291_p2   |    xor   |      0|  0|  45|          32|          33|
    |z_out_neg_fu_350_p2   |    xor   |      0|  0|  45|          32|          33|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 543|         308|         443|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------------+----+-----------+-----+-----------+
    |                     Name                    | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                    |   6|         15|    1|         15|
    |ap_reg_ppiten_pp0_it14                       |   1|          2|    1|          2|
    |grp_dut_calc_angle_float_float_s_fu_101_A_i  |  32|          3|   32|         96|
    |grp_dut_calc_angle_float_float_s_fu_101_A_r  |  32|          3|   32|         96|
    |grp_fu_107_opcode                            |   2|          3|    2|          6|
    |grp_fu_107_p0                                |  64|          8|   32|        256|
    |grp_fu_107_p1                                |  64|          9|   32|        288|
    |grp_fu_111_opcode                            |   2|          3|    2|          6|
    |grp_fu_111_p0                                |  32|          5|   32|        160|
    |grp_fu_111_p1                                |  32|          6|   32|        192|
    |grp_fu_115_p0                                |  64|          9|   32|        288|
    |grp_fu_115_p1                                |  64|          8|   32|        256|
    |grp_fu_119_p0                                |  32|          7|   32|        224|
    |grp_fu_119_p1                                |  32|          7|   32|        224|
    |grp_fu_123_p0                                |  32|          3|   32|         96|
    |proc_phi_fu_94_p4                            |   4|          2|    4|          8|
    |proc_reg_90                                  |   4|          2|    4|          8|
    |strm_in_V_blk_n                              |   1|          2|    1|          2|
    |strm_out_V_blk_n                             |   1|          2|    1|          2|
    |strm_out_V_din                               |  64|         11|   32|        352|
    +---------------------------------------------+----+-----------+-----+-----------+
    |Total                                        | 565|        110|  400|       2577|
    +---------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  14|   0|   14|          0|
    |ap_reg_ppiten_pp0_it0                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it10                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it11                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it12                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it13                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it14                  |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it3                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it4                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it5                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it6                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it7                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it8                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it9                   |   1|   0|    1|          0|
    |ap_reg_ppstg_uy_int_reg_544_pp0_iter13  |  32|   0|   32|          0|
    |c_write_assign_9_to_int_reg_593         |  32|   0|   32|          0|
    |cosA_half_reg_445                       |  32|   0|   32|          0|
    |cosB_half_reg_459                       |  32|   0|   32|          0|
    |exitcond_reg_403                        |   1|   0|    1|          0|
    |proc_1_reg_407                          |   4|   0|    4|          0|
    |proc_reg_90                             |   4|   0|    4|          0|
    |reg_136                                 |  32|   0|   32|          0|
    |reg_143                                 |  32|   0|   32|          0|
    |reg_149                                 |  32|   0|   32|          0|
    |reg_155                                 |  32|   0|   32|          0|
    |reg_161                                 |  32|   0|   32|          0|
    |reg_166                                 |  32|   0|   32|          0|
    |reg_171                                 |  32|   0|   32|          0|
    |reg_177                                 |  32|   0|   32|          0|
    |sinA_half_reg_452                       |  32|   0|   32|          0|
    |sinB_half_reg_465                       |  32|   0|   32|          0|
    |tmp_10_reg_598                          |   1|   0|    1|          0|
    |tmp_13_reg_530                          |  32|   0|   32|          0|
    |tmp_14_reg_537                          |  32|   0|   32|          0|
    |tmp_20_reg_412                          |  32|   0|   32|          0|
    |tmp_21_reg_419                          |  32|   0|   32|          0|
    |tmp_22_reg_426                          |  32|   0|   32|          0|
    |tmp_23_reg_433                          |  32|   0|   32|          0|
    |tmp_3_i1_reg_501                        |  32|   0|   32|          0|
    |tmp_3_i3_reg_491                        |  32|   0|   32|          0|
    |tmp_3_i6_reg_550                        |  32|   0|   32|          0|
    |tmp_3_i9_reg_577                        |  32|   0|   32|          0|
    |tmp_3_i_reg_496                         |  32|   0|   32|          0|
    |tmp_5_reg_567                           |   1|   0|    1|          0|
    |tmp_6_reg_582                           |   1|   0|    1|          0|
    |tmp_i1_reg_486                          |  32|   0|   32|          0|
    |tmp_i7_reg_572                          |  32|   0|   32|          0|
    |tmp_i_reg_481                           |  32|   0|   32|          0|
    |u1_1_reg_440                            |  32|   0|   32|          0|
    |uy_int_reg_544                          |  32|   0|   32|          0|
    |vx_int_reg_605                          |  32|   0|   32|          0|
    |vy_int_1_reg_515                        |  32|   0|   32|          0|
    |vy_int_2_reg_610                        |  32|   0|   32|          0|
    |vy_int_reg_523                          |  32|   0|   32|          0|
    |vz_int_1_reg_506                        |  32|   0|   32|          0|
    |vz_int_reg_615                          |  32|   0|   32|          0|
    |w_out_3_reg_588                         |  32|   0|   32|          0|
    |w_out_int_reg_560                       |  32|   0|   32|          0|
    |z_out1_reg_555                          |  32|   0|   32|          0|
    |exitcond_reg_403                        |   0|   1|    1|          0|
    |tmp_13_reg_530                          |   0|  32|   32|          0|
    |tmp_14_reg_537                          |   0|  32|   32|          0|
    |tmp_20_reg_412                          |   0|  32|   32|          0|
    |tmp_21_reg_419                          |   0|  32|   32|          0|
    |tmp_22_reg_426                          |   0|  32|   32|          0|
    |tmp_23_reg_433                          |   0|  32|   32|          0|
    |vy_int_1_reg_515                        |   0|  32|   32|          0|
    |vy_int_reg_523                          |   0|  32|   32|          0|
    |vz_int_1_reg_506                        |   0|  32|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   |1289| 289| 1578|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_start           |  in |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_done            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_idle            | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|ap_ready           | out |    1| ap_ctrl_hs | dut_calc_svd | return value |
|strm_in_V_dout     |  in |   32|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_empty_n  |  in |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_in_V_read     | out |    1|   ap_fifo  |   strm_in_V  |    pointer   |
|strm_out_V_din     | out |   32|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_full_n  |  in |    1|   ap_fifo  |  strm_out_V  |    pointer   |
|strm_out_V_write   | out |    1|   ap_fifo  |  strm_out_V  |    pointer   |
+-------------------+-----+-----+------------+--------------+--------------+

