
[Czech](./README.cs.md)
<!--- module --->
# CLKDIV01A
<!--- Emodule --->

<!--- subtitle --->Differential input Clock divider<!--- Esubtitle --->

![CLKDIV01A](/doc/img/CLKDIV01A_top_big.jpg)

<!--- description --->Multiple division ratios can be selected by jumpers. Possible division ratios are: (÷1, ÷2, ÷4, ÷8) or (÷2, ÷4, ÷8, ÷16) every output is synchronous each other. The common enable (EN) is synchronous so that the internal dividers will only be enabled/disabled when the internal clock is already in the LOW state.<!--- Edescription --->
            