<PixelModules>

<!-- ########  ITK front-end chips  ########### -->

<FrontEndChip>
  <name> RD53 </name>
  <chipLength>20.0</chipLength>
  <chipWidth>16.8</chipWidth>
  <pitchEta>0.050</pitchEta>
  <pitchPhi>0.050</pitchPhi>
  <rows>336</rows>
  <columns>400</columns>
  <Edges>
    <wide>0.1</wide>
    <narrow>0.1</narrow>
    <inlength>0.1</inlength>
  </Edges>
</FrontEndChip>

<FrontEndChip>
  <name> RD53_25x100 </name>
  <chipLength>20.0</chipLength>
  <chipWidth>16.8</chipWidth>
  <pitchEta>0.100</pitchEta>
  <pitchPhi>0.025</pitchPhi>
  <rows>672</rows>
  <columns>200</columns>
  <Edges>
    <wide>0.1</wide>
    <narrow>0.1</narrow>
    <inlength>0.1</inlength>
  </Edges>
</FrontEndChip>

<!-- ######## ITK modules  ########### -->

<!-- ### 50 um x 50 um pixels ### -->
	
<Module>
  <moduleName>SingleChip_RD53</moduleName>
  <chipName> RD53 </chipName>
  <lengthInChips>1</lengthInChips>
  <widthMaxInChips>1</widthMaxInChips>
  <sensorThickness>0.150</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>DoubleLength_RD53</moduleName>
  <chipName> RD53 </chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>1</widthMaxInChips>
  <sensorThickness>0.150</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>DoubleWidth_RD53</moduleName>
  <chipName> RD53 </chipName>
  <lengthInChips>1</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>0.150</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>FourChip_RD53</moduleName>
  <chipName> RD53 </chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>0.150</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<!-- ### 25 um x 100 um pixels ### -->

<Module>
  <moduleName>SingleChip_RD53_25x100</moduleName>
  <chipName> RD53_25x100 </chipName>
  <lengthInChips>1</lengthInChips>
  <widthMaxInChips>1</widthMaxInChips>
  <sensorThickness>0.150</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>DoubleLength_RD53_25x100</moduleName>
  <chipName> RD53_25x100 </chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>1</widthMaxInChips>
  <sensorThickness>0.150</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>DoubleWidth_RD53_25x100</moduleName>
  <chipName> RD53_25x100 </chipName>
  <lengthInChips>1</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>0.150</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>FourChip_RD53_25x100</moduleName>
  <chipName> RD53_25x100 </chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>0.150</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<!-- ########  IBL front-end chip  ########### -->

<FrontEndChip>
  <name> FEI4 </name>
  <chipLength>20.0</chipLength>
  <chipWidth>16.8</chipWidth>
  <pitchEta>0.25</pitchEta>
  <pitchPhi>0.05</pitchPhi>
  <rows>336</rows>
  <columns>80</columns>
  <Edges>
    <wide>1.0</wide>
    <narrow>0.2</narrow>
    <inlength>0.2</inlength>
  </Edges>
</FrontEndChip>

<!-- ######## IBL modules  ########### -->

<Module>
  <moduleName>SingleChip_IBL</moduleName>
  <chipName> FEI4 </chipName>
  <lengthInChips>1</lengthInChips>
  <widthMaxInChips>1</widthMaxInChips>
  <sensorThickness>0.230</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>DoubleLength_IBL</moduleName>
  <chipName> FEI4 </chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>1</widthMaxInChips>
  <sensorThickness>0.200</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>DoubleWidth_IBL</moduleName>
  <chipName> FEI4 </chipName>
  <lengthInChips>1</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>0.200</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>FourChip_IBL</moduleName>
  <chipName> FEI4 </chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>0.200</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<!-- ######## LoI barrel front-end chips  ########### -->

<FrontEndChip>
  <name>Inner</name>
  <chipLength>20.45</chipLength>
  <chipWidth>16.81</chipWidth>
  <hybridLength>41.5</hybridLength>
  <hybridWidth>18.8</hybridWidth>
  <pitchEta>0.150</pitchEta>
  <pitchPhi>0.025</pitchPhi>
  <rows>672</rows>
  <columns>132</columns>
  <Edges>
    <wide>0.</wide>
    <narrow>0.</narrow>
    <inlength>0.</inlength>
  </Edges>
</FrontEndChip>

<FrontEndChip>
  <name>Outer</name>
  <chipLength>20.25</chipLength>
  <chipWidth>16.955</chipWidth>
  <hybridLength>41.3</hybridLength>
  <hybridWidth>38.</hybridWidth>
  <pitchEta>0.250</pitchEta>
  <pitchPhi>0.050</pitchPhi>
  <rows>336</rows>
  <columns>80</columns>
  <Edges>
    <wide>0.</wide>
    <narrow>0.</narrow>
    <inlength>0.</inlength>
  </Edges>
</FrontEndChip>

<FrontEndChip>
  <name>Inter</name>
  <chipLength>20.45</chipLength>
  <chipWidth>16.955</chipWidth>
  <hybridLength>41.5</hybridLength>
  <hybridWidth>38.</hybridWidth>
  <pitchEta>0.150</pitchEta>
  <pitchPhi>0.025</pitchPhi>
  <rows>672</rows>
  <columns>132</columns>
  <Edges>
    <wide>0.</wide>
    <narrow>0.</narrow>
    <inlength>0.</inlength>
  </Edges>
</FrontEndChip>

<FrontEndChip>
  <name>Hex</name>
  <chipLength>20.43</chipLength>
  <chipWidth>16.955</chipWidth>
  <hybridLength>41.3</hybridLength>
  <hybridWidth>38.</hybridWidth>
  <pitchEta>0.250</pitchEta>
  <pitchPhi>0.050</pitchPhi>
  <rows>336</rows>
  <columns>80</columns>
  <Edges>
    <wide>0.</wide>
    <narrow>0.</narrow>
    <inlength>0.</inlength>
  </Edges>
</FrontEndChip>

<!-- ######## LoI barrel modules  ######### -->

<Module>
  <moduleName>Inner</moduleName>
  <chipName>Inner</chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>1</widthMaxInChips>
  <sensorThickness>.15</sensorThickness>
  <chipThickness>0.220</chipThickness>
  <hybridThickness>0.182</hybridThickness>
</Module>

<Module>
  <moduleName>Outer</moduleName>
  <chipName>Outer</chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>.15</sensorThickness>
  <chipThickness>0.220</chipThickness>
  <hybridThickness>0.182</hybridThickness>
</Module>

<Module>
  <moduleName>Inter</moduleName>
  <chipName>Inter</chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>.15</sensorThickness>
  <chipThickness>0.220</chipThickness>
  <hybridThickness>0.182</hybridThickness>
</Module>

<Module>
  <moduleName>Hex</moduleName>
  <chipName>Hex</chipName>
  <lengthInChips>3</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>.15</sensorThickness>
  <chipThickness>0.220</chipThickness>
  <hybridThickness>0.182</hybridThickness>
</Module>

<!-- ######## LoI disk front-end chips  ######## -->

<FrontEndChip>
  <name>Disk4</name>
  <chipLength>21.5</chipLength>
  <chipWidth>18.8</chipWidth>
  <pitchEta>0.050</pitchEta>
  <pitchPhi>0.050</pitchPhi>
  <rows>336</rows>
  <columns>409</columns>
  <Edges>
    <wide>1.0</wide>
    <narrow>0.2</narrow>
    <inlength>0.2</inlength>
  </Edges>
</FrontEndChip>

<FrontEndChip>
  <name>Disk5</name>
  <chipLength>20.65</chipLength>
  <chipWidth>19.0</chipWidth>
  <pitchEta>0.050</pitchEta>
  <pitchPhi>0.050</pitchPhi>
  <rows>339</rows>
  <columns>405</columns>
  <Edges>
    <wide>1.0</wide>
    <narrow>0.2</narrow>
    <inlength>0.2</inlength>
  </Edges>
</FrontEndChip>

<FrontEndChip>
  <name>Disk6</name>
  <chipLength>20.435</chipLength>
  <chipWidth>19.0</chipWidth>
  <pitchEta>0.050</pitchEta>
  <pitchPhi>0.050</pitchPhi>
  <rows>339</rows>
  <columns>408</columns>
  <Edges>
    <wide>1.0</wide>
    <narrow>0.2</narrow>
    <inlength>0.2</inlength>
  </Edges>
</FrontEndChip>

<!-- ######## LoI disk modules  ######## -->

<Module>
  <moduleName>Disk4</moduleName>
  <chipName>Disk4</chipName>
  <lengthInChips>1</lengthInChips>
  <widthMaxInChips>1</widthMaxInChips>
  <sensorThickness>.1</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>Disk5</moduleName>
  <chipName>Disk5</chipName>
  <lengthInChips>2</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>.1</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

<Module>
  <moduleName>Disk6</moduleName>
  <chipName>Disk6</chipName>
  <lengthInChips>3</lengthInChips>
  <widthMaxInChips>2</widthMaxInChips>
  <sensorThickness>.1</sensorThickness>
  <chipThickness>0.150</chipThickness>
  <hybridThickness>0.</hybridThickness>
</Module>

</PixelModules>

