
ubuntu-preinstalled/sg_ses_microcode:     file format elf32-littlearm


Disassembly of section .init:

00000a60 <.init>:
 a60:	push	{r3, lr}
 a64:	bl	18e0 <__snprintf_chk@plt+0xcac>
 a68:	pop	{r3, pc}

Disassembly of section .plt:

00000a6c <sg_set_binary_mode@plt-0x14>:
 a6c:	push	{lr}		; (str lr, [sp, #-4]!)
 a70:	ldr	lr, [pc, #4]	; a7c <sg_set_binary_mode@plt-0x4>
 a74:	add	lr, pc, lr
 a78:	ldr	pc, [lr, #8]!
 a7c:			; <UNDEFINED> instruction: 0x000134bc

00000a80 <sg_set_binary_mode@plt>:
 a80:	add	ip, pc, #0, 12
 a84:	add	ip, ip, #77824	; 0x13000
 a88:	ldr	pc, [ip, #1212]!	; 0x4bc

00000a8c <strcmp@plt>:
 a8c:	add	ip, pc, #0, 12
 a90:	add	ip, ip, #77824	; 0x13000
 a94:	ldr	pc, [ip, #1204]!	; 0x4b4

00000a98 <__cxa_finalize@plt>:
 a98:	add	ip, pc, #0, 12
 a9c:	add	ip, ip, #77824	; 0x13000
 aa0:	ldr	pc, [ip, #1196]!	; 0x4ac

00000aa4 <read@plt>:
 aa4:	add	ip, pc, #0, 12
 aa8:	add	ip, ip, #77824	; 0x13000
 aac:	ldr	pc, [ip, #1188]!	; 0x4a4

00000ab0 <free@plt>:
 ab0:	add	ip, pc, #0, 12
 ab4:	add	ip, ip, #77824	; 0x13000
 ab8:	ldr	pc, [ip, #1180]!	; 0x49c

00000abc <memcpy@plt>:
 abc:	add	ip, pc, #0, 12
 ac0:	add	ip, ip, #77824	; 0x13000
 ac4:	ldr	pc, [ip, #1172]!	; 0x494

00000ac8 <sg_cmds_close_device@plt>:
 ac8:	add	ip, pc, #0, 12
 acc:	add	ip, ip, #77824	; 0x13000
 ad0:	ldr	pc, [ip, #1164]!	; 0x48c

00000ad4 <__stack_chk_fail@plt>:
 ad4:	add	ip, pc, #0, 12
 ad8:	add	ip, ip, #77824	; 0x13000
 adc:	ldr	pc, [ip, #1156]!	; 0x484

00000ae0 <pr2serr@plt>:
 ae0:			; <UNDEFINED> instruction: 0xe7fd4778
 ae4:	add	ip, pc, #0, 12
 ae8:	add	ip, ip, #77824	; 0x13000
 aec:	ldr	pc, [ip, #1144]!	; 0x478

00000af0 <perror@plt>:
 af0:	add	ip, pc, #0, 12
 af4:	add	ip, ip, #77824	; 0x13000
 af8:	ldr	pc, [ip, #1136]!	; 0x470

00000afc <__fxstat64@plt>:
 afc:	add	ip, pc, #0, 12
 b00:	add	ip, ip, #77824	; 0x13000
 b04:	ldr	pc, [ip, #1128]!	; 0x468

00000b08 <lseek64@plt>:
 b08:	add	ip, pc, #0, 12
 b0c:	add	ip, ip, #77824	; 0x13000
 b10:	ldr	pc, [ip, #1120]!	; 0x460

00000b14 <sg_ll_send_diag@plt>:
 b14:	add	ip, pc, #0, 12
 b18:	add	ip, ip, #77824	; 0x13000
 b1c:	ldr	pc, [ip, #1112]!	; 0x458

00000b20 <open64@plt>:
 b20:	add	ip, pc, #0, 12
 b24:	add	ip, ip, #77824	; 0x13000
 b28:	ldr	pc, [ip, #1104]!	; 0x450

00000b2c <puts@plt>:
 b2c:	add	ip, pc, #0, 12
 b30:	add	ip, ip, #77824	; 0x13000
 b34:	ldr	pc, [ip, #1096]!	; 0x448

00000b38 <malloc@plt>:
 b38:	add	ip, pc, #0, 12
 b3c:	add	ip, ip, #77824	; 0x13000
 b40:	ldr	pc, [ip, #1088]!	; 0x440

00000b44 <__libc_start_main@plt>:
 b44:	add	ip, pc, #0, 12
 b48:	add	ip, ip, #77824	; 0x13000
 b4c:	ldr	pc, [ip, #1080]!	; 0x438

00000b50 <__gmon_start__@plt>:
 b50:	add	ip, pc, #0, 12
 b54:	add	ip, ip, #77824	; 0x13000
 b58:	ldr	pc, [ip, #1072]!	; 0x430

00000b5c <getopt_long@plt>:
 b5c:	add	ip, pc, #0, 12
 b60:	add	ip, ip, #77824	; 0x13000
 b64:	ldr	pc, [ip, #1064]!	; 0x428

00000b68 <__ctype_b_loc@plt>:
 b68:	add	ip, pc, #0, 12
 b6c:	add	ip, ip, #77824	; 0x13000
 b70:	ldr	pc, [ip, #1056]!	; 0x420

00000b74 <sg_get_num_nomult@plt>:
 b74:	add	ip, pc, #0, 12
 b78:	add	ip, ip, #77824	; 0x13000
 b7c:	ldr	pc, [ip, #1048]!	; 0x418

00000b80 <strlen@plt>:
 b80:	add	ip, pc, #0, 12
 b84:	add	ip, ip, #77824	; 0x13000
 b88:	ldr	pc, [ip, #1040]!	; 0x410

00000b8c <strchr@plt>:
 b8c:	add	ip, pc, #0, 12
 b90:	add	ip, ip, #77824	; 0x13000
 b94:	ldr	pc, [ip, #1032]!	; 0x408

00000b98 <sg_if_can2stderr@plt>:
 b98:	add	ip, pc, #0, 12
 b9c:	add	ip, ip, #77824	; 0x13000
 ba0:	ldr	pc, [ip, #1024]!	; 0x400

00000ba4 <__errno_location@plt>:
 ba4:	add	ip, pc, #0, 12
 ba8:	add	ip, ip, #77824	; 0x13000
 bac:	ldr	pc, [ip, #1016]!	; 0x3f8

00000bb0 <memset@plt>:
 bb0:	add	ip, pc, #0, 12
 bb4:	add	ip, ip, #77824	; 0x13000
 bb8:	ldr	pc, [ip, #1008]!	; 0x3f0

00000bbc <__printf_chk@plt>:
 bbc:	add	ip, pc, #0, 12
 bc0:	add	ip, ip, #77824	; 0x13000
 bc4:	ldr	pc, [ip, #1000]!	; 0x3e8

00000bc8 <sg_convert_errno@plt>:
 bc8:	add	ip, pc, #0, 12
 bcc:	add	ip, ip, #77824	; 0x13000
 bd0:	ldr	pc, [ip, #992]!	; 0x3e0

00000bd4 <safe_strerror@plt>:
 bd4:	add	ip, pc, #0, 12
 bd8:	add	ip, ip, #77824	; 0x13000
 bdc:	ldr	pc, [ip, #984]!	; 0x3d8

00000be0 <sg_get_num@plt>:
 be0:	add	ip, pc, #0, 12
 be4:	add	ip, ip, #77824	; 0x13000
 be8:	ldr	pc, [ip, #976]!	; 0x3d0

00000bec <sg_cmds_open_device@plt>:
 bec:	add	ip, pc, #0, 12
 bf0:	add	ip, ip, #77824	; 0x13000
 bf4:	ldr	pc, [ip, #968]!	; 0x3c8

00000bf8 <sg_memalign@plt>:
 bf8:	add	ip, pc, #0, 12
 bfc:	add	ip, ip, #77824	; 0x13000
 c00:	ldr	pc, [ip, #960]!	; 0x3c0

00000c04 <strncmp@plt>:
 c04:	add	ip, pc, #0, 12
 c08:	add	ip, ip, #77824	; 0x13000
 c0c:	ldr	pc, [ip, #952]!	; 0x3b8

00000c10 <abort@plt>:
 c10:	add	ip, pc, #0, 12
 c14:	add	ip, ip, #77824	; 0x13000
 c18:	ldr	pc, [ip, #944]!	; 0x3b0

00000c1c <close@plt>:
 c1c:	add	ip, pc, #0, 12
 c20:	add	ip, ip, #77824	; 0x13000
 c24:	ldr	pc, [ip, #936]!	; 0x3a8

00000c28 <sg_ll_receive_diag_v2@plt>:
 c28:	add	ip, pc, #0, 12
 c2c:	add	ip, ip, #77824	; 0x13000
 c30:	ldr	pc, [ip, #928]!	; 0x3a0

00000c34 <__snprintf_chk@plt>:
 c34:	add	ip, pc, #0, 12
 c38:	add	ip, ip, #77824	; 0x13000
 c3c:	ldr	pc, [ip, #920]!	; 0x398

Disassembly of section .text:

00000c40 <.text>:
     c40:	svcmi	0x00f0e92d
     c44:	cfstrs	mvf2, [sp, #-0]
     c48:	strmi	r8, [r7], -r2, lsl #22
     c4c:	blvs	3efd0 <__snprintf_chk@plt+0x3e39c>
     c50:			; <UNDEFINED> instruction: 0xf8df4688
     c54:	strtmi	r5, [r1], -r0, lsl #22
     c58:	eorcs	r4, ip, #2113929216	; 0x7e000000
     c5c:			; <UNDEFINED> instruction: 0xf8dfb0fd
     c60:			; <UNDEFINED> instruction: 0xf10daaf8
     c64:	blge	4431bc <__snprintf_chk@plt+0x442588>
     c68:	ldrbtmi	r9, [sl], #781	; 0x30d
     c6c:			; <UNDEFINED> instruction: 0x46485975
     c70:	bvs	ffa3eff4 <__snprintf_chk@plt+0xffa3e3c0>
     c74:	ldrbls	r6, [fp, #-2093]!	; 0xfffff7d3
     c78:	streq	pc, [r0, #-79]	; 0xffffffb1
     c7c:			; <UNDEFINED> instruction: 0xf7ff9411
     c80:			; <UNDEFINED> instruction: 0xf8dfef98
     c84:			; <UNDEFINED> instruction: 0xf8df3adc
     c88:	ldrbtmi	fp, [lr], #-2780	; 0xfffff524
     c8c:	movwls	r4, #46203	; 0xb47b
     c90:	ldrls	sl, [r2], #-2834	; 0xfffff4ee
     c94:	strbcc	r9, [ip], r9, lsl #8
     c98:	stcge	0, cr6, [r0, #-368]!	; 0xfffffe90
     c9c:	ldrbtmi	r9, [fp], #780	; 0x30c
     ca0:	strmi	lr, [r7], #-2509	; 0xfffff633
     ca4:	ldrls	r9, [r4], #-1034	; 0xfffffbf6
     ca8:	strls	r4, [r0, #-1587]	; 0xfffff9cd
     cac:			; <UNDEFINED> instruction: 0x46414652
     cb0:	strcs	r4, [r0], #-1592	; 0xfffff9c8
     cb4:			; <UNDEFINED> instruction: 0xf7ff602c
     cb8:	mcrrne	15, 5, lr, r3, cr2
     cbc:	msrhi	CPSR_fx, r0
     cc0:	eorseq	pc, pc, #160, 2	; 0x28
     cc4:	stmdale	r0, {r0, r1, r2, r4, r5, r9, fp, sp}^
     cc8:			; <UNDEFINED> instruction: 0xf002e8df
     ccc:	svccc	0x003f3f3b
     cd0:	svccc	0x003f3f3f
     cd4:	svccc	0x00343f3f
     cd8:	eorscc	r3, pc, pc, lsr pc	; <UNPREDICTABLE>
     cdc:	svccc	0x003f3f3f
     ce0:	ldcne	15, cr3, [pc], #-124	; c6c <__snprintf_chk@plt+0x38>
     ce4:	svccc	0x003f3f3f
     ce8:	svccc	0x003f3f3f
     cec:	eors	r3, pc, #63, 30	; 0xfc
     cf0:	svccc	0x00dade3f
     cf4:	svccc	0x00c83b3f
     cf8:	svccc	0x009db83f
     cfc:	svccc	0x003f3f88
     d00:	cfldrspl	mvf6, [pc], #-472	; b30 <puts@plt+0x4>
     d04:	movwls	r2, #29441	; 0x7301
     d08:			; <UNDEFINED> instruction: 0xf8dfe7ce
     d0c:			; <UNDEFINED> instruction: 0xf85b3a5c
     d10:	ldmdavs	r8, {r0, r1, ip, sp}
     d14:	svc	0x002ef7ff
     d18:			; <UNDEFINED> instruction: 0xf8c928ff
     d1c:	stmible	r3, {r5}^
     d20:	beq	123f0a4 <__snprintf_chk@plt+0x123e470>
     d24:			; <UNDEFINED> instruction: 0xf7ff4478
     d28:			; <UNDEFINED> instruction: 0xe019eede
     d2c:			; <UNDEFINED> instruction: 0xf8892301
     d30:	ldr	r3, [r9, r2]!
     d34:	bcc	c3f0b8 <__snprintf_chk@plt+0xc3e484>
     d38:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     d3c:	movwls	r6, #38939	; 0x981b
     d40:	blls	23ac10 <__snprintf_chk@plt+0x239fdc>
     d44:	movwls	r3, #33537	; 0x8301
     d48:	strmi	lr, [r1], -lr, lsr #15
     d4c:	beq	83f0d0 <__snprintf_chk@plt+0x83e49c>
     d50:			; <UNDEFINED> instruction: 0xf7ff4478
     d54:			; <UNDEFINED> instruction: 0xf8dfeec8
     d58:	ldrbtmi	r0, [r8], #-2588	; 0xfffff5e4
     d5c:	mcr	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
     d60:			; <UNDEFINED> instruction: 0xf8df2401
     d64:			; <UNDEFINED> instruction: 0xf8df2a14
     d68:	ldrbtmi	r3, [sl], #-2540	; 0xfffff614
     d6c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
     d70:	subsmi	r9, sl, fp, ror fp
     d74:	ldrbhi	pc, [sp], #64	; 0x40	; <UNPREDICTABLE>
     d78:	rsbslt	r4, sp, r0, lsr #12
     d7c:	blhi	bc078 <__snprintf_chk@plt+0xbb444>
     d80:	svchi	0x00f0e8bd
     d84:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
     d88:	andls	r2, sl, #268435456	; 0x10000000
     d8c:			; <UNDEFINED> instruction: 0xf8c94413
     d90:	str	r3, [r9, r8, lsr #32]
     d94:	ldmibcc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     d98:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     d9c:			; <UNDEFINED> instruction: 0xf7ff6818
     da0:	stmdacs	r0, {r5, r8, r9, sl, fp, sp, lr, pc}
     da4:	eoreq	pc, r4, r9, asr #17
     da8:	svcge	0x007ef6bf
     dac:	stmibeq	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     db0:			; <UNDEFINED> instruction: 0xf7ff4478
     db4:	bfi	lr, r8, (invalid: 29:19)
     db8:	stmibcc	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     dbc:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     dc0:			; <UNDEFINED> instruction: 0xf7ff6818
     dc4:	stmdacs	r0, {r1, r2, r3, r8, r9, sl, fp, sp, lr, pc}
     dc8:	andseq	pc, ip, r9, asr #17
     dcc:	svcge	0x006cf6bf
     dd0:	stmibeq	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     dd4:			; <UNDEFINED> instruction: 0xf7ff4478
     dd8:	strb	lr, [r1, r6, lsl #29]
     ddc:	stmibcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     de0:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     de4:			; <UNDEFINED> instruction: 0xf7ff6818
     de8:	stmdacs	r0, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
     dec:	andseq	pc, r8, r9, asr #17
     df0:	movwhi	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
     df4:			; <UNDEFINED> instruction: 0xf43f0782
     df8:			; <UNDEFINED> instruction: 0xf8dfaf57
     dfc:	ldrbtmi	r0, [r8], #-2440	; 0xfffff678
     e00:	mrc	7, 3, APSR_nzcv, cr0, cr15, {7}
     e04:			; <UNDEFINED> instruction: 0xf7ffe7ac
     e08:			; <UNDEFINED> instruction: 0xf8dfeeb0
     e0c:			; <UNDEFINED> instruction: 0xf85b395c
     e10:	ldmdavs	r9, {r0, r1, ip, sp}
     e14:	stmdavs	r2, {r0, r1, r3, fp, ip, sp, lr}
     e18:			; <UNDEFINED> instruction: 0xf8324608
     e1c:	ldreq	r3, [ip, #-19]	; 0xffffffed
     e20:			; <UNDEFINED> instruction: 0xf7ffd557
     e24:	ldmcs	pc!, {r3, r5, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     e28:	andseq	pc, r4, r9, asr #17
     e2c:	svcge	0x003cf67f
     e30:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e34:			; <UNDEFINED> instruction: 0xf7ff4478
     e38:			; <UNDEFINED> instruction: 0xe791ee56
     e3c:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e40:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     e44:			; <UNDEFINED> instruction: 0xf7ff6818
     e48:	stmdacs	r0, {r2, r3, r6, r7, r9, sl, fp, sp, lr, pc}
     e4c:	andseq	pc, r0, r9, asr #17
     e50:	sbcshi	pc, r7, #192, 4
     e54:			; <UNDEFINED> instruction: 0xf8892301
     e58:	str	r3, [r5, -r4]!
     e5c:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e60:	andcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     e64:			; <UNDEFINED> instruction: 0xf7ff6818
     e68:	ldmcs	pc!, {r1, r2, r7, r9, sl, fp, sp, lr, pc}^	; <UNPREDICTABLE>
     e6c:	andeq	pc, ip, r9, asr #17
     e70:	svcge	0x001af67f
     e74:	ldmdbeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     e78:			; <UNDEFINED> instruction: 0xf7ff4478
     e7c:			; <UNDEFINED> instruction: 0xe76fee34
     e80:			; <UNDEFINED> instruction: 0xf8892301
     e84:	str	r3, [pc, -r1]
     e88:			; <UNDEFINED> instruction: 0xf8892301
     e8c:	str	r3, [fp, -r0]
     e90:	ldmcc	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     e94:	andmi	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     e98:			; <UNDEFINED> instruction: 0xf7ff6820
     e9c:	stmdacs	r0, {r1, r5, r7, r9, sl, fp, sp, lr, pc}
     ea0:	andeq	pc, r8, r9, asr #17
     ea4:	adchi	pc, r2, #192, 4
     ea8:			; <UNDEFINED> instruction: 0x212c6820
     eac:	mcr	7, 3, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
     eb0:			; <UNDEFINED> instruction: 0xf43f2800
     eb4:	mcrrne	14, 15, sl, r1, cr9
     eb8:	ldmeq	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     ebc:	ldrbtmi	r2, [r8], #-515	; 0xfffffdfd
     ec0:	mcr	7, 5, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     ec4:			; <UNDEFINED> instruction: 0xf47f2800
     ec8:	movwcs	sl, #7919	; 0x1eef
     ecc:	andcc	pc, r3, r9, lsl #17
     ed0:	smlattls	lr, sl, r6, lr
     ed4:	mrc	7, 2, APSR_nzcv, cr4, cr15, {7}
     ed8:	strmi	r9, [r2], -fp, lsl #24
     edc:	stmdacs	r0, {r5, fp, sp, lr}
     ee0:	rscshi	pc, ip, #0
     ee4:	strls	r9, [pc, #-2318]	; 5de <sg_set_binary_mode@plt-0x4a2>
     ee8:	eorsls	pc, r8, sp, asr #17
     eec:			; <UNDEFINED> instruction: 0x460d4691
     ef0:			; <UNDEFINED> instruction: 0xf854e004
     ef4:	stmdacs	r0, {r2, r3, r8, r9, sl, fp}
     ef8:	rscshi	pc, r0, #0
     efc:	strtmi	r4, [r9], -sl, asr #12
     f00:	mcr	7, 4, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
     f04:	mvnsle	r2, r0, lsl #16
     f08:	strls	lr, [lr, #-2525]	; 0xfffff623
     f0c:			; <UNDEFINED> instruction: 0xf8c96863
     f10:			; <UNDEFINED> instruction: 0xe6c93014
     f14:	bllt	1ce7b3c <__snprintf_chk@plt+0x1ce6f08>
     f18:	ldmdacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
     f1c:	andvs	pc, r3, fp, asr r8	; <UNPREDICTABLE>
     f20:	adcsmi	r6, sl, #3276800	; 0x320000
     f24:	sbcshi	pc, r5, r0, lsl #5
     f28:			; <UNDEFINED> instruction: 0xf8581c53
     f2c:	adcsmi	r4, fp, #34	; 0x22
     f30:	vmvn.i32	d22, #3	; 0x00000003
     f34:	blls	2a12e4 <__snprintf_chk@plt+0x2a06b0>
     f38:			; <UNDEFINED> instruction: 0xf0002b00
     f3c:	blls	1e1274 <__snprintf_chk@plt+0x1e0640>
     f40:			; <UNDEFINED> instruction: 0xf0402b00
     f44:	stccs	0, cr8, [r0], {205}	; 0xcd
     f48:	addhi	pc, r6, #0
     f4c:			; <UNDEFINED> instruction: 0x2014f8d9
     f50:	vpmax.u8	d2, d0, d15
     f54:	bcs	21220 <__snprintf_chk@plt+0x205ec>
     f58:	adcshi	pc, r0, r0, asr #5
     f5c:	vpmax.s8	d2, d0, d15
     f60:	ldm	pc, {r0, r2, r3, r5, r7, pc}^	; <UNPREDICTABLE>
     f64:	blge	fe9fcf74 <__snprintf_chk@plt+0xfe9fc340>
     f68:	blge	feaebe1c <__snprintf_chk@plt+0xfeaeb1e8>
     f6c:	blge	feac73d8 <__snprintf_chk@plt+0xfeac67a4>
     f70:	blge	feaebe24 <__snprintf_chk@plt+0xfeaeb1f0>
     f74:	blls	22abe0 <__snprintf_chk@plt+0x229fac>
     f78:			; <UNDEFINED> instruction: 0xf0002b01
     f7c:			; <UNDEFINED> instruction: 0xf8df80c0
     f80:	ldrbtmi	r0, [r8], #-2072	; 0xfffff7e8
     f84:	stc	7, cr15, [lr, #1020]!	; 0x3fc
     f88:	ldmdaeq	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
     f8c:			; <UNDEFINED> instruction: 0xf7ff4478
     f90:			; <UNDEFINED> instruction: 0xf000edaa
     f94:	strbt	pc, [r4], r9, lsl #26	; <UNPREDICTABLE>
     f98:			; <UNDEFINED> instruction: 0xf8d92601
     f9c:	blcs	cfe4 <__snprintf_chk@plt+0xc3b0>
     fa0:			; <UNDEFINED> instruction: 0xf8d9dd04
     fa4:	addsmi	r2, r3, #8
     fa8:	msrhi	(UNDEF: 97), r0
     fac:			; <UNDEFINED> instruction: 0x3018f8d9
     fb0:	vstrle	d2, [r4, #-0]
     fb4:	ldrdcc	pc, [r8], -r9
     fb8:	vqrdmulh.s<illegal width 8>	d2, d0, d0
     fbc:			; <UNDEFINED> instruction: 0xf8d9814f
     fc0:	tstcs	r0, r8, lsr #32
     fc4:			; <UNDEFINED> instruction: 0xf7ff4620
     fc8:			; <UNDEFINED> instruction: 0xf1b0ee12
     fcc:	vqdmlsl.s<illegal width 8>	q8, d0, d0
     fd0:	blls	2615d4 <__snprintf_chk@plt+0x2609a0>
     fd4:	streq	pc, [r1], #-134	; 0xffffff7a
     fd8:	svclt	0x00082b00
     fdc:	cfstrscs	mvf2, [r0], {-0}
     fe0:	adchi	pc, r7, r0, asr #32
     fe4:	svccs	0x00009f09
     fe8:	andshi	pc, r0, #0
     fec:	sbfxne	pc, pc, #17, #17
     ff0:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
     ff4:	stcl	7, cr15, [sl, #-1020]	; 0xfffffc04
     ff8:	stmdacs	r0, {r7, r9, sl, lr}
     ffc:	cmnhi	r4, r0	; <UNPREDICTABLE>
    1000:			; <UNDEFINED> instruction: 0x46214638
    1004:	stc	7, cr15, [ip, #1020]	; 0x3fc
    1008:	vmull.p8	<illegal reg q8.5>, d0, d7
    100c:			; <UNDEFINED> instruction: 0xf7ff826a
    1010:	stmdacs	r0, {r3, r4, r5, r8, sl, fp, sp, lr, pc}
    1014:	msrhi	CPSR_fsxc, #192, 4
    1018:	ldrtmi	r4, [r9], -sl, lsr #12
    101c:			; <UNDEFINED> instruction: 0xf7ff2003
    1020:	ldmdblt	r0!, {r1, r2, r3, r5, r6, r8, sl, fp, sp, lr, pc}
    1024:	vst2.8	{d6,d8}, [r3 :128], fp
    1028:			; <UNDEFINED> instruction: 0xf5b34370
    102c:			; <UNDEFINED> instruction: 0xf0004f00
    1030:			; <UNDEFINED> instruction: 0xf8d981b2
    1034:	blcs	d07c <__snprintf_chk@plt+0xc448>
    1038:			; <UNDEFINED> instruction: 0x81bff040
    103c:	andeq	pc, r0, #1325400064	; 0x4f000000
    1040:	andscs	pc, r0, r9, asr #17
    1044:	andls	r4, sl, #16, 12	; 0x1000000
    1048:	ldcl	7, cr15, [r6, #-1020]!	; 0xfffffc04
    104c:	andls	r9, r8, sl, lsl #20
    1050:			; <UNDEFINED> instruction: 0xf0002800
    1054:	mvnscs	r8, r7, ror r3
    1058:	stc	7, cr15, [sl, #1020]!	; 0x3fc
    105c:			; <UNDEFINED> instruction: 0x201cf8d9
    1060:	vpmax.u8	d18, d0, d0
    1064:	stfcsd	f0, [r0], {216}	; 0xd8
    1068:	subshi	pc, r2, #64	; 0x40
    106c:	svceq	0x0000f1b8
    1070:	msrhi	CPSR_s, #64	; 0x40
    1074:			; <UNDEFINED> instruction: 0x072cf8df
    1078:	ldrbtmi	r2, [r8], #-1039	; 0xfffffbf1
    107c:	ldc	7, cr15, [r2, #-1020]!	; 0xfffffc04
    1080:			; <UNDEFINED> instruction: 0xf7ff9808
    1084:	blls	33c4e4 <__snprintf_chk@plt+0x33b8b0>
    1088:	tstlt	r8, r8, asr r8
    108c:	ldc	7, cr15, [r0, #-1020]	; 0xfffffc04
    1090:	ldmdavs	r8, {r0, r2, r3, r8, r9, fp, ip, pc}
    1094:			; <UNDEFINED> instruction: 0xf7ffb108
    1098:			; <UNDEFINED> instruction: 0xf1bbed0c
    109c:			; <UNDEFINED> instruction: 0xf2800f00
    10a0:			; <UNDEFINED> instruction: 0xf8d980f0
    10a4:	blcs	d14c <__snprintf_chk@plt+0xc518>
    10a8:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
    10ac:	svclt	0x00b82c00
    10b0:	ldrb	r2, [r6], -r3, ror #8
    10b4:	ldrb	r2, [r0, -r0, lsl #12]!
    10b8:	ldrshtle	r2, [fp], #175	; 0xaf
    10bc:	usatne	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    10c0:			; <UNDEFINED> instruction: 0xf8df2600
    10c4:	ldrbtmi	r0, [r9], #-1768	; 0xfffff918
    10c8:	ldrbtmi	r3, [r8], #-276	; 0xfffffeec
    10cc:	stc	7, cr15, [sl, #-1020]	; 0xfffffc04
    10d0:	stcls	7, cr14, [r8], {99}	; 0x63
    10d4:	blls	1fad98 <__snprintf_chk@plt+0x1fa164>
    10d8:			; <UNDEFINED> instruction: 0xf43f2b00
    10dc:	and	sl, r4, r4, lsr pc
    10e0:			; <UNDEFINED> instruction: 0x06ccf8df
    10e4:			; <UNDEFINED> instruction: 0xf7ff4478
    10e8:			; <UNDEFINED> instruction: 0xf8dfecfe
    10ec:	strcs	r1, [r0], #-1736	; 0xfffff938
    10f0:			; <UNDEFINED> instruction: 0x06c4f8df
    10f4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    10f8:	ldcl	7, cr15, [r4], #1020	; 0x3fc
    10fc:			; <UNDEFINED> instruction: 0xf8dfe631
    1100:	ldrbtmi	r0, [r8], #-1724	; 0xfffff944
    1104:	stcl	7, cr15, [lr], #1020	; 0x3fc
    1108:			; <UNDEFINED> instruction: 0xf8dfe62b
    110c:	ldrbtmi	r4, [ip], #-1716	; 0xfffff94c
    1110:	eorne	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    1114:			; <UNDEFINED> instruction: 0xf7ff4620
    1118:	ldmdavs	r3!, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}
    111c:	eorsvs	r3, r3, r1, lsl #6
    1120:	blle	ffd51c14 <__snprintf_chk@plt+0xffd50fe0>
    1124:			; <UNDEFINED> instruction: 0x069cf8df
    1128:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
    112c:	ldcl	7, cr15, [sl], {255}	; 0xff
    1130:			; <UNDEFINED> instruction: 0xf8dfe617
    1134:	movwcs	r0, #1684	; 0x694
    1138:	ldrbtmi	r9, [r8], #-776	; 0xfffffcf8
    113c:	ldcl	7, cr15, [r2], {255}	; 0xff
    1140:			; <UNDEFINED> instruction: 0x3010f8d9
    1144:	ldrdcs	pc, [r4], -r9	; <UNPREDICTABLE>
    1148:	svclt	0x00b8429a
    114c:	eorcc	pc, r4, r9, asr #17
    1150:	mulcc	r2, r9, r8
    1154:			; <UNDEFINED> instruction: 0xf8d9b123
    1158:	stccs	0, cr4, [r0], {20}
    115c:	orrshi	pc, fp, r0
    1160:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    1164:	bls	34956c <__snprintf_chk@plt+0x348938>
    1168:	andpl	pc, r0, pc, asr #8
    116c:	svclt	0x00d42b03
    1170:	movwcs	r2, #4864	; 0x1300
    1174:	stcl	7, cr15, [r0, #-1020]	; 0xfffffc04
    1178:	stmdacs	r0, {r1, r7, r9, sl, lr}
    117c:	subshi	pc, r8, #0
    1180:	mulcs	r0, r9, r8
    1184:			; <UNDEFINED> instruction: 0xf0002a00
    1188:			; <UNDEFINED> instruction: 0xf8df80b1
    118c:	subcs	r1, r8, #64, 12	; 0x4000000
    1190:	ldrbtmi	r2, [r9], #-1096	; 0xfffffbb8
    1194:	ldc	7, cr15, [r2], {255}	; 0xff
    1198:	adcsvc	pc, r8, #68157440	; 0x4100000
    119c:			; <UNDEFINED> instruction: 0xf8ba9210
    11a0:	blt	1b551b0 <__snprintf_chk@plt+0x1b5457c>
    11a4:	strcc	fp, [r4, #-685]	; 0xfffffd53
    11a8:	svcpl	0x0000f5b5
    11ac:	subhi	pc, r6, #0, 6
    11b0:	vhsub.u8	d4, d16, d21
    11b4:	stccs	0, cr8, [r7, #-796]	; 0xfffffce4
    11b8:	orrhi	pc, sl, r0, asr #6
    11bc:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    11c0:	vqrdmulh.s<illegal width 8>	d2, d0, d2
    11c4:			; <UNDEFINED> instruction: 0xf8998153
    11c8:	tstlt	r2, r0
    11cc:			; <UNDEFINED> instruction: 0xf0402b00
    11d0:			; <UNDEFINED> instruction: 0xf8d9814d
    11d4:			; <UNDEFINED> instruction: 0xf8da4014
    11d8:	blx	fe6211f0 <__snprintf_chk@plt+0xfe6205bc>
    11dc:	stccs	8, cr15, [r0], {136}	; 0x88
    11e0:			; <UNDEFINED> instruction: 0x81bcf000
    11e4:			; <UNDEFINED> instruction: 0xf0002e00
    11e8:			; <UNDEFINED> instruction: 0xf8d98235
    11ec:	blcs	d214 <__snprintf_chk@plt+0xc5e0>
    11f0:	cmphi	r6, r0, asr #6	; <UNPREDICTABLE>
    11f4:	ldrbcc	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    11f8:	strcs	r4, [r0, -ip, asr #12]
    11fc:	ldrbtmi	r4, [fp], #-1713	; 0xfffff94f
    1200:	cdp	14, 0, cr9, cr8, cr7, {0}
    1204:	ands	r3, r1, r0, lsl sl
    1208:	ldrtmi	r9, [sl], -ip, lsl #16
    120c:	strbmi	r9, [r1], -r8, lsl #22
    1210:	andls	r9, r1, r4, lsl #8
    1214:			; <UNDEFINED> instruction: 0x4658443b
    1218:			; <UNDEFINED> instruction: 0xf8cd9603
    121c:	strls	sl, [r0, #-8]
    1220:	blx	ffa3d22a <__snprintf_chk@plt+0xffa3c5f6>
    1224:			; <UNDEFINED> instruction: 0xf0402800
    1228:	strtmi	r8, [pc], #-530	; 1230 <__snprintf_chk@plt+0x5fc>
    122c:	adcsmi	r6, sp, #606208	; 0x94000
    1230:	addshi	pc, r1, r0, asr #6
    1234:	blne	ffb5b4c8 <__snprintf_chk@plt+0xffb5a894>
    1238:	svclt	0x00b842ab
    123c:	bvs	fe8d2ab8 <__snprintf_chk@plt+0xfe8d1e84>
    1240:	strbmi	fp, [lr], -r8, lsr #31
    1244:	sbcsle	r2, pc, r0, lsl #22
    1248:	ldrtmi	r9, [fp], -r1, lsl #12
    124c:	cfmul32	mvfx9, mvfx8, mvfx0
    1250:	stmiavs	r2!, {r4, r9, fp}^
    1254:			; <UNDEFINED> instruction: 0xf7ff6961
    1258:	ldrb	lr, [r5, r6, asr #24]
    125c:	ldrbeq	pc, [r4, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
    1260:			; <UNDEFINED> instruction: 0xf8c92300
    1264:	ldrbtmi	r3, [r8], #-24	; 0xffffffe8
    1268:	ldc	7, cr15, [ip], #-1020	; 0xfffffc04
    126c:			; <UNDEFINED> instruction: 0xf8dfe6a7
    1270:	ldrbtmi	r0, [r8], #-1384	; 0xfffffa98
    1274:	ldc	7, cr15, [r6], #-1020	; 0xfffffc04
    1278:			; <UNDEFINED> instruction: 0x3010f8d9
    127c:	andcc	pc, r8, r9, asr #17
    1280:			; <UNDEFINED> instruction: 0x4658e694
    1284:	stc	7, cr15, [r0], #-1020	; 0xfffffc04
    1288:			; <UNDEFINED> instruction: 0xf6bf2800
    128c:	submi	sl, r5, #10, 30	; 0x28
    1290:			; <UNDEFINED> instruction: 0xf7ff4628
    1294:	strmi	lr, [r1], -r0, lsr #25
    1298:	strbeq	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    129c:			; <UNDEFINED> instruction: 0xf7ff4478
    12a0:	stccs	12, cr14, [r0], {34}	; 0x22
    12a4:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
    12a8:			; <UNDEFINED> instruction: 0xf7ff4628
    12ac:	strmi	lr, [r4], -lr, lsl #25
    12b0:			; <UNDEFINED> instruction: 0xf8dfe6f7
    12b4:	strtmi	r0, [r1], -ip, lsr #10
    12b8:			; <UNDEFINED> instruction: 0xf7ff4478
    12bc:	stmdacs	r0, {r1, r2, r3, r5, r6, sl, fp, sp, lr, pc}
    12c0:	mrcge	4, 7, APSR_nzcv, cr4, cr15, {3}
    12c4:	ldreq	pc, [ip, #-2271]	; 0xfffff721
    12c8:			; <UNDEFINED> instruction: 0xf7ff4478
    12cc:	strbt	lr, [sp], ip, lsl #24
    12d0:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    12d4:	streq	pc, [r0, #-459]	; 0xfffffe35
    12d8:			; <UNDEFINED> instruction: 0xf0402b00
    12dc:			; <UNDEFINED> instruction: 0x462880d2
    12e0:	ldcl	7, cr15, [r2], #-1020	; 0xfffffc04
    12e4:	strb	r4, [lr], r4, lsl #12
    12e8:	ldr	r4, [r5], r7, lsl #12
    12ec:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    12f0:	andls	r2, r1, #1073741824	; 0x40000000
    12f4:	addmi	sl, fp, #16, 26	; 0x400
    12f8:	strpl	pc, [r0, -pc, asr #8]
    12fc:	andeq	pc, lr, #79	; 0x4f
    1300:	svclt	0x00b89103
    1304:	strls	r4, [r2, #-1547]	; 0xfffff9f5
    1308:	strls	r3, [r0, -r1, lsl #22]
    130c:	strmi	r9, [r3], -r4, lsl #6
    1310:			; <UNDEFINED> instruction: 0xf7ff4658
    1314:	strmi	lr, [r4], -sl, lsl #25
    1318:			; <UNDEFINED> instruction: 0xf8babbc0
    131c:	stmdavs	ip!, {r1, ip, sp}
    1320:	blne	f2fc9c <__snprintf_chk@plt+0xf2f068>
    1324:	strcc	fp, [r4, #-685]	; 0xfffffd53
    1328:			; <UNDEFINED> instruction: 0xf77f42bd
    132c:			; <UNDEFINED> instruction: 0xf8dfaf41
    1330:			; <UNDEFINED> instruction: 0x462a04b8
    1334:			; <UNDEFINED> instruction: 0x463d4639
    1338:			; <UNDEFINED> instruction: 0xf7ff4478
    133c:	adcsmi	lr, ip, #212, 22	; 0x35000
    1340:	svcge	0x003cf6bf
    1344:	strteq	pc, [r4], #2271	; 0x8df
    1348:	strtmi	r4, [r1], -sl, lsr #12
    134c:	ldrbtmi	r4, [r8], #-1573	; 0xfffff9db
    1350:	bl	ff23f354 <__snprintf_chk@plt+0xff23e720>
    1354:	strtmi	lr, [r1], pc, lsr #14
    1358:			; <UNDEFINED> instruction: 0xb1bc78e4
    135c:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    1360:			; <UNDEFINED> instruction: 0xf8c9220f
    1364:	blcs	93bc <__snprintf_chk@plt+0x8788>
    1368:			; <UNDEFINED> instruction: 0x81aef040
    136c:	movwcs	r9, #2572	; 0xa0c
    1370:	strbmi	r2, [r1], -r1
    1374:	ldrbmi	r9, [r8], -r3
    1378:	andcc	lr, r0, #3358720	; 0x334000
    137c:			; <UNDEFINED> instruction: 0xf8cd461a
    1380:			; <UNDEFINED> instruction: 0xf8cd9010
    1384:			; <UNDEFINED> instruction: 0xf000a008
    1388:			; <UNDEFINED> instruction: 0x4604fb35
    138c:	blcs	27fb4 <__snprintf_chk@plt+0x27380>
    1390:	mrcge	4, 3, APSR_nzcv, cr6, cr15, {3}
    1394:			; <UNDEFINED> instruction: 0xf8d9e677
    1398:	blcs	d3e0 <__snprintf_chk@plt+0xc7ac>
    139c:	orrhi	pc, r6, r0, asr #32
    13a0:			; <UNDEFINED> instruction: 0x401cf8d9
    13a4:	movwcs	lr, #51669	; 0xc9d5
    13a8:	addsmi	r1, r4, #58982400	; 0x3840000
    13ac:	vsra.s64	d4, d9, #64
    13b0:	blne	4a1ac0 <__snprintf_chk@plt+0x4a0e8c>
    13b4:			; <UNDEFINED> instruction: 0xf8c92401
    13b8:			; <UNDEFINED> instruction: 0xf8d92010
    13bc:			; <UNDEFINED> instruction: 0xf1b22010
    13c0:			; <UNDEFINED> instruction: 0xf77f6f00
    13c4:			; <UNDEFINED> instruction: 0xf8dfae3f
    13c8:	ldrmi	r0, [r1], -r8, lsr #8
    13cc:	andvs	pc, r0, #79	; 0x4f
    13d0:	ldrbtmi	r2, [r8], #-1039	; 0xfffffbf1
    13d4:	bl	fe1bf3d8 <__snprintf_chk@plt+0xfe1be7a4>
    13d8:	svceq	0x0000f1b8
    13dc:	mrcge	4, 2, APSR_nzcv, cr3, cr15, {1}
    13e0:	movwls	r2, #33536	; 0x8300
    13e4:			; <UNDEFINED> instruction: 0xf7ff4638
    13e8:	bfi	lr, sl, (invalid: 24:15)
    13ec:	streq	pc, [r4], #-2271	; 0xfffff721
    13f0:			; <UNDEFINED> instruction: 0xf7ff4478
    13f4:	ldrt	lr, [r3], #2936	; 0xb78
    13f8:	ldrbtmi	r4, [r8], #-2303	; 0xfffff701
    13fc:	bl	1cbf400 <__snprintf_chk@plt+0x1cbe7cc>
    1400:	ldmmi	lr!, {r1, r2, r3, r5, r7, sl, sp, lr, pc}^
    1404:			; <UNDEFINED> instruction: 0xf7ff4478
    1408:	strt	lr, [r9], #2926	; 0xb6e
    140c:			; <UNDEFINED> instruction: 0xf0402e00
    1410:	strls	r8, [r8], -pc, asr #2
    1414:			; <UNDEFINED> instruction: 0xf8d9e694
    1418:			; <UNDEFINED> instruction: 0x46382010
    141c:			; <UNDEFINED> instruction: 0xf7ff9908
    1420:	vmlsne.f64	d14, d4, d2
    1424:	smlawthi	ip, r0, r2, pc	; <UNPREDICTABLE>
    1428:			; <UNDEFINED> instruction: 0x1010f8d9
    142c:	sfmle	f4, 4, [fp, #-644]	; 0xfffffd7c
    1430:	mulcc	r4, r9, r8
    1434:			; <UNDEFINED> instruction: 0xf0402b00
    1438:			; <UNDEFINED> instruction: 0xf8d98164
    143c:	blcs	d4e4 <__snprintf_chk@plt+0xc8b0>
    1440:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
    1444:	andsmi	pc, r0, r9, asr #17
    1448:	svceq	0x0000f1b8
    144c:	mrcge	4, 3, APSR_nzcv, cr8, cr15, {1}
    1450:			; <UNDEFINED> instruction: 0xf7ff4638
    1454:	ldrbt	lr, [r3], -r4, ror #23
    1458:	strcs	r4, [r1], #-2281	; 0xfffff717
    145c:			; <UNDEFINED> instruction: 0xf7ff4478
    1460:	stmiami	r8!, {r1, r6, r8, r9, fp, sp, lr, pc}^
    1464:			; <UNDEFINED> instruction: 0xf7ff4478
    1468:	ldrbt	lr, [sl], #-2878	; 0xfffff4c2
    146c:	ldrdcc	pc, [r4], -sl
    1470:	stmiami	r5!, {r0, r3, r5, r9, sl, lr}^
    1474:	mulcs	r1, sl, r8
    1478:	ldrbtmi	fp, [r8], #-2587	; 0xfffff5e5
    147c:	bl	cbf480 <__snprintf_chk@plt+0xcbe84c>
    1480:	strtmi	lr, [r8], -r7, lsr #13
    1484:	bl	fe9bf488 <__snprintf_chk@plt+0xfe9be854>
    1488:	strmi	r4, [r2], -r1, lsr #12
    148c:	ldrbtmi	r4, [r8], #-2271	; 0xfffff721
    1490:	bl	a3f494 <__snprintf_chk@plt+0xa3e860>
    1494:	ldmmi	lr, {r0, r1, r5, r8, r9, sl, sp, lr, pc}^
    1498:			; <UNDEFINED> instruction: 0xf7ff4478
    149c:	ldrb	lr, [r5, -r4, lsr #22]!
    14a0:	ldrdcc	pc, [r8], -r9	; <UNPREDICTABLE>
    14a4:			; <UNDEFINED> instruction: 0xf0402b00
    14a8:			; <UNDEFINED> instruction: 0xf8d980f4
    14ac:	strcs	r0, [r1], #-16
    14b0:	strbmi	r9, [r1], -ip, lsl #20
    14b4:	andls	r9, r0, r3, lsl #8
    14b8:	andls	r4, r1, #88, 12	; 0x5800000
    14bc:	blls	209cc4 <__snprintf_chk@plt+0x209090>
    14c0:	andsls	pc, r0, sp, asr #17
    14c4:	andge	pc, r8, sp, asr #17
    14c8:	blx	fe53d4d0 <__snprintf_chk@plt+0xfe53c89c>
    14cc:	ldrb	r4, [sp, -r4, lsl #12]
    14d0:	strbtcs	r4, [r3], #-2256	; 0xfffff730
    14d4:			; <UNDEFINED> instruction: 0xf7ff4478
    14d8:	ldrb	lr, [r7, -r6, lsl #22]
    14dc:	blx	193d4e4 <__snprintf_chk@plt+0x193c8b0>
    14e0:			; <UNDEFINED> instruction: 0xf7ffe43e
    14e4:	vldmdbge	fp!, {d14-<overflow reg d61>}
    14e8:	ldrbtmi	r4, [lr], #-3787	; 0xfffff135
    14ec:			; <UNDEFINED> instruction: 0xf7ff6800
    14f0:	bls	27c2a8 <__snprintf_chk@plt+0x27b674>
    14f4:	orrvc	pc, r0, #1325400064	; 0x4f000000
    14f8:	ldrmi	r9, [r9], -r0, lsl #12
    14fc:	andcs	r9, r1, #268435456	; 0x10000000
    1500:	strtmi	r4, [r8], -r4, lsl #12
    1504:	bl	fe5bf508 <__snprintf_chk@plt+0xfe5be8d4>
    1508:			; <UNDEFINED> instruction: 0xf7ff4628
    150c:	ldr	lr, [sl, #2802]!	; 0xaf2
    1510:	ldrdcs	r1, [r0, -r3]
    1514:	tstls	r0, r8, lsr r6
    1518:	b	ffdbf51c <__snprintf_chk@plt+0xffdbe8e8>
    151c:			; <UNDEFINED> instruction: 0xf1712800
    1520:			; <UNDEFINED> instruction: 0xf6bf0300
    1524:			; <UNDEFINED> instruction: 0xf7ffaf78
    1528:	vmovmi.u16	lr, d12[2]
    152c:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
    1530:	bl	12bf534 <__snprintf_chk@plt+0x12be900>
    1534:	bls	252d4c <__snprintf_chk@plt+0x252118>
    1538:			; <UNDEFINED> instruction: 0xf44fad3b
    153c:	strls	r7, [r0], -r0, lsl #7
    1540:	ldrmi	r4, [r9], -r8, lsr #12
    1544:	andcs	r9, r1, #268435456	; 0x10000000
    1548:	bl	1d3f54c <__snprintf_chk@plt+0x1d3e918>
    154c:			; <UNDEFINED> instruction: 0xf7ff4628
    1550:			; <UNDEFINED> instruction: 0xf1b8ead0
    1554:			; <UNDEFINED> instruction: 0xf47f0f00
    1558:	ldr	sl, [r1, #3909]	; 0xf45
    155c:	stccc	8, cr4, [r8, #-704]	; 0xfffffd40
    1560:			; <UNDEFINED> instruction: 0x112e4478
    1564:	b	ff8bf568 <__snprintf_chk@plt+0xff8be934>
    1568:			; <UNDEFINED> instruction: 0xf89a072b
    156c:			; <UNDEFINED> instruction: 0xf0402001
    1570:	stmibmi	ip!, {r0, r1, r4, r6, r7, pc}
    1574:	bl	289580 <__snprintf_chk@plt+0x28894c>
    1578:			; <UNDEFINED> instruction: 0xf10a1606
    157c:	ldrbtmi	r0, [r9], #-1288	; 0xfffffaf8
    1580:	adcge	pc, r4, #14614528	; 0xdf0000
    1584:	bl	6bf588 <__snprintf_chk@plt+0x6be954>
    1588:	strbmi	r4, [r2], -r8, lsr #19
    158c:	ldrbtmi	r2, [r9], #-1
    1590:	addshi	pc, ip, #14614528	; 0xdf0000
    1594:	bl	4bf598 <__snprintf_chk@plt+0x4be964>
    1598:	streq	pc, [r8, -r6, lsl #2]
    159c:	ldrbtmi	r4, [r8], #3749	; 0xea5
    15a0:	ldrbtmi	r4, [lr], #-1274	; 0xfffffb06
    15a4:			; <UNDEFINED> instruction: 0xf43f42af
    15a8:	stmdavc	sl!, {r0, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    15ac:	andcs	r4, r1, r1, lsr r6
    15b0:	svclt	0x000c2a00
    15b4:	ldrbmi	r4, [r3], -r3, asr #12
    15b8:	bl	3f5bc <__snprintf_chk@plt+0x3e988>
    15bc:	stmiavc	fp!, {r1, r2, r3, r4, r7, r8, fp, lr}
    15c0:	cmpcc	r4, r9, ror r4
    15c4:	stmdavs	r8, {r0, r1, sp, lr, pc}
    15c8:	mlale	r2, r8, r2, r4
    15cc:	stmdavs	sl, {r3, r8, ip, sp}^
    15d0:	mvnsle	r2, r0, lsl #20
    15d4:			; <UNDEFINED> instruction: 0x461a4999
    15d8:	stmiavc	fp!, {r0, sp}^
    15dc:			; <UNDEFINED> instruction: 0xf7ff4479
    15e0:	stmdavs	sl!, {r1, r2, r3, r5, r6, r7, r9, fp, sp, lr, pc}^
    15e4:	ldmibmi	r6, {r0, sp}
    15e8:	blt	48ea30 <__snprintf_chk@plt+0x48ddfc>
    15ec:			; <UNDEFINED> instruction: 0xf7ff4479
    15f0:	ldmibmi	r4, {r1, r2, r5, r6, r7, r9, fp, sp, lr, pc}
    15f4:	stccs	8, cr15, [r5], {21}
    15f8:	ldrbtmi	r2, [r9], #-1
    15fc:	b	ff7bf600 <__snprintf_chk@plt+0xff7be9cc>
    1600:	stccs	8, cr15, [r4], {85}	; 0x55
    1604:	mulcs	r1, r0, r9
    1608:	ldrbtmi	fp, [r9], #-2578	; 0xfffff5ee
    160c:	b	ff5bf610 <__snprintf_chk@plt+0xff5be9dc>
    1610:	ldmdavc	r1, {r3, r6, r7, r8, r9, sl, sp, lr, pc}
    1614:	sbcsle	r2, sp, r0, lsl #18
    1618:	andcs	r4, r1, ip, lsl #19
    161c:			; <UNDEFINED> instruction: 0xf7ff4479
    1620:	stmibmi	fp, {r1, r2, r3, r6, r7, r9, fp, sp, lr, pc}
    1624:	andcs	r7, r1, sl, ror #17
    1628:			; <UNDEFINED> instruction: 0xf7ff4479
    162c:	ldrb	lr, [r8, r8, asr #21]
    1630:	strbtcs	r4, [r3], #-2184	; 0xfffff778
    1634:			; <UNDEFINED> instruction: 0xf7ff4478
    1638:	ssat	lr, #8, r6, asr #20
    163c:	strtmi	r4, [sl], -r6, lsl #17
    1640:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
    1644:			; <UNDEFINED> instruction: 0x460d4478
    1648:	b	133f64c <__snprintf_chk@plt+0x133ea18>
    164c:			; <UNDEFINED> instruction: 0x46a1e67a
    1650:	ldr	r4, [fp], r4, lsl #12
    1654:	andcs	r9, r1, ip, lsl #22
    1658:	andls	r4, r3, r1, asr #12
    165c:			; <UNDEFINED> instruction: 0x46584632
    1660:	ldrtmi	r9, [r3], -r1, lsl #6
    1664:	andsls	pc, r0, sp, asr #17
    1668:	andge	pc, r8, sp, asr #17
    166c:			; <UNDEFINED> instruction: 0xf0009600
    1670:	strmi	pc, [r4], -r1, asr #19
    1674:	ldmdami	r9!, {r1, r3, r7, r9, sl, sp, lr, pc}^
    1678:			; <UNDEFINED> instruction: 0xf7ff4478
    167c:	strb	lr, [fp], #2618	; 0xa3a
    1680:	b	fe43f684 <__snprintf_chk@plt+0xfe43ea50>
    1684:	ldrbtmi	r4, [lr], #-3702	; 0xfffff18a
    1688:			; <UNDEFINED> instruction: 0xf7ff6800
    168c:			; <UNDEFINED> instruction: 0x4604ea9e
    1690:			; <UNDEFINED> instruction: 0xf8d9e751
    1694:			; <UNDEFINED> instruction: 0x46210010
    1698:			; <UNDEFINED> instruction: 0x3018f8d9
    169c:	ldrdcs	pc, [ip], -r9
    16a0:	ldmdami	r0!, {ip, pc}^
    16a4:			; <UNDEFINED> instruction: 0xf7ff4478
    16a8:	usat	lr, #30, lr, lsl #20
    16ac:	str	r2, [r4], r1, lsl #8
    16b0:	ldrcs	r4, [pc], #-2157	; 16b8 <__snprintf_chk@plt+0xa84>
    16b4:			; <UNDEFINED> instruction: 0xf7ff4478
    16b8:	strbt	lr, [r4], #2582	; 0xa16
    16bc:	strcs	r4, [pc], #-2155	; 16c4 <__snprintf_chk@plt+0xa90>
    16c0:			; <UNDEFINED> instruction: 0xf7ff4478
    16c4:	pkhbt	lr, sp, r0, lsl #20
    16c8:	ldrbtmi	r4, [r8], #-2153	; 0xfffff797
    16cc:	b	2bf6d0 <__snprintf_chk@plt+0x2bea9c>
    16d0:	stmdami	r8!, {r2, r3, r6, r9, sl, sp, lr, pc}^
    16d4:	bls	252f68 <__snprintf_chk@plt+0x252334>
    16d8:			; <UNDEFINED> instruction: 0xf7ff4478
    16dc:	stmdami	r6!, {r2, r9, fp, sp, lr, pc}^
    16e0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    16e4:	ldmib	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    16e8:	ldrdne	pc, [r8], -r9
    16ec:	vstrle.16	s4, [r3, #-0]	; <UNPREDICTABLE>
    16f0:			; <UNDEFINED> instruction: 0x3010f8d9
    16f4:	blle	5d2160 <__snprintf_chk@plt+0x5d152c>
    16f8:	ldrbtmi	r4, [r8], #-2144	; 0xfffff7a0
    16fc:	ldmib	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1700:	ldmdami	pc, {r5, r7, r9, sl, sp, lr, pc}^	; <UNPREDICTABLE>
    1704:	bls	252f98 <__snprintf_chk@plt+0x252364>
    1708:			; <UNDEFINED> instruction: 0xf7ff4478
    170c:	ldmdami	sp, {r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}^
    1710:			; <UNDEFINED> instruction: 0xf7ff4478
    1714:	ldr	lr, [r7], r8, ror #19
    1718:			; <UNDEFINED> instruction: 0x4631485b
    171c:	ldrbtmi	r9, [r8], #-519	; 0xfffffdf9
    1720:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1724:	str	r9, [r4, -r7, lsl #20]!
    1728:	ldrbtmi	r4, [r8], #-2136	; 0xfffff7a8
    172c:	ldmib	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    1730:			; <UNDEFINED> instruction: 0xf7ffe688
    1734:	ldmdami	r6, {r4, r6, r7, r8, fp, sp, lr, pc}^
    1738:	strcs	r4, [pc], #-1553	; 1740 <__snprintf_chk@plt+0xb0c>
    173c:			; <UNDEFINED> instruction: 0xf7ff4478
    1740:			; <UNDEFINED> instruction: 0xe649e9d2
    1744:	strbtcs	r4, [r3], #-2131	; 0xfffff7ad
    1748:			; <UNDEFINED> instruction: 0xf7ff4478
    174c:	strb	lr, [r3], -ip, asr #19
    1750:	ldrdeq	r3, [r1], -ip
    1754:	andeq	r0, r0, ip, lsr #1
    1758:	andeq	r1, r0, lr, lsl #14
    175c:	andeq	r3, r1, r2, asr #7
    1760:	andeq	r3, r1, r0, asr #7
    1764:	muleq	r1, r6, r2
    1768:	andeq	r0, r0, r4, asr #1
    176c:	muleq	r0, r8, r7
    1770:			; <UNDEFINED> instruction: 0x000017bc
    1774:	ldrdeq	r1, [r0], -r6
    1778:	andeq	r3, r1, sl, asr #3
    177c:	andeq	r1, r0, ip, lsr r7
    1780:	andeq	r1, r0, ip, asr #13
    1784:	andeq	r1, r0, r2, ror r6
    1788:	andeq	r1, r0, r8, ror #11
    178c:	andeq	r1, r0, r4, asr r5
    1790:	andeq	r1, r0, sl, lsl #10
    1794:	strheq	r0, [r0], -r0	; <UNPREDICTABLE>
    1798:	andeq	r1, r0, lr, lsr #11
    179c:	andeq	r1, r0, ip, lsr #10
    17a0:	andeq	r1, r0, r6, lsl #29
    17a4:	strdeq	r1, [r0], -r6
    17a8:	andeq	r2, r0, r2, lsr #16
    17ac:	andeq	r1, r0, r6, asr #25
    17b0:	andeq	r1, r0, r0, lsr ip
    17b4:	andeq	r1, r0, r4, asr ip
    17b8:	andeq	r1, r0, r2, ror #24
    17bc:	andeq	r1, r0, lr, lsr #8
    17c0:	andeq	r1, r0, r6, ror #23
    17c4:	andeq	r1, r0, r6, lsl #8
    17c8:	andeq	r1, r0, r2, lsr #26
    17cc:	andeq	r2, r1, r2, ror lr
    17d0:			; <UNDEFINED> instruction: 0x000021ba
    17d4:	andeq	r1, r0, sl, ror fp
    17d8:	andeq	r1, r0, r2, asr #22
    17dc:			; <UNDEFINED> instruction: 0x000021b4
    17e0:	andeq	r2, r0, ip, lsr #3
    17e4:			; <UNDEFINED> instruction: 0x000021b8
    17e8:	andeq	r0, r0, r4, asr #28
    17ec:	andeq	r0, r0, sl, ror #28
    17f0:	andeq	r1, r0, r2, lsl fp
    17f4:	andeq	r0, r0, r4, lsr #31
    17f8:	andeq	r1, r0, sl, asr r0
    17fc:	strdeq	r0, [r0], -ip
    1800:	andeq	r1, r0, ip, lsl r9
    1804:	andeq	r1, r0, ip, asr #1
    1808:	andeq	r1, r0, lr, lsr #26
    180c:	andeq	r1, r0, r6, lsr #19
    1810:	andeq	r1, r0, r8, asr #24
    1814:	andeq	r1, r0, r8, lsr #25
    1818:	muleq	r0, r2, r9
    181c:	muleq	r0, r8, sl
    1820:	andeq	r1, r0, r4, lsl #25
    1824:	muleq	r0, r2, ip
    1828:	andeq	r0, r0, r8, ror #30
    182c:	andeq	r1, r0, lr, lsr #25
    1830:	andeq	r0, r0, lr, asr #27
    1834:			; <UNDEFINED> instruction: 0x00001cb6
    1838:	andeq	r2, r1, ip, lsl #21
    183c:	andeq	r1, r0, r0, lsl #26
    1840:	andeq	r1, r0, r0, lsr sp
    1844:	andeq	r1, r0, r2, asr sp
    1848:	andeq	r1, r0, r6, ror sp
    184c:	andeq	r1, r0, r0, ror #24
    1850:	andeq	r1, r0, r0, lsl #25
    1854:	andeq	r1, r0, r4, lsl fp
    1858:	andeq	r0, r0, r8, lsr fp
    185c:	andeq	r1, r0, r4, lsr r8
    1860:	andeq	r1, r0, sl, ror r9
    1864:	andeq	r1, r0, ip, ror sp
    1868:	andeq	r1, r0, r4, lsl #20
    186c:	andeq	r1, r0, r8, asr #17
    1870:	andeq	r1, r0, sl, lsr #26
    1874:	andeq	r1, r0, r0, asr r9
    1878:	muleq	r0, sl, r9
    187c:			; <UNDEFINED> instruction: 0x00000dbe
    1880:	andeq	r1, r0, r0, lsr #18
    1884:	andeq	r1, r0, r8, asr #18
    1888:	muleq	r0, r2, fp
    188c:	andeq	r1, r0, r6, ror #18
    1890:	andeq	r1, r0, r4, lsl #15
    1894:	andeq	r1, r0, r4, ror #15
    1898:	bleq	3d9dc <__snprintf_chk@plt+0x3cda8>
    189c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    18a0:	strbtmi	fp, [sl], -r2, lsl #24
    18a4:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    18a8:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    18ac:	ldrmi	sl, [sl], #776	; 0x308
    18b0:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    18b4:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    18b8:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    18bc:			; <UNDEFINED> instruction: 0xf85a4b06
    18c0:	stmdami	r6, {r0, r1, ip, sp}
    18c4:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    18c8:	ldmdb	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18cc:	stmib	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    18d0:	andeq	r2, r1, r8, ror #12
    18d4:	andeq	r0, r0, r0, lsr #1
    18d8:	strheq	r0, [r0], -r8
    18dc:	strheq	r0, [r0], -ip
    18e0:	ldr	r3, [pc, #20]	; 18fc <__snprintf_chk@plt+0xcc8>
    18e4:	ldr	r2, [pc, #20]	; 1900 <__snprintf_chk@plt+0xccc>
    18e8:	add	r3, pc, r3
    18ec:	ldr	r2, [r3, r2]
    18f0:	cmp	r2, #0
    18f4:	bxeq	lr
    18f8:	b	b50 <__gmon_start__@plt>
    18fc:	andeq	r2, r1, r8, asr #12
    1900:	strheq	r0, [r0], -r4
    1904:	blmi	1d3924 <__snprintf_chk@plt+0x1d2cf0>
    1908:	bmi	1d2af0 <__snprintf_chk@plt+0x1d1ebc>
    190c:	addmi	r4, r3, #2063597568	; 0x7b000000
    1910:	andle	r4, r3, sl, ror r4
    1914:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    1918:	ldrmi	fp, [r8, -r3, lsl #2]
    191c:	svclt	0x00004770
    1920:	andeq	r2, r1, r0, lsr #18
    1924:	andeq	r2, r1, ip, lsl r9
    1928:	andeq	r2, r1, r4, lsr #12
    192c:	andeq	r0, r0, r8, lsr #1
    1930:	stmdbmi	r9, {r3, fp, lr}
    1934:	bmi	252b1c <__snprintf_chk@plt+0x251ee8>
    1938:	bne	252b24 <__snprintf_chk@plt+0x251ef0>
    193c:	svceq	0x00cb447a
    1940:			; <UNDEFINED> instruction: 0x01a1eb03
    1944:	andle	r1, r3, r9, asr #32
    1948:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    194c:	ldrmi	fp, [r8, -r3, lsl #2]
    1950:	svclt	0x00004770
    1954:	strdeq	r2, [r1], -r4
    1958:	strdeq	r2, [r1], -r0
    195c:	strdeq	r2, [r1], -r8
    1960:	andeq	r0, r0, r0, asr #1
    1964:	blmi	2aed8c <__snprintf_chk@plt+0x2ae158>
    1968:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    196c:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    1970:	blmi	26ff24 <__snprintf_chk@plt+0x26f2f0>
    1974:	ldrdlt	r5, [r3, -r3]!
    1978:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    197c:			; <UNDEFINED> instruction: 0xf7ff6818
    1980:			; <UNDEFINED> instruction: 0xf7ffe88c
    1984:	blmi	1c1888 <__snprintf_chk@plt+0x1c0c54>
    1988:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    198c:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    1990:			; <UNDEFINED> instruction: 0x000128be
    1994:	andeq	r2, r1, r8, asr #11
    1998:	andeq	r0, r0, r4, lsr #1
    199c:	andeq	r2, r1, r6, lsl #13
    19a0:	muleq	r1, lr, r8
    19a4:	svclt	0x0000e7c4
    19a8:	addlt	fp, r2, r0, ror r5
    19ac:	stmdami	lr, {r0, r2, r3, sl, fp, lr}
    19b0:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
    19b4:	ldm	r6, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    19b8:	cmnlt	r3, r3, lsr #16
    19bc:	ldrbtmi	r4, [lr], #-3595	; 0xfffff1f5
    19c0:	strcs	lr, [r1, #-2516]	; 0xfffff62c
    19c4:			; <UNDEFINED> instruction: 0x46114630
    19c8:			; <UNDEFINED> instruction: 0xf7ff9500
    19cc:			; <UNDEFINED> instruction: 0xf854e88c
    19d0:	blcs	11608 <__snprintf_chk@plt+0x109d4>
    19d4:	stmdami	r6, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
    19d8:	andlt	r4, r2, r8, ror r4
    19dc:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    19e0:	ldmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    19e4:	muleq	r1, ip, r6
    19e8:	andeq	r0, r0, lr, lsl #12
    19ec:	andeq	r0, r0, lr, asr #12
    19f0:	andeq	r0, r0, ip, asr #12
    19f4:	svcmi	0x00f0e92d
    19f8:	ldrmi	fp, [r0], pc, lsl #1
    19fc:	strcs	pc, [r4, #-2271]	; 0xfffff721
    1a00:	strmi	r9, [pc], -sl, lsl #6
    1a04:	strcc	pc, [r0, #-2271]	; 0xfffff721
    1a08:	cfldrsls	mvf4, [ip], {122}	; 0x7a
    1a0c:	ldmpl	r3, {r3, ip, pc}^
    1a10:	ldmdavs	fp, {r5, r6, r8, fp, sp, lr}
    1a14:			; <UNDEFINED> instruction: 0xf04f930d
    1a18:			; <UNDEFINED> instruction: 0xf89d0300
    1a1c:	stmdacs	pc, {r2, r3, r5, r6, ip, sp}	; <UNPREDICTABLE>
    1a20:	ldmdbpl	r9, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    1a24:	andsle	r9, pc, r9, lsl #6
    1a28:	stmdacs	r7, {r2, r3, r4, sl, fp, ip, lr, pc}
    1a2c:	stmdacs	r5, {r1, r3, r4, r5, r6, sl, fp, ip, lr, pc}
    1a30:			; <UNDEFINED> instruction: 0xf8dfdc7a
    1a34:			; <UNDEFINED> instruction: 0x460214d8
    1a38:	ldrbeq	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    1a3c:	ldrbtmi	r2, [r9], #-1537	; 0xfffff9ff
    1a40:			; <UNDEFINED> instruction: 0xf7ff4478
    1a44:			; <UNDEFINED> instruction: 0xf8dfe850
    1a48:			; <UNDEFINED> instruction: 0xf8df24cc
    1a4c:	ldrbtmi	r3, [sl], #-1212	; 0xfffffb44
    1a50:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    1a54:	subsmi	r9, sl, sp, lsl #22
    1a58:	subshi	pc, r1, #64	; 0x40
    1a5c:	andlt	r4, pc, r0, lsr r6	; <UNPREDICTABLE>
    1a60:	svchi	0x00f0e8bd
    1a64:	strdle	r2, [r4, #143]!	; 0x8f
    1a68:			; <UNDEFINED> instruction: 0xf04f2218
    1a6c:	ldrmi	r0, [r6], -r0, lsl #22
    1a70:			; <UNDEFINED> instruction: 0xf8d468ab
    1a74:	adcsmi	sl, r3, #40	; 0x28
    1a78:	ble	1c1bb20 <__snprintf_chk@plt+0x1c1aeec>
    1a7c:			; <UNDEFINED> instruction: 0xb1204653
    1a80:			; <UNDEFINED> instruction: 0xf7ff920b
    1a84:	bvs	fe8fbae4 <__snprintf_chk@plt+0xfe8faeb0>
    1a88:	blcs	e82bc <__snprintf_chk@plt+0xe7688>
    1a8c:			; <UNDEFINED> instruction: 0xf04f4610
    1a90:			; <UNDEFINED> instruction: 0xf1050100
    1a94:	svclt	0x00d40204
    1a98:	movwcs	r2, #4864	; 0x1300
    1a9c:	stmia	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1aa0:	stmdacs	r0, {r3, r5, sp, lr}
    1aa4:	andshi	pc, pc, #0
    1aa8:	movwcs	r6, #57518	; 0xe0ae
    1aac:	stmdavs	sl!, {r0, r1, ip, sp, lr}
    1ab0:	bvs	849784 <__snprintf_chk@plt+0x848b50>
    1ab4:	blt	e30428 <__snprintf_chk@plt+0xe2f7f4>
    1ab8:	stmdavs	r9!, {r0, r4, r6, ip, sp, lr}
    1abc:	subhi	r9, fp, r8, lsl sl
    1ac0:	stmdavs	r9!, {r1, r4, r9, fp, ip, sp, pc}
    1ac4:	stmdavs	fp!, {r3, r6, sp, lr}
    1ac8:	andsvc	r6, r9, #1589248	; 0x184000
    1acc:	stmiavs	r1!, {r0, r1, r3, r5, fp, sp, lr}^
    1ad0:			; <UNDEFINED> instruction: 0xf1bb72d9
    1ad4:			; <UNDEFINED> instruction: 0xf0400f00
    1ad8:	stmdavs	r9!, {r0, r3, r4, r5, r6, r8, pc}
    1adc:	blt	6dc470 <__snprintf_chk@plt+0x6db83c>
    1ae0:	stmdavs	fp!, {r0, r1, r3, r8, sp, lr}
    1ae4:	bvs	fe89a054 <__snprintf_chk@plt+0xfe899420>
    1ae8:	vpmax.u8	d2, d0, d2
    1aec:	stmdavc	r3!, {r1, r3, r5, r7, pc}
    1af0:	svclt	0x000c2a00
    1af4:			; <UNDEFINED> instruction: 0xf0032200
    1af8:	bcs	2304 <__snprintf_chk@plt+0x16d0>
    1afc:	adchi	pc, r1, r0, asr #32
    1b00:	svceq	0x0001f1ba
    1b04:			; <UNDEFINED> instruction: 0xf04fbfb8
    1b08:			; <UNDEFINED> instruction: 0xf10a0a01
    1b0c:	blcs	10710 <__snprintf_chk@plt+0xfadc>
    1b10:	adcshi	pc, r4, r0
    1b14:	stmdbcs	r3, {r0, r5, r9, fp, sp, lr}
    1b18:	stmiavc	r3!, {r1, r2, r5, r8, sl, fp, ip, lr, pc}
    1b1c:	suble	r2, sl, r0, lsl #22
    1b20:	ldr	r2, [r0, r0, lsl #12]
    1b24:	orrle	r2, r4, lr, lsl #16
    1b28:			; <UNDEFINED> instruction: 0xf1039b18
    1b2c:			; <UNDEFINED> instruction: 0xf0160618
    1b30:	ldrtmi	r0, [r2], -r3, lsl #6
    1b34:			; <UNDEFINED> instruction: 0xf04fbf08
    1b38:	addsle	r0, r9, r1, lsl #22
    1b3c:			; <UNDEFINED> instruction: 0xf8d44272
    1b40:			; <UNDEFINED> instruction: 0xf002a028
    1b44:	stmdavs	r8!, {r0, r1, r9}
    1b48:	subsmi	fp, r3, #88, 30	; 0x160
    1b4c:	bleq	7dc90 <__snprintf_chk@plt+0x7d05c>
    1b50:	movweq	pc, #16835	; 0x41c3	; <UNPREDICTABLE>
    1b54:	stmiavs	fp!, {r1, r2, r3, r4, sl, lr}
    1b58:			; <UNDEFINED> instruction: 0x463242b3
    1b5c:	smlabbcs	r0, lr, fp, sp
    1b60:	stmda	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1b64:	str	r6, [r0, r8, lsr #16]!
    1b68:	smlatteq	r9, fp, sp, r4
    1b6c:	ldrbtmi	r6, [sp], #-2272	; 0xfffff720
    1b70:	strmi	r6, [sp], #-2466	; 0xfffff65e
    1b74:	vnmlsls.f64	d9, d8, d9
    1b78:	strbtvc	r4, [r8], #1090	; 0x442
    1b7c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    1b80:			; <UNDEFINED> instruction: 0xf10148e6
    1b84:	b	6c2fb4 <__snprintf_chk@plt+0x6c2380>
    1b88:	ldrtmi	r0, [r2], #-771	; 0xfffffcfd
    1b8c:	svclt	0x00184478
    1b90:	strmi	fp, [r1], #-2579	; 0xfffff5ed
    1b94:	stmdbvs	r3!, {r0, r1, r3, r6, r8, sp, lr}^
    1b98:			; <UNDEFINED> instruction: 0xf0002bff
    1b9c:	blcs	3e2084 <__snprintf_chk@plt+0x3e1450>
    1ba0:	orrhi	pc, r6, r0
    1ba4:	addsmi	r6, sl, #405504	; 0x63000
    1ba8:	andscs	fp, r3, #172, 30	; 0x2b0
    1bac:	strbpl	r2, [r2, #-513]	; 0xfffffdff
    1bb0:	blcs	1fe44 <__snprintf_chk@plt+0x1f210>
    1bb4:	stmdbvs	r2!, {r2, r4, r5, r7, r8, ip, lr, pc}^
    1bb8:	andle	r2, r7, lr, lsl #20
    1bbc:	svcne	0x0093dc38
    1bc0:	vqdmulh.s<illegal width 8>	d2, d0, d1
    1bc4:	blls	262088 <__snprintf_chk@plt+0x261454>
    1bc8:	teqle	r6, r0, lsl #22
    1bcc:	strcs	r7, [r0], -r3, lsr #16
    1bd0:	cmnle	ip, r0, lsl #22
    1bd4:	vst4.8	{d18,d20,d22,d24}, [pc], r1
    1bd8:	movwls	r5, #6144	; 0x1800
    1bdc:	blge	30a41c <__snprintf_chk@plt+0x3097e8>
    1be0:	movwls	r9, #10248	; 0x2808
    1be4:			; <UNDEFINED> instruction: 0xf8cd464b
    1be8:	tstls	r3, r0, lsl r0
    1bec:	andhi	pc, r0, sp, asr #17
    1bf0:	ldmda	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    1bf4:			; <UNDEFINED> instruction: 0xf0402800
    1bf8:			; <UNDEFINED> instruction: 0xf8b9814b
    1bfc:	stcls	0, cr1, [ip, #-8]
    1c00:			; <UNDEFINED> instruction: 0xf5c5ba49
    1c04:	addlt	r5, r9, #0, 10
    1c08:			; <UNDEFINED> instruction: 0xf5b13104
    1c0c:	stclle	15, cr5, [r2, #-0]
    1c10:	strmi	r4, [sl], -r3, asr #17
    1c14:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
    1c18:	svc	0x0064f7fe
    1c1c:	svcpl	0x0000f5b5
    1c20:	vmlsl.s<illegal width 8>	q10, d0, d1[0]
    1c24:			; <UNDEFINED> instruction: 0xf04f812d
    1c28:	vpmax.s8	d16, d0, d8
    1c2c:	ldrsh	r1, [lr], #-143	; 0xffffff71
    1c30:	andle	r2, r2, pc, lsl #20
    1c34:			; <UNDEFINED> instruction: 0xf0402aff
    1c38:	stmdavc	r3!, {r0, r2, r4, r5, r6, r7, pc}^
    1c3c:	sbcle	r2, r5, r0, lsl #22
    1c40:	stmiavs	r0!, {r1, r2, r3, r5, r6, r8, r9, sl, sp, lr, pc}^
    1c44:	stmdbvs	r3!, {r1, r3, r4, r5, r9, sl, lr}^
    1c48:	andls	r6, r0, r1, lsr #20
    1c4c:	ldrbtmi	r4, [r8], #-2229	; 0xfffff74b
    1c50:	svc	0x0048f7fe
    1c54:	ldmmi	r4!, {r0, r5, r7, r8, fp, sp, lr}
    1c58:	strbmi	r9, [r1], #-2840	; 0xfffff4e8
    1c5c:	ldrbtmi	r9, [r8], #-1536	; 0xfffffa00
    1c60:			; <UNDEFINED> instruction: 0xf7fe6a62
    1c64:	stmdavc	r3!, {r6, r8, r9, sl, fp, sp, lr, pc}
    1c68:	svceq	0x0001f1ba
    1c6c:			; <UNDEFINED> instruction: 0xf04fbfb8
    1c70:			; <UNDEFINED> instruction: 0xf10a0a01
    1c74:	blcs	10878 <__snprintf_chk@plt+0xfc44>
    1c78:	svcge	0x004cf47f
    1c7c:	andcs	r6, r1, #2686976	; 0x290000
    1c80:	movwcc	lr, #2509	; 0x9cd
    1c84:	stmib	sp, {r3, fp, ip, pc}^
    1c88:	ldrmi	r1, [r9], -r3, lsl #12
    1c8c:	andsge	pc, r8, sp, asr #17
    1c90:	andls	r9, r2, #1342177280	; 0x50000000
    1c94:	svc	0x003ef7fe
    1c98:	strmi	r7, [r6], -r3, lsr #17
    1c9c:			; <UNDEFINED> instruction: 0xf0002b00
    1ca0:	stmdacs	r0, {r0, r1, r3, r5, r7, pc}
    1ca4:	svcge	0x003cf43f
    1ca8:	blcs	1fd3c <__snprintf_chk@plt+0x1f108>
    1cac:	ldmibmi	pc, {r1, r4, r7, ip, lr, pc}	; <UNPREDICTABLE>
    1cb0:	strbmi	r2, [r8], -r8, asr #4
    1cb4:			; <UNDEFINED> instruction: 0xf7fe4479
    1cb8:			; <UNDEFINED> instruction: 0xf8b9ef02
    1cbc:			; <UNDEFINED> instruction: 0xf6411002
    1cc0:	movwls	r7, #50104	; 0xc3b8
    1cc4:	addlt	fp, r9, #299008	; 0x49000
    1cc8:			; <UNDEFINED> instruction: 0xf5b13104
    1ccc:	svclt	0x00d85f00
    1cd0:	vrshl.u8	q1, q4, q0
    1cd4:	addmi	r8, sp, #244	; 0xf4
    1cd8:	sbcshi	pc, r2, r0, asr #5
    1cdc:	vmls.i8	d18, d0, d7
    1ce0:			; <UNDEFINED> instruction: 0xf1a180db
    1ce4:			; <UNDEFINED> instruction: 0xf0080808
    1ce8:	b	13c452c <__snprintf_chk@plt+0x13c38f8>
    1cec:	bvs	fe887d94 <__snprintf_chk@plt+0xfe887160>
    1cf0:	ldrdlt	pc, [r4], -r9
    1cf4:	blx	fe6cc504 <__snprintf_chk@plt+0xfe6cb8d0>
    1cf8:	vqrdmulh.s<illegal width 8>	d15, d16, d11
    1cfc:	stmdavc	r3!, {r0, r2, r3, r5, r7, pc}
    1d00:	svclt	0x000c2a00
    1d04:			; <UNDEFINED> instruction: 0xf0032300
    1d08:	blcs	2914 <__snprintf_chk@plt+0x1ce0>
    1d0c:	adchi	pc, r4, r0, asr #32
    1d10:	andle	r4, r5, pc, asr r5
    1d14:	ldrbmi	r4, [sl], -r6, lsl #17
    1d18:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
    1d1c:	mcr	7, 7, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    1d20:	svceq	0x0000f1ba
    1d24:	adchi	pc, r6, r0, asr #32
    1d28:	streq	pc, [r8, #-265]	; 0xfffffef7
    1d2c:	svceq	0x0000f1b8
    1d30:	mcrge	4, 4, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
    1d34:	stmdbne	r8, {r0, r3, r8, r9, fp, sp, lr, pc}
    1d38:	ldrsbge	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
    1d3c:	ldrsbhi	pc, [r8, #143]!	; 0x8f	; <UNPREDICTABLE>
    1d40:	stmdbeq	r8, {r0, r3, r8, ip, sp, lr, pc}
    1d44:	ldrsblt	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
    1d48:	ldrbtmi	r4, [r8], #1274	; 0x4fa
    1d4c:	strd	r4, [r3], -fp
    1d50:	strmi	r3, [r9, #1296]!	; 0x510
    1d54:	mrcge	4, 3, APSR_nzcv, cr7, cr15, {1}
    1d58:	bvs	89ff0c <__snprintf_chk@plt+0x89f2d8>
    1d5c:			; <UNDEFINED> instruction: 0xd1f7429a
    1d60:	ldrsbcs	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
    1d64:	bcs	20028 <__snprintf_chk@plt+0x1f3f4>
    1d68:	sbchi	pc, r6, r0
    1d6c:	cmpeq	ip, #8, 2	; <UNPREDICTABLE>
    1d70:	ldmdavs	sl, {r0, r1, sp, lr, pc}^
    1d74:	bcs	e99c <__snprintf_chk@plt+0xdd68>
    1d78:			; <UNDEFINED> instruction: 0xf853d05c
    1d7c:	addmi	r1, pc, #8, 24	; 0x800
    1d80:	svccs	0x007fd1f7
    1d84:	bvs	fe8f8ef4 <__snprintf_chk@plt+0xfe8f82c0>
    1d88:	rscle	r2, r1, r0, lsl #22
    1d8c:	mulgt	r3, r5, r8
    1d90:	stmiavs	r9!, {r0, r1, r3, r4, r5, r9, sl, lr}^
    1d94:	blt	253f44 <__snprintf_chk@plt+0x253310>
    1d98:	andgt	pc, r0, sp, asr #17
    1d9c:			; <UNDEFINED> instruction: 0xf7fe4478
    1da0:	bvs	fe8fd830 <__snprintf_chk@plt+0xfe8fcbfc>
    1da4:	vldrle	d18, [r3, #4]
    1da8:	ldrbmi	r6, [r0], -fp, ror #17
    1dac:	stmdavc	r9!, {r1, r3, r5, r6, r7, r9, fp, ip, sp, lr}^
    1db0:			; <UNDEFINED> instruction: 0xf7feba1b
    1db4:	svccs	0x007fee98
    1db8:	strcs	fp, [r0, -ip, asr #31]
    1dbc:	cdpcs	7, 0, cr2, cr0, cr1, {0}
    1dc0:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
    1dc4:	svclt	0x00082f00
    1dc8:	strb	r2, [r1, r3, ror #12]
    1dcc:	stmdavs	r9!, {r0, r1, r5, r7, r8, fp, sp, lr}
    1dd0:	blt	6d2ee4 <__snprintf_chk@plt+0x6d22b0>
    1dd4:	stmdavs	r9!, {r0, r1, r3, r6, r7, sp, lr}
    1dd8:	blt	6dc76c <__snprintf_chk@plt+0x6dbb38>
    1ddc:	stmdavs	fp!, {r0, r1, r3, r8, sp, lr}
    1de0:	blls	61a350 <__snprintf_chk@plt+0x61971c>
    1de4:			; <UNDEFINED> instruction: 0xf77f2b00
    1de8:	stmdavs	r8!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
    1dec:	stmdbls	sl, {r1, r3, r4, r9, sl, lr}
    1df0:			; <UNDEFINED> instruction: 0xf7fe3018
    1df4:	ldrbt	lr, [r6], -r4, ror #28
    1df8:	bcs	39c388 <__snprintf_chk@plt+0x39b754>
    1dfc:	stcle	0, cr13, [sp], {111}	; 0x6f
    1e00:	blcs	49c54 <__snprintf_chk@plt+0x49020>
    1e04:	stmdacs	r0, {r1, r2, r3, fp, ip, lr, pc}
    1e08:	mrcge	4, 0, APSR_nzcv, cr13, cr15, {3}
    1e0c:	orrcs	lr, r0, #229638144	; 0xdb00000
    1e10:	stmiavc	r3!, {r0, r1, r6, r8, sl, ip, lr}
    1e14:			; <UNDEFINED> instruction: 0xf47f2b00
    1e18:	strb	sl, [ip], r3, lsl #29
    1e1c:	suble	r2, r3, pc, lsl #20
    1e20:	strdle	r2, [r1], #-175	; 0xffffff51
    1e24:	strcs	r4, [r1], -r7, asr #18
    1e28:	ldrbtmi	r4, [r9], #-2119	; 0xfffff7b9
    1e2c:			; <UNDEFINED> instruction: 0xf7fe4478
    1e30:			; <UNDEFINED> instruction: 0xe608ee5a
    1e34:	svccs	0x007f4a45
    1e38:	cfstrsle	mvf4, [r4, #488]!	; 0x1e8
    1e3c:	mulgt	r3, r5, r8
    1e40:	stmiavs	r9!, {r0, r1, r3, r4, r5, r9, sl, lr}^
    1e44:	blt	2537ac <__snprintf_chk@plt+0x252b78>
    1e48:	andgt	pc, r0, sp, asr #17
    1e4c:	mcr	7, 2, pc, cr10, cr14, {7}	; <UNPREDICTABLE>
    1e50:	blcs	5c8e4 <__snprintf_chk@plt+0x5bcb0>
    1e54:	str	sp, [r7, pc, lsr #27]!
    1e58:	ldrbmi	r6, [fp], -r5, lsr #20
    1e5c:			; <UNDEFINED> instruction: 0xf899483c
    1e60:	bl	249e6c <__snprintf_chk@plt+0x249238>
    1e64:	ldrbtmi	r1, [r8], #-1285	; 0xfffffafb
    1e68:	blt	b5c424 <__snprintf_chk@plt+0xb5b7f0>
    1e6c:			; <UNDEFINED> instruction: 0xf7fe9500
    1e70:	smlaldx	lr, sp, sl, lr
    1e74:			; <UNDEFINED> instruction: 0x46414837
    1e78:			; <UNDEFINED> instruction: 0xf7fe4478
    1e7c:	smmlar	r3, r4, lr, lr
    1e80:			; <UNDEFINED> instruction: 0x460a4835
    1e84:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
    1e88:	mcr	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1e8c:	str	r4, [r5, -r9, lsr #12]!
    1e90:	svclt	0x00082e00
    1e94:	ldrb	r4, [r6, #1542]	; 0x606
    1e98:	ldrbtmi	r4, [r8], #-2096	; 0xfffff7d0
    1e9c:	mcr	7, 1, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    1ea0:	svclt	0x00082e00
    1ea4:	strb	r2, [lr, #1635]	; 0x663
    1ea8:			; <UNDEFINED> instruction: 0xf47f2e00
    1eac:			; <UNDEFINED> instruction: 0xe6c4aefd
    1eb0:	strbpl	r2, [r3, #-768]	; 0xfffffd00
    1eb4:	blcs	20148 <__snprintf_chk@plt+0x1f514>
    1eb8:	mrcge	4, 1, APSR_nzcv, cr2, cr15, {3}
    1ebc:	stmdami	r8!, {r0, r1, r3, r4, r5, r6, r9, sl, sp, lr, pc}
    1ec0:	vst1.8	{d20-d22}, [pc], sl
    1ec4:	ldrbtmi	r5, [r8], #-256	; 0xffffff00
    1ec8:	mcr	7, 0, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
    1ecc:	cmpcs	r8, r5, lsr #16
    1ed0:	andpl	pc, r0, #1325400064	; 0x4f000000
    1ed4:			; <UNDEFINED> instruction: 0xf7fe4478
    1ed8:	cmpcs	r8, r6, lsl #28
    1edc:	stmdacs	r0, {r0, r8, r9, sl, sp, lr, pc}
    1ee0:	cfldrsge	mvf15, [r1, #508]!	; 0x1fc
    1ee4:	stmdbmi	r0!, {r1, r4, r5, r6, r9, sl, sp, lr, pc}
    1ee8:	stmdami	r0!, {r1, r4, r5, r9, sl, lr}
    1eec:	ldrbtmi	r2, [r9], #-1635	; 0xfffff99d
    1ef0:			; <UNDEFINED> instruction: 0xf7fe4478
    1ef4:	str	lr, [r6, #3576]!	; 0xdf8
    1ef8:	ldrbtmi	r4, [sl], #-2589	; 0xfffff5e3
    1efc:			; <UNDEFINED> instruction: 0xf7fee741
    1f00:	svclt	0x0000edea
    1f04:	andeq	r2, r1, ip, lsr #10
    1f08:	andeq	r0, r0, ip, lsr #1
    1f0c:	andeq	r1, r0, sl, lsr #29
    1f10:	andeq	r0, r0, r4, ror #12
    1f14:	andeq	r2, r1, r6, ror #9
    1f18:	muleq	r1, r6, r4
    1f1c:	andeq	r2, r1, r8, ror r4
    1f20:	andeq	r0, r0, r6, ror #10
    1f24:	muleq	r0, r6, r4
    1f28:	andeq	r0, r0, sl, asr #9
    1f2c:	andeq	r2, r1, r0, asr r3
    1f30:	andeq	r0, r0, sl, asr r5
    1f34:	andeq	r0, r0, r4, ror #11
    1f38:	andeq	r2, r1, r2, lsl #6
    1f3c:	andeq	r0, r0, ip, lsr #11
    1f40:	andeq	r0, r0, ip, asr r5
    1f44:			; <UNDEFINED> instruction: 0x00001abe
    1f48:	andeq	r0, r0, ip, lsr r3
    1f4c:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    1f50:	andeq	r0, r0, r6, asr #7
    1f54:	andeq	r0, r0, r8, lsr r4
    1f58:	andeq	r0, r0, r2, lsr r3
    1f5c:	andeq	r0, r0, r2, ror #6
    1f60:			; <UNDEFINED> instruction: 0x000002b6
    1f64:	andeq	r0, r0, r4, ror #5
    1f68:	strdeq	r1, [r0], -sl
    1f6c:	ldrdeq	r0, [r0], -r4
    1f70:	andeq	r0, r0, lr, lsl #12
    1f74:	mvnsmi	lr, #737280	; 0xb4000
    1f78:	cfmadd32mi	mvax0, mvfx4, mvfx12, mvfx7
    1f7c:	stcmi	6, cr4, [ip, #-544]	; 0xfffffde0
    1f80:	ldrbtmi	r4, [lr], #-1681	; 0xfffff96f
    1f84:	stcl	7, cr15, [ip, #-1016]!	; 0xfffffc08
    1f88:	blne	1d93184 <__snprintf_chk@plt+0x1d92550>
    1f8c:	strhle	r1, [sl], -r6
    1f90:	strcs	r3, [r0], #-3332	; 0xfffff2fc
    1f94:	svccc	0x0004f855
    1f98:	strbmi	r3, [sl], -r1, lsl #8
    1f9c:	ldrtmi	r4, [r8], -r1, asr #12
    1fa0:	adcmi	r4, r6, #152, 14	; 0x2600000
    1fa4:	pop	{r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    1fa8:	svclt	0x000083f8
    1fac:	andeq	r1, r1, r6, lsr #29
    1fb0:	muleq	r1, ip, lr
    1fb4:	svclt	0x00004770

Disassembly of section .fini:

00001fb8 <.fini>:
    1fb8:	push	{r3, lr}
    1fbc:	pop	{r3, pc}
