m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
d/home/gerard/Desktop/clase/TFG/proyecto/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
Pconstantes
Z0 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z1 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z2 w1592055742
Z3 d/home/gerard/Desktop/clase/TFG/proyecto_multiciclo/sistema/ensamblado_placa/COMPONENTES/disenyo_qsys/disenyo_qsys/testbench/mentor
8./../disenyo_qsys_tb/simulation/submodules/constantes.vhd
F./../disenyo_qsys_tb/simulation/submodules/constantes.vhd
l0
L8
Ve>Fe8Mh1S>>9l1gO>ZGEX2
!s100 M`0RkP70X?8mfkn[cFiGO2
Z4 OV;C;10.5b;63
32
Z5 !s110 1592056252
!i10b 1
Z6 !s108 1592056252.000000
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/constantes.vhd|-work|mm_reloj_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/constantes.vhd|
!i113 1
Z7 o-work mm_reloj_0
Z8 tExplicit 1 CvgOpt 0
Emm_reloj
R2
Z9 DPx4 work 5 tipos 0 22 5J8ze`_6Q4ER@2S2BK=jE0
Z10 DPx4 work 10 constantes 0 22 e>Fe8Mh1S>>9l1gO>ZGEX2
Z11 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z12 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z13 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
R0
R1
R3
Z14 8./../disenyo_qsys_tb/simulation/submodules/mm_reloj.vhd
Z15 F./../disenyo_qsys_tb/simulation/submodules/mm_reloj.vhd
l0
L13
VVf6lemaOYLjdMHRNlE56a1
!s100 YeJmfM:cdSTE=jRaA^V>m0
R4
32
R5
!i10b 1
Z16 !s108 1592056251.000000
Z17 !s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/mm_reloj.vhd|-work|mm_reloj_0|
Z18 !s107 ./../disenyo_qsys_tb/simulation/submodules/mm_reloj.vhd|
!i113 1
R7
R8
Acompor
R9
R10
R11
R12
R13
R0
R1
DEx4 work 8 mm_reloj 0 22 Vf6lemaOYLjdMHRNlE56a1
l33
L28
VKgfJ>Q[knUPZ[3jzM]W<h1
!s100 eBnKeIGWChRLFc>E`W<6A1
R4
32
R5
!i10b 1
R16
R17
R18
!i113 1
R7
R8
Pretardos
R10
R0
R1
R2
R3
8./../disenyo_qsys_tb/simulation/submodules/retardos.vhd
F./../disenyo_qsys_tb/simulation/submodules/retardos.vhd
l0
L9
VQiMzKHLcMi;KIk=eA9=D62
!s100 :58f@kLCRda=F]_kdODgU0
R4
32
R5
!i10b 1
R6
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/retardos.vhd|-work|mm_reloj_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/retardos.vhd|
!i113 1
R7
R8
Ptipos
R10
R0
R1
R2
R3
8./../disenyo_qsys_tb/simulation/submodules/tipos.vhd
F./../disenyo_qsys_tb/simulation/submodules/tipos.vhd
l0
L9
V5J8ze`_6Q4ER@2S2BK=jE0
!s100 G<U0DK157BWGf;V2d:DPM2
R4
32
R5
!i10b 1
R6
!s90 -reportprogress|300|./../disenyo_qsys_tb/simulation/submodules/tipos.vhd|-work|mm_reloj_0|
!s107 ./../disenyo_qsys_tb/simulation/submodules/tipos.vhd|
!i113 1
R7
R8
