vhdl work "C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_7/pro7_1_fre_divider/pro7_1_fre_divider.srcs/sources_1/new/freq_divider.vhd"
vhdl work "C:/Users/Administrator/Desktop/VHDL_Circuit_Design-master/Chapter_7/pro7_1_fre_divider/pro7_1_fre_divider.srcs/sim_1/new/freq_divider_simulation.vhd"
verilog work "D:/vivado/Vivado/2013.3/data/verilog/src/glbl.v"
