{"Source Block": ["hdl/library/axi_dmac/request_generator.v@141:151@HdlStmAssign", "  end else begin\n    req_ready <= (nx_state == STATE_IDLE || nx_state == STATE_CONSUME);\n  end\nend\n\nassign transfer_id_match = cur_transfer_id == rew_transfer_id[0];\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    cur_transfer_id <= 1'b0;\n  end else if (req_valid == 1'b1 && req_ready == 1'b1) begin\n"], "Clone Blocks": [["hdl/library/axi_dmac/request_generator.v@133:149", "  end else if (incr_id == 1'b1) begin\n    id <= id_next;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    req_ready <= 1'b0;\n  end else begin\n    req_ready <= (nx_state == STATE_IDLE || nx_state == STATE_CONSUME);\n  end\nend\n\nassign transfer_id_match = cur_transfer_id == rew_transfer_id[0];\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n"]], "Diff Content": {"Delete": [[146, "assign transfer_id_match = cur_transfer_id == rew_transfer_id[0];\n"]], "Add": [[146, "  assign transfer_id_match = cur_transfer_id == rew_transfer_id[0];\n"]]}}