// Seed: 2922754932
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  logic id_4 = 1;
endmodule
module module_1 #(
    parameter id_14 = 32'd24
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    _id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20
);
  output wire id_20;
  output logic [7:0] id_19;
  inout wire id_18;
  output wire id_17;
  module_0 modCall_1 (
      id_18,
      id_11,
      id_8
  );
  inout wire id_16;
  output wire id_15;
  input wire _id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  input wire id_10;
  output logic [7:0] id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_19[1==1'b0] = id_10;
  assign id_9[id_14] = id_11;
endmodule
