//
// Generated by NVIDIA NVVM Compiler
// Compiler built on Thu Apr  5 15:30:35 2012 (1333611035)
// Cuda compilation tools, release 4.2, V0.2.1221
//

.version 3.0
.target sm_20
.address_size 64

	.file	1 "nn_cuda.cpp3.i"
	.file	2 "nn_cuda.cu"
	.file	3 "/home/bachelor/deicide218/cuda-4.2/nvvm/ci_include.h"

.entry _Z6euclidP7latLongPfiff(
	.param .u64 _Z6euclidP7latLongPfiff_param_0,
	.param .u64 _Z6euclidP7latLongPfiff_param_1,
	.param .u32 _Z6euclidP7latLongPfiff_param_2,
	.param .f32 _Z6euclidP7latLongPfiff_param_3,
	.param .f32 _Z6euclidP7latLongPfiff_param_4
)
{
	.reg .f32 	%f<12>;
	.reg .pred 	%p<2>;
	.reg .s32 	%r<9>;
	.reg .s64 	%rl<10>;


	ld.param.u64 	%rl4, [_Z6euclidP7latLongPfiff_param_0];
	ld.param.u64 	%rl5, [_Z6euclidP7latLongPfiff_param_1];
	ld.param.u32 	%r1, [_Z6euclidP7latLongPfiff_param_2];
	cvta.to.global.u64 	%rl1, %rl5;
	cvta.to.global.u64 	%rl2, %rl4;
	.loc 2 47 1
	mov.u32 	%r2, %ntid.x;
	mov.u32 	%r3, %ctaid.x;
	mov.u32 	%r4, %tid.x;
	mad.lo.s32 	%r5, %r2, %r3, %r4;
	.loc 2 48 1
	cvt.s64.s32 	%rl3, %r5;
	.loc 2 49 1
	setp.lt.s32 	%p1, %r5, %r1;
	@%p1 bra 	BB0_2;

	.loc 2 53 2
	ret;

BB0_2:
	.loc 2 51 1
	shl.b64 	%rl6, %rl3, 3;
	add.s64 	%rl7, %rl2, %rl6;
	ld.global.f32 	%f3, [%rl7];
	ld.param.f32 	%f10, [_Z6euclidP7latLongPfiff_param_3];
	.loc 2 51 1
	sub.f32 	%f4, %f10, %f3;
	ld.global.f32 	%f5, [%rl7+4];
	ld.param.f32 	%f11, [_Z6euclidP7latLongPfiff_param_4];
	.loc 2 51 1
	sub.f32 	%f6, %f11, %f5;
	mul.f32 	%f7, %f6, %f6;
	fma.rn.f32 	%f8, %f4, %f4, %f7;
	.loc 3 991 5
	sqrt.rn.f32 	%f9, %f8;
	.loc 2 50 1
	shl.b64 	%rl8, %rl3, 2;
	add.s64 	%rl9, %rl1, %rl8;
	.loc 2 51 1
	st.global.f32 	[%rl9], %f9;
	.loc 2 53 2
	ret;
}


