{
  "devices": [
    {"name":"MN1","type":"NMOS","w":1.0,"l":0.05,"nf":2},
    {"name":"MP1","type":"PMOS","w":1.0,"l":0.05,"nf":2},
    {"name":"MN2","type":"NMOS","w":1.0,"l":0.05,"nf":2},
    {"name":"MP2","type":"PMOS","w":1.0,"l":0.05,"nf":2},
    {"name":"MN3","type":"NMOS","w":1.0,"l":0.05,"nf":2},
    {"name":"MP3","type":"PMOS","w":1.0,"l":0.05,"nf":2}
  ],
  "nets": [
    ["MN1.D","MP1.S","N1"], ["MN1.G","MP1.G","IN"], ["MN1.S","VSS"], ["MP1.D","VDD"],
    ["MN2.D","MP2.S","N2"], ["MN2.G","MP2.G","N1"], ["MN2.S","VSS"], ["MP2.D","VDD"],
    ["MN3.D","MP3.S","OUT"], ["MN3.G","MP3.G","N2"], ["MN3.S","VSS"], ["MP3.D","VDD"]
  ],
  "constraints": {
    "pair_map": {"MN1":"MP1","MP1":"MN1","MN2":"MP2","MP2":"MN2","MN3":"MP3","MP3":"MN3"},
    "row_pitch": 1.0, "poly_pitch": 0.1, "must_align_gates": true
  }
}
