# do CPU_run_msim_gate_verilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying /home/pedro/altera/13.0sp1/modelsim_ase/modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+. {CPU.vo}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module extend
# 
# Top level modules:
# 	extend
# 
# vlog -vlog01compat -work work +incdir+/home/pedro/odilon/mips/Extend {/home/pedro/odilon/mips/Extend/extend_TB.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module extend_TB
# 
# Top level modules:
# 	extend_TB
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs="+acc"  extend_TB
# vsim +transport_int_delays +transport_path_delays -L cycloneii_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps extend_TB 
# Loading work.extend_TB
# Loading work.extend
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading instances from CPU_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from CPU_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /extend_TB File: /home/pedro/odilon/mips/Extend/extend_TB.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# DataIn 		Reset 			DataOut
# 1000000000000000 	0 		00000000000000000000000000000000
# 1000000000000000 	0 		00000000000000000000000000000000
# 1000000000000000 	0 		00000000000000000000000000000000
# 1000000000000000 	1 		00000000000000000000000000000000
# 1000000000000000 	1 		00000000000000001000000000000000
# Break in Module extend_TB at /home/pedro/odilon/mips/Extend/extend_TB.v line 22
# Simulation Breakpoint: Break in Module extend_TB at /home/pedro/odilon/mips/Extend/extend_TB.v line 22
# MACRO ./CPU_run_msim_gate_verilog.do PAUSED at line 17
