{
  "reproduction": {
    "reproduced": true,
    "command": "/opt/firtool/bin/circt-verilog --ir-hw source.sv | /opt/firtool/bin/arcilator | /opt/llvm-22/bin/opt -O0 | /opt/llvm-22/bin/llc -O0 --filetype=obj -o /tmp/circt_260129_0000129c.o",
    "signature": "failed to legalize operation 'sim.fmt.literal'",
    "assertion": "Error: Assertion failed: q != 0"
  }
}
