
Mini_Project_2_Group_80_Hussein_Elshamy.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00001da0  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000008  00800060  00001da0  00001e34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000002  00800068  00800068  00001e3c  2**0
                  ALLOC
  3 .stab         00000eac  00000000  00000000  00001e3c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00000803  00000000  00000000  00002ce8  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  000034eb  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  0000364b  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  000037da  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  0000581f  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  00006920  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  000078a4  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  00007a24  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  00007ce6  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  00008574  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 a7 06 	jmp	0xd4e	; 0xd4e <__vector_1>
       8:	0c 94 e8 06 	jmp	0xdd0	; 0xdd0 <__vector_2>
       c:	0c 94 25 07 	jmp	0xe4a	; 0xe4a <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 76 06 	jmp	0xcec	; 0xcec <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_clear_bss>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a8 e6       	ldi	r26, 0x68	; 104
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	01 c0       	rjmp	.+2      	; 0x6a <.do_clear_bss_start>

00000068 <.do_clear_bss_loop>:
      68:	1d 92       	st	X+, r1

0000006a <.do_clear_bss_start>:
      6a:	aa 36       	cpi	r26, 0x6A	; 106
      6c:	b1 07       	cpc	r27, r17
      6e:	e1 f7       	brne	.-8      	; 0x68 <.do_clear_bss_loop>

00000070 <__do_copy_data>:
      70:	10 e0       	ldi	r17, 0x00	; 0
      72:	a0 e6       	ldi	r26, 0x60	; 96
      74:	b0 e0       	ldi	r27, 0x00	; 0
      76:	e0 ea       	ldi	r30, 0xA0	; 160
      78:	fd e1       	ldi	r31, 0x1D	; 29
      7a:	02 c0       	rjmp	.+4      	; 0x80 <.do_copy_data_start>

0000007c <.do_copy_data_loop>:
      7c:	05 90       	lpm	r0, Z+
      7e:	0d 92       	st	X+, r0

00000080 <.do_copy_data_start>:
      80:	a8 36       	cpi	r26, 0x68	; 104
      82:	b1 07       	cpc	r27, r17
      84:	d9 f7       	brne	.-10     	; 0x7c <.do_copy_data_loop>
      86:	0e 94 cd 07 	call	0xf9a	; 0xf9a <main>
      8a:	0c 94 ce 0e 	jmp	0x1d9c	; 0x1d9c <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 97 0e 	jmp	0x1d2e	; 0x1d2e <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 b3 0e 	jmp	0x1d66	; 0x1d66 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 a3 0e 	jmp	0x1d46	; 0x1d46 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 bf 0e 	jmp	0x1d7e	; 0x1d7e <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 a3 0e 	jmp	0x1d46	; 0x1d46 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 bf 0e 	jmp	0x1d7e	; 0x1d7e <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 97 0e 	jmp	0x1d2e	; 0x1d2e <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 b3 0e 	jmp	0x1d66	; 0x1d66 <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 9f 0e 	jmp	0x1d3e	; 0x1d3e <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 bb 0e 	jmp	0x1d76	; 0x1d76 <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 a3 0e 	jmp	0x1d46	; 0x1d46 <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 bf 0e 	jmp	0x1d7e	; 0x1d7e <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 a3 0e 	jmp	0x1d46	; 0x1d46 <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 bf 0e 	jmp	0x1d7e	; 0x1d7e <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 a3 0e 	jmp	0x1d46	; 0x1d46 <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 bf 0e 	jmp	0x1d7e	; 0x1d7e <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 a7 0e 	jmp	0x1d4e	; 0x1d4e <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 c3 0e 	jmp	0x1d86	; 0x1d86 <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <timer1_Init>:
/******************************************************************************/
/*! \Function Name: timer1_Init                                               */
/*! \Description: Initialize timer1 parameters to work on compare mode        */
/******************************************************************************/

void timer1_Init(void) {
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	cd b7       	in	r28, 0x3d	; 61
     ca4:	de b7       	in	r29, 0x3e	; 62

	TCNT1 = 0;  	// Starting count from 0
     ca6:	ec e4       	ldi	r30, 0x4C	; 76
     ca8:	f0 e0       	ldi	r31, 0x00	; 0
     caa:	11 82       	std	Z+1, r1	; 0x01
     cac:	10 82       	st	Z, r1

	OCR1A = 976; 	// Compare match equal 976 tick to count (1 Second)
     cae:	ea e4       	ldi	r30, 0x4A	; 74
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 ed       	ldi	r24, 0xD0	; 208
     cb4:	93 e0       	ldi	r25, 0x03	; 3
     cb6:	91 83       	std	Z+1, r25	; 0x01
     cb8:	80 83       	st	Z, r24

	SREG |= (1 << 7);	// Enable I-Bit in status register
     cba:	af e5       	ldi	r26, 0x5F	; 95
     cbc:	b0 e0       	ldi	r27, 0x00	; 0
     cbe:	ef e5       	ldi	r30, 0x5F	; 95
     cc0:	f0 e0       	ldi	r31, 0x00	; 0
     cc2:	80 81       	ld	r24, Z
     cc4:	80 68       	ori	r24, 0x80	; 128
     cc6:	8c 93       	st	X, r24

	TIMSK |= (1 << OCIE1A);	// Enable Compare A match interrupt
     cc8:	a9 e5       	ldi	r26, 0x59	; 89
     cca:	b0 e0       	ldi	r27, 0x00	; 0
     ccc:	e9 e5       	ldi	r30, 0x59	; 89
     cce:	f0 e0       	ldi	r31, 0x00	; 0
     cd0:	80 81       	ld	r24, Z
     cd2:	80 61       	ori	r24, 0x10	; 16
     cd4:	8c 93       	st	X, r24

	// 	CTC mode with normal port operation
	// 	1024 Pre-scaler

	TCCR1A = (1 << FOC1A);
     cd6:	ef e4       	ldi	r30, 0x4F	; 79
     cd8:	f0 e0       	ldi	r31, 0x00	; 0
     cda:	88 e0       	ldi	r24, 0x08	; 8
     cdc:	80 83       	st	Z, r24
	TCCR1B = (1 << WGM12) | (1 << CS12) | (1 << CS10); // Starting count
     cde:	ee e4       	ldi	r30, 0x4E	; 78
     ce0:	f0 e0       	ldi	r31, 0x00	; 0
     ce2:	8d e0       	ldi	r24, 0x0D	; 13
     ce4:	80 83       	st	Z, r24
}
     ce6:	cf 91       	pop	r28
     ce8:	df 91       	pop	r29
     cea:	08 95       	ret

00000cec <__vector_7>:
/******************************************************************************/
/*! \Function Name: ISR(TIMER1_COMPA_vect)                                    */
/*! \Description: Interrupt service routine of Timer1 CTC mode                */
/******************************************************************************/

ISR(TIMER1_COMPA_vect) {
     cec:	1f 92       	push	r1
     cee:	0f 92       	push	r0
     cf0:	0f b6       	in	r0, 0x3f	; 63
     cf2:	0f 92       	push	r0
     cf4:	11 24       	eor	r1, r1
     cf6:	8f 93       	push	r24
     cf8:	df 93       	push	r29
     cfa:	cf 93       	push	r28
     cfc:	cd b7       	in	r28, 0x3d	; 61
     cfe:	de b7       	in	r29, 0x3e	; 62
	// Enable second flag to to indicate that the timer count successfully one second
	second_flag = 1;
     d00:	81 e0       	ldi	r24, 0x01	; 1
     d02:	80 93 68 00 	sts	0x0068, r24
}
     d06:	cf 91       	pop	r28
     d08:	df 91       	pop	r29
     d0a:	8f 91       	pop	r24
     d0c:	0f 90       	pop	r0
     d0e:	0f be       	out	0x3f, r0	; 63
     d10:	0f 90       	pop	r0
     d12:	1f 90       	pop	r1
     d14:	18 95       	reti

00000d16 <INT0_Init>:
/******************************************************************************/
/*! \Function Name: INT0_Init                                                 */
/*! \Description: to configure external interrupt 0 as required featured      */
/******************************************************************************/

void INT0_Init(void) {
     d16:	df 93       	push	r29
     d18:	cf 93       	push	r28
     d1a:	cd b7       	in	r28, 0x3d	; 61
     d1c:	de b7       	in	r29, 0x3e	; 62
	// Dealing with Falling Edge
	MCUCR |= (1 << ISC01);
     d1e:	a5 e5       	ldi	r26, 0x55	; 85
     d20:	b0 e0       	ldi	r27, 0x00	; 0
     d22:	e5 e5       	ldi	r30, 0x55	; 85
     d24:	f0 e0       	ldi	r31, 0x00	; 0
     d26:	80 81       	ld	r24, Z
     d28:	82 60       	ori	r24, 0x02	; 2
     d2a:	8c 93       	st	X, r24
	// Module Interrupt Enable
	GICR |= (1 << INT0);
     d2c:	ab e5       	ldi	r26, 0x5B	; 91
     d2e:	b0 e0       	ldi	r27, 0x00	; 0
     d30:	eb e5       	ldi	r30, 0x5B	; 91
     d32:	f0 e0       	ldi	r31, 0x00	; 0
     d34:	80 81       	ld	r24, Z
     d36:	80 64       	ori	r24, 0x40	; 64
     d38:	8c 93       	st	X, r24
	// I-Bit Enable in status register
	SREG |= (1 << 7);
     d3a:	af e5       	ldi	r26, 0x5F	; 95
     d3c:	b0 e0       	ldi	r27, 0x00	; 0
     d3e:	ef e5       	ldi	r30, 0x5F	; 95
     d40:	f0 e0       	ldi	r31, 0x00	; 0
     d42:	80 81       	ld	r24, Z
     d44:	80 68       	ori	r24, 0x80	; 128
     d46:	8c 93       	st	X, r24
}
     d48:	cf 91       	pop	r28
     d4a:	df 91       	pop	r29
     d4c:	08 95       	ret

00000d4e <__vector_1>:
/******************************************************************************/
/*! \Function Name: ISR(INT0_vect)                                            */
/*! \Description: Interrupt service routine of external interrupt 0 [RESET]   */
/******************************************************************************/

ISR(INT0_vect) {
     d4e:	1f 92       	push	r1
     d50:	0f 92       	push	r0
     d52:	0f b6       	in	r0, 0x3f	; 63
     d54:	0f 92       	push	r0
     d56:	11 24       	eor	r1, r1
     d58:	8f 93       	push	r24
     d5a:	9f 93       	push	r25
     d5c:	ef 93       	push	r30
     d5e:	ff 93       	push	r31
     d60:	df 93       	push	r29
     d62:	cf 93       	push	r28
     d64:	cd b7       	in	r28, 0x3d	; 61
     d66:	de b7       	in	r29, 0x3e	; 62
	// enable the flag
	reset_flag = 1;
     d68:	81 e0       	ldi	r24, 0x01	; 1
     d6a:	80 93 69 00 	sts	0x0069, r24
	//reset the count register to Start count from 0
	TCNT1 = 0;
     d6e:	ec e4       	ldi	r30, 0x4C	; 76
     d70:	f0 e0       	ldi	r31, 0x00	; 0
     d72:	11 82       	std	Z+1, r1	; 0x01
     d74:	10 82       	st	Z, r1
	//also reset the Compare match equal 976 tick to count 1 Second [as a safe consideration]
	OCR1A = 976;
     d76:	ea e4       	ldi	r30, 0x4A	; 74
     d78:	f0 e0       	ldi	r31, 0x00	; 0
     d7a:	80 ed       	ldi	r24, 0xD0	; 208
     d7c:	93 e0       	ldi	r25, 0x03	; 3
     d7e:	91 83       	std	Z+1, r25	; 0x01
     d80:	80 83       	st	Z, r24
}
     d82:	cf 91       	pop	r28
     d84:	df 91       	pop	r29
     d86:	ff 91       	pop	r31
     d88:	ef 91       	pop	r30
     d8a:	9f 91       	pop	r25
     d8c:	8f 91       	pop	r24
     d8e:	0f 90       	pop	r0
     d90:	0f be       	out	0x3f, r0	; 63
     d92:	0f 90       	pop	r0
     d94:	1f 90       	pop	r1
     d96:	18 95       	reti

00000d98 <INT1_Init>:
/******************************************************************************/
/*! \Function Name: INT1_Init                                                 */
/*! \Description: to configure external interrupt 1 as required featured      */
/******************************************************************************/

void INT1_Init(void) {
     d98:	df 93       	push	r29
     d9a:	cf 93       	push	r28
     d9c:	cd b7       	in	r28, 0x3d	; 61
     d9e:	de b7       	in	r29, 0x3e	; 62
	//Dealing with Rising Edge
	MCUCR |= (1 << ISC11) | (1 << ISC10);
     da0:	a5 e5       	ldi	r26, 0x55	; 85
     da2:	b0 e0       	ldi	r27, 0x00	; 0
     da4:	e5 e5       	ldi	r30, 0x55	; 85
     da6:	f0 e0       	ldi	r31, 0x00	; 0
     da8:	80 81       	ld	r24, Z
     daa:	8c 60       	ori	r24, 0x0C	; 12
     dac:	8c 93       	st	X, r24
	// Module Interrupt Enable
	GICR |= (1 << INT1);
     dae:	ab e5       	ldi	r26, 0x5B	; 91
     db0:	b0 e0       	ldi	r27, 0x00	; 0
     db2:	eb e5       	ldi	r30, 0x5B	; 91
     db4:	f0 e0       	ldi	r31, 0x00	; 0
     db6:	80 81       	ld	r24, Z
     db8:	80 68       	ori	r24, 0x80	; 128
     dba:	8c 93       	st	X, r24
	// I-Bit Enable in status register
	SREG |= (1 << 7);
     dbc:	af e5       	ldi	r26, 0x5F	; 95
     dbe:	b0 e0       	ldi	r27, 0x00	; 0
     dc0:	ef e5       	ldi	r30, 0x5F	; 95
     dc2:	f0 e0       	ldi	r31, 0x00	; 0
     dc4:	80 81       	ld	r24, Z
     dc6:	80 68       	ori	r24, 0x80	; 128
     dc8:	8c 93       	st	X, r24
}
     dca:	cf 91       	pop	r28
     dcc:	df 91       	pop	r29
     dce:	08 95       	ret

00000dd0 <__vector_2>:
/******************************************************************************/
/*! \Function Name: ISR(INT1_vect)                                            */
/*! \Description: Interrupt service routine of external interrupt 1 [PAUSE]   */
/******************************************************************************/

ISR(INT1_vect) {
     dd0:	1f 92       	push	r1
     dd2:	0f 92       	push	r0
     dd4:	0f b6       	in	r0, 0x3f	; 63
     dd6:	0f 92       	push	r0
     dd8:	11 24       	eor	r1, r1
     dda:	8f 93       	push	r24
     ddc:	af 93       	push	r26
     dde:	bf 93       	push	r27
     de0:	ef 93       	push	r30
     de2:	ff 93       	push	r31
     de4:	df 93       	push	r29
     de6:	cf 93       	push	r28
     de8:	cd b7       	in	r28, 0x3d	; 61
     dea:	de b7       	in	r29, 0x3e	; 62
	// Disable module interrupt
	TIMSK &= ~(1 << OCIE1A);
     dec:	a9 e5       	ldi	r26, 0x59	; 89
     dee:	b0 e0       	ldi	r27, 0x00	; 0
     df0:	e9 e5       	ldi	r30, 0x59	; 89
     df2:	f0 e0       	ldi	r31, 0x00	; 0
     df4:	80 81       	ld	r24, Z
     df6:	8f 7e       	andi	r24, 0xEF	; 239
     df8:	8c 93       	st	X, r24
}
     dfa:	cf 91       	pop	r28
     dfc:	df 91       	pop	r29
     dfe:	ff 91       	pop	r31
     e00:	ef 91       	pop	r30
     e02:	bf 91       	pop	r27
     e04:	af 91       	pop	r26
     e06:	8f 91       	pop	r24
     e08:	0f 90       	pop	r0
     e0a:	0f be       	out	0x3f, r0	; 63
     e0c:	0f 90       	pop	r0
     e0e:	1f 90       	pop	r1
     e10:	18 95       	reti

00000e12 <INT2_Init>:
/******************************************************************************/
/*! \Function Name: INT2_Init                                                 */
/*! \Description: to configure external interrupt 2 as required featured      */
/******************************************************************************/

void INT2_Init(void) {
     e12:	df 93       	push	r29
     e14:	cf 93       	push	r28
     e16:	cd b7       	in	r28, 0x3d	; 61
     e18:	de b7       	in	r29, 0x3e	; 62
	//Dealing with Falling Edge
	MCUCSR |= (1 << ISC2);
     e1a:	a4 e5       	ldi	r26, 0x54	; 84
     e1c:	b0 e0       	ldi	r27, 0x00	; 0
     e1e:	e4 e5       	ldi	r30, 0x54	; 84
     e20:	f0 e0       	ldi	r31, 0x00	; 0
     e22:	80 81       	ld	r24, Z
     e24:	80 64       	ori	r24, 0x40	; 64
     e26:	8c 93       	st	X, r24
	//Module Interrupt Enable
	GICR |= (1 << INT2);
     e28:	ab e5       	ldi	r26, 0x5B	; 91
     e2a:	b0 e0       	ldi	r27, 0x00	; 0
     e2c:	eb e5       	ldi	r30, 0x5B	; 91
     e2e:	f0 e0       	ldi	r31, 0x00	; 0
     e30:	80 81       	ld	r24, Z
     e32:	80 62       	ori	r24, 0x20	; 32
     e34:	8c 93       	st	X, r24
	// I-Bit Enable in status register
	SREG |= (1 << 7);
     e36:	af e5       	ldi	r26, 0x5F	; 95
     e38:	b0 e0       	ldi	r27, 0x00	; 0
     e3a:	ef e5       	ldi	r30, 0x5F	; 95
     e3c:	f0 e0       	ldi	r31, 0x00	; 0
     e3e:	80 81       	ld	r24, Z
     e40:	80 68       	ori	r24, 0x80	; 128
     e42:	8c 93       	st	X, r24
}
     e44:	cf 91       	pop	r28
     e46:	df 91       	pop	r29
     e48:	08 95       	ret

00000e4a <__vector_3>:
/******************************************************************************/
/*! \Function Name: ISR(INT1_vect)                                            */
/*! \Description: Interrupt service routine of external interrupt 1 [RESUME]   */
/******************************************************************************/

ISR(INT2_vect) {
     e4a:	1f 92       	push	r1
     e4c:	0f 92       	push	r0
     e4e:	0f b6       	in	r0, 0x3f	; 63
     e50:	0f 92       	push	r0
     e52:	11 24       	eor	r1, r1
     e54:	8f 93       	push	r24
     e56:	af 93       	push	r26
     e58:	bf 93       	push	r27
     e5a:	ef 93       	push	r30
     e5c:	ff 93       	push	r31
     e5e:	df 93       	push	r29
     e60:	cf 93       	push	r28
     e62:	cd b7       	in	r28, 0x3d	; 61
     e64:	de b7       	in	r29, 0x3e	; 62
	// Enable module interrupt to resume
	TIMSK |= (1 << OCIE1A);
     e66:	a9 e5       	ldi	r26, 0x59	; 89
     e68:	b0 e0       	ldi	r27, 0x00	; 0
     e6a:	e9 e5       	ldi	r30, 0x59	; 89
     e6c:	f0 e0       	ldi	r31, 0x00	; 0
     e6e:	80 81       	ld	r24, Z
     e70:	80 61       	ori	r24, 0x10	; 16
     e72:	8c 93       	st	X, r24
}
     e74:	cf 91       	pop	r28
     e76:	df 91       	pop	r29
     e78:	ff 91       	pop	r31
     e7a:	ef 91       	pop	r30
     e7c:	bf 91       	pop	r27
     e7e:	af 91       	pop	r26
     e80:	8f 91       	pop	r24
     e82:	0f 90       	pop	r0
     e84:	0f be       	out	0x3f, r0	; 63
     e86:	0f 90       	pop	r0
     e88:	1f 90       	pop	r1
     e8a:	18 95       	reti

00000e8c <sevenSgementDisp>:
/******************************************************************************/
/*! \Function Name: sevenSgementDisp                                          */
/*! \Description: to display numbers on 7 segments by generate BCD code       */
/******************************************************************************/

void sevenSgementDisp(unsigned char num) {
     e8c:	df 93       	push	r29
     e8e:	cf 93       	push	r28
     e90:	00 d0       	rcall	.+0      	; 0xe92 <sevenSgementDisp+0x6>
     e92:	0f 92       	push	r0
     e94:	cd b7       	in	r28, 0x3d	; 61
     e96:	de b7       	in	r29, 0x3e	; 62
     e98:	89 83       	std	Y+1, r24	; 0x01

	//Note that the 7 segments is common anode

	switch (num) {
     e9a:	89 81       	ldd	r24, Y+1	; 0x01
     e9c:	28 2f       	mov	r18, r24
     e9e:	30 e0       	ldi	r19, 0x00	; 0
     ea0:	3b 83       	std	Y+3, r19	; 0x03
     ea2:	2a 83       	std	Y+2, r18	; 0x02
     ea4:	8a 81       	ldd	r24, Y+2	; 0x02
     ea6:	9b 81       	ldd	r25, Y+3	; 0x03
     ea8:	84 30       	cpi	r24, 0x04	; 4
     eaa:	91 05       	cpc	r25, r1
     eac:	09 f4       	brne	.+2      	; 0xeb0 <sevenSgementDisp+0x24>
     eae:	52 c0       	rjmp	.+164    	; 0xf54 <sevenSgementDisp+0xc8>
     eb0:	2a 81       	ldd	r18, Y+2	; 0x02
     eb2:	3b 81       	ldd	r19, Y+3	; 0x03
     eb4:	25 30       	cpi	r18, 0x05	; 5
     eb6:	31 05       	cpc	r19, r1
     eb8:	d4 f4       	brge	.+52     	; 0xeee <sevenSgementDisp+0x62>
     eba:	8a 81       	ldd	r24, Y+2	; 0x02
     ebc:	9b 81       	ldd	r25, Y+3	; 0x03
     ebe:	81 30       	cpi	r24, 0x01	; 1
     ec0:	91 05       	cpc	r25, r1
     ec2:	c9 f1       	breq	.+114    	; 0xf36 <sevenSgementDisp+0xaa>
     ec4:	2a 81       	ldd	r18, Y+2	; 0x02
     ec6:	3b 81       	ldd	r19, Y+3	; 0x03
     ec8:	22 30       	cpi	r18, 0x02	; 2
     eca:	31 05       	cpc	r19, r1
     ecc:	2c f4       	brge	.+10     	; 0xed8 <sevenSgementDisp+0x4c>
     ece:	8a 81       	ldd	r24, Y+2	; 0x02
     ed0:	9b 81       	ldd	r25, Y+3	; 0x03
     ed2:	00 97       	sbiw	r24, 0x00	; 0
     ed4:	61 f1       	breq	.+88     	; 0xf2e <sevenSgementDisp+0xa2>
     ed6:	5b c0       	rjmp	.+182    	; 0xf8e <sevenSgementDisp+0x102>
     ed8:	2a 81       	ldd	r18, Y+2	; 0x02
     eda:	3b 81       	ldd	r19, Y+3	; 0x03
     edc:	22 30       	cpi	r18, 0x02	; 2
     ede:	31 05       	cpc	r19, r1
     ee0:	79 f1       	breq	.+94     	; 0xf40 <sevenSgementDisp+0xb4>
     ee2:	8a 81       	ldd	r24, Y+2	; 0x02
     ee4:	9b 81       	ldd	r25, Y+3	; 0x03
     ee6:	83 30       	cpi	r24, 0x03	; 3
     ee8:	91 05       	cpc	r25, r1
     eea:	79 f1       	breq	.+94     	; 0xf4a <sevenSgementDisp+0xbe>
     eec:	50 c0       	rjmp	.+160    	; 0xf8e <sevenSgementDisp+0x102>
     eee:	2a 81       	ldd	r18, Y+2	; 0x02
     ef0:	3b 81       	ldd	r19, Y+3	; 0x03
     ef2:	27 30       	cpi	r18, 0x07	; 7
     ef4:	31 05       	cpc	r19, r1
     ef6:	e9 f1       	breq	.+122    	; 0xf72 <sevenSgementDisp+0xe6>
     ef8:	8a 81       	ldd	r24, Y+2	; 0x02
     efa:	9b 81       	ldd	r25, Y+3	; 0x03
     efc:	88 30       	cpi	r24, 0x08	; 8
     efe:	91 05       	cpc	r25, r1
     f00:	5c f4       	brge	.+22     	; 0xf18 <sevenSgementDisp+0x8c>
     f02:	2a 81       	ldd	r18, Y+2	; 0x02
     f04:	3b 81       	ldd	r19, Y+3	; 0x03
     f06:	25 30       	cpi	r18, 0x05	; 5
     f08:	31 05       	cpc	r19, r1
     f0a:	49 f1       	breq	.+82     	; 0xf5e <sevenSgementDisp+0xd2>
     f0c:	8a 81       	ldd	r24, Y+2	; 0x02
     f0e:	9b 81       	ldd	r25, Y+3	; 0x03
     f10:	86 30       	cpi	r24, 0x06	; 6
     f12:	91 05       	cpc	r25, r1
     f14:	49 f1       	breq	.+82     	; 0xf68 <sevenSgementDisp+0xdc>
     f16:	3b c0       	rjmp	.+118    	; 0xf8e <sevenSgementDisp+0x102>
     f18:	2a 81       	ldd	r18, Y+2	; 0x02
     f1a:	3b 81       	ldd	r19, Y+3	; 0x03
     f1c:	28 30       	cpi	r18, 0x08	; 8
     f1e:	31 05       	cpc	r19, r1
     f20:	69 f1       	breq	.+90     	; 0xf7c <sevenSgementDisp+0xf0>
     f22:	8a 81       	ldd	r24, Y+2	; 0x02
     f24:	9b 81       	ldd	r25, Y+3	; 0x03
     f26:	89 30       	cpi	r24, 0x09	; 9
     f28:	91 05       	cpc	r25, r1
     f2a:	69 f1       	breq	.+90     	; 0xf86 <sevenSgementDisp+0xfa>
     f2c:	30 c0       	rjmp	.+96     	; 0xf8e <sevenSgementDisp+0x102>
	case 0:
		PORTC = 0x00;  //0b00000000
     f2e:	e5 e3       	ldi	r30, 0x35	; 53
     f30:	f0 e0       	ldi	r31, 0x00	; 0
     f32:	10 82       	st	Z, r1
     f34:	2c c0       	rjmp	.+88     	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 1:
		PORTC = 0x01;  //0b00000001
     f36:	e5 e3       	ldi	r30, 0x35	; 53
     f38:	f0 e0       	ldi	r31, 0x00	; 0
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	80 83       	st	Z, r24
     f3e:	27 c0       	rjmp	.+78     	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 2:
		PORTC = 0x02;  //0b00000010
     f40:	e5 e3       	ldi	r30, 0x35	; 53
     f42:	f0 e0       	ldi	r31, 0x00	; 0
     f44:	82 e0       	ldi	r24, 0x02	; 2
     f46:	80 83       	st	Z, r24
     f48:	22 c0       	rjmp	.+68     	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 3:
		PORTC = 0x03;  //0b00000011
     f4a:	e5 e3       	ldi	r30, 0x35	; 53
     f4c:	f0 e0       	ldi	r31, 0x00	; 0
     f4e:	83 e0       	ldi	r24, 0x03	; 3
     f50:	80 83       	st	Z, r24
     f52:	1d c0       	rjmp	.+58     	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 4:
		PORTC = 0x04;  //0b00000100
     f54:	e5 e3       	ldi	r30, 0x35	; 53
     f56:	f0 e0       	ldi	r31, 0x00	; 0
     f58:	84 e0       	ldi	r24, 0x04	; 4
     f5a:	80 83       	st	Z, r24
     f5c:	18 c0       	rjmp	.+48     	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 5:
		PORTC = 0x05;  //0b00000101
     f5e:	e5 e3       	ldi	r30, 0x35	; 53
     f60:	f0 e0       	ldi	r31, 0x00	; 0
     f62:	85 e0       	ldi	r24, 0x05	; 5
     f64:	80 83       	st	Z, r24
     f66:	13 c0       	rjmp	.+38     	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 6:
		PORTC = 0x06;  //0b00000110
     f68:	e5 e3       	ldi	r30, 0x35	; 53
     f6a:	f0 e0       	ldi	r31, 0x00	; 0
     f6c:	86 e0       	ldi	r24, 0x06	; 6
     f6e:	80 83       	st	Z, r24
     f70:	0e c0       	rjmp	.+28     	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 7:
		PORTC = 0x07;  //0b00000111
     f72:	e5 e3       	ldi	r30, 0x35	; 53
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	87 e0       	ldi	r24, 0x07	; 7
     f78:	80 83       	st	Z, r24
     f7a:	09 c0       	rjmp	.+18     	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 8:
		PORTC = 0x08;  //0b00001000
     f7c:	e5 e3       	ldi	r30, 0x35	; 53
     f7e:	f0 e0       	ldi	r31, 0x00	; 0
     f80:	88 e0       	ldi	r24, 0x08	; 8
     f82:	80 83       	st	Z, r24
     f84:	04 c0       	rjmp	.+8      	; 0xf8e <sevenSgementDisp+0x102>
		break;
	case 9:
		PORTC = 0x09;  //0b00001001
     f86:	e5 e3       	ldi	r30, 0x35	; 53
     f88:	f0 e0       	ldi	r31, 0x00	; 0
     f8a:	89 e0       	ldi	r24, 0x09	; 9
     f8c:	80 83       	st	Z, r24
		break;
	default:
		// if not out of the range (0-9) break the switch without writing any thing
		break;
	}
}
     f8e:	0f 90       	pop	r0
     f90:	0f 90       	pop	r0
     f92:	0f 90       	pop	r0
     f94:	cf 91       	pop	r28
     f96:	df 91       	pop	r29
     f98:	08 95       	ret

00000f9a <main>:
/******************************************************************************/
/*! \Function Name: main                                                      */
/*! \Description: contain the core of functionalities                         */
/******************************************************************************/

int main(void) {
     f9a:	0f 93       	push	r16
     f9c:	1f 93       	push	r17
     f9e:	df 93       	push	r29
     fa0:	cf 93       	push	r28
     fa2:	cd b7       	in	r28, 0x3d	; 61
     fa4:	de b7       	in	r29, 0x3e	; 62
     fa6:	c4 59       	subi	r28, 0x94	; 148
     fa8:	d0 40       	sbci	r29, 0x00	; 0
     faa:	0f b6       	in	r0, 0x3f	; 63
     fac:	f8 94       	cli
     fae:	de bf       	out	0x3e, r29	; 62
     fb0:	0f be       	out	0x3f, r0	; 63
     fb2:	cd bf       	out	0x3d, r28	; 61

	unsigned char seconds = 0;  //Initiate variable to store seconds
     fb4:	fe 01       	movw	r30, r28
     fb6:	ed 56       	subi	r30, 0x6D	; 109
     fb8:	ff 4f       	sbci	r31, 0xFF	; 255
     fba:	10 82       	st	Z, r1
	unsigned char minutes = 0;  //Initiate variable to store minutes
     fbc:	fe 01       	movw	r30, r28
     fbe:	ee 56       	subi	r30, 0x6E	; 110
     fc0:	ff 4f       	sbci	r31, 0xFF	; 255
     fc2:	10 82       	st	Z, r1
	unsigned char hours = 0;    //Initiate variable to store hours
     fc4:	fe 01       	movw	r30, r28
     fc6:	ef 56       	subi	r30, 0x6F	; 111
     fc8:	ff 4f       	sbci	r31, 0xFF	; 255
     fca:	10 82       	st	Z, r1

	DDRC = 0x0F;				//Enable the first 4-pins in PORTC to be output
     fcc:	e4 e3       	ldi	r30, 0x34	; 52
     fce:	f0 e0       	ldi	r31, 0x00	; 0
     fd0:	8f e0       	ldi	r24, 0x0F	; 15
     fd2:	80 83       	st	Z, r24
	sevenSgementDisp(0);		//Initialize 7 segments to display zeros
     fd4:	80 e0       	ldi	r24, 0x00	; 0
     fd6:	0e 94 46 07 	call	0xe8c	; 0xe8c <sevenSgementDisp>
	DDRA = 0x3F;				//Enable the first 6-pins in PORTA to be output
     fda:	ea e3       	ldi	r30, 0x3A	; 58
     fdc:	f0 e0       	ldi	r31, 0x00	; 0
     fde:	8f e3       	ldi	r24, 0x3F	; 63
     fe0:	80 83       	st	Z, r24
	PORTA = 0x3F;				//Initialize PORTA with LOW logic output
     fe2:	eb e3       	ldi	r30, 0x3B	; 59
     fe4:	f0 e0       	ldi	r31, 0x00	; 0
     fe6:	8f e3       	ldi	r24, 0x3F	; 63
     fe8:	80 83       	st	Z, r24

	DDRD &= (1 << PD2) & (1 << PD3);	//PD2 & PD3 to be input pin
     fea:	e1 e3       	ldi	r30, 0x31	; 49
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	e1 e3       	ldi	r30, 0x31	; 49
     ff2:	f0 e0       	ldi	r31, 0x00	; 0
     ff4:	10 82       	st	Z, r1
	PORTD |= (1 << PD2);			//PD2 to configure as internal pull up
     ff6:	a2 e3       	ldi	r26, 0x32	; 50
     ff8:	b0 e0       	ldi	r27, 0x00	; 0
     ffa:	e2 e3       	ldi	r30, 0x32	; 50
     ffc:	f0 e0       	ldi	r31, 0x00	; 0
     ffe:	80 81       	ld	r24, Z
    1000:	84 60       	ori	r24, 0x04	; 4
    1002:	8c 93       	st	X, r24

	DDRB &= (1 << PB2);			//PB2 to be input pin
    1004:	a7 e3       	ldi	r26, 0x37	; 55
    1006:	b0 e0       	ldi	r27, 0x00	; 0
    1008:	e7 e3       	ldi	r30, 0x37	; 55
    100a:	f0 e0       	ldi	r31, 0x00	; 0
    100c:	80 81       	ld	r24, Z
    100e:	84 70       	andi	r24, 0x04	; 4
    1010:	8c 93       	st	X, r24
	PORTB |= (1 << PB2);			//PB2 to configure as internal pull up
    1012:	a8 e3       	ldi	r26, 0x38	; 56
    1014:	b0 e0       	ldi	r27, 0x00	; 0
    1016:	e8 e3       	ldi	r30, 0x38	; 56
    1018:	f0 e0       	ldi	r31, 0x00	; 0
    101a:	80 81       	ld	r24, Z
    101c:	84 60       	ori	r24, 0x04	; 4
    101e:	8c 93       	st	X, r24

	timer1_Init();				//Call timer_Init function
    1020:	0e 94 4f 06 	call	0xc9e	; 0xc9e <timer1_Init>
	INT0_Init();				//Call INT0_Init function
    1024:	0e 94 8b 06 	call	0xd16	; 0xd16 <INT0_Init>
	INT1_Init();				//Call INT1_Init function
    1028:	0e 94 cc 06 	call	0xd98	; 0xd98 <INT1_Init>
	INT2_Init();				//Call INT2_Init function
    102c:	0e 94 09 07 	call	0xe12	; 0xe12 <INT2_Init>

	while (1) {					//Super loop to maintain in the program

		// to converting from seconds to minutes and hours in case the interrupt is emitted
		if (second_flag) {
    1030:	80 91 68 00 	lds	r24, 0x0068
    1034:	88 23       	and	r24, r24
    1036:	89 f1       	breq	.+98     	; 0x109a <main+0x100>
			seconds++;
    1038:	de 01       	movw	r26, r28
    103a:	ad 56       	subi	r26, 0x6D	; 109
    103c:	bf 4f       	sbci	r27, 0xFF	; 255
    103e:	fe 01       	movw	r30, r28
    1040:	ed 56       	subi	r30, 0x6D	; 109
    1042:	ff 4f       	sbci	r31, 0xFF	; 255
    1044:	80 81       	ld	r24, Z
    1046:	8f 5f       	subi	r24, 0xFF	; 255
    1048:	8c 93       	st	X, r24
			if (seconds == 60) {
    104a:	fe 01       	movw	r30, r28
    104c:	ed 56       	subi	r30, 0x6D	; 109
    104e:	ff 4f       	sbci	r31, 0xFF	; 255
    1050:	80 81       	ld	r24, Z
    1052:	8c 33       	cpi	r24, 0x3C	; 60
    1054:	69 f4       	brne	.+26     	; 0x1070 <main+0xd6>
				seconds = 0;
    1056:	fe 01       	movw	r30, r28
    1058:	ed 56       	subi	r30, 0x6D	; 109
    105a:	ff 4f       	sbci	r31, 0xFF	; 255
    105c:	10 82       	st	Z, r1
				minutes++;
    105e:	de 01       	movw	r26, r28
    1060:	ae 56       	subi	r26, 0x6E	; 110
    1062:	bf 4f       	sbci	r27, 0xFF	; 255
    1064:	fe 01       	movw	r30, r28
    1066:	ee 56       	subi	r30, 0x6E	; 110
    1068:	ff 4f       	sbci	r31, 0xFF	; 255
    106a:	80 81       	ld	r24, Z
    106c:	8f 5f       	subi	r24, 0xFF	; 255
    106e:	8c 93       	st	X, r24
			}
			if (minutes == 60) {
    1070:	fe 01       	movw	r30, r28
    1072:	ee 56       	subi	r30, 0x6E	; 110
    1074:	ff 4f       	sbci	r31, 0xFF	; 255
    1076:	80 81       	ld	r24, Z
    1078:	8c 33       	cpi	r24, 0x3C	; 60
    107a:	69 f4       	brne	.+26     	; 0x1096 <main+0xfc>
				minutes = 0;
    107c:	fe 01       	movw	r30, r28
    107e:	ee 56       	subi	r30, 0x6E	; 110
    1080:	ff 4f       	sbci	r31, 0xFF	; 255
    1082:	10 82       	st	Z, r1
				hours++;
    1084:	de 01       	movw	r26, r28
    1086:	af 56       	subi	r26, 0x6F	; 111
    1088:	bf 4f       	sbci	r27, 0xFF	; 255
    108a:	fe 01       	movw	r30, r28
    108c:	ef 56       	subi	r30, 0x6F	; 111
    108e:	ff 4f       	sbci	r31, 0xFF	; 255
    1090:	80 81       	ld	r24, Z
    1092:	8f 5f       	subi	r24, 0xFF	; 255
    1094:	8c 93       	st	X, r24
			}
			// return the flag to disable state
			second_flag = 0;
    1096:	10 92 68 00 	sts	0x0068, r1
		}

		//to reset all count time stored in variables in case the interrupt is emitted
		if (reset_flag) {
    109a:	80 91 69 00 	lds	r24, 0x0069
    109e:	88 23       	and	r24, r24
    10a0:	71 f0       	breq	.+28     	; 0x10be <main+0x124>
			seconds = 0;
    10a2:	fe 01       	movw	r30, r28
    10a4:	ed 56       	subi	r30, 0x6D	; 109
    10a6:	ff 4f       	sbci	r31, 0xFF	; 255
    10a8:	10 82       	st	Z, r1
			minutes = 0;
    10aa:	fe 01       	movw	r30, r28
    10ac:	ee 56       	subi	r30, 0x6E	; 110
    10ae:	ff 4f       	sbci	r31, 0xFF	; 255
    10b0:	10 82       	st	Z, r1
			hours = 0;
    10b2:	fe 01       	movw	r30, r28
    10b4:	ef 56       	subi	r30, 0x6F	; 111
    10b6:	ff 4f       	sbci	r31, 0xFF	; 255
    10b8:	10 82       	st	Z, r1
			// return the flag to disable state
			reset_flag = 0;
    10ba:	10 92 69 00 	sts	0x0069, r1
		}

		//looping (pooling technique) on every 7-segment of the six
		//[1] enable the 7-segment
		PORTA = 0x01;
    10be:	eb e3       	ldi	r30, 0x3B	; 59
    10c0:	f0 e0       	ldi	r31, 0x00	; 0
    10c2:	81 e0       	ldi	r24, 0x01	; 1
    10c4:	80 83       	st	Z, r24
		//[2] display the number in the 7-segment
		//the first 7-segment will take the first digit so we need to
		//get the 10 modulus of the seconds
		sevenSgementDisp(seconds % 10);
    10c6:	fe 01       	movw	r30, r28
    10c8:	ed 56       	subi	r30, 0x6D	; 109
    10ca:	ff 4f       	sbci	r31, 0xFF	; 255
    10cc:	80 81       	ld	r24, Z
    10ce:	9a e0       	ldi	r25, 0x0A	; 10
    10d0:	69 2f       	mov	r22, r25
    10d2:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__udivmodqi4>
    10d6:	89 2f       	mov	r24, r25
    10d8:	0e 94 46 07 	call	0xe8c	; 0xe8c <sevenSgementDisp>
    10dc:	fe 01       	movw	r30, r28
    10de:	e3 57       	subi	r30, 0x73	; 115
    10e0:	ff 4f       	sbci	r31, 0xFF	; 255
    10e2:	80 e0       	ldi	r24, 0x00	; 0
    10e4:	90 e0       	ldi	r25, 0x00	; 0
    10e6:	a8 ec       	ldi	r26, 0xC8	; 200
    10e8:	b2 e4       	ldi	r27, 0x42	; 66
    10ea:	80 83       	st	Z, r24
    10ec:	91 83       	std	Z+1, r25	; 0x01
    10ee:	a2 83       	std	Z+2, r26	; 0x02
    10f0:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    10f2:	8e 01       	movw	r16, r28
    10f4:	07 57       	subi	r16, 0x77	; 119
    10f6:	1f 4f       	sbci	r17, 0xFF	; 255
    10f8:	fe 01       	movw	r30, r28
    10fa:	e3 57       	subi	r30, 0x73	; 115
    10fc:	ff 4f       	sbci	r31, 0xFF	; 255
    10fe:	60 81       	ld	r22, Z
    1100:	71 81       	ldd	r23, Z+1	; 0x01
    1102:	82 81       	ldd	r24, Z+2	; 0x02
    1104:	93 81       	ldd	r25, Z+3	; 0x03
    1106:	2b ea       	ldi	r18, 0xAB	; 171
    1108:	3a ea       	ldi	r19, 0xAA	; 170
    110a:	4a ea       	ldi	r20, 0xAA	; 170
    110c:	5e e3       	ldi	r21, 0x3E	; 62
    110e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1112:	dc 01       	movw	r26, r24
    1114:	cb 01       	movw	r24, r22
    1116:	f8 01       	movw	r30, r16
    1118:	80 83       	st	Z, r24
    111a:	91 83       	std	Z+1, r25	; 0x01
    111c:	a2 83       	std	Z+2, r26	; 0x02
    111e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1120:	fe 01       	movw	r30, r28
    1122:	e7 57       	subi	r30, 0x77	; 119
    1124:	ff 4f       	sbci	r31, 0xFF	; 255
    1126:	60 81       	ld	r22, Z
    1128:	71 81       	ldd	r23, Z+1	; 0x01
    112a:	82 81       	ldd	r24, Z+2	; 0x02
    112c:	93 81       	ldd	r25, Z+3	; 0x03
    112e:	20 e0       	ldi	r18, 0x00	; 0
    1130:	30 e0       	ldi	r19, 0x00	; 0
    1132:	40 e8       	ldi	r20, 0x80	; 128
    1134:	5f e3       	ldi	r21, 0x3F	; 63
    1136:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    113a:	88 23       	and	r24, r24
    113c:	34 f4       	brge	.+12     	; 0x114a <main+0x1b0>
		__ticks = 1;
    113e:	fe 01       	movw	r30, r28
    1140:	e8 57       	subi	r30, 0x78	; 120
    1142:	ff 4f       	sbci	r31, 0xFF	; 255
    1144:	81 e0       	ldi	r24, 0x01	; 1
    1146:	80 83       	st	Z, r24
    1148:	e0 c0       	rjmp	.+448    	; 0x130a <main+0x370>
	else if (__tmp > 255)
    114a:	fe 01       	movw	r30, r28
    114c:	e7 57       	subi	r30, 0x77	; 119
    114e:	ff 4f       	sbci	r31, 0xFF	; 255
    1150:	60 81       	ld	r22, Z
    1152:	71 81       	ldd	r23, Z+1	; 0x01
    1154:	82 81       	ldd	r24, Z+2	; 0x02
    1156:	93 81       	ldd	r25, Z+3	; 0x03
    1158:	20 e0       	ldi	r18, 0x00	; 0
    115a:	30 e0       	ldi	r19, 0x00	; 0
    115c:	4f e7       	ldi	r20, 0x7F	; 127
    115e:	53 e4       	ldi	r21, 0x43	; 67
    1160:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1164:	18 16       	cp	r1, r24
    1166:	0c f0       	brlt	.+2      	; 0x116a <main+0x1d0>
    1168:	c0 c0       	rjmp	.+384    	; 0x12ea <main+0x350>
	{
		_delay_ms(__us / 1000.0);
    116a:	fe 01       	movw	r30, r28
    116c:	e3 57       	subi	r30, 0x73	; 115
    116e:	ff 4f       	sbci	r31, 0xFF	; 255
    1170:	60 81       	ld	r22, Z
    1172:	71 81       	ldd	r23, Z+1	; 0x01
    1174:	82 81       	ldd	r24, Z+2	; 0x02
    1176:	93 81       	ldd	r25, Z+3	; 0x03
    1178:	20 e0       	ldi	r18, 0x00	; 0
    117a:	30 e0       	ldi	r19, 0x00	; 0
    117c:	4a e7       	ldi	r20, 0x7A	; 122
    117e:	54 e4       	ldi	r21, 0x44	; 68
    1180:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1184:	dc 01       	movw	r26, r24
    1186:	cb 01       	movw	r24, r22
    1188:	fe 01       	movw	r30, r28
    118a:	ec 57       	subi	r30, 0x7C	; 124
    118c:	ff 4f       	sbci	r31, 0xFF	; 255
    118e:	80 83       	st	Z, r24
    1190:	91 83       	std	Z+1, r25	; 0x01
    1192:	a2 83       	std	Z+2, r26	; 0x02
    1194:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1196:	8e 01       	movw	r16, r28
    1198:	00 58       	subi	r16, 0x80	; 128
    119a:	1f 4f       	sbci	r17, 0xFF	; 255
    119c:	fe 01       	movw	r30, r28
    119e:	ec 57       	subi	r30, 0x7C	; 124
    11a0:	ff 4f       	sbci	r31, 0xFF	; 255
    11a2:	60 81       	ld	r22, Z
    11a4:	71 81       	ldd	r23, Z+1	; 0x01
    11a6:	82 81       	ldd	r24, Z+2	; 0x02
    11a8:	93 81       	ldd	r25, Z+3	; 0x03
    11aa:	20 e0       	ldi	r18, 0x00	; 0
    11ac:	30 e0       	ldi	r19, 0x00	; 0
    11ae:	4a e7       	ldi	r20, 0x7A	; 122
    11b0:	53 e4       	ldi	r21, 0x43	; 67
    11b2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    11b6:	dc 01       	movw	r26, r24
    11b8:	cb 01       	movw	r24, r22
    11ba:	f8 01       	movw	r30, r16
    11bc:	80 83       	st	Z, r24
    11be:	91 83       	std	Z+1, r25	; 0x01
    11c0:	a2 83       	std	Z+2, r26	; 0x02
    11c2:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    11c4:	fe 01       	movw	r30, r28
    11c6:	e0 58       	subi	r30, 0x80	; 128
    11c8:	ff 4f       	sbci	r31, 0xFF	; 255
    11ca:	60 81       	ld	r22, Z
    11cc:	71 81       	ldd	r23, Z+1	; 0x01
    11ce:	82 81       	ldd	r24, Z+2	; 0x02
    11d0:	93 81       	ldd	r25, Z+3	; 0x03
    11d2:	20 e0       	ldi	r18, 0x00	; 0
    11d4:	30 e0       	ldi	r19, 0x00	; 0
    11d6:	40 e8       	ldi	r20, 0x80	; 128
    11d8:	5f e3       	ldi	r21, 0x3F	; 63
    11da:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    11de:	88 23       	and	r24, r24
    11e0:	44 f4       	brge	.+16     	; 0x11f2 <main+0x258>
		__ticks = 1;
    11e2:	fe 01       	movw	r30, r28
    11e4:	e2 58       	subi	r30, 0x82	; 130
    11e6:	ff 4f       	sbci	r31, 0xFF	; 255
    11e8:	81 e0       	ldi	r24, 0x01	; 1
    11ea:	90 e0       	ldi	r25, 0x00	; 0
    11ec:	91 83       	std	Z+1, r25	; 0x01
    11ee:	80 83       	st	Z, r24
    11f0:	64 c0       	rjmp	.+200    	; 0x12ba <main+0x320>
	else if (__tmp > 65535)
    11f2:	fe 01       	movw	r30, r28
    11f4:	e0 58       	subi	r30, 0x80	; 128
    11f6:	ff 4f       	sbci	r31, 0xFF	; 255
    11f8:	60 81       	ld	r22, Z
    11fa:	71 81       	ldd	r23, Z+1	; 0x01
    11fc:	82 81       	ldd	r24, Z+2	; 0x02
    11fe:	93 81       	ldd	r25, Z+3	; 0x03
    1200:	20 e0       	ldi	r18, 0x00	; 0
    1202:	3f ef       	ldi	r19, 0xFF	; 255
    1204:	4f e7       	ldi	r20, 0x7F	; 127
    1206:	57 e4       	ldi	r21, 0x47	; 71
    1208:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    120c:	18 16       	cp	r1, r24
    120e:	0c f0       	brlt	.+2      	; 0x1212 <main+0x278>
    1210:	43 c0       	rjmp	.+134    	; 0x1298 <main+0x2fe>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1212:	fe 01       	movw	r30, r28
    1214:	ec 57       	subi	r30, 0x7C	; 124
    1216:	ff 4f       	sbci	r31, 0xFF	; 255
    1218:	60 81       	ld	r22, Z
    121a:	71 81       	ldd	r23, Z+1	; 0x01
    121c:	82 81       	ldd	r24, Z+2	; 0x02
    121e:	93 81       	ldd	r25, Z+3	; 0x03
    1220:	20 e0       	ldi	r18, 0x00	; 0
    1222:	30 e0       	ldi	r19, 0x00	; 0
    1224:	40 e2       	ldi	r20, 0x20	; 32
    1226:	51 e4       	ldi	r21, 0x41	; 65
    1228:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    122c:	dc 01       	movw	r26, r24
    122e:	cb 01       	movw	r24, r22
    1230:	8e 01       	movw	r16, r28
    1232:	02 58       	subi	r16, 0x82	; 130
    1234:	1f 4f       	sbci	r17, 0xFF	; 255
    1236:	bc 01       	movw	r22, r24
    1238:	cd 01       	movw	r24, r26
    123a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    123e:	dc 01       	movw	r26, r24
    1240:	cb 01       	movw	r24, r22
    1242:	f8 01       	movw	r30, r16
    1244:	91 83       	std	Z+1, r25	; 0x01
    1246:	80 83       	st	Z, r24
    1248:	1f c0       	rjmp	.+62     	; 0x1288 <main+0x2ee>
    124a:	fe 01       	movw	r30, r28
    124c:	e4 58       	subi	r30, 0x84	; 132
    124e:	ff 4f       	sbci	r31, 0xFF	; 255
    1250:	89 e1       	ldi	r24, 0x19	; 25
    1252:	90 e0       	ldi	r25, 0x00	; 0
    1254:	91 83       	std	Z+1, r25	; 0x01
    1256:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1258:	fe 01       	movw	r30, r28
    125a:	e4 58       	subi	r30, 0x84	; 132
    125c:	ff 4f       	sbci	r31, 0xFF	; 255
    125e:	80 81       	ld	r24, Z
    1260:	91 81       	ldd	r25, Z+1	; 0x01
    1262:	01 97       	sbiw	r24, 0x01	; 1
    1264:	f1 f7       	brne	.-4      	; 0x1262 <main+0x2c8>
    1266:	fe 01       	movw	r30, r28
    1268:	e4 58       	subi	r30, 0x84	; 132
    126a:	ff 4f       	sbci	r31, 0xFF	; 255
    126c:	91 83       	std	Z+1, r25	; 0x01
    126e:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1270:	de 01       	movw	r26, r28
    1272:	a2 58       	subi	r26, 0x82	; 130
    1274:	bf 4f       	sbci	r27, 0xFF	; 255
    1276:	fe 01       	movw	r30, r28
    1278:	e2 58       	subi	r30, 0x82	; 130
    127a:	ff 4f       	sbci	r31, 0xFF	; 255
    127c:	80 81       	ld	r24, Z
    127e:	91 81       	ldd	r25, Z+1	; 0x01
    1280:	01 97       	sbiw	r24, 0x01	; 1
    1282:	11 96       	adiw	r26, 0x01	; 1
    1284:	9c 93       	st	X, r25
    1286:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1288:	fe 01       	movw	r30, r28
    128a:	e2 58       	subi	r30, 0x82	; 130
    128c:	ff 4f       	sbci	r31, 0xFF	; 255
    128e:	80 81       	ld	r24, Z
    1290:	91 81       	ldd	r25, Z+1	; 0x01
    1292:	00 97       	sbiw	r24, 0x00	; 0
    1294:	d1 f6       	brne	.-76     	; 0x124a <main+0x2b0>
    1296:	4b c0       	rjmp	.+150    	; 0x132e <main+0x394>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1298:	8e 01       	movw	r16, r28
    129a:	02 58       	subi	r16, 0x82	; 130
    129c:	1f 4f       	sbci	r17, 0xFF	; 255
    129e:	fe 01       	movw	r30, r28
    12a0:	e0 58       	subi	r30, 0x80	; 128
    12a2:	ff 4f       	sbci	r31, 0xFF	; 255
    12a4:	60 81       	ld	r22, Z
    12a6:	71 81       	ldd	r23, Z+1	; 0x01
    12a8:	82 81       	ldd	r24, Z+2	; 0x02
    12aa:	93 81       	ldd	r25, Z+3	; 0x03
    12ac:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    12b0:	dc 01       	movw	r26, r24
    12b2:	cb 01       	movw	r24, r22
    12b4:	f8 01       	movw	r30, r16
    12b6:	91 83       	std	Z+1, r25	; 0x01
    12b8:	80 83       	st	Z, r24
    12ba:	de 01       	movw	r26, r28
    12bc:	a6 58       	subi	r26, 0x86	; 134
    12be:	bf 4f       	sbci	r27, 0xFF	; 255
    12c0:	fe 01       	movw	r30, r28
    12c2:	e2 58       	subi	r30, 0x82	; 130
    12c4:	ff 4f       	sbci	r31, 0xFF	; 255
    12c6:	80 81       	ld	r24, Z
    12c8:	91 81       	ldd	r25, Z+1	; 0x01
    12ca:	11 96       	adiw	r26, 0x01	; 1
    12cc:	9c 93       	st	X, r25
    12ce:	8e 93       	st	-X, r24
    12d0:	fe 01       	movw	r30, r28
    12d2:	e6 58       	subi	r30, 0x86	; 134
    12d4:	ff 4f       	sbci	r31, 0xFF	; 255
    12d6:	80 81       	ld	r24, Z
    12d8:	91 81       	ldd	r25, Z+1	; 0x01
    12da:	01 97       	sbiw	r24, 0x01	; 1
    12dc:	f1 f7       	brne	.-4      	; 0x12da <main+0x340>
    12de:	fe 01       	movw	r30, r28
    12e0:	e6 58       	subi	r30, 0x86	; 134
    12e2:	ff 4f       	sbci	r31, 0xFF	; 255
    12e4:	91 83       	std	Z+1, r25	; 0x01
    12e6:	80 83       	st	Z, r24
    12e8:	22 c0       	rjmp	.+68     	; 0x132e <main+0x394>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    12ea:	8e 01       	movw	r16, r28
    12ec:	08 57       	subi	r16, 0x78	; 120
    12ee:	1f 4f       	sbci	r17, 0xFF	; 255
    12f0:	fe 01       	movw	r30, r28
    12f2:	e7 57       	subi	r30, 0x77	; 119
    12f4:	ff 4f       	sbci	r31, 0xFF	; 255
    12f6:	60 81       	ld	r22, Z
    12f8:	71 81       	ldd	r23, Z+1	; 0x01
    12fa:	82 81       	ldd	r24, Z+2	; 0x02
    12fc:	93 81       	ldd	r25, Z+3	; 0x03
    12fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1302:	dc 01       	movw	r26, r24
    1304:	cb 01       	movw	r24, r22
    1306:	f8 01       	movw	r30, r16
    1308:	80 83       	st	Z, r24
    130a:	de 01       	movw	r26, r28
    130c:	a7 58       	subi	r26, 0x87	; 135
    130e:	bf 4f       	sbci	r27, 0xFF	; 255
    1310:	fe 01       	movw	r30, r28
    1312:	e8 57       	subi	r30, 0x78	; 120
    1314:	ff 4f       	sbci	r31, 0xFF	; 255
    1316:	80 81       	ld	r24, Z
    1318:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    131a:	fe 01       	movw	r30, r28
    131c:	e7 58       	subi	r30, 0x87	; 135
    131e:	ff 4f       	sbci	r31, 0xFF	; 255
    1320:	80 81       	ld	r24, Z
    1322:	8a 95       	dec	r24
    1324:	f1 f7       	brne	.-4      	; 0x1322 <main+0x388>
    1326:	fe 01       	movw	r30, r28
    1328:	e7 58       	subi	r30, 0x87	; 135
    132a:	ff 4f       	sbci	r31, 0xFF	; 255
    132c:	80 83       	st	Z, r24
		//[3] delay with 100 micro-seconds to display the number (notice it)
		//and so on to every 7-segment unit
		_delay_us(100);
		PORTA = 0x02;
    132e:	eb e3       	ldi	r30, 0x3B	; 59
    1330:	f0 e0       	ldi	r31, 0x00	; 0
    1332:	82 e0       	ldi	r24, 0x02	; 2
    1334:	80 83       	st	Z, r24
		sevenSgementDisp(seconds / 10);
    1336:	fe 01       	movw	r30, r28
    1338:	ed 56       	subi	r30, 0x6D	; 109
    133a:	ff 4f       	sbci	r31, 0xFF	; 255
    133c:	80 81       	ld	r24, Z
    133e:	9a e0       	ldi	r25, 0x0A	; 10
    1340:	69 2f       	mov	r22, r25
    1342:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__udivmodqi4>
    1346:	0e 94 46 07 	call	0xe8c	; 0xe8c <sevenSgementDisp>
    134a:	fe 01       	movw	r30, r28
    134c:	eb 58       	subi	r30, 0x8B	; 139
    134e:	ff 4f       	sbci	r31, 0xFF	; 255
    1350:	80 e0       	ldi	r24, 0x00	; 0
    1352:	90 e0       	ldi	r25, 0x00	; 0
    1354:	a8 ec       	ldi	r26, 0xC8	; 200
    1356:	b2 e4       	ldi	r27, 0x42	; 66
    1358:	80 83       	st	Z, r24
    135a:	91 83       	std	Z+1, r25	; 0x01
    135c:	a2 83       	std	Z+2, r26	; 0x02
    135e:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1360:	8e 01       	movw	r16, r28
    1362:	0f 58       	subi	r16, 0x8F	; 143
    1364:	1f 4f       	sbci	r17, 0xFF	; 255
    1366:	fe 01       	movw	r30, r28
    1368:	eb 58       	subi	r30, 0x8B	; 139
    136a:	ff 4f       	sbci	r31, 0xFF	; 255
    136c:	60 81       	ld	r22, Z
    136e:	71 81       	ldd	r23, Z+1	; 0x01
    1370:	82 81       	ldd	r24, Z+2	; 0x02
    1372:	93 81       	ldd	r25, Z+3	; 0x03
    1374:	2b ea       	ldi	r18, 0xAB	; 171
    1376:	3a ea       	ldi	r19, 0xAA	; 170
    1378:	4a ea       	ldi	r20, 0xAA	; 170
    137a:	5e e3       	ldi	r21, 0x3E	; 62
    137c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1380:	dc 01       	movw	r26, r24
    1382:	cb 01       	movw	r24, r22
    1384:	f8 01       	movw	r30, r16
    1386:	80 83       	st	Z, r24
    1388:	91 83       	std	Z+1, r25	; 0x01
    138a:	a2 83       	std	Z+2, r26	; 0x02
    138c:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    138e:	fe 01       	movw	r30, r28
    1390:	ef 58       	subi	r30, 0x8F	; 143
    1392:	ff 4f       	sbci	r31, 0xFF	; 255
    1394:	60 81       	ld	r22, Z
    1396:	71 81       	ldd	r23, Z+1	; 0x01
    1398:	82 81       	ldd	r24, Z+2	; 0x02
    139a:	93 81       	ldd	r25, Z+3	; 0x03
    139c:	20 e0       	ldi	r18, 0x00	; 0
    139e:	30 e0       	ldi	r19, 0x00	; 0
    13a0:	40 e8       	ldi	r20, 0x80	; 128
    13a2:	5f e3       	ldi	r21, 0x3F	; 63
    13a4:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    13a8:	88 23       	and	r24, r24
    13aa:	34 f4       	brge	.+12     	; 0x13b8 <main+0x41e>
		__ticks = 1;
    13ac:	fe 01       	movw	r30, r28
    13ae:	e0 59       	subi	r30, 0x90	; 144
    13b0:	ff 4f       	sbci	r31, 0xFF	; 255
    13b2:	81 e0       	ldi	r24, 0x01	; 1
    13b4:	80 83       	st	Z, r24
    13b6:	e0 c0       	rjmp	.+448    	; 0x1578 <main+0x5de>
	else if (__tmp > 255)
    13b8:	fe 01       	movw	r30, r28
    13ba:	ef 58       	subi	r30, 0x8F	; 143
    13bc:	ff 4f       	sbci	r31, 0xFF	; 255
    13be:	60 81       	ld	r22, Z
    13c0:	71 81       	ldd	r23, Z+1	; 0x01
    13c2:	82 81       	ldd	r24, Z+2	; 0x02
    13c4:	93 81       	ldd	r25, Z+3	; 0x03
    13c6:	20 e0       	ldi	r18, 0x00	; 0
    13c8:	30 e0       	ldi	r19, 0x00	; 0
    13ca:	4f e7       	ldi	r20, 0x7F	; 127
    13cc:	53 e4       	ldi	r21, 0x43	; 67
    13ce:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    13d2:	18 16       	cp	r1, r24
    13d4:	0c f0       	brlt	.+2      	; 0x13d8 <main+0x43e>
    13d6:	c0 c0       	rjmp	.+384    	; 0x1558 <main+0x5be>
	{
		_delay_ms(__us / 1000.0);
    13d8:	fe 01       	movw	r30, r28
    13da:	eb 58       	subi	r30, 0x8B	; 139
    13dc:	ff 4f       	sbci	r31, 0xFF	; 255
    13de:	60 81       	ld	r22, Z
    13e0:	71 81       	ldd	r23, Z+1	; 0x01
    13e2:	82 81       	ldd	r24, Z+2	; 0x02
    13e4:	93 81       	ldd	r25, Z+3	; 0x03
    13e6:	20 e0       	ldi	r18, 0x00	; 0
    13e8:	30 e0       	ldi	r19, 0x00	; 0
    13ea:	4a e7       	ldi	r20, 0x7A	; 122
    13ec:	54 e4       	ldi	r21, 0x44	; 68
    13ee:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    13f2:	dc 01       	movw	r26, r24
    13f4:	cb 01       	movw	r24, r22
    13f6:	fe 01       	movw	r30, r28
    13f8:	e4 59       	subi	r30, 0x94	; 148
    13fa:	ff 4f       	sbci	r31, 0xFF	; 255
    13fc:	80 83       	st	Z, r24
    13fe:	91 83       	std	Z+1, r25	; 0x01
    1400:	a2 83       	std	Z+2, r26	; 0x02
    1402:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1404:	8e 01       	movw	r16, r28
    1406:	08 59       	subi	r16, 0x98	; 152
    1408:	1f 4f       	sbci	r17, 0xFF	; 255
    140a:	fe 01       	movw	r30, r28
    140c:	e4 59       	subi	r30, 0x94	; 148
    140e:	ff 4f       	sbci	r31, 0xFF	; 255
    1410:	60 81       	ld	r22, Z
    1412:	71 81       	ldd	r23, Z+1	; 0x01
    1414:	82 81       	ldd	r24, Z+2	; 0x02
    1416:	93 81       	ldd	r25, Z+3	; 0x03
    1418:	20 e0       	ldi	r18, 0x00	; 0
    141a:	30 e0       	ldi	r19, 0x00	; 0
    141c:	4a e7       	ldi	r20, 0x7A	; 122
    141e:	53 e4       	ldi	r21, 0x43	; 67
    1420:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1424:	dc 01       	movw	r26, r24
    1426:	cb 01       	movw	r24, r22
    1428:	f8 01       	movw	r30, r16
    142a:	80 83       	st	Z, r24
    142c:	91 83       	std	Z+1, r25	; 0x01
    142e:	a2 83       	std	Z+2, r26	; 0x02
    1430:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1432:	fe 01       	movw	r30, r28
    1434:	e8 59       	subi	r30, 0x98	; 152
    1436:	ff 4f       	sbci	r31, 0xFF	; 255
    1438:	60 81       	ld	r22, Z
    143a:	71 81       	ldd	r23, Z+1	; 0x01
    143c:	82 81       	ldd	r24, Z+2	; 0x02
    143e:	93 81       	ldd	r25, Z+3	; 0x03
    1440:	20 e0       	ldi	r18, 0x00	; 0
    1442:	30 e0       	ldi	r19, 0x00	; 0
    1444:	40 e8       	ldi	r20, 0x80	; 128
    1446:	5f e3       	ldi	r21, 0x3F	; 63
    1448:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    144c:	88 23       	and	r24, r24
    144e:	44 f4       	brge	.+16     	; 0x1460 <main+0x4c6>
		__ticks = 1;
    1450:	fe 01       	movw	r30, r28
    1452:	ea 59       	subi	r30, 0x9A	; 154
    1454:	ff 4f       	sbci	r31, 0xFF	; 255
    1456:	81 e0       	ldi	r24, 0x01	; 1
    1458:	90 e0       	ldi	r25, 0x00	; 0
    145a:	91 83       	std	Z+1, r25	; 0x01
    145c:	80 83       	st	Z, r24
    145e:	64 c0       	rjmp	.+200    	; 0x1528 <main+0x58e>
	else if (__tmp > 65535)
    1460:	fe 01       	movw	r30, r28
    1462:	e8 59       	subi	r30, 0x98	; 152
    1464:	ff 4f       	sbci	r31, 0xFF	; 255
    1466:	60 81       	ld	r22, Z
    1468:	71 81       	ldd	r23, Z+1	; 0x01
    146a:	82 81       	ldd	r24, Z+2	; 0x02
    146c:	93 81       	ldd	r25, Z+3	; 0x03
    146e:	20 e0       	ldi	r18, 0x00	; 0
    1470:	3f ef       	ldi	r19, 0xFF	; 255
    1472:	4f e7       	ldi	r20, 0x7F	; 127
    1474:	57 e4       	ldi	r21, 0x47	; 71
    1476:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    147a:	18 16       	cp	r1, r24
    147c:	0c f0       	brlt	.+2      	; 0x1480 <main+0x4e6>
    147e:	43 c0       	rjmp	.+134    	; 0x1506 <main+0x56c>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1480:	fe 01       	movw	r30, r28
    1482:	e4 59       	subi	r30, 0x94	; 148
    1484:	ff 4f       	sbci	r31, 0xFF	; 255
    1486:	60 81       	ld	r22, Z
    1488:	71 81       	ldd	r23, Z+1	; 0x01
    148a:	82 81       	ldd	r24, Z+2	; 0x02
    148c:	93 81       	ldd	r25, Z+3	; 0x03
    148e:	20 e0       	ldi	r18, 0x00	; 0
    1490:	30 e0       	ldi	r19, 0x00	; 0
    1492:	40 e2       	ldi	r20, 0x20	; 32
    1494:	51 e4       	ldi	r21, 0x41	; 65
    1496:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    149a:	dc 01       	movw	r26, r24
    149c:	cb 01       	movw	r24, r22
    149e:	8e 01       	movw	r16, r28
    14a0:	0a 59       	subi	r16, 0x9A	; 154
    14a2:	1f 4f       	sbci	r17, 0xFF	; 255
    14a4:	bc 01       	movw	r22, r24
    14a6:	cd 01       	movw	r24, r26
    14a8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    14ac:	dc 01       	movw	r26, r24
    14ae:	cb 01       	movw	r24, r22
    14b0:	f8 01       	movw	r30, r16
    14b2:	91 83       	std	Z+1, r25	; 0x01
    14b4:	80 83       	st	Z, r24
    14b6:	1f c0       	rjmp	.+62     	; 0x14f6 <main+0x55c>
    14b8:	fe 01       	movw	r30, r28
    14ba:	ec 59       	subi	r30, 0x9C	; 156
    14bc:	ff 4f       	sbci	r31, 0xFF	; 255
    14be:	89 e1       	ldi	r24, 0x19	; 25
    14c0:	90 e0       	ldi	r25, 0x00	; 0
    14c2:	91 83       	std	Z+1, r25	; 0x01
    14c4:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    14c6:	fe 01       	movw	r30, r28
    14c8:	ec 59       	subi	r30, 0x9C	; 156
    14ca:	ff 4f       	sbci	r31, 0xFF	; 255
    14cc:	80 81       	ld	r24, Z
    14ce:	91 81       	ldd	r25, Z+1	; 0x01
    14d0:	01 97       	sbiw	r24, 0x01	; 1
    14d2:	f1 f7       	brne	.-4      	; 0x14d0 <main+0x536>
    14d4:	fe 01       	movw	r30, r28
    14d6:	ec 59       	subi	r30, 0x9C	; 156
    14d8:	ff 4f       	sbci	r31, 0xFF	; 255
    14da:	91 83       	std	Z+1, r25	; 0x01
    14dc:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    14de:	de 01       	movw	r26, r28
    14e0:	aa 59       	subi	r26, 0x9A	; 154
    14e2:	bf 4f       	sbci	r27, 0xFF	; 255
    14e4:	fe 01       	movw	r30, r28
    14e6:	ea 59       	subi	r30, 0x9A	; 154
    14e8:	ff 4f       	sbci	r31, 0xFF	; 255
    14ea:	80 81       	ld	r24, Z
    14ec:	91 81       	ldd	r25, Z+1	; 0x01
    14ee:	01 97       	sbiw	r24, 0x01	; 1
    14f0:	11 96       	adiw	r26, 0x01	; 1
    14f2:	9c 93       	st	X, r25
    14f4:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    14f6:	fe 01       	movw	r30, r28
    14f8:	ea 59       	subi	r30, 0x9A	; 154
    14fa:	ff 4f       	sbci	r31, 0xFF	; 255
    14fc:	80 81       	ld	r24, Z
    14fe:	91 81       	ldd	r25, Z+1	; 0x01
    1500:	00 97       	sbiw	r24, 0x00	; 0
    1502:	d1 f6       	brne	.-76     	; 0x14b8 <main+0x51e>
    1504:	4b c0       	rjmp	.+150    	; 0x159c <main+0x602>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1506:	8e 01       	movw	r16, r28
    1508:	0a 59       	subi	r16, 0x9A	; 154
    150a:	1f 4f       	sbci	r17, 0xFF	; 255
    150c:	fe 01       	movw	r30, r28
    150e:	e8 59       	subi	r30, 0x98	; 152
    1510:	ff 4f       	sbci	r31, 0xFF	; 255
    1512:	60 81       	ld	r22, Z
    1514:	71 81       	ldd	r23, Z+1	; 0x01
    1516:	82 81       	ldd	r24, Z+2	; 0x02
    1518:	93 81       	ldd	r25, Z+3	; 0x03
    151a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    151e:	dc 01       	movw	r26, r24
    1520:	cb 01       	movw	r24, r22
    1522:	f8 01       	movw	r30, r16
    1524:	91 83       	std	Z+1, r25	; 0x01
    1526:	80 83       	st	Z, r24
    1528:	de 01       	movw	r26, r28
    152a:	ae 59       	subi	r26, 0x9E	; 158
    152c:	bf 4f       	sbci	r27, 0xFF	; 255
    152e:	fe 01       	movw	r30, r28
    1530:	ea 59       	subi	r30, 0x9A	; 154
    1532:	ff 4f       	sbci	r31, 0xFF	; 255
    1534:	80 81       	ld	r24, Z
    1536:	91 81       	ldd	r25, Z+1	; 0x01
    1538:	11 96       	adiw	r26, 0x01	; 1
    153a:	9c 93       	st	X, r25
    153c:	8e 93       	st	-X, r24
    153e:	fe 01       	movw	r30, r28
    1540:	ee 59       	subi	r30, 0x9E	; 158
    1542:	ff 4f       	sbci	r31, 0xFF	; 255
    1544:	80 81       	ld	r24, Z
    1546:	91 81       	ldd	r25, Z+1	; 0x01
    1548:	01 97       	sbiw	r24, 0x01	; 1
    154a:	f1 f7       	brne	.-4      	; 0x1548 <main+0x5ae>
    154c:	fe 01       	movw	r30, r28
    154e:	ee 59       	subi	r30, 0x9E	; 158
    1550:	ff 4f       	sbci	r31, 0xFF	; 255
    1552:	91 83       	std	Z+1, r25	; 0x01
    1554:	80 83       	st	Z, r24
    1556:	22 c0       	rjmp	.+68     	; 0x159c <main+0x602>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1558:	8e 01       	movw	r16, r28
    155a:	00 59       	subi	r16, 0x90	; 144
    155c:	1f 4f       	sbci	r17, 0xFF	; 255
    155e:	fe 01       	movw	r30, r28
    1560:	ef 58       	subi	r30, 0x8F	; 143
    1562:	ff 4f       	sbci	r31, 0xFF	; 255
    1564:	60 81       	ld	r22, Z
    1566:	71 81       	ldd	r23, Z+1	; 0x01
    1568:	82 81       	ldd	r24, Z+2	; 0x02
    156a:	93 81       	ldd	r25, Z+3	; 0x03
    156c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1570:	dc 01       	movw	r26, r24
    1572:	cb 01       	movw	r24, r22
    1574:	f8 01       	movw	r30, r16
    1576:	80 83       	st	Z, r24
    1578:	de 01       	movw	r26, r28
    157a:	af 59       	subi	r26, 0x9F	; 159
    157c:	bf 4f       	sbci	r27, 0xFF	; 255
    157e:	fe 01       	movw	r30, r28
    1580:	e0 59       	subi	r30, 0x90	; 144
    1582:	ff 4f       	sbci	r31, 0xFF	; 255
    1584:	80 81       	ld	r24, Z
    1586:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1588:	fe 01       	movw	r30, r28
    158a:	ef 59       	subi	r30, 0x9F	; 159
    158c:	ff 4f       	sbci	r31, 0xFF	; 255
    158e:	80 81       	ld	r24, Z
    1590:	8a 95       	dec	r24
    1592:	f1 f7       	brne	.-4      	; 0x1590 <main+0x5f6>
    1594:	fe 01       	movw	r30, r28
    1596:	ef 59       	subi	r30, 0x9F	; 159
    1598:	ff 4f       	sbci	r31, 0xFF	; 255
    159a:	80 83       	st	Z, r24
		_delay_us(100);

		PORTA = 0x04;
    159c:	eb e3       	ldi	r30, 0x3B	; 59
    159e:	f0 e0       	ldi	r31, 0x00	; 0
    15a0:	84 e0       	ldi	r24, 0x04	; 4
    15a2:	80 83       	st	Z, r24
		sevenSgementDisp(minutes % 10);
    15a4:	fe 01       	movw	r30, r28
    15a6:	ee 56       	subi	r30, 0x6E	; 110
    15a8:	ff 4f       	sbci	r31, 0xFF	; 255
    15aa:	80 81       	ld	r24, Z
    15ac:	9a e0       	ldi	r25, 0x0A	; 10
    15ae:	69 2f       	mov	r22, r25
    15b0:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__udivmodqi4>
    15b4:	89 2f       	mov	r24, r25
    15b6:	0e 94 46 07 	call	0xe8c	; 0xe8c <sevenSgementDisp>
    15ba:	fe 01       	movw	r30, r28
    15bc:	e3 5a       	subi	r30, 0xA3	; 163
    15be:	ff 4f       	sbci	r31, 0xFF	; 255
    15c0:	80 e0       	ldi	r24, 0x00	; 0
    15c2:	90 e0       	ldi	r25, 0x00	; 0
    15c4:	a8 ec       	ldi	r26, 0xC8	; 200
    15c6:	b2 e4       	ldi	r27, 0x42	; 66
    15c8:	80 83       	st	Z, r24
    15ca:	91 83       	std	Z+1, r25	; 0x01
    15cc:	a2 83       	std	Z+2, r26	; 0x02
    15ce:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    15d0:	8e 01       	movw	r16, r28
    15d2:	07 5a       	subi	r16, 0xA7	; 167
    15d4:	1f 4f       	sbci	r17, 0xFF	; 255
    15d6:	fe 01       	movw	r30, r28
    15d8:	e3 5a       	subi	r30, 0xA3	; 163
    15da:	ff 4f       	sbci	r31, 0xFF	; 255
    15dc:	60 81       	ld	r22, Z
    15de:	71 81       	ldd	r23, Z+1	; 0x01
    15e0:	82 81       	ldd	r24, Z+2	; 0x02
    15e2:	93 81       	ldd	r25, Z+3	; 0x03
    15e4:	2b ea       	ldi	r18, 0xAB	; 171
    15e6:	3a ea       	ldi	r19, 0xAA	; 170
    15e8:	4a ea       	ldi	r20, 0xAA	; 170
    15ea:	5e e3       	ldi	r21, 0x3E	; 62
    15ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    15f0:	dc 01       	movw	r26, r24
    15f2:	cb 01       	movw	r24, r22
    15f4:	f8 01       	movw	r30, r16
    15f6:	80 83       	st	Z, r24
    15f8:	91 83       	std	Z+1, r25	; 0x01
    15fa:	a2 83       	std	Z+2, r26	; 0x02
    15fc:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    15fe:	fe 01       	movw	r30, r28
    1600:	e7 5a       	subi	r30, 0xA7	; 167
    1602:	ff 4f       	sbci	r31, 0xFF	; 255
    1604:	60 81       	ld	r22, Z
    1606:	71 81       	ldd	r23, Z+1	; 0x01
    1608:	82 81       	ldd	r24, Z+2	; 0x02
    160a:	93 81       	ldd	r25, Z+3	; 0x03
    160c:	20 e0       	ldi	r18, 0x00	; 0
    160e:	30 e0       	ldi	r19, 0x00	; 0
    1610:	40 e8       	ldi	r20, 0x80	; 128
    1612:	5f e3       	ldi	r21, 0x3F	; 63
    1614:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1618:	88 23       	and	r24, r24
    161a:	34 f4       	brge	.+12     	; 0x1628 <main+0x68e>
		__ticks = 1;
    161c:	fe 01       	movw	r30, r28
    161e:	e8 5a       	subi	r30, 0xA8	; 168
    1620:	ff 4f       	sbci	r31, 0xFF	; 255
    1622:	81 e0       	ldi	r24, 0x01	; 1
    1624:	80 83       	st	Z, r24
    1626:	e0 c0       	rjmp	.+448    	; 0x17e8 <main+0x84e>
	else if (__tmp > 255)
    1628:	fe 01       	movw	r30, r28
    162a:	e7 5a       	subi	r30, 0xA7	; 167
    162c:	ff 4f       	sbci	r31, 0xFF	; 255
    162e:	60 81       	ld	r22, Z
    1630:	71 81       	ldd	r23, Z+1	; 0x01
    1632:	82 81       	ldd	r24, Z+2	; 0x02
    1634:	93 81       	ldd	r25, Z+3	; 0x03
    1636:	20 e0       	ldi	r18, 0x00	; 0
    1638:	30 e0       	ldi	r19, 0x00	; 0
    163a:	4f e7       	ldi	r20, 0x7F	; 127
    163c:	53 e4       	ldi	r21, 0x43	; 67
    163e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1642:	18 16       	cp	r1, r24
    1644:	0c f0       	brlt	.+2      	; 0x1648 <main+0x6ae>
    1646:	c0 c0       	rjmp	.+384    	; 0x17c8 <main+0x82e>
	{
		_delay_ms(__us / 1000.0);
    1648:	fe 01       	movw	r30, r28
    164a:	e3 5a       	subi	r30, 0xA3	; 163
    164c:	ff 4f       	sbci	r31, 0xFF	; 255
    164e:	60 81       	ld	r22, Z
    1650:	71 81       	ldd	r23, Z+1	; 0x01
    1652:	82 81       	ldd	r24, Z+2	; 0x02
    1654:	93 81       	ldd	r25, Z+3	; 0x03
    1656:	20 e0       	ldi	r18, 0x00	; 0
    1658:	30 e0       	ldi	r19, 0x00	; 0
    165a:	4a e7       	ldi	r20, 0x7A	; 122
    165c:	54 e4       	ldi	r21, 0x44	; 68
    165e:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1662:	dc 01       	movw	r26, r24
    1664:	cb 01       	movw	r24, r22
    1666:	fe 01       	movw	r30, r28
    1668:	ec 5a       	subi	r30, 0xAC	; 172
    166a:	ff 4f       	sbci	r31, 0xFF	; 255
    166c:	80 83       	st	Z, r24
    166e:	91 83       	std	Z+1, r25	; 0x01
    1670:	a2 83       	std	Z+2, r26	; 0x02
    1672:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1674:	8e 01       	movw	r16, r28
    1676:	00 5b       	subi	r16, 0xB0	; 176
    1678:	1f 4f       	sbci	r17, 0xFF	; 255
    167a:	fe 01       	movw	r30, r28
    167c:	ec 5a       	subi	r30, 0xAC	; 172
    167e:	ff 4f       	sbci	r31, 0xFF	; 255
    1680:	60 81       	ld	r22, Z
    1682:	71 81       	ldd	r23, Z+1	; 0x01
    1684:	82 81       	ldd	r24, Z+2	; 0x02
    1686:	93 81       	ldd	r25, Z+3	; 0x03
    1688:	20 e0       	ldi	r18, 0x00	; 0
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	4a e7       	ldi	r20, 0x7A	; 122
    168e:	53 e4       	ldi	r21, 0x43	; 67
    1690:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1694:	dc 01       	movw	r26, r24
    1696:	cb 01       	movw	r24, r22
    1698:	f8 01       	movw	r30, r16
    169a:	80 83       	st	Z, r24
    169c:	91 83       	std	Z+1, r25	; 0x01
    169e:	a2 83       	std	Z+2, r26	; 0x02
    16a0:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    16a2:	fe 01       	movw	r30, r28
    16a4:	e0 5b       	subi	r30, 0xB0	; 176
    16a6:	ff 4f       	sbci	r31, 0xFF	; 255
    16a8:	60 81       	ld	r22, Z
    16aa:	71 81       	ldd	r23, Z+1	; 0x01
    16ac:	82 81       	ldd	r24, Z+2	; 0x02
    16ae:	93 81       	ldd	r25, Z+3	; 0x03
    16b0:	20 e0       	ldi	r18, 0x00	; 0
    16b2:	30 e0       	ldi	r19, 0x00	; 0
    16b4:	40 e8       	ldi	r20, 0x80	; 128
    16b6:	5f e3       	ldi	r21, 0x3F	; 63
    16b8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    16bc:	88 23       	and	r24, r24
    16be:	44 f4       	brge	.+16     	; 0x16d0 <main+0x736>
		__ticks = 1;
    16c0:	fe 01       	movw	r30, r28
    16c2:	e2 5b       	subi	r30, 0xB2	; 178
    16c4:	ff 4f       	sbci	r31, 0xFF	; 255
    16c6:	81 e0       	ldi	r24, 0x01	; 1
    16c8:	90 e0       	ldi	r25, 0x00	; 0
    16ca:	91 83       	std	Z+1, r25	; 0x01
    16cc:	80 83       	st	Z, r24
    16ce:	64 c0       	rjmp	.+200    	; 0x1798 <main+0x7fe>
	else if (__tmp > 65535)
    16d0:	fe 01       	movw	r30, r28
    16d2:	e0 5b       	subi	r30, 0xB0	; 176
    16d4:	ff 4f       	sbci	r31, 0xFF	; 255
    16d6:	60 81       	ld	r22, Z
    16d8:	71 81       	ldd	r23, Z+1	; 0x01
    16da:	82 81       	ldd	r24, Z+2	; 0x02
    16dc:	93 81       	ldd	r25, Z+3	; 0x03
    16de:	20 e0       	ldi	r18, 0x00	; 0
    16e0:	3f ef       	ldi	r19, 0xFF	; 255
    16e2:	4f e7       	ldi	r20, 0x7F	; 127
    16e4:	57 e4       	ldi	r21, 0x47	; 71
    16e6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    16ea:	18 16       	cp	r1, r24
    16ec:	0c f0       	brlt	.+2      	; 0x16f0 <main+0x756>
    16ee:	43 c0       	rjmp	.+134    	; 0x1776 <main+0x7dc>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    16f0:	fe 01       	movw	r30, r28
    16f2:	ec 5a       	subi	r30, 0xAC	; 172
    16f4:	ff 4f       	sbci	r31, 0xFF	; 255
    16f6:	60 81       	ld	r22, Z
    16f8:	71 81       	ldd	r23, Z+1	; 0x01
    16fa:	82 81       	ldd	r24, Z+2	; 0x02
    16fc:	93 81       	ldd	r25, Z+3	; 0x03
    16fe:	20 e0       	ldi	r18, 0x00	; 0
    1700:	30 e0       	ldi	r19, 0x00	; 0
    1702:	40 e2       	ldi	r20, 0x20	; 32
    1704:	51 e4       	ldi	r21, 0x41	; 65
    1706:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    170a:	dc 01       	movw	r26, r24
    170c:	cb 01       	movw	r24, r22
    170e:	8e 01       	movw	r16, r28
    1710:	02 5b       	subi	r16, 0xB2	; 178
    1712:	1f 4f       	sbci	r17, 0xFF	; 255
    1714:	bc 01       	movw	r22, r24
    1716:	cd 01       	movw	r24, r26
    1718:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    171c:	dc 01       	movw	r26, r24
    171e:	cb 01       	movw	r24, r22
    1720:	f8 01       	movw	r30, r16
    1722:	91 83       	std	Z+1, r25	; 0x01
    1724:	80 83       	st	Z, r24
    1726:	1f c0       	rjmp	.+62     	; 0x1766 <main+0x7cc>
    1728:	fe 01       	movw	r30, r28
    172a:	e4 5b       	subi	r30, 0xB4	; 180
    172c:	ff 4f       	sbci	r31, 0xFF	; 255
    172e:	89 e1       	ldi	r24, 0x19	; 25
    1730:	90 e0       	ldi	r25, 0x00	; 0
    1732:	91 83       	std	Z+1, r25	; 0x01
    1734:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1736:	fe 01       	movw	r30, r28
    1738:	e4 5b       	subi	r30, 0xB4	; 180
    173a:	ff 4f       	sbci	r31, 0xFF	; 255
    173c:	80 81       	ld	r24, Z
    173e:	91 81       	ldd	r25, Z+1	; 0x01
    1740:	01 97       	sbiw	r24, 0x01	; 1
    1742:	f1 f7       	brne	.-4      	; 0x1740 <main+0x7a6>
    1744:	fe 01       	movw	r30, r28
    1746:	e4 5b       	subi	r30, 0xB4	; 180
    1748:	ff 4f       	sbci	r31, 0xFF	; 255
    174a:	91 83       	std	Z+1, r25	; 0x01
    174c:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    174e:	de 01       	movw	r26, r28
    1750:	a2 5b       	subi	r26, 0xB2	; 178
    1752:	bf 4f       	sbci	r27, 0xFF	; 255
    1754:	fe 01       	movw	r30, r28
    1756:	e2 5b       	subi	r30, 0xB2	; 178
    1758:	ff 4f       	sbci	r31, 0xFF	; 255
    175a:	80 81       	ld	r24, Z
    175c:	91 81       	ldd	r25, Z+1	; 0x01
    175e:	01 97       	sbiw	r24, 0x01	; 1
    1760:	11 96       	adiw	r26, 0x01	; 1
    1762:	9c 93       	st	X, r25
    1764:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1766:	fe 01       	movw	r30, r28
    1768:	e2 5b       	subi	r30, 0xB2	; 178
    176a:	ff 4f       	sbci	r31, 0xFF	; 255
    176c:	80 81       	ld	r24, Z
    176e:	91 81       	ldd	r25, Z+1	; 0x01
    1770:	00 97       	sbiw	r24, 0x00	; 0
    1772:	d1 f6       	brne	.-76     	; 0x1728 <main+0x78e>
    1774:	4b c0       	rjmp	.+150    	; 0x180c <main+0x872>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1776:	8e 01       	movw	r16, r28
    1778:	02 5b       	subi	r16, 0xB2	; 178
    177a:	1f 4f       	sbci	r17, 0xFF	; 255
    177c:	fe 01       	movw	r30, r28
    177e:	e0 5b       	subi	r30, 0xB0	; 176
    1780:	ff 4f       	sbci	r31, 0xFF	; 255
    1782:	60 81       	ld	r22, Z
    1784:	71 81       	ldd	r23, Z+1	; 0x01
    1786:	82 81       	ldd	r24, Z+2	; 0x02
    1788:	93 81       	ldd	r25, Z+3	; 0x03
    178a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    178e:	dc 01       	movw	r26, r24
    1790:	cb 01       	movw	r24, r22
    1792:	f8 01       	movw	r30, r16
    1794:	91 83       	std	Z+1, r25	; 0x01
    1796:	80 83       	st	Z, r24
    1798:	de 01       	movw	r26, r28
    179a:	a6 5b       	subi	r26, 0xB6	; 182
    179c:	bf 4f       	sbci	r27, 0xFF	; 255
    179e:	fe 01       	movw	r30, r28
    17a0:	e2 5b       	subi	r30, 0xB2	; 178
    17a2:	ff 4f       	sbci	r31, 0xFF	; 255
    17a4:	80 81       	ld	r24, Z
    17a6:	91 81       	ldd	r25, Z+1	; 0x01
    17a8:	11 96       	adiw	r26, 0x01	; 1
    17aa:	9c 93       	st	X, r25
    17ac:	8e 93       	st	-X, r24
    17ae:	fe 01       	movw	r30, r28
    17b0:	e6 5b       	subi	r30, 0xB6	; 182
    17b2:	ff 4f       	sbci	r31, 0xFF	; 255
    17b4:	80 81       	ld	r24, Z
    17b6:	91 81       	ldd	r25, Z+1	; 0x01
    17b8:	01 97       	sbiw	r24, 0x01	; 1
    17ba:	f1 f7       	brne	.-4      	; 0x17b8 <main+0x81e>
    17bc:	fe 01       	movw	r30, r28
    17be:	e6 5b       	subi	r30, 0xB6	; 182
    17c0:	ff 4f       	sbci	r31, 0xFF	; 255
    17c2:	91 83       	std	Z+1, r25	; 0x01
    17c4:	80 83       	st	Z, r24
    17c6:	22 c0       	rjmp	.+68     	; 0x180c <main+0x872>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    17c8:	8e 01       	movw	r16, r28
    17ca:	08 5a       	subi	r16, 0xA8	; 168
    17cc:	1f 4f       	sbci	r17, 0xFF	; 255
    17ce:	fe 01       	movw	r30, r28
    17d0:	e7 5a       	subi	r30, 0xA7	; 167
    17d2:	ff 4f       	sbci	r31, 0xFF	; 255
    17d4:	60 81       	ld	r22, Z
    17d6:	71 81       	ldd	r23, Z+1	; 0x01
    17d8:	82 81       	ldd	r24, Z+2	; 0x02
    17da:	93 81       	ldd	r25, Z+3	; 0x03
    17dc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    17e0:	dc 01       	movw	r26, r24
    17e2:	cb 01       	movw	r24, r22
    17e4:	f8 01       	movw	r30, r16
    17e6:	80 83       	st	Z, r24
    17e8:	de 01       	movw	r26, r28
    17ea:	a7 5b       	subi	r26, 0xB7	; 183
    17ec:	bf 4f       	sbci	r27, 0xFF	; 255
    17ee:	fe 01       	movw	r30, r28
    17f0:	e8 5a       	subi	r30, 0xA8	; 168
    17f2:	ff 4f       	sbci	r31, 0xFF	; 255
    17f4:	80 81       	ld	r24, Z
    17f6:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    17f8:	fe 01       	movw	r30, r28
    17fa:	e7 5b       	subi	r30, 0xB7	; 183
    17fc:	ff 4f       	sbci	r31, 0xFF	; 255
    17fe:	80 81       	ld	r24, Z
    1800:	8a 95       	dec	r24
    1802:	f1 f7       	brne	.-4      	; 0x1800 <main+0x866>
    1804:	fe 01       	movw	r30, r28
    1806:	e7 5b       	subi	r30, 0xB7	; 183
    1808:	ff 4f       	sbci	r31, 0xFF	; 255
    180a:	80 83       	st	Z, r24
		_delay_us(100);
		PORTA = 0x08;
    180c:	eb e3       	ldi	r30, 0x3B	; 59
    180e:	f0 e0       	ldi	r31, 0x00	; 0
    1810:	88 e0       	ldi	r24, 0x08	; 8
    1812:	80 83       	st	Z, r24
		sevenSgementDisp(minutes / 10);
    1814:	fe 01       	movw	r30, r28
    1816:	ee 56       	subi	r30, 0x6E	; 110
    1818:	ff 4f       	sbci	r31, 0xFF	; 255
    181a:	80 81       	ld	r24, Z
    181c:	9a e0       	ldi	r25, 0x0A	; 10
    181e:	69 2f       	mov	r22, r25
    1820:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__udivmodqi4>
    1824:	0e 94 46 07 	call	0xe8c	; 0xe8c <sevenSgementDisp>
    1828:	fe 01       	movw	r30, r28
    182a:	eb 5b       	subi	r30, 0xBB	; 187
    182c:	ff 4f       	sbci	r31, 0xFF	; 255
    182e:	80 e0       	ldi	r24, 0x00	; 0
    1830:	90 e0       	ldi	r25, 0x00	; 0
    1832:	a8 ec       	ldi	r26, 0xC8	; 200
    1834:	b2 e4       	ldi	r27, 0x42	; 66
    1836:	80 83       	st	Z, r24
    1838:	91 83       	std	Z+1, r25	; 0x01
    183a:	a2 83       	std	Z+2, r26	; 0x02
    183c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    183e:	8e 01       	movw	r16, r28
    1840:	0f 5b       	subi	r16, 0xBF	; 191
    1842:	1f 4f       	sbci	r17, 0xFF	; 255
    1844:	fe 01       	movw	r30, r28
    1846:	eb 5b       	subi	r30, 0xBB	; 187
    1848:	ff 4f       	sbci	r31, 0xFF	; 255
    184a:	60 81       	ld	r22, Z
    184c:	71 81       	ldd	r23, Z+1	; 0x01
    184e:	82 81       	ldd	r24, Z+2	; 0x02
    1850:	93 81       	ldd	r25, Z+3	; 0x03
    1852:	2b ea       	ldi	r18, 0xAB	; 171
    1854:	3a ea       	ldi	r19, 0xAA	; 170
    1856:	4a ea       	ldi	r20, 0xAA	; 170
    1858:	5e e3       	ldi	r21, 0x3E	; 62
    185a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    185e:	dc 01       	movw	r26, r24
    1860:	cb 01       	movw	r24, r22
    1862:	f8 01       	movw	r30, r16
    1864:	80 83       	st	Z, r24
    1866:	91 83       	std	Z+1, r25	; 0x01
    1868:	a2 83       	std	Z+2, r26	; 0x02
    186a:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    186c:	fe 01       	movw	r30, r28
    186e:	ef 5b       	subi	r30, 0xBF	; 191
    1870:	ff 4f       	sbci	r31, 0xFF	; 255
    1872:	60 81       	ld	r22, Z
    1874:	71 81       	ldd	r23, Z+1	; 0x01
    1876:	82 81       	ldd	r24, Z+2	; 0x02
    1878:	93 81       	ldd	r25, Z+3	; 0x03
    187a:	20 e0       	ldi	r18, 0x00	; 0
    187c:	30 e0       	ldi	r19, 0x00	; 0
    187e:	40 e8       	ldi	r20, 0x80	; 128
    1880:	5f e3       	ldi	r21, 0x3F	; 63
    1882:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1886:	88 23       	and	r24, r24
    1888:	34 f4       	brge	.+12     	; 0x1896 <main+0x8fc>
		__ticks = 1;
    188a:	81 e0       	ldi	r24, 0x01	; 1
    188c:	fe 01       	movw	r30, r28
    188e:	e0 5c       	subi	r30, 0xC0	; 192
    1890:	ff 4f       	sbci	r31, 0xFF	; 255
    1892:	80 83       	st	Z, r24
    1894:	9d c0       	rjmp	.+314    	; 0x19d0 <main+0xa36>
	else if (__tmp > 255)
    1896:	fe 01       	movw	r30, r28
    1898:	ef 5b       	subi	r30, 0xBF	; 191
    189a:	ff 4f       	sbci	r31, 0xFF	; 255
    189c:	60 81       	ld	r22, Z
    189e:	71 81       	ldd	r23, Z+1	; 0x01
    18a0:	82 81       	ldd	r24, Z+2	; 0x02
    18a2:	93 81       	ldd	r25, Z+3	; 0x03
    18a4:	20 e0       	ldi	r18, 0x00	; 0
    18a6:	30 e0       	ldi	r19, 0x00	; 0
    18a8:	4f e7       	ldi	r20, 0x7F	; 127
    18aa:	53 e4       	ldi	r21, 0x43	; 67
    18ac:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    18b0:	18 16       	cp	r1, r24
    18b2:	0c f0       	brlt	.+2      	; 0x18b6 <main+0x91c>
    18b4:	7e c0       	rjmp	.+252    	; 0x19b2 <main+0xa18>
	{
		_delay_ms(__us / 1000.0);
    18b6:	fe 01       	movw	r30, r28
    18b8:	eb 5b       	subi	r30, 0xBB	; 187
    18ba:	ff 4f       	sbci	r31, 0xFF	; 255
    18bc:	60 81       	ld	r22, Z
    18be:	71 81       	ldd	r23, Z+1	; 0x01
    18c0:	82 81       	ldd	r24, Z+2	; 0x02
    18c2:	93 81       	ldd	r25, Z+3	; 0x03
    18c4:	20 e0       	ldi	r18, 0x00	; 0
    18c6:	30 e0       	ldi	r19, 0x00	; 0
    18c8:	4a e7       	ldi	r20, 0x7A	; 122
    18ca:	54 e4       	ldi	r21, 0x44	; 68
    18cc:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    18d0:	dc 01       	movw	r26, r24
    18d2:	cb 01       	movw	r24, r22
    18d4:	8c af       	std	Y+60, r24	; 0x3c
    18d6:	9d af       	std	Y+61, r25	; 0x3d
    18d8:	ae af       	std	Y+62, r26	; 0x3e
    18da:	bf af       	std	Y+63, r27	; 0x3f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    18dc:	6c ad       	ldd	r22, Y+60	; 0x3c
    18de:	7d ad       	ldd	r23, Y+61	; 0x3d
    18e0:	8e ad       	ldd	r24, Y+62	; 0x3e
    18e2:	9f ad       	ldd	r25, Y+63	; 0x3f
    18e4:	20 e0       	ldi	r18, 0x00	; 0
    18e6:	30 e0       	ldi	r19, 0x00	; 0
    18e8:	4a e7       	ldi	r20, 0x7A	; 122
    18ea:	53 e4       	ldi	r21, 0x43	; 67
    18ec:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    18f0:	dc 01       	movw	r26, r24
    18f2:	cb 01       	movw	r24, r22
    18f4:	88 af       	std	Y+56, r24	; 0x38
    18f6:	99 af       	std	Y+57, r25	; 0x39
    18f8:	aa af       	std	Y+58, r26	; 0x3a
    18fa:	bb af       	std	Y+59, r27	; 0x3b
	if (__tmp < 1.0)
    18fc:	68 ad       	ldd	r22, Y+56	; 0x38
    18fe:	79 ad       	ldd	r23, Y+57	; 0x39
    1900:	8a ad       	ldd	r24, Y+58	; 0x3a
    1902:	9b ad       	ldd	r25, Y+59	; 0x3b
    1904:	20 e0       	ldi	r18, 0x00	; 0
    1906:	30 e0       	ldi	r19, 0x00	; 0
    1908:	40 e8       	ldi	r20, 0x80	; 128
    190a:	5f e3       	ldi	r21, 0x3F	; 63
    190c:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1910:	88 23       	and	r24, r24
    1912:	2c f4       	brge	.+10     	; 0x191e <main+0x984>
		__ticks = 1;
    1914:	81 e0       	ldi	r24, 0x01	; 1
    1916:	90 e0       	ldi	r25, 0x00	; 0
    1918:	9f ab       	std	Y+55, r25	; 0x37
    191a:	8e ab       	std	Y+54, r24	; 0x36
    191c:	3f c0       	rjmp	.+126    	; 0x199c <main+0xa02>
	else if (__tmp > 65535)
    191e:	68 ad       	ldd	r22, Y+56	; 0x38
    1920:	79 ad       	ldd	r23, Y+57	; 0x39
    1922:	8a ad       	ldd	r24, Y+58	; 0x3a
    1924:	9b ad       	ldd	r25, Y+59	; 0x3b
    1926:	20 e0       	ldi	r18, 0x00	; 0
    1928:	3f ef       	ldi	r19, 0xFF	; 255
    192a:	4f e7       	ldi	r20, 0x7F	; 127
    192c:	57 e4       	ldi	r21, 0x47	; 71
    192e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1932:	18 16       	cp	r1, r24
    1934:	4c f5       	brge	.+82     	; 0x1988 <main+0x9ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1936:	6c ad       	ldd	r22, Y+60	; 0x3c
    1938:	7d ad       	ldd	r23, Y+61	; 0x3d
    193a:	8e ad       	ldd	r24, Y+62	; 0x3e
    193c:	9f ad       	ldd	r25, Y+63	; 0x3f
    193e:	20 e0       	ldi	r18, 0x00	; 0
    1940:	30 e0       	ldi	r19, 0x00	; 0
    1942:	40 e2       	ldi	r20, 0x20	; 32
    1944:	51 e4       	ldi	r21, 0x41	; 65
    1946:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    194a:	dc 01       	movw	r26, r24
    194c:	cb 01       	movw	r24, r22
    194e:	bc 01       	movw	r22, r24
    1950:	cd 01       	movw	r24, r26
    1952:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1956:	dc 01       	movw	r26, r24
    1958:	cb 01       	movw	r24, r22
    195a:	9f ab       	std	Y+55, r25	; 0x37
    195c:	8e ab       	std	Y+54, r24	; 0x36
    195e:	0f c0       	rjmp	.+30     	; 0x197e <main+0x9e4>
    1960:	89 e1       	ldi	r24, 0x19	; 25
    1962:	90 e0       	ldi	r25, 0x00	; 0
    1964:	9d ab       	std	Y+53, r25	; 0x35
    1966:	8c ab       	std	Y+52, r24	; 0x34
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1968:	8c a9       	ldd	r24, Y+52	; 0x34
    196a:	9d a9       	ldd	r25, Y+53	; 0x35
    196c:	01 97       	sbiw	r24, 0x01	; 1
    196e:	f1 f7       	brne	.-4      	; 0x196c <main+0x9d2>
    1970:	9d ab       	std	Y+53, r25	; 0x35
    1972:	8c ab       	std	Y+52, r24	; 0x34
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1974:	8e a9       	ldd	r24, Y+54	; 0x36
    1976:	9f a9       	ldd	r25, Y+55	; 0x37
    1978:	01 97       	sbiw	r24, 0x01	; 1
    197a:	9f ab       	std	Y+55, r25	; 0x37
    197c:	8e ab       	std	Y+54, r24	; 0x36
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    197e:	8e a9       	ldd	r24, Y+54	; 0x36
    1980:	9f a9       	ldd	r25, Y+55	; 0x37
    1982:	00 97       	sbiw	r24, 0x00	; 0
    1984:	69 f7       	brne	.-38     	; 0x1960 <main+0x9c6>
    1986:	2d c0       	rjmp	.+90     	; 0x19e2 <main+0xa48>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1988:	68 ad       	ldd	r22, Y+56	; 0x38
    198a:	79 ad       	ldd	r23, Y+57	; 0x39
    198c:	8a ad       	ldd	r24, Y+58	; 0x3a
    198e:	9b ad       	ldd	r25, Y+59	; 0x3b
    1990:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1994:	dc 01       	movw	r26, r24
    1996:	cb 01       	movw	r24, r22
    1998:	9f ab       	std	Y+55, r25	; 0x37
    199a:	8e ab       	std	Y+54, r24	; 0x36
    199c:	8e a9       	ldd	r24, Y+54	; 0x36
    199e:	9f a9       	ldd	r25, Y+55	; 0x37
    19a0:	9b ab       	std	Y+51, r25	; 0x33
    19a2:	8a ab       	std	Y+50, r24	; 0x32
    19a4:	8a a9       	ldd	r24, Y+50	; 0x32
    19a6:	9b a9       	ldd	r25, Y+51	; 0x33
    19a8:	01 97       	sbiw	r24, 0x01	; 1
    19aa:	f1 f7       	brne	.-4      	; 0x19a8 <main+0xa0e>
    19ac:	9b ab       	std	Y+51, r25	; 0x33
    19ae:	8a ab       	std	Y+50, r24	; 0x32
    19b0:	18 c0       	rjmp	.+48     	; 0x19e2 <main+0xa48>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    19b2:	fe 01       	movw	r30, r28
    19b4:	ef 5b       	subi	r30, 0xBF	; 191
    19b6:	ff 4f       	sbci	r31, 0xFF	; 255
    19b8:	60 81       	ld	r22, Z
    19ba:	71 81       	ldd	r23, Z+1	; 0x01
    19bc:	82 81       	ldd	r24, Z+2	; 0x02
    19be:	93 81       	ldd	r25, Z+3	; 0x03
    19c0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    19c4:	dc 01       	movw	r26, r24
    19c6:	cb 01       	movw	r24, r22
    19c8:	fe 01       	movw	r30, r28
    19ca:	e0 5c       	subi	r30, 0xC0	; 192
    19cc:	ff 4f       	sbci	r31, 0xFF	; 255
    19ce:	80 83       	st	Z, r24
    19d0:	fe 01       	movw	r30, r28
    19d2:	e0 5c       	subi	r30, 0xC0	; 192
    19d4:	ff 4f       	sbci	r31, 0xFF	; 255
    19d6:	80 81       	ld	r24, Z
    19d8:	89 ab       	std	Y+49, r24	; 0x31
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    19da:	89 a9       	ldd	r24, Y+49	; 0x31
    19dc:	8a 95       	dec	r24
    19de:	f1 f7       	brne	.-4      	; 0x19dc <main+0xa42>
    19e0:	89 ab       	std	Y+49, r24	; 0x31
		_delay_us(100);

		PORTA = 0x10;
    19e2:	eb e3       	ldi	r30, 0x3B	; 59
    19e4:	f0 e0       	ldi	r31, 0x00	; 0
    19e6:	80 e1       	ldi	r24, 0x10	; 16
    19e8:	80 83       	st	Z, r24
		sevenSgementDisp(hours % 10);
    19ea:	fe 01       	movw	r30, r28
    19ec:	ef 56       	subi	r30, 0x6F	; 111
    19ee:	ff 4f       	sbci	r31, 0xFF	; 255
    19f0:	80 81       	ld	r24, Z
    19f2:	9a e0       	ldi	r25, 0x0A	; 10
    19f4:	69 2f       	mov	r22, r25
    19f6:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__udivmodqi4>
    19fa:	89 2f       	mov	r24, r25
    19fc:	0e 94 46 07 	call	0xe8c	; 0xe8c <sevenSgementDisp>
    1a00:	80 e0       	ldi	r24, 0x00	; 0
    1a02:	90 e0       	ldi	r25, 0x00	; 0
    1a04:	a8 ec       	ldi	r26, 0xC8	; 200
    1a06:	b2 e4       	ldi	r27, 0x42	; 66
    1a08:	8d a7       	std	Y+45, r24	; 0x2d
    1a0a:	9e a7       	std	Y+46, r25	; 0x2e
    1a0c:	af a7       	std	Y+47, r26	; 0x2f
    1a0e:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1a10:	6d a5       	ldd	r22, Y+45	; 0x2d
    1a12:	7e a5       	ldd	r23, Y+46	; 0x2e
    1a14:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a16:	98 a9       	ldd	r25, Y+48	; 0x30
    1a18:	2b ea       	ldi	r18, 0xAB	; 171
    1a1a:	3a ea       	ldi	r19, 0xAA	; 170
    1a1c:	4a ea       	ldi	r20, 0xAA	; 170
    1a1e:	5e e3       	ldi	r21, 0x3E	; 62
    1a20:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a24:	dc 01       	movw	r26, r24
    1a26:	cb 01       	movw	r24, r22
    1a28:	89 a7       	std	Y+41, r24	; 0x29
    1a2a:	9a a7       	std	Y+42, r25	; 0x2a
    1a2c:	ab a7       	std	Y+43, r26	; 0x2b
    1a2e:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    1a30:	69 a5       	ldd	r22, Y+41	; 0x29
    1a32:	7a a5       	ldd	r23, Y+42	; 0x2a
    1a34:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a36:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a38:	20 e0       	ldi	r18, 0x00	; 0
    1a3a:	30 e0       	ldi	r19, 0x00	; 0
    1a3c:	40 e8       	ldi	r20, 0x80	; 128
    1a3e:	5f e3       	ldi	r21, 0x3F	; 63
    1a40:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1a44:	88 23       	and	r24, r24
    1a46:	1c f4       	brge	.+6      	; 0x1a4e <main+0xab4>
		__ticks = 1;
    1a48:	81 e0       	ldi	r24, 0x01	; 1
    1a4a:	88 a7       	std	Y+40, r24	; 0x28
    1a4c:	91 c0       	rjmp	.+290    	; 0x1b70 <main+0xbd6>
	else if (__tmp > 255)
    1a4e:	69 a5       	ldd	r22, Y+41	; 0x29
    1a50:	7a a5       	ldd	r23, Y+42	; 0x2a
    1a52:	8b a5       	ldd	r24, Y+43	; 0x2b
    1a54:	9c a5       	ldd	r25, Y+44	; 0x2c
    1a56:	20 e0       	ldi	r18, 0x00	; 0
    1a58:	30 e0       	ldi	r19, 0x00	; 0
    1a5a:	4f e7       	ldi	r20, 0x7F	; 127
    1a5c:	53 e4       	ldi	r21, 0x43	; 67
    1a5e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1a62:	18 16       	cp	r1, r24
    1a64:	0c f0       	brlt	.+2      	; 0x1a68 <main+0xace>
    1a66:	7b c0       	rjmp	.+246    	; 0x1b5e <main+0xbc4>
	{
		_delay_ms(__us / 1000.0);
    1a68:	6d a5       	ldd	r22, Y+45	; 0x2d
    1a6a:	7e a5       	ldd	r23, Y+46	; 0x2e
    1a6c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1a6e:	98 a9       	ldd	r25, Y+48	; 0x30
    1a70:	20 e0       	ldi	r18, 0x00	; 0
    1a72:	30 e0       	ldi	r19, 0x00	; 0
    1a74:	4a e7       	ldi	r20, 0x7A	; 122
    1a76:	54 e4       	ldi	r21, 0x44	; 68
    1a78:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1a7c:	dc 01       	movw	r26, r24
    1a7e:	cb 01       	movw	r24, r22
    1a80:	8c a3       	std	Y+36, r24	; 0x24
    1a82:	9d a3       	std	Y+37, r25	; 0x25
    1a84:	ae a3       	std	Y+38, r26	; 0x26
    1a86:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1a88:	6c a1       	ldd	r22, Y+36	; 0x24
    1a8a:	7d a1       	ldd	r23, Y+37	; 0x25
    1a8c:	8e a1       	ldd	r24, Y+38	; 0x26
    1a8e:	9f a1       	ldd	r25, Y+39	; 0x27
    1a90:	20 e0       	ldi	r18, 0x00	; 0
    1a92:	30 e0       	ldi	r19, 0x00	; 0
    1a94:	4a e7       	ldi	r20, 0x7A	; 122
    1a96:	53 e4       	ldi	r21, 0x43	; 67
    1a98:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1a9c:	dc 01       	movw	r26, r24
    1a9e:	cb 01       	movw	r24, r22
    1aa0:	88 a3       	std	Y+32, r24	; 0x20
    1aa2:	99 a3       	std	Y+33, r25	; 0x21
    1aa4:	aa a3       	std	Y+34, r26	; 0x22
    1aa6:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    1aa8:	68 a1       	ldd	r22, Y+32	; 0x20
    1aaa:	79 a1       	ldd	r23, Y+33	; 0x21
    1aac:	8a a1       	ldd	r24, Y+34	; 0x22
    1aae:	9b a1       	ldd	r25, Y+35	; 0x23
    1ab0:	20 e0       	ldi	r18, 0x00	; 0
    1ab2:	30 e0       	ldi	r19, 0x00	; 0
    1ab4:	40 e8       	ldi	r20, 0x80	; 128
    1ab6:	5f e3       	ldi	r21, 0x3F	; 63
    1ab8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1abc:	88 23       	and	r24, r24
    1abe:	2c f4       	brge	.+10     	; 0x1aca <main+0xb30>
		__ticks = 1;
    1ac0:	81 e0       	ldi	r24, 0x01	; 1
    1ac2:	90 e0       	ldi	r25, 0x00	; 0
    1ac4:	9f 8f       	std	Y+31, r25	; 0x1f
    1ac6:	8e 8f       	std	Y+30, r24	; 0x1e
    1ac8:	3f c0       	rjmp	.+126    	; 0x1b48 <main+0xbae>
	else if (__tmp > 65535)
    1aca:	68 a1       	ldd	r22, Y+32	; 0x20
    1acc:	79 a1       	ldd	r23, Y+33	; 0x21
    1ace:	8a a1       	ldd	r24, Y+34	; 0x22
    1ad0:	9b a1       	ldd	r25, Y+35	; 0x23
    1ad2:	20 e0       	ldi	r18, 0x00	; 0
    1ad4:	3f ef       	ldi	r19, 0xFF	; 255
    1ad6:	4f e7       	ldi	r20, 0x7F	; 127
    1ad8:	57 e4       	ldi	r21, 0x47	; 71
    1ada:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ade:	18 16       	cp	r1, r24
    1ae0:	4c f5       	brge	.+82     	; 0x1b34 <main+0xb9a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ae2:	6c a1       	ldd	r22, Y+36	; 0x24
    1ae4:	7d a1       	ldd	r23, Y+37	; 0x25
    1ae6:	8e a1       	ldd	r24, Y+38	; 0x26
    1ae8:	9f a1       	ldd	r25, Y+39	; 0x27
    1aea:	20 e0       	ldi	r18, 0x00	; 0
    1aec:	30 e0       	ldi	r19, 0x00	; 0
    1aee:	40 e2       	ldi	r20, 0x20	; 32
    1af0:	51 e4       	ldi	r21, 0x41	; 65
    1af2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1af6:	dc 01       	movw	r26, r24
    1af8:	cb 01       	movw	r24, r22
    1afa:	bc 01       	movw	r22, r24
    1afc:	cd 01       	movw	r24, r26
    1afe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b02:	dc 01       	movw	r26, r24
    1b04:	cb 01       	movw	r24, r22
    1b06:	9f 8f       	std	Y+31, r25	; 0x1f
    1b08:	8e 8f       	std	Y+30, r24	; 0x1e
    1b0a:	0f c0       	rjmp	.+30     	; 0x1b2a <main+0xb90>
    1b0c:	89 e1       	ldi	r24, 0x19	; 25
    1b0e:	90 e0       	ldi	r25, 0x00	; 0
    1b10:	9d 8f       	std	Y+29, r25	; 0x1d
    1b12:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b14:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1b16:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1b18:	01 97       	sbiw	r24, 0x01	; 1
    1b1a:	f1 f7       	brne	.-4      	; 0x1b18 <main+0xb7e>
    1b1c:	9d 8f       	std	Y+29, r25	; 0x1d
    1b1e:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1b20:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1b22:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1b24:	01 97       	sbiw	r24, 0x01	; 1
    1b26:	9f 8f       	std	Y+31, r25	; 0x1f
    1b28:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1b2a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1b2c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1b2e:	00 97       	sbiw	r24, 0x00	; 0
    1b30:	69 f7       	brne	.-38     	; 0x1b0c <main+0xb72>
    1b32:	24 c0       	rjmp	.+72     	; 0x1b7c <main+0xbe2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1b34:	68 a1       	ldd	r22, Y+32	; 0x20
    1b36:	79 a1       	ldd	r23, Y+33	; 0x21
    1b38:	8a a1       	ldd	r24, Y+34	; 0x22
    1b3a:	9b a1       	ldd	r25, Y+35	; 0x23
    1b3c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b40:	dc 01       	movw	r26, r24
    1b42:	cb 01       	movw	r24, r22
    1b44:	9f 8f       	std	Y+31, r25	; 0x1f
    1b46:	8e 8f       	std	Y+30, r24	; 0x1e
    1b48:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1b4a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1b4c:	9b 8f       	std	Y+27, r25	; 0x1b
    1b4e:	8a 8f       	std	Y+26, r24	; 0x1a
    1b50:	8a 8d       	ldd	r24, Y+26	; 0x1a
    1b52:	9b 8d       	ldd	r25, Y+27	; 0x1b
    1b54:	01 97       	sbiw	r24, 0x01	; 1
    1b56:	f1 f7       	brne	.-4      	; 0x1b54 <main+0xbba>
    1b58:	9b 8f       	std	Y+27, r25	; 0x1b
    1b5a:	8a 8f       	std	Y+26, r24	; 0x1a
    1b5c:	0f c0       	rjmp	.+30     	; 0x1b7c <main+0xbe2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1b5e:	69 a5       	ldd	r22, Y+41	; 0x29
    1b60:	7a a5       	ldd	r23, Y+42	; 0x2a
    1b62:	8b a5       	ldd	r24, Y+43	; 0x2b
    1b64:	9c a5       	ldd	r25, Y+44	; 0x2c
    1b66:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b6a:	dc 01       	movw	r26, r24
    1b6c:	cb 01       	movw	r24, r22
    1b6e:	88 a7       	std	Y+40, r24	; 0x28
    1b70:	88 a5       	ldd	r24, Y+40	; 0x28
    1b72:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1b74:	89 8d       	ldd	r24, Y+25	; 0x19
    1b76:	8a 95       	dec	r24
    1b78:	f1 f7       	brne	.-4      	; 0x1b76 <main+0xbdc>
    1b7a:	89 8f       	std	Y+25, r24	; 0x19
		_delay_us(100);
		PORTA = 0x20;
    1b7c:	eb e3       	ldi	r30, 0x3B	; 59
    1b7e:	f0 e0       	ldi	r31, 0x00	; 0
    1b80:	80 e2       	ldi	r24, 0x20	; 32
    1b82:	80 83       	st	Z, r24
		sevenSgementDisp(hours / 10);
    1b84:	fe 01       	movw	r30, r28
    1b86:	ef 56       	subi	r30, 0x6F	; 111
    1b88:	ff 4f       	sbci	r31, 0xFF	; 255
    1b8a:	80 81       	ld	r24, Z
    1b8c:	9a e0       	ldi	r25, 0x0A	; 10
    1b8e:	69 2f       	mov	r22, r25
    1b90:	0e 94 8b 0e 	call	0x1d16	; 0x1d16 <__udivmodqi4>
    1b94:	0e 94 46 07 	call	0xe8c	; 0xe8c <sevenSgementDisp>
    1b98:	80 e0       	ldi	r24, 0x00	; 0
    1b9a:	90 e0       	ldi	r25, 0x00	; 0
    1b9c:	a8 ec       	ldi	r26, 0xC8	; 200
    1b9e:	b2 e4       	ldi	r27, 0x42	; 66
    1ba0:	8d 8b       	std	Y+21, r24	; 0x15
    1ba2:	9e 8b       	std	Y+22, r25	; 0x16
    1ba4:	af 8b       	std	Y+23, r26	; 0x17
    1ba6:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1ba8:	6d 89       	ldd	r22, Y+21	; 0x15
    1baa:	7e 89       	ldd	r23, Y+22	; 0x16
    1bac:	8f 89       	ldd	r24, Y+23	; 0x17
    1bae:	98 8d       	ldd	r25, Y+24	; 0x18
    1bb0:	2b ea       	ldi	r18, 0xAB	; 171
    1bb2:	3a ea       	ldi	r19, 0xAA	; 170
    1bb4:	4a ea       	ldi	r20, 0xAA	; 170
    1bb6:	5e e3       	ldi	r21, 0x3E	; 62
    1bb8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1bbc:	dc 01       	movw	r26, r24
    1bbe:	cb 01       	movw	r24, r22
    1bc0:	89 8b       	std	Y+17, r24	; 0x11
    1bc2:	9a 8b       	std	Y+18, r25	; 0x12
    1bc4:	ab 8b       	std	Y+19, r26	; 0x13
    1bc6:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1bc8:	69 89       	ldd	r22, Y+17	; 0x11
    1bca:	7a 89       	ldd	r23, Y+18	; 0x12
    1bcc:	8b 89       	ldd	r24, Y+19	; 0x13
    1bce:	9c 89       	ldd	r25, Y+20	; 0x14
    1bd0:	20 e0       	ldi	r18, 0x00	; 0
    1bd2:	30 e0       	ldi	r19, 0x00	; 0
    1bd4:	40 e8       	ldi	r20, 0x80	; 128
    1bd6:	5f e3       	ldi	r21, 0x3F	; 63
    1bd8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1bdc:	88 23       	and	r24, r24
    1bde:	1c f4       	brge	.+6      	; 0x1be6 <main+0xc4c>
		__ticks = 1;
    1be0:	81 e0       	ldi	r24, 0x01	; 1
    1be2:	88 8b       	std	Y+16, r24	; 0x10
    1be4:	91 c0       	rjmp	.+290    	; 0x1d08 <main+0xd6e>
	else if (__tmp > 255)
    1be6:	69 89       	ldd	r22, Y+17	; 0x11
    1be8:	7a 89       	ldd	r23, Y+18	; 0x12
    1bea:	8b 89       	ldd	r24, Y+19	; 0x13
    1bec:	9c 89       	ldd	r25, Y+20	; 0x14
    1bee:	20 e0       	ldi	r18, 0x00	; 0
    1bf0:	30 e0       	ldi	r19, 0x00	; 0
    1bf2:	4f e7       	ldi	r20, 0x7F	; 127
    1bf4:	53 e4       	ldi	r21, 0x43	; 67
    1bf6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1bfa:	18 16       	cp	r1, r24
    1bfc:	0c f0       	brlt	.+2      	; 0x1c00 <main+0xc66>
    1bfe:	7b c0       	rjmp	.+246    	; 0x1cf6 <main+0xd5c>
	{
		_delay_ms(__us / 1000.0);
    1c00:	6d 89       	ldd	r22, Y+21	; 0x15
    1c02:	7e 89       	ldd	r23, Y+22	; 0x16
    1c04:	8f 89       	ldd	r24, Y+23	; 0x17
    1c06:	98 8d       	ldd	r25, Y+24	; 0x18
    1c08:	20 e0       	ldi	r18, 0x00	; 0
    1c0a:	30 e0       	ldi	r19, 0x00	; 0
    1c0c:	4a e7       	ldi	r20, 0x7A	; 122
    1c0e:	54 e4       	ldi	r21, 0x44	; 68
    1c10:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1c14:	dc 01       	movw	r26, r24
    1c16:	cb 01       	movw	r24, r22
    1c18:	8c 87       	std	Y+12, r24	; 0x0c
    1c1a:	9d 87       	std	Y+13, r25	; 0x0d
    1c1c:	ae 87       	std	Y+14, r26	; 0x0e
    1c1e:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c20:	6c 85       	ldd	r22, Y+12	; 0x0c
    1c22:	7d 85       	ldd	r23, Y+13	; 0x0d
    1c24:	8e 85       	ldd	r24, Y+14	; 0x0e
    1c26:	9f 85       	ldd	r25, Y+15	; 0x0f
    1c28:	20 e0       	ldi	r18, 0x00	; 0
    1c2a:	30 e0       	ldi	r19, 0x00	; 0
    1c2c:	4a e7       	ldi	r20, 0x7A	; 122
    1c2e:	53 e4       	ldi	r21, 0x43	; 67
    1c30:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c34:	dc 01       	movw	r26, r24
    1c36:	cb 01       	movw	r24, r22
    1c38:	88 87       	std	Y+8, r24	; 0x08
    1c3a:	99 87       	std	Y+9, r25	; 0x09
    1c3c:	aa 87       	std	Y+10, r26	; 0x0a
    1c3e:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    1c40:	68 85       	ldd	r22, Y+8	; 0x08
    1c42:	79 85       	ldd	r23, Y+9	; 0x09
    1c44:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c46:	9b 85       	ldd	r25, Y+11	; 0x0b
    1c48:	20 e0       	ldi	r18, 0x00	; 0
    1c4a:	30 e0       	ldi	r19, 0x00	; 0
    1c4c:	40 e8       	ldi	r20, 0x80	; 128
    1c4e:	5f e3       	ldi	r21, 0x3F	; 63
    1c50:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c54:	88 23       	and	r24, r24
    1c56:	2c f4       	brge	.+10     	; 0x1c62 <main+0xcc8>
		__ticks = 1;
    1c58:	81 e0       	ldi	r24, 0x01	; 1
    1c5a:	90 e0       	ldi	r25, 0x00	; 0
    1c5c:	9f 83       	std	Y+7, r25	; 0x07
    1c5e:	8e 83       	std	Y+6, r24	; 0x06
    1c60:	3f c0       	rjmp	.+126    	; 0x1ce0 <main+0xd46>
	else if (__tmp > 65535)
    1c62:	68 85       	ldd	r22, Y+8	; 0x08
    1c64:	79 85       	ldd	r23, Y+9	; 0x09
    1c66:	8a 85       	ldd	r24, Y+10	; 0x0a
    1c68:	9b 85       	ldd	r25, Y+11	; 0x0b
    1c6a:	20 e0       	ldi	r18, 0x00	; 0
    1c6c:	3f ef       	ldi	r19, 0xFF	; 255
    1c6e:	4f e7       	ldi	r20, 0x7F	; 127
    1c70:	57 e4       	ldi	r21, 0x47	; 71
    1c72:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c76:	18 16       	cp	r1, r24
    1c78:	4c f5       	brge	.+82     	; 0x1ccc <main+0xd32>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1c7a:	6c 85       	ldd	r22, Y+12	; 0x0c
    1c7c:	7d 85       	ldd	r23, Y+13	; 0x0d
    1c7e:	8e 85       	ldd	r24, Y+14	; 0x0e
    1c80:	9f 85       	ldd	r25, Y+15	; 0x0f
    1c82:	20 e0       	ldi	r18, 0x00	; 0
    1c84:	30 e0       	ldi	r19, 0x00	; 0
    1c86:	40 e2       	ldi	r20, 0x20	; 32
    1c88:	51 e4       	ldi	r21, 0x41	; 65
    1c8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c8e:	dc 01       	movw	r26, r24
    1c90:	cb 01       	movw	r24, r22
    1c92:	bc 01       	movw	r22, r24
    1c94:	cd 01       	movw	r24, r26
    1c96:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1c9a:	dc 01       	movw	r26, r24
    1c9c:	cb 01       	movw	r24, r22
    1c9e:	9f 83       	std	Y+7, r25	; 0x07
    1ca0:	8e 83       	std	Y+6, r24	; 0x06
    1ca2:	0f c0       	rjmp	.+30     	; 0x1cc2 <main+0xd28>
    1ca4:	89 e1       	ldi	r24, 0x19	; 25
    1ca6:	90 e0       	ldi	r25, 0x00	; 0
    1ca8:	9d 83       	std	Y+5, r25	; 0x05
    1caa:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1cac:	8c 81       	ldd	r24, Y+4	; 0x04
    1cae:	9d 81       	ldd	r25, Y+5	; 0x05
    1cb0:	01 97       	sbiw	r24, 0x01	; 1
    1cb2:	f1 f7       	brne	.-4      	; 0x1cb0 <main+0xd16>
    1cb4:	9d 83       	std	Y+5, r25	; 0x05
    1cb6:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1cb8:	8e 81       	ldd	r24, Y+6	; 0x06
    1cba:	9f 81       	ldd	r25, Y+7	; 0x07
    1cbc:	01 97       	sbiw	r24, 0x01	; 1
    1cbe:	9f 83       	std	Y+7, r25	; 0x07
    1cc0:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1cc2:	8e 81       	ldd	r24, Y+6	; 0x06
    1cc4:	9f 81       	ldd	r25, Y+7	; 0x07
    1cc6:	00 97       	sbiw	r24, 0x00	; 0
    1cc8:	69 f7       	brne	.-38     	; 0x1ca4 <main+0xd0a>
    1cca:	b2 c9       	rjmp	.-3228   	; 0x1030 <main+0x96>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1ccc:	68 85       	ldd	r22, Y+8	; 0x08
    1cce:	79 85       	ldd	r23, Y+9	; 0x09
    1cd0:	8a 85       	ldd	r24, Y+10	; 0x0a
    1cd2:	9b 85       	ldd	r25, Y+11	; 0x0b
    1cd4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cd8:	dc 01       	movw	r26, r24
    1cda:	cb 01       	movw	r24, r22
    1cdc:	9f 83       	std	Y+7, r25	; 0x07
    1cde:	8e 83       	std	Y+6, r24	; 0x06
    1ce0:	8e 81       	ldd	r24, Y+6	; 0x06
    1ce2:	9f 81       	ldd	r25, Y+7	; 0x07
    1ce4:	9b 83       	std	Y+3, r25	; 0x03
    1ce6:	8a 83       	std	Y+2, r24	; 0x02
    1ce8:	8a 81       	ldd	r24, Y+2	; 0x02
    1cea:	9b 81       	ldd	r25, Y+3	; 0x03
    1cec:	01 97       	sbiw	r24, 0x01	; 1
    1cee:	f1 f7       	brne	.-4      	; 0x1cec <main+0xd52>
    1cf0:	9b 83       	std	Y+3, r25	; 0x03
    1cf2:	8a 83       	std	Y+2, r24	; 0x02
    1cf4:	9d c9       	rjmp	.-3270   	; 0x1030 <main+0x96>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1cf6:	69 89       	ldd	r22, Y+17	; 0x11
    1cf8:	7a 89       	ldd	r23, Y+18	; 0x12
    1cfa:	8b 89       	ldd	r24, Y+19	; 0x13
    1cfc:	9c 89       	ldd	r25, Y+20	; 0x14
    1cfe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d02:	dc 01       	movw	r26, r24
    1d04:	cb 01       	movw	r24, r22
    1d06:	88 8b       	std	Y+16, r24	; 0x10
    1d08:	88 89       	ldd	r24, Y+16	; 0x10
    1d0a:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1d0c:	89 81       	ldd	r24, Y+1	; 0x01
    1d0e:	8a 95       	dec	r24
    1d10:	f1 f7       	brne	.-4      	; 0x1d0e <main+0xd74>
    1d12:	89 83       	std	Y+1, r24	; 0x01
    1d14:	8d c9       	rjmp	.-3302   	; 0x1030 <main+0x96>

00001d16 <__udivmodqi4>:
    1d16:	99 1b       	sub	r25, r25
    1d18:	79 e0       	ldi	r23, 0x09	; 9
    1d1a:	04 c0       	rjmp	.+8      	; 0x1d24 <__udivmodqi4_ep>

00001d1c <__udivmodqi4_loop>:
    1d1c:	99 1f       	adc	r25, r25
    1d1e:	96 17       	cp	r25, r22
    1d20:	08 f0       	brcs	.+2      	; 0x1d24 <__udivmodqi4_ep>
    1d22:	96 1b       	sub	r25, r22

00001d24 <__udivmodqi4_ep>:
    1d24:	88 1f       	adc	r24, r24
    1d26:	7a 95       	dec	r23
    1d28:	c9 f7       	brne	.-14     	; 0x1d1c <__udivmodqi4_loop>
    1d2a:	80 95       	com	r24
    1d2c:	08 95       	ret

00001d2e <__prologue_saves__>:
    1d2e:	2f 92       	push	r2
    1d30:	3f 92       	push	r3
    1d32:	4f 92       	push	r4
    1d34:	5f 92       	push	r5
    1d36:	6f 92       	push	r6
    1d38:	7f 92       	push	r7
    1d3a:	8f 92       	push	r8
    1d3c:	9f 92       	push	r9
    1d3e:	af 92       	push	r10
    1d40:	bf 92       	push	r11
    1d42:	cf 92       	push	r12
    1d44:	df 92       	push	r13
    1d46:	ef 92       	push	r14
    1d48:	ff 92       	push	r15
    1d4a:	0f 93       	push	r16
    1d4c:	1f 93       	push	r17
    1d4e:	cf 93       	push	r28
    1d50:	df 93       	push	r29
    1d52:	cd b7       	in	r28, 0x3d	; 61
    1d54:	de b7       	in	r29, 0x3e	; 62
    1d56:	ca 1b       	sub	r28, r26
    1d58:	db 0b       	sbc	r29, r27
    1d5a:	0f b6       	in	r0, 0x3f	; 63
    1d5c:	f8 94       	cli
    1d5e:	de bf       	out	0x3e, r29	; 62
    1d60:	0f be       	out	0x3f, r0	; 63
    1d62:	cd bf       	out	0x3d, r28	; 61
    1d64:	09 94       	ijmp

00001d66 <__epilogue_restores__>:
    1d66:	2a 88       	ldd	r2, Y+18	; 0x12
    1d68:	39 88       	ldd	r3, Y+17	; 0x11
    1d6a:	48 88       	ldd	r4, Y+16	; 0x10
    1d6c:	5f 84       	ldd	r5, Y+15	; 0x0f
    1d6e:	6e 84       	ldd	r6, Y+14	; 0x0e
    1d70:	7d 84       	ldd	r7, Y+13	; 0x0d
    1d72:	8c 84       	ldd	r8, Y+12	; 0x0c
    1d74:	9b 84       	ldd	r9, Y+11	; 0x0b
    1d76:	aa 84       	ldd	r10, Y+10	; 0x0a
    1d78:	b9 84       	ldd	r11, Y+9	; 0x09
    1d7a:	c8 84       	ldd	r12, Y+8	; 0x08
    1d7c:	df 80       	ldd	r13, Y+7	; 0x07
    1d7e:	ee 80       	ldd	r14, Y+6	; 0x06
    1d80:	fd 80       	ldd	r15, Y+5	; 0x05
    1d82:	0c 81       	ldd	r16, Y+4	; 0x04
    1d84:	1b 81       	ldd	r17, Y+3	; 0x03
    1d86:	aa 81       	ldd	r26, Y+2	; 0x02
    1d88:	b9 81       	ldd	r27, Y+1	; 0x01
    1d8a:	ce 0f       	add	r28, r30
    1d8c:	d1 1d       	adc	r29, r1
    1d8e:	0f b6       	in	r0, 0x3f	; 63
    1d90:	f8 94       	cli
    1d92:	de bf       	out	0x3e, r29	; 62
    1d94:	0f be       	out	0x3f, r0	; 63
    1d96:	cd bf       	out	0x3d, r28	; 61
    1d98:	ed 01       	movw	r28, r26
    1d9a:	08 95       	ret

00001d9c <_exit>:
    1d9c:	f8 94       	cli

00001d9e <__stop_program>:
    1d9e:	ff cf       	rjmp	.-2      	; 0x1d9e <__stop_program>
