

================================================================
== Vivado HLS Report for 'dut_conv'
================================================================
* Date:           Wed Oct 26 19:06:43 2022

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        bnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.34|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  49441|  5801025|  49441|  5801025|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+
        |                   |     Latency     |   Iteration   |  Initiation Interval  |   Trip  |          |
        |     Loop Name     |  min  |   max   |    Latency    |  achieved |   target  |  Count  | Pipelined|
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+
        |- LOOP_N           |  49440|  5801024| 3090 ~ 181282 |          -|          -| 16 ~ 32 |    no    |
        | + LOOP_X          |   3088|   181280|  386 ~ 11330  |          -|          -|  8 ~ 16 |    no    |
        |  ++ LOOP_Y        |    384|    11328|    48 ~ 708   |          -|          -|  8 ~ 16 |    no    |
        |   +++ LOOP_M      |     44|      704|             44|          -|          -|  1 ~ 16 |    no    |
        |    ++++ LOOP_C    |     42|       42|             14|          -|          -|        3|    no    |
        |     +++++ LOOP_R  |     12|       12|              4|          -|          -|        3|    no    |
        +-------------------+-------+---------+---------------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      3|       0|    315|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    209|
|Register         |        -|      -|     446|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      3|     446|    524|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      1|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-----------+------------------+---------+---+----+------+-----+------+-------------+
    |   Memory  |      Module      | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-----------+------------------+---------+---+----+------+-----+------+-------------+
    |w_conv1_U  |dut_conv_w_conv1  |        1|  0|   0|  4608|    1|     1|         4608|
    |w_conv2_U  |dut_conv_w_conv2  |        1|  0|   0|  4608|    1|     1|         4608|
    +-----------+------------------+---------+---+----+------+-----+------+-------------+
    |Total      |                  |        2|  0|   0|  9216|    2|     2|         9216|
    +-----------+------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |tmp5_fu_426_p2          |     *    |      1|  0|   0|           9|           5|
    |tmp7_fu_675_p2          |     *    |      1|  0|   0|           9|           6|
    |tmp_14_fu_382_p2        |     *    |      1|  0|   4|           6|           5|
    |O_fu_327_p2             |     +    |      0|  0|   5|           3|           5|
    |c_3_fu_505_p2           |     +    |      0|  0|   2|           2|           1|
    |i_index_fu_680_p2       |     +    |      0|  0|  13|          13|          13|
    |m_4_fu_454_p2           |     +    |      0|  0|   5|           5|           1|
    |mac_num_3_fu_647_p2     |     +    |      0|  0|  32|          32|           1|
    |n_2_fu_376_p2           |     +    |      0|  0|   6|           6|           1|
    |next_mul4_fu_435_p2     |     +    |      0|  0|   9|           9|           9|
    |next_mul_fu_440_p2      |     +    |      0|  0|   9|           9|           9|
    |o_index_fu_431_p2       |     +    |      0|  0|  13|          13|          13|
    |one_out_2_fu_710_p2     |     +    |      0|  0|  32|          32|          32|
    |r_2_fu_564_p2           |     +    |      0|  0|   2|           2|           1|
    |sum_1_fu_544_p2         |     +    |      0|  0|   1|          32|          32|
    |tmp10_fu_627_p2         |     +    |      0|  0|   1|           5|           5|
    |tmp4_fu_417_p2          |     +    |      0|  0|   9|           9|           9|
    |tmp6_fu_604_p2          |     +    |      0|  0|   1|           9|           9|
    |tmp8_fu_598_p2          |     +    |      0|  0|   1|           9|           9|
    |tmp9_fu_481_p2          |     +    |      0|  0|  13|          13|          13|
    |tmp_16_fu_460_p2        |     +    |      0|  0|   9|           9|           9|
    |tmp_i_fu_341_p2         |     +    |      0|  0|   5|           2|           5|
    |w_index_fu_636_p2       |     +    |      0|  0|  14|          14|          14|
    |x_4_fu_396_p2           |     +    |      0|  0|   5|           5|           1|
    |x_assign_fu_511_p2      |     +    |      0|  0|   5|           5|           5|
    |y_4_fu_411_p2           |     +    |      0|  0|   5|           5|           1|
    |y_assign_fu_570_p2      |     +    |      0|  0|   5|           5|           5|
    |tmp_20_fu_538_p2        |     -    |      0|  0|   1|          32|          32|
    |tmp_21_fu_621_p2        |     -    |      0|  0|   1|           5|           5|
    |or_cond2_i_fu_592_p2    |    and   |      0|  0|   1|           1|           1|
    |tmp_fu_587_p2           |    and   |      0|  0|   1|           1|           1|
    |exitcond1_fu_391_p2     |   icmp   |      0|  0|   2|           5|           5|
    |exitcond2_fu_499_p2     |   icmp   |      0|  0|   1|           2|           2|
    |exitcond3_fu_406_p2     |   icmp   |      0|  0|   2|           5|           5|
    |exitcond_fu_558_p2      |   icmp   |      0|  0|   1|           2|           2|
    |notlhs_i_fu_527_p2      |   icmp   |      0|  0|   2|           5|           5|
    |notrhs_i_fu_576_p2      |   icmp   |      0|  0|   2|           5|           1|
    |output_r_d0             |   icmp   |      0|  0|  11|          32|          32|
    |tmp_12_i_fu_582_p2      |   icmp   |      0|  0|   2|           5|           5|
    |tmp_15_fu_449_p2        |   icmp   |      0|  0|   3|           6|           6|
    |tmp_i_26_fu_521_p2      |   icmp   |      0|  0|   2|           5|           1|
    |tmp_s_fu_371_p2         |   icmp   |      0|  0|   3|           7|           7|
    |sel_tmp1_fu_659_p2      |    or    |      0|  0|   1|           1|           1|
    |mac_num_2_fu_664_p3     |  select  |      0|  0|  32|           1|          32|
    |one_out_3_fu_716_p3     |  select  |      0|  0|  32|           1|          32|
    |p_pn_in_in_v_fu_689_p3  |  select  |      0|  0|   1|           1|           1|
    |p_pn_in_fu_700_p2       |    xor   |      0|  0|   1|           1|           1|
    |sel_tmp_fu_653_p2       |    xor   |      0|  0|   2|           1|           2|
    |tmp11_fu_694_p2         |    xor   |      0|  0|   2|           1|           2|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |      3|  0| 315|         397|         400|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |ap_NS_fsm          |   6|         13|    1|         13|
    |c_reg_277          |   2|          2|    2|          4|
    |m_reg_219          |   5|          2|    5|         10|
    |mac_num_1_reg_300  |  32|          2|   32|         64|
    |mac_num_reg_265    |  32|          2|   32|         64|
    |n_reg_172          |   6|          2|    6|         12|
    |one_out_1_reg_288  |  32|          2|   32|         64|
    |one_out_reg_253    |  32|          2|   32|         64|
    |phi_mul3_reg_242   |   9|          2|    9|         18|
    |phi_mul_reg_230    |   9|          2|    9|         18|
    |r_reg_312          |   2|          2|    2|          4|
    |sum_reg_207        |  32|          2|   32|         64|
    |x_reg_183          |   5|          2|    5|         10|
    |y_reg_195          |   5|          2|    5|         10|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 209|         39|  204|        419|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |I_cast5_reg_771        |   6|   0|    9|          3|
    |I_cast_reg_781         |   6|   0|   13|          7|
    |N_cast_reg_776         |   7|   0|    9|          2|
    |O_cast24_cast_reg_755  |   5|   0|    9|          4|
    |O_cast25_cast_reg_750  |   5|   0|   13|          8|
    |O_reg_744              |   5|   0|    5|          0|
    |ap_CS_fsm              |  12|   0|   12|          0|
    |c_3_reg_881            |   2|   0|    2|          0|
    |c_cast_reg_873         |   2|   0|    5|          3|
    |c_reg_277              |   2|   0|    2|          0|
    |i_index_reg_939        |  13|   0|   13|          0|
    |m_4_reg_853            |   5|   0|    5|          0|
    |m_reg_219              |   5|   0|    5|          0|
    |mac_num_1_reg_300      |  32|   0|   32|          0|
    |mac_num_2_reg_934      |  32|   0|   32|          0|
    |mac_num_reg_265        |  32|   0|   32|          0|
    |n_2_reg_794            |   6|   0|    6|          0|
    |n_cast1_reg_786        |   6|   0|    9|          3|
    |n_reg_172              |   6|   0|    6|          0|
    |next_mul4_reg_840      |   9|   0|    9|          0|
    |next_mul_reg_845       |   9|   0|    9|          0|
    |notlhs_i_reg_896       |   1|   0|    1|          0|
    |o_index_reg_835        |  13|   0|   13|          0|
    |one_out_1_reg_288      |  32|   0|   32|          0|
    |one_out_reg_253        |  32|   0|   32|          0|
    |phi_mul3_reg_242       |   9|   0|    9|          0|
    |phi_mul_reg_230        |   9|   0|    9|          0|
    |r_2_reg_909            |   2|   0|    2|          0|
    |r_reg_312              |   2|   0|    2|          0|
    |sel_tmp1_reg_929       |   1|   0|    1|          0|
    |sum_reg_207            |  32|   0|   32|          0|
    |tmp5_reg_830           |  13|   0|   13|          0|
    |tmp6_reg_914           |   9|   0|    9|          0|
    |tmp9_cast_reg_858      |  13|   0|   14|          1|
    |tmp_14_reg_799         |   9|   0|    9|          0|
    |tmp_17_reg_863         |  13|   0|   64|         51|
    |tmp_25_reg_766         |   6|   0|    6|          0|
    |tmp_i_26_reg_891       |   1|   0|    1|          0|
    |tmp_i_reg_760          |   5|   0|    5|          0|
    |w_conv1_load_reg_944   |   1|   0|    1|          0|
    |w_conv2_load_reg_949   |   1|   0|    1|          0|
    |x_4_reg_812            |   5|   0|    5|          0|
    |x_assign_cast_reg_886  |   5|   0|   13|          8|
    |x_cast_reg_804         |   5|   0|   13|          8|
    |x_reg_183              |   5|   0|    5|          0|
    |y_4_reg_825            |   5|   0|    5|          0|
    |y_cast_reg_817         |   5|   0|    9|          4|
    |y_reg_195              |   5|   0|    5|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  | 446|   0|  548|        102|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs |   dut_conv   | return value |
|ap_rst                |  in |    1| ap_ctrl_hs |   dut_conv   | return value |
|ap_start              |  in |    1| ap_ctrl_hs |   dut_conv   | return value |
|ap_done               | out |    1| ap_ctrl_hs |   dut_conv   | return value |
|ap_idle               | out |    1| ap_ctrl_hs |   dut_conv   | return value |
|ap_ready              | out |    1| ap_ctrl_hs |   dut_conv   | return value |
|input_r_address0      | out |   13|  ap_memory |    input_r   |     array    |
|input_r_ce0           | out |    1|  ap_memory |    input_r   |     array    |
|input_r_q0            |  in |    1|  ap_memory |    input_r   |     array    |
|output_r_address0     | out |   13|  ap_memory |   output_r   |     array    |
|output_r_ce0          | out |    1|  ap_memory |   output_r   |     array    |
|output_r_we0          | out |    1|  ap_memory |   output_r   |     array    |
|output_r_d0           | out |    1|  ap_memory |   output_r   |     array    |
|threshold_V_address0  | out |   13|  ap_memory |  threshold_V |     array    |
|threshold_V_ce0       | out |    1|  ap_memory |  threshold_V |     array    |
|threshold_V_q0        |  in |    8|  ap_memory |  threshold_V |     array    |
|M                     |  in |    7|   ap_none  |       M      |    scalar    |
|N                     |  in |    7|   ap_none  |       N      |    scalar    |
|I                     |  in |    6|   ap_none  |       I      |    scalar    |
|L                     |  in |    1|   ap_none  |       L      |    scalar    |
+----------------------+-----+-----+------------+--------------+--------------+

