
2moto1enco.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ae8  08000110  08000110  00010110  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000043c  08009bf8  08009bf8  00019bf8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a034  0800a034  000201d8  2**0
                  CONTENTS
  4 .ARM          00000000  0800a034  0800a034  000201d8  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800a034  0800a034  000201d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0800a034  0800a034  0001a034  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a03c  0800a03c  0001a03c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d8  20000000  0800a040  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001314  200001d8  0800a218  000201d8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200014ec  0800a218  000214ec  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000201d8  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  00020201  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001845b  00000000  00000000  00020244  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000386b  00000000  00000000  0003869f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000014e0  00000000  00000000  0003bf10  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001026  00000000  00000000  0003d3f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001ded8  00000000  00000000  0003e416  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   000183bb  00000000  00000000  0005c2ee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009a115  00000000  00000000  000746a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  0000697c  00000000  00000000  0010e7c0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000061  00000000  00000000  0011513c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	; (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	; (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	; (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	200001d8 	.word	0x200001d8
 800012c:	00000000 	.word	0x00000000
 8000130:	08009be0 	.word	0x08009be0

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	; (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	; (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	; (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	200001dc 	.word	0x200001dc
 800014c:	08009be0 	.word	0x08009be0

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	; 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2uiz>:
 8000a88:	004a      	lsls	r2, r1, #1
 8000a8a:	d211      	bcs.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a8c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a90:	d211      	bcs.n	8000ab6 <__aeabi_d2uiz+0x2e>
 8000a92:	d50d      	bpl.n	8000ab0 <__aeabi_d2uiz+0x28>
 8000a94:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a98:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a9c:	d40e      	bmi.n	8000abc <__aeabi_d2uiz+0x34>
 8000a9e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aa2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	4770      	bx	lr
 8000ab0:	f04f 0000 	mov.w	r0, #0
 8000ab4:	4770      	bx	lr
 8000ab6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000aba:	d102      	bne.n	8000ac2 <__aeabi_d2uiz+0x3a>
 8000abc:	f04f 30ff 	mov.w	r0, #4294967295
 8000ac0:	4770      	bx	lr
 8000ac2:	f04f 0000 	mov.w	r0, #0
 8000ac6:	4770      	bx	lr

08000ac8 <__aeabi_frsub>:
 8000ac8:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000acc:	e002      	b.n	8000ad4 <__addsf3>
 8000ace:	bf00      	nop

08000ad0 <__aeabi_fsub>:
 8000ad0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000ad4 <__addsf3>:
 8000ad4:	0042      	lsls	r2, r0, #1
 8000ad6:	bf1f      	itttt	ne
 8000ad8:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000adc:	ea92 0f03 	teqne	r2, r3
 8000ae0:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000ae4:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000ae8:	d06a      	beq.n	8000bc0 <__addsf3+0xec>
 8000aea:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000aee:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000af2:	bfc1      	itttt	gt
 8000af4:	18d2      	addgt	r2, r2, r3
 8000af6:	4041      	eorgt	r1, r0
 8000af8:	4048      	eorgt	r0, r1
 8000afa:	4041      	eorgt	r1, r0
 8000afc:	bfb8      	it	lt
 8000afe:	425b      	neglt	r3, r3
 8000b00:	2b19      	cmp	r3, #25
 8000b02:	bf88      	it	hi
 8000b04:	4770      	bxhi	lr
 8000b06:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b0a:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b0e:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b12:	bf18      	it	ne
 8000b14:	4240      	negne	r0, r0
 8000b16:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b1a:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000b1e:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000b22:	bf18      	it	ne
 8000b24:	4249      	negne	r1, r1
 8000b26:	ea92 0f03 	teq	r2, r3
 8000b2a:	d03f      	beq.n	8000bac <__addsf3+0xd8>
 8000b2c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b30:	fa41 fc03 	asr.w	ip, r1, r3
 8000b34:	eb10 000c 	adds.w	r0, r0, ip
 8000b38:	f1c3 0320 	rsb	r3, r3, #32
 8000b3c:	fa01 f103 	lsl.w	r1, r1, r3
 8000b40:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000b44:	d502      	bpl.n	8000b4c <__addsf3+0x78>
 8000b46:	4249      	negs	r1, r1
 8000b48:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000b4c:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000b50:	d313      	bcc.n	8000b7a <__addsf3+0xa6>
 8000b52:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000b56:	d306      	bcc.n	8000b66 <__addsf3+0x92>
 8000b58:	0840      	lsrs	r0, r0, #1
 8000b5a:	ea4f 0131 	mov.w	r1, r1, rrx
 8000b5e:	f102 0201 	add.w	r2, r2, #1
 8000b62:	2afe      	cmp	r2, #254	; 0xfe
 8000b64:	d251      	bcs.n	8000c0a <__addsf3+0x136>
 8000b66:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000b6a:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000b6e:	bf08      	it	eq
 8000b70:	f020 0001 	biceq.w	r0, r0, #1
 8000b74:	ea40 0003 	orr.w	r0, r0, r3
 8000b78:	4770      	bx	lr
 8000b7a:	0049      	lsls	r1, r1, #1
 8000b7c:	eb40 0000 	adc.w	r0, r0, r0
 8000b80:	3a01      	subs	r2, #1
 8000b82:	bf28      	it	cs
 8000b84:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000b88:	d2ed      	bcs.n	8000b66 <__addsf3+0x92>
 8000b8a:	fab0 fc80 	clz	ip, r0
 8000b8e:	f1ac 0c08 	sub.w	ip, ip, #8
 8000b92:	ebb2 020c 	subs.w	r2, r2, ip
 8000b96:	fa00 f00c 	lsl.w	r0, r0, ip
 8000b9a:	bfaa      	itet	ge
 8000b9c:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000ba0:	4252      	neglt	r2, r2
 8000ba2:	4318      	orrge	r0, r3
 8000ba4:	bfbc      	itt	lt
 8000ba6:	40d0      	lsrlt	r0, r2
 8000ba8:	4318      	orrlt	r0, r3
 8000baa:	4770      	bx	lr
 8000bac:	f092 0f00 	teq	r2, #0
 8000bb0:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000bb4:	bf06      	itte	eq
 8000bb6:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000bba:	3201      	addeq	r2, #1
 8000bbc:	3b01      	subne	r3, #1
 8000bbe:	e7b5      	b.n	8000b2c <__addsf3+0x58>
 8000bc0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000bc4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000bc8:	bf18      	it	ne
 8000bca:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000bce:	d021      	beq.n	8000c14 <__addsf3+0x140>
 8000bd0:	ea92 0f03 	teq	r2, r3
 8000bd4:	d004      	beq.n	8000be0 <__addsf3+0x10c>
 8000bd6:	f092 0f00 	teq	r2, #0
 8000bda:	bf08      	it	eq
 8000bdc:	4608      	moveq	r0, r1
 8000bde:	4770      	bx	lr
 8000be0:	ea90 0f01 	teq	r0, r1
 8000be4:	bf1c      	itt	ne
 8000be6:	2000      	movne	r0, #0
 8000be8:	4770      	bxne	lr
 8000bea:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000bee:	d104      	bne.n	8000bfa <__addsf3+0x126>
 8000bf0:	0040      	lsls	r0, r0, #1
 8000bf2:	bf28      	it	cs
 8000bf4:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000bf8:	4770      	bx	lr
 8000bfa:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000bfe:	bf3c      	itt	cc
 8000c00:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c04:	4770      	bxcc	lr
 8000c06:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c0a:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c0e:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c12:	4770      	bx	lr
 8000c14:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c18:	bf16      	itet	ne
 8000c1a:	4608      	movne	r0, r1
 8000c1c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c20:	4601      	movne	r1, r0
 8000c22:	0242      	lsls	r2, r0, #9
 8000c24:	bf06      	itte	eq
 8000c26:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c2a:	ea90 0f01 	teqeq	r0, r1
 8000c2e:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000c32:	4770      	bx	lr

08000c34 <__aeabi_ui2f>:
 8000c34:	f04f 0300 	mov.w	r3, #0
 8000c38:	e004      	b.n	8000c44 <__aeabi_i2f+0x8>
 8000c3a:	bf00      	nop

08000c3c <__aeabi_i2f>:
 8000c3c:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000c40:	bf48      	it	mi
 8000c42:	4240      	negmi	r0, r0
 8000c44:	ea5f 0c00 	movs.w	ip, r0
 8000c48:	bf08      	it	eq
 8000c4a:	4770      	bxeq	lr
 8000c4c:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000c50:	4601      	mov	r1, r0
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	e01c      	b.n	8000c92 <__aeabi_l2f+0x2a>

08000c58 <__aeabi_ul2f>:
 8000c58:	ea50 0201 	orrs.w	r2, r0, r1
 8000c5c:	bf08      	it	eq
 8000c5e:	4770      	bxeq	lr
 8000c60:	f04f 0300 	mov.w	r3, #0
 8000c64:	e00a      	b.n	8000c7c <__aeabi_l2f+0x14>
 8000c66:	bf00      	nop

08000c68 <__aeabi_l2f>:
 8000c68:	ea50 0201 	orrs.w	r2, r0, r1
 8000c6c:	bf08      	it	eq
 8000c6e:	4770      	bxeq	lr
 8000c70:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000c74:	d502      	bpl.n	8000c7c <__aeabi_l2f+0x14>
 8000c76:	4240      	negs	r0, r0
 8000c78:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c7c:	ea5f 0c01 	movs.w	ip, r1
 8000c80:	bf02      	ittt	eq
 8000c82:	4684      	moveq	ip, r0
 8000c84:	4601      	moveq	r1, r0
 8000c86:	2000      	moveq	r0, #0
 8000c88:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000c8c:	bf08      	it	eq
 8000c8e:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000c92:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000c96:	fabc f28c 	clz	r2, ip
 8000c9a:	3a08      	subs	r2, #8
 8000c9c:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000ca0:	db10      	blt.n	8000cc4 <__aeabi_l2f+0x5c>
 8000ca2:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ca6:	4463      	add	r3, ip
 8000ca8:	fa00 fc02 	lsl.w	ip, r0, r2
 8000cac:	f1c2 0220 	rsb	r2, r2, #32
 8000cb0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000cb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000cb8:	eb43 0002 	adc.w	r0, r3, r2
 8000cbc:	bf08      	it	eq
 8000cbe:	f020 0001 	biceq.w	r0, r0, #1
 8000cc2:	4770      	bx	lr
 8000cc4:	f102 0220 	add.w	r2, r2, #32
 8000cc8:	fa01 fc02 	lsl.w	ip, r1, r2
 8000ccc:	f1c2 0220 	rsb	r2, r2, #32
 8000cd0:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000cd4:	fa21 f202 	lsr.w	r2, r1, r2
 8000cd8:	eb43 0002 	adc.w	r0, r3, r2
 8000cdc:	bf08      	it	eq
 8000cde:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000ce2:	4770      	bx	lr

08000ce4 <__aeabi_fmul>:
 8000ce4:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000ce8:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000cec:	bf1e      	ittt	ne
 8000cee:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000cf2:	ea92 0f0c 	teqne	r2, ip
 8000cf6:	ea93 0f0c 	teqne	r3, ip
 8000cfa:	d06f      	beq.n	8000ddc <__aeabi_fmul+0xf8>
 8000cfc:	441a      	add	r2, r3
 8000cfe:	ea80 0c01 	eor.w	ip, r0, r1
 8000d02:	0240      	lsls	r0, r0, #9
 8000d04:	bf18      	it	ne
 8000d06:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d0a:	d01e      	beq.n	8000d4a <__aeabi_fmul+0x66>
 8000d0c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8000d10:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d14:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d18:	fba0 3101 	umull	r3, r1, r0, r1
 8000d1c:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000d20:	f5b1 0f00 	cmp.w	r1, #8388608	; 0x800000
 8000d24:	bf3e      	ittt	cc
 8000d26:	0049      	lslcc	r1, r1, #1
 8000d28:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d2c:	005b      	lslcc	r3, r3, #1
 8000d2e:	ea40 0001 	orr.w	r0, r0, r1
 8000d32:	f162 027f 	sbc.w	r2, r2, #127	; 0x7f
 8000d36:	2afd      	cmp	r2, #253	; 0xfd
 8000d38:	d81d      	bhi.n	8000d76 <__aeabi_fmul+0x92>
 8000d3a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8000d3e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000d42:	bf08      	it	eq
 8000d44:	f020 0001 	biceq.w	r0, r0, #1
 8000d48:	4770      	bx	lr
 8000d4a:	f090 0f00 	teq	r0, #0
 8000d4e:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000d52:	bf08      	it	eq
 8000d54:	0249      	lsleq	r1, r1, #9
 8000d56:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000d5a:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000d5e:	3a7f      	subs	r2, #127	; 0x7f
 8000d60:	bfc2      	ittt	gt
 8000d62:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000d66:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000d6a:	4770      	bxgt	lr
 8000d6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000d70:	f04f 0300 	mov.w	r3, #0
 8000d74:	3a01      	subs	r2, #1
 8000d76:	dc5d      	bgt.n	8000e34 <__aeabi_fmul+0x150>
 8000d78:	f112 0f19 	cmn.w	r2, #25
 8000d7c:	bfdc      	itt	le
 8000d7e:	f000 4000 	andle.w	r0, r0, #2147483648	; 0x80000000
 8000d82:	4770      	bxle	lr
 8000d84:	f1c2 0200 	rsb	r2, r2, #0
 8000d88:	0041      	lsls	r1, r0, #1
 8000d8a:	fa21 f102 	lsr.w	r1, r1, r2
 8000d8e:	f1c2 0220 	rsb	r2, r2, #32
 8000d92:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d96:	ea5f 0031 	movs.w	r0, r1, rrx
 8000d9a:	f140 0000 	adc.w	r0, r0, #0
 8000d9e:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000da2:	bf08      	it	eq
 8000da4:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000da8:	4770      	bx	lr
 8000daa:	f092 0f00 	teq	r2, #0
 8000dae:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000db2:	bf02      	ittt	eq
 8000db4:	0040      	lsleq	r0, r0, #1
 8000db6:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000dba:	3a01      	subeq	r2, #1
 8000dbc:	d0f9      	beq.n	8000db2 <__aeabi_fmul+0xce>
 8000dbe:	ea40 000c 	orr.w	r0, r0, ip
 8000dc2:	f093 0f00 	teq	r3, #0
 8000dc6:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000dca:	bf02      	ittt	eq
 8000dcc:	0049      	lsleq	r1, r1, #1
 8000dce:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000dd2:	3b01      	subeq	r3, #1
 8000dd4:	d0f9      	beq.n	8000dca <__aeabi_fmul+0xe6>
 8000dd6:	ea41 010c 	orr.w	r1, r1, ip
 8000dda:	e78f      	b.n	8000cfc <__aeabi_fmul+0x18>
 8000ddc:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000de0:	ea92 0f0c 	teq	r2, ip
 8000de4:	bf18      	it	ne
 8000de6:	ea93 0f0c 	teqne	r3, ip
 8000dea:	d00a      	beq.n	8000e02 <__aeabi_fmul+0x11e>
 8000dec:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000df0:	bf18      	it	ne
 8000df2:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000df6:	d1d8      	bne.n	8000daa <__aeabi_fmul+0xc6>
 8000df8:	ea80 0001 	eor.w	r0, r0, r1
 8000dfc:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e00:	4770      	bx	lr
 8000e02:	f090 0f00 	teq	r0, #0
 8000e06:	bf17      	itett	ne
 8000e08:	f090 4f00 	teqne	r0, #2147483648	; 0x80000000
 8000e0c:	4608      	moveq	r0, r1
 8000e0e:	f091 0f00 	teqne	r1, #0
 8000e12:	f091 4f00 	teqne	r1, #2147483648	; 0x80000000
 8000e16:	d014      	beq.n	8000e42 <__aeabi_fmul+0x15e>
 8000e18:	ea92 0f0c 	teq	r2, ip
 8000e1c:	d101      	bne.n	8000e22 <__aeabi_fmul+0x13e>
 8000e1e:	0242      	lsls	r2, r0, #9
 8000e20:	d10f      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e22:	ea93 0f0c 	teq	r3, ip
 8000e26:	d103      	bne.n	8000e30 <__aeabi_fmul+0x14c>
 8000e28:	024b      	lsls	r3, r1, #9
 8000e2a:	bf18      	it	ne
 8000e2c:	4608      	movne	r0, r1
 8000e2e:	d108      	bne.n	8000e42 <__aeabi_fmul+0x15e>
 8000e30:	ea80 0001 	eor.w	r0, r0, r1
 8000e34:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8000e38:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e3c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000e40:	4770      	bx	lr
 8000e42:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000e46:	f440 0040 	orr.w	r0, r0, #12582912	; 0xc00000
 8000e4a:	4770      	bx	lr

08000e4c <__aeabi_fdiv>:
 8000e4c:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000e50:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000e54:	bf1e      	ittt	ne
 8000e56:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000e5a:	ea92 0f0c 	teqne	r2, ip
 8000e5e:	ea93 0f0c 	teqne	r3, ip
 8000e62:	d069      	beq.n	8000f38 <__aeabi_fdiv+0xec>
 8000e64:	eba2 0203 	sub.w	r2, r2, r3
 8000e68:	ea80 0c01 	eor.w	ip, r0, r1
 8000e6c:	0249      	lsls	r1, r1, #9
 8000e6e:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000e72:	d037      	beq.n	8000ee4 <__aeabi_fdiv+0x98>
 8000e74:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8000e78:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000e7c:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000e80:	f00c 4000 	and.w	r0, ip, #2147483648	; 0x80000000
 8000e84:	428b      	cmp	r3, r1
 8000e86:	bf38      	it	cc
 8000e88:	005b      	lslcc	r3, r3, #1
 8000e8a:	f142 027d 	adc.w	r2, r2, #125	; 0x7d
 8000e8e:	f44f 0c00 	mov.w	ip, #8388608	; 0x800000
 8000e92:	428b      	cmp	r3, r1
 8000e94:	bf24      	itt	cs
 8000e96:	1a5b      	subcs	r3, r3, r1
 8000e98:	ea40 000c 	orrcs.w	r0, r0, ip
 8000e9c:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000ea0:	bf24      	itt	cs
 8000ea2:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000ea6:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000eaa:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000eae:	bf24      	itt	cs
 8000eb0:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000eb4:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000eb8:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000ebc:	bf24      	itt	cs
 8000ebe:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000ec2:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000ec6:	011b      	lsls	r3, r3, #4
 8000ec8:	bf18      	it	ne
 8000eca:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000ece:	d1e0      	bne.n	8000e92 <__aeabi_fdiv+0x46>
 8000ed0:	2afd      	cmp	r2, #253	; 0xfd
 8000ed2:	f63f af50 	bhi.w	8000d76 <__aeabi_fmul+0x92>
 8000ed6:	428b      	cmp	r3, r1
 8000ed8:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000edc:	bf08      	it	eq
 8000ede:	f020 0001 	biceq.w	r0, r0, #1
 8000ee2:	4770      	bx	lr
 8000ee4:	f00c 4c00 	and.w	ip, ip, #2147483648	; 0x80000000
 8000ee8:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000eec:	327f      	adds	r2, #127	; 0x7f
 8000eee:	bfc2      	ittt	gt
 8000ef0:	f1d2 03ff 	rsbsgt	r3, r2, #255	; 0xff
 8000ef4:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000ef8:	4770      	bxgt	lr
 8000efa:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000efe:	f04f 0300 	mov.w	r3, #0
 8000f02:	3a01      	subs	r2, #1
 8000f04:	e737      	b.n	8000d76 <__aeabi_fmul+0x92>
 8000f06:	f092 0f00 	teq	r2, #0
 8000f0a:	f000 4c00 	and.w	ip, r0, #2147483648	; 0x80000000
 8000f0e:	bf02      	ittt	eq
 8000f10:	0040      	lsleq	r0, r0, #1
 8000f12:	f410 0f00 	tsteq.w	r0, #8388608	; 0x800000
 8000f16:	3a01      	subeq	r2, #1
 8000f18:	d0f9      	beq.n	8000f0e <__aeabi_fdiv+0xc2>
 8000f1a:	ea40 000c 	orr.w	r0, r0, ip
 8000f1e:	f093 0f00 	teq	r3, #0
 8000f22:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000f26:	bf02      	ittt	eq
 8000f28:	0049      	lsleq	r1, r1, #1
 8000f2a:	f411 0f00 	tsteq.w	r1, #8388608	; 0x800000
 8000f2e:	3b01      	subeq	r3, #1
 8000f30:	d0f9      	beq.n	8000f26 <__aeabi_fdiv+0xda>
 8000f32:	ea41 010c 	orr.w	r1, r1, ip
 8000f36:	e795      	b.n	8000e64 <__aeabi_fdiv+0x18>
 8000f38:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f3c:	ea92 0f0c 	teq	r2, ip
 8000f40:	d108      	bne.n	8000f54 <__aeabi_fdiv+0x108>
 8000f42:	0242      	lsls	r2, r0, #9
 8000f44:	f47f af7d 	bne.w	8000e42 <__aeabi_fmul+0x15e>
 8000f48:	ea93 0f0c 	teq	r3, ip
 8000f4c:	f47f af70 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f50:	4608      	mov	r0, r1
 8000f52:	e776      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f54:	ea93 0f0c 	teq	r3, ip
 8000f58:	d104      	bne.n	8000f64 <__aeabi_fdiv+0x118>
 8000f5a:	024b      	lsls	r3, r1, #9
 8000f5c:	f43f af4c 	beq.w	8000df8 <__aeabi_fmul+0x114>
 8000f60:	4608      	mov	r0, r1
 8000f62:	e76e      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f64:	f030 4c00 	bics.w	ip, r0, #2147483648	; 0x80000000
 8000f68:	bf18      	it	ne
 8000f6a:	f031 4c00 	bicsne.w	ip, r1, #2147483648	; 0x80000000
 8000f6e:	d1ca      	bne.n	8000f06 <__aeabi_fdiv+0xba>
 8000f70:	f030 4200 	bics.w	r2, r0, #2147483648	; 0x80000000
 8000f74:	f47f af5c 	bne.w	8000e30 <__aeabi_fmul+0x14c>
 8000f78:	f031 4300 	bics.w	r3, r1, #2147483648	; 0x80000000
 8000f7c:	f47f af3c 	bne.w	8000df8 <__aeabi_fmul+0x114>
 8000f80:	e75f      	b.n	8000e42 <__aeabi_fmul+0x15e>
 8000f82:	bf00      	nop

08000f84 <__gesf2>:
 8000f84:	f04f 3cff 	mov.w	ip, #4294967295
 8000f88:	e006      	b.n	8000f98 <__cmpsf2+0x4>
 8000f8a:	bf00      	nop

08000f8c <__lesf2>:
 8000f8c:	f04f 0c01 	mov.w	ip, #1
 8000f90:	e002      	b.n	8000f98 <__cmpsf2+0x4>
 8000f92:	bf00      	nop

08000f94 <__cmpsf2>:
 8000f94:	f04f 0c01 	mov.w	ip, #1
 8000f98:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000f9c:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8000fa0:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000fa4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fa8:	bf18      	it	ne
 8000faa:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000fae:	d011      	beq.n	8000fd4 <__cmpsf2+0x40>
 8000fb0:	b001      	add	sp, #4
 8000fb2:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8000fb6:	bf18      	it	ne
 8000fb8:	ea90 0f01 	teqne	r0, r1
 8000fbc:	bf58      	it	pl
 8000fbe:	ebb2 0003 	subspl.w	r0, r2, r3
 8000fc2:	bf88      	it	hi
 8000fc4:	17c8      	asrhi	r0, r1, #31
 8000fc6:	bf38      	it	cc
 8000fc8:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 8000fcc:	bf18      	it	ne
 8000fce:	f040 0001 	orrne.w	r0, r0, #1
 8000fd2:	4770      	bx	lr
 8000fd4:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000fd8:	d102      	bne.n	8000fe0 <__cmpsf2+0x4c>
 8000fda:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 8000fde:	d105      	bne.n	8000fec <__cmpsf2+0x58>
 8000fe0:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8000fe4:	d1e4      	bne.n	8000fb0 <__cmpsf2+0x1c>
 8000fe6:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 8000fea:	d0e1      	beq.n	8000fb0 <__cmpsf2+0x1c>
 8000fec:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ff0:	4770      	bx	lr
 8000ff2:	bf00      	nop

08000ff4 <__aeabi_cfrcmple>:
 8000ff4:	4684      	mov	ip, r0
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	4661      	mov	r1, ip
 8000ffa:	e7ff      	b.n	8000ffc <__aeabi_cfcmpeq>

08000ffc <__aeabi_cfcmpeq>:
 8000ffc:	b50f      	push	{r0, r1, r2, r3, lr}
 8000ffe:	f7ff ffc9 	bl	8000f94 <__cmpsf2>
 8001002:	2800      	cmp	r0, #0
 8001004:	bf48      	it	mi
 8001006:	f110 0f00 	cmnmi.w	r0, #0
 800100a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800100c <__aeabi_fcmpeq>:
 800100c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001010:	f7ff fff4 	bl	8000ffc <__aeabi_cfcmpeq>
 8001014:	bf0c      	ite	eq
 8001016:	2001      	moveq	r0, #1
 8001018:	2000      	movne	r0, #0
 800101a:	f85d fb08 	ldr.w	pc, [sp], #8
 800101e:	bf00      	nop

08001020 <__aeabi_fcmplt>:
 8001020:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001024:	f7ff ffea 	bl	8000ffc <__aeabi_cfcmpeq>
 8001028:	bf34      	ite	cc
 800102a:	2001      	movcc	r0, #1
 800102c:	2000      	movcs	r0, #0
 800102e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001032:	bf00      	nop

08001034 <__aeabi_fcmple>:
 8001034:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001038:	f7ff ffe0 	bl	8000ffc <__aeabi_cfcmpeq>
 800103c:	bf94      	ite	ls
 800103e:	2001      	movls	r0, #1
 8001040:	2000      	movhi	r0, #0
 8001042:	f85d fb08 	ldr.w	pc, [sp], #8
 8001046:	bf00      	nop

08001048 <__aeabi_fcmpge>:
 8001048:	f84d ed08 	str.w	lr, [sp, #-8]!
 800104c:	f7ff ffd2 	bl	8000ff4 <__aeabi_cfrcmple>
 8001050:	bf94      	ite	ls
 8001052:	2001      	movls	r0, #1
 8001054:	2000      	movhi	r0, #0
 8001056:	f85d fb08 	ldr.w	pc, [sp], #8
 800105a:	bf00      	nop

0800105c <__aeabi_fcmpgt>:
 800105c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001060:	f7ff ffc8 	bl	8000ff4 <__aeabi_cfrcmple>
 8001064:	bf34      	ite	cc
 8001066:	2001      	movcc	r0, #1
 8001068:	2000      	movcs	r0, #0
 800106a:	f85d fb08 	ldr.w	pc, [sp], #8
 800106e:	bf00      	nop

08001070 <__aeabi_f2uiz>:
 8001070:	0042      	lsls	r2, r0, #1
 8001072:	d20e      	bcs.n	8001092 <__aeabi_f2uiz+0x22>
 8001074:	f1b2 4ffe 	cmp.w	r2, #2130706432	; 0x7f000000
 8001078:	d30b      	bcc.n	8001092 <__aeabi_f2uiz+0x22>
 800107a:	f04f 039e 	mov.w	r3, #158	; 0x9e
 800107e:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 8001082:	d409      	bmi.n	8001098 <__aeabi_f2uiz+0x28>
 8001084:	ea4f 2300 	mov.w	r3, r0, lsl #8
 8001088:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800108c:	fa23 f002 	lsr.w	r0, r3, r2
 8001090:	4770      	bx	lr
 8001092:	f04f 0000 	mov.w	r0, #0
 8001096:	4770      	bx	lr
 8001098:	f112 0f61 	cmn.w	r2, #97	; 0x61
 800109c:	d101      	bne.n	80010a2 <__aeabi_f2uiz+0x32>
 800109e:	0242      	lsls	r2, r0, #9
 80010a0:	d102      	bne.n	80010a8 <__aeabi_f2uiz+0x38>
 80010a2:	f04f 30ff 	mov.w	r0, #4294967295
 80010a6:	4770      	bx	lr
 80010a8:	f04f 0000 	mov.w	r0, #0
 80010ac:	4770      	bx	lr
 80010ae:	bf00      	nop

080010b0 <setCSLine>:
#include "AMT22.h"


void setCSLine(GPIO_TypeDef *encoderPort, uint16_t encoderPin,
		GPIO_PinState csLine) {
 80010b0:	b580      	push	{r7, lr}
 80010b2:	b082      	sub	sp, #8
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	6078      	str	r0, [r7, #4]
 80010b8:	460b      	mov	r3, r1
 80010ba:	807b      	strh	r3, [r7, #2]
 80010bc:	4613      	mov	r3, r2
 80010be:	707b      	strb	r3, [r7, #1]
	HAL_GPIO_WritePin(encoderPort, encoderPin, csLine);
 80010c0:	787a      	ldrb	r2, [r7, #1]
 80010c2:	887b      	ldrh	r3, [r7, #2]
 80010c4:	4619      	mov	r1, r3
 80010c6:	6878      	ldr	r0, [r7, #4]
 80010c8:	f001 fef6 	bl	8002eb8 <HAL_GPIO_WritePin>

}
 80010cc:	bf00      	nop
 80010ce:	3708      	adds	r7, #8
 80010d0:	46bd      	mov	sp, r7
 80010d2:	bd80      	pop	{r7, pc}

080010d4 <spiWriteRead>:


uint8_t spiWriteRead(SPI_HandleTypeDef *hspi, uint8_t sendByte,
		GPIO_TypeDef *encoderPort, uint16_t encoderPin, uint8_t releaseLine) {
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b088      	sub	sp, #32
 80010d8:	af02      	add	r7, sp, #8
 80010da:	60f8      	str	r0, [r7, #12]
 80010dc:	607a      	str	r2, [r7, #4]
 80010de:	461a      	mov	r2, r3
 80010e0:	460b      	mov	r3, r1
 80010e2:	72fb      	strb	r3, [r7, #11]
 80010e4:	4613      	mov	r3, r2
 80010e6:	813b      	strh	r3, [r7, #8]
	uint8_t data;
	setCSLine(encoderPort, encoderPin, GPIO_PIN_RESET);
 80010e8:	893b      	ldrh	r3, [r7, #8]
 80010ea:	2200      	movs	r2, #0
 80010ec:	4619      	mov	r1, r3
 80010ee:	6878      	ldr	r0, [r7, #4]
 80010f0:	f7ff ffde 	bl	80010b0 <setCSLine>
	delay(docDelay);
 80010f4:	2003      	movs	r0, #3
 80010f6:	f000 f915 	bl	8001324 <delay>
	HAL_SPI_TransmitReceive(hspi, &sendByte, &data, 1, 10);
 80010fa:	f107 0217 	add.w	r2, r7, #23
 80010fe:	f107 010b 	add.w	r1, r7, #11
 8001102:	230a      	movs	r3, #10
 8001104:	9300      	str	r3, [sp, #0]
 8001106:	2301      	movs	r3, #1
 8001108:	68f8      	ldr	r0, [r7, #12]
 800110a:	f002 fbd7 	bl	80038bc <HAL_SPI_TransmitReceive>
	delay(docDelay);
 800110e:	2003      	movs	r0, #3
 8001110:	f000 f908 	bl	8001324 <delay>
	setCSLine(encoderPort, encoderPin, releaseLine);
 8001114:	f897 2020 	ldrb.w	r2, [r7, #32]
 8001118:	893b      	ldrh	r3, [r7, #8]
 800111a:	4619      	mov	r1, r3
 800111c:	6878      	ldr	r0, [r7, #4]
 800111e:	f7ff ffc7 	bl	80010b0 <setCSLine>
	return data;
 8001122:	7dfb      	ldrb	r3, [r7, #23]
}
 8001124:	4618      	mov	r0, r3
 8001126:	3718      	adds	r7, #24
 8001128:	46bd      	mov	sp, r7
 800112a:	bd80      	pop	{r7, pc}

0800112c <getPositionSPI>:

uint16_t getPositionSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef *encoderPort,
		uint16_t encoderPin, uint8_t resolution) {
 800112c:	b580      	push	{r7, lr}
 800112e:	b08c      	sub	sp, #48	; 0x30
 8001130:	af02      	add	r7, sp, #8
 8001132:	60f8      	str	r0, [r7, #12]
 8001134:	60b9      	str	r1, [r7, #8]
 8001136:	4611      	mov	r1, r2
 8001138:	461a      	mov	r2, r3
 800113a:	460b      	mov	r3, r1
 800113c:	80fb      	strh	r3, [r7, #6]
 800113e:	4613      	mov	r3, r2
 8001140:	717b      	strb	r3, [r7, #5]

	DWT_Delay_Init();
 8001142:	f000 f901 	bl	8001348 <DWT_Delay_Init>

	uint16_t currentPosition = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint8_t binaryArray[16];
	currentPosition = spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0) << 8;
 800114a:	88fb      	ldrh	r3, [r7, #6]
 800114c:	2200      	movs	r2, #0
 800114e:	9200      	str	r2, [sp, #0]
 8001150:	68ba      	ldr	r2, [r7, #8]
 8001152:	2100      	movs	r1, #0
 8001154:	68f8      	ldr	r0, [r7, #12]
 8001156:	f7ff ffbd 	bl	80010d4 <spiWriteRead>
 800115a:	4603      	mov	r3, r0
 800115c:	b29b      	uxth	r3, r3
 800115e:	021b      	lsls	r3, r3, #8
 8001160:	84fb      	strh	r3, [r7, #38]	; 0x26
	delay(docDelay);
 8001162:	2003      	movs	r0, #3
 8001164:	f000 f8de 	bl	8001324 <delay>
	currentPosition |= spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 1);
 8001168:	88fb      	ldrh	r3, [r7, #6]
 800116a:	2201      	movs	r2, #1
 800116c:	9200      	str	r2, [sp, #0]
 800116e:	68ba      	ldr	r2, [r7, #8]
 8001170:	2100      	movs	r1, #0
 8001172:	68f8      	ldr	r0, [r7, #12]
 8001174:	f7ff ffae 	bl	80010d4 <spiWriteRead>
 8001178:	4603      	mov	r3, r0
 800117a:	b29a      	uxth	r2, r3
 800117c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800117e:	4313      	orrs	r3, r2
 8001180:	84fb      	strh	r3, [r7, #38]	; 0x26
	for (int i = 0; i < 16; i++)
 8001182:	2300      	movs	r3, #0
 8001184:	623b      	str	r3, [r7, #32]
 8001186:	e010      	b.n	80011aa <getPositionSPI+0x7e>
		binaryArray[i] = (0x01) & (currentPosition >> (i));
 8001188:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800118a:	6a3b      	ldr	r3, [r7, #32]
 800118c:	fa42 f303 	asr.w	r3, r2, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	f003 0301 	and.w	r3, r3, #1
 8001196:	b2d9      	uxtb	r1, r3
 8001198:	f107 0210 	add.w	r2, r7, #16
 800119c:	6a3b      	ldr	r3, [r7, #32]
 800119e:	4413      	add	r3, r2
 80011a0:	460a      	mov	r2, r1
 80011a2:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < 16; i++)
 80011a4:	6a3b      	ldr	r3, [r7, #32]
 80011a6:	3301      	adds	r3, #1
 80011a8:	623b      	str	r3, [r7, #32]
 80011aa:	6a3b      	ldr	r3, [r7, #32]
 80011ac:	2b0f      	cmp	r3, #15
 80011ae:	ddeb      	ble.n	8001188 <getPositionSPI+0x5c>
	if ((binaryArray[15]
 80011b0:	7ffb      	ldrb	r3, [r7, #31]
 80011b2:	4619      	mov	r1, r3
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 80011b4:	7f7a      	ldrb	r2, [r7, #29]
 80011b6:	7efb      	ldrb	r3, [r7, #27]
 80011b8:	4053      	eors	r3, r2
 80011ba:	b2da      	uxtb	r2, r3
 80011bc:	7e7b      	ldrb	r3, [r7, #25]
 80011be:	4053      	eors	r3, r2
 80011c0:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 80011c2:	7dfb      	ldrb	r3, [r7, #23]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 80011c4:	4053      	eors	r3, r2
 80011c6:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 80011c8:	7d7b      	ldrb	r3, [r7, #21]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 80011ca:	4053      	eors	r3, r2
 80011cc:	b2da      	uxtb	r2, r3
					^ binaryArray[7] ^ binaryArray[5] ^ binaryArray[3]
 80011ce:	7cfb      	ldrb	r3, [r7, #19]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 80011d0:	4053      	eors	r3, r2
 80011d2:	b2da      	uxtb	r2, r3
					^ binaryArray[1]))
 80011d4:	7c7b      	ldrb	r3, [r7, #17]
			== !(binaryArray[13] ^ binaryArray[11] ^ binaryArray[9]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	bf0c      	ite	eq
 80011da:	2301      	moveq	r3, #1
 80011dc:	2300      	movne	r3, #0
 80011de:	b2db      	uxtb	r3, r3
	if ((binaryArray[15]
 80011e0:	4299      	cmp	r1, r3
 80011e2:	d11e      	bne.n	8001222 <getPositionSPI+0xf6>
			&& (binaryArray[14]
 80011e4:	7fbb      	ldrb	r3, [r7, #30]
 80011e6:	4619      	mov	r1, r3
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80011e8:	7f3a      	ldrb	r2, [r7, #28]
 80011ea:	7ebb      	ldrb	r3, [r7, #26]
 80011ec:	4053      	eors	r3, r2
 80011ee:	b2da      	uxtb	r2, r3
 80011f0:	7e3b      	ldrb	r3, [r7, #24]
 80011f2:	4053      	eors	r3, r2
 80011f4:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80011f6:	7dbb      	ldrb	r3, [r7, #22]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80011f8:	4053      	eors	r3, r2
 80011fa:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 80011fc:	7d3b      	ldrb	r3, [r7, #20]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 80011fe:	4053      	eors	r3, r2
 8001200:	b2da      	uxtb	r2, r3
							^ binaryArray[6] ^ binaryArray[4] ^ binaryArray[2]
 8001202:	7cbb      	ldrb	r3, [r7, #18]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 8001204:	4053      	eors	r3, r2
 8001206:	b2da      	uxtb	r2, r3
							^ binaryArray[0]))) {
 8001208:	7c3b      	ldrb	r3, [r7, #16]
					== !(binaryArray[12] ^ binaryArray[10] ^ binaryArray[8]
 800120a:	429a      	cmp	r2, r3
 800120c:	bf0c      	ite	eq
 800120e:	2301      	moveq	r3, #1
 8001210:	2300      	movne	r3, #0
 8001212:	b2db      	uxtb	r3, r3
			&& (binaryArray[14]
 8001214:	4299      	cmp	r1, r3
 8001216:	d104      	bne.n	8001222 <getPositionSPI+0xf6>
		currentPosition &= 0x3FFF;
 8001218:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800121a:	f3c3 030d 	ubfx	r3, r3, #0, #14
 800121e:	84fb      	strh	r3, [r7, #38]	; 0x26
 8001220:	e002      	b.n	8001228 <getPositionSPI+0xfc>
	} else {
		currentPosition = 0xFFFF; //bad position
 8001222:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001226:	84fb      	strh	r3, [r7, #38]	; 0x26
	}

	//If the resolution is 12-bits, and wasn't 0xFFFF, then shift position, otherwise do nothing
	if ((resolution == RES12) && (currentPosition != 0xFFFF))
 8001228:	797b      	ldrb	r3, [r7, #5]
 800122a:	2b0c      	cmp	r3, #12
 800122c:	d107      	bne.n	800123e <getPositionSPI+0x112>
 800122e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001230:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001234:	4293      	cmp	r3, r2
 8001236:	d002      	beq.n	800123e <getPositionSPI+0x112>
		currentPosition = currentPosition >> 2;
 8001238:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800123a:	089b      	lsrs	r3, r3, #2
 800123c:	84fb      	strh	r3, [r7, #38]	; 0x26
	return currentPosition;
 800123e:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
}
 8001240:	4618      	mov	r0, r3
 8001242:	3728      	adds	r7, #40	; 0x28
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}

08001248 <setZeroSPI>:

void setZeroSPI(SPI_HandleTypeDef *hspi, GPIO_TypeDef *encoderPort,
		uint16_t encoderPin) {
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af02      	add	r7, sp, #8
 800124e:	60f8      	str	r0, [r7, #12]
 8001250:	60b9      	str	r1, [r7, #8]
 8001252:	4613      	mov	r3, r2
 8001254:	80fb      	strh	r3, [r7, #6]

	spiWriteRead(hspi, AMT22_NOP, encoderPort, encoderPin, 0);
 8001256:	88fb      	ldrh	r3, [r7, #6]
 8001258:	2200      	movs	r2, #0
 800125a:	9200      	str	r2, [sp, #0]
 800125c:	68ba      	ldr	r2, [r7, #8]
 800125e:	2100      	movs	r1, #0
 8001260:	68f8      	ldr	r0, [r7, #12]
 8001262:	f7ff ff37 	bl	80010d4 <spiWriteRead>
	delay( docDelay);
 8001266:	2003      	movs	r0, #3
 8001268:	f000 f85c 	bl	8001324 <delay>
	spiWriteRead(hspi, AMT22_ZERO, encoderPort, encoderPin, 1);
 800126c:	88fb      	ldrh	r3, [r7, #6]
 800126e:	2201      	movs	r2, #1
 8001270:	9200      	str	r2, [sp, #0]
 8001272:	68ba      	ldr	r2, [r7, #8]
 8001274:	2170      	movs	r1, #112	; 0x70
 8001276:	68f8      	ldr	r0, [r7, #12]
 8001278:	f7ff ff2c 	bl	80010d4 <spiWriteRead>
	delay( docDelayLong + docDelayLong);
 800127c:	2064      	movs	r0, #100	; 0x64
 800127e:	f000 f851 	bl	8001324 <delay>

}
 8001282:	bf00      	nop
 8001284:	3710      	adds	r7, #16
 8001286:	46bd      	mov	sp, r7
 8001288:	bd80      	pop	{r7, pc}
	...

0800128c <calculateAngle>:

float calculateAngle(uint16_t encoderValue, uint8_t bitDepth) {
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	4603      	mov	r3, r0
 8001294:	460a      	mov	r2, r1
 8001296:	80fb      	strh	r3, [r7, #6]
 8001298:	4613      	mov	r3, r2
 800129a:	717b      	strb	r3, [r7, #5]
	float angle = 0.0;
 800129c:	f04f 0300 	mov.w	r3, #0
 80012a0:	60fb      	str	r3, [r7, #12]
	if (bitDepth == 12) {
 80012a2:	797b      	ldrb	r3, [r7, #5]
 80012a4:	2b0c      	cmp	r3, #12
 80012a6:	d111      	bne.n	80012cc <calculateAngle+0x40>
		angle = ((float) encoderValue * 360)/ ENCODER_RESOLUTION_12_BIT;
 80012a8:	88fb      	ldrh	r3, [r7, #6]
 80012aa:	4618      	mov	r0, r3
 80012ac:	f7ff fcc2 	bl	8000c34 <__aeabi_ui2f>
 80012b0:	4603      	mov	r3, r0
 80012b2:	491a      	ldr	r1, [pc, #104]	; (800131c <calculateAngle+0x90>)
 80012b4:	4618      	mov	r0, r3
 80012b6:	f7ff fd15 	bl	8000ce4 <__aeabi_fmul>
 80012ba:	4603      	mov	r3, r0
 80012bc:	f04f 418b 	mov.w	r1, #1166016512	; 0x45800000
 80012c0:	4618      	mov	r0, r3
 80012c2:	f7ff fdc3 	bl	8000e4c <__aeabi_fdiv>
 80012c6:	4603      	mov	r3, r0
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	e013      	b.n	80012f4 <calculateAngle+0x68>
	} else if (bitDepth == 14) {
 80012cc:	797b      	ldrb	r3, [r7, #5]
 80012ce:	2b0e      	cmp	r3, #14
 80012d0:	d110      	bne.n	80012f4 <calculateAngle+0x68>
		angle = ((float) encoderValue * 360)/ ENCODER_RESOLUTION_14_BIT;
 80012d2:	88fb      	ldrh	r3, [r7, #6]
 80012d4:	4618      	mov	r0, r3
 80012d6:	f7ff fcad 	bl	8000c34 <__aeabi_ui2f>
 80012da:	4603      	mov	r3, r0
 80012dc:	490f      	ldr	r1, [pc, #60]	; (800131c <calculateAngle+0x90>)
 80012de:	4618      	mov	r0, r3
 80012e0:	f7ff fd00 	bl	8000ce4 <__aeabi_fmul>
 80012e4:	4603      	mov	r3, r0
 80012e6:	f04f 418d 	mov.w	r1, #1182793728	; 0x46800000
 80012ea:	4618      	mov	r0, r3
 80012ec:	f7ff fdae 	bl	8000e4c <__aeabi_fdiv>
 80012f0:	4603      	mov	r3, r0
 80012f2:	60fb      	str	r3, [r7, #12]
	}

	//  0.2   
	angle = roundf(angle * 100.0) / 100.0;
 80012f4:	490a      	ldr	r1, [pc, #40]	; (8001320 <calculateAngle+0x94>)
 80012f6:	68f8      	ldr	r0, [r7, #12]
 80012f8:	f7ff fcf4 	bl	8000ce4 <__aeabi_fmul>
 80012fc:	4603      	mov	r3, r0
 80012fe:	4618      	mov	r0, r3
 8001300:	f005 fdde 	bl	8006ec0 <roundf>
 8001304:	4603      	mov	r3, r0
 8001306:	4906      	ldr	r1, [pc, #24]	; (8001320 <calculateAngle+0x94>)
 8001308:	4618      	mov	r0, r3
 800130a:	f7ff fd9f 	bl	8000e4c <__aeabi_fdiv>
 800130e:	4603      	mov	r3, r0
 8001310:	60fb      	str	r3, [r7, #12]
	return angle;
 8001312:	68fb      	ldr	r3, [r7, #12]
}
 8001314:	4618      	mov	r0, r3
 8001316:	3710      	adds	r7, #16
 8001318:	46bd      	mov	sp, r7
 800131a:	bd80      	pop	{r7, pc}
 800131c:	43b40000 	.word	0x43b40000
 8001320:	42c80000 	.word	0x42c80000

08001324 <delay>:
	spiWriteRead((SPI_HandleTypeDef*) &hspi, AMT22_RESET, encoderPort,	encoderPin, 1);
	delay(docDelayLong);
}

//  ,    
void delay(uint32_t delayTime) {
 8001324:	b580      	push	{r7, lr}
 8001326:	b082      	sub	sp, #8
 8001328:	af00      	add	r7, sp, #0
 800132a:	6078      	str	r0, [r7, #4]

	DWT_Delay_ms(delayTime);
 800132c:	6878      	ldr	r0, [r7, #4]
 800132e:	f000 f83b 	bl	80013a8 <DWT_Delay_ms>
//	while ((__HAL_TIM_GET_COUNTER(timer) - start_time) < delayTime) {
//		// wait suka
//	}
//	HAL_TIM_Base_Stop(timer);
//	__HAL_RCC_TIM2_CLK_DISABLE();
}
 8001332:	bf00      	nop
 8001334:	3708      	adds	r7, #8
 8001336:	46bd      	mov	sp, r7
 8001338:	bd80      	pop	{r7, pc}

0800133a <startDWT>:

int startDWT(){
 800133a:	b580      	push	{r7, lr}
 800133c:	af00      	add	r7, sp, #0

	 DWT_Delay_Init();
 800133e:	f000 f803 	bl	8001348 <DWT_Delay_Init>

}
 8001342:	bf00      	nop
 8001344:	4618      	mov	r0, r3
 8001346:	bd80      	pop	{r7, pc}

08001348 <DWT_Delay_Init>:
 */

#include "DWT_Delay.h"

uint32_t DWT_Delay_Init()
{
 8001348:	b480      	push	{r7}
 800134a:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 800134c:	4b14      	ldr	r3, [pc, #80]	; (80013a0 <DWT_Delay_Init+0x58>)
 800134e:	68db      	ldr	r3, [r3, #12]
 8001350:	4a13      	ldr	r2, [pc, #76]	; (80013a0 <DWT_Delay_Init+0x58>)
 8001352:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001356:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001358:	4b11      	ldr	r3, [pc, #68]	; (80013a0 <DWT_Delay_Init+0x58>)
 800135a:	68db      	ldr	r3, [r3, #12]
 800135c:	4a10      	ldr	r2, [pc, #64]	; (80013a0 <DWT_Delay_Init+0x58>)
 800135e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001362:	60d3      	str	r3, [r2, #12]

    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001364:	4b0f      	ldr	r3, [pc, #60]	; (80013a4 <DWT_Delay_Init+0x5c>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a0e      	ldr	r2, [pc, #56]	; (80013a4 <DWT_Delay_Init+0x5c>)
 800136a:	f023 0301 	bic.w	r3, r3, #1
 800136e:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001370:	4b0c      	ldr	r3, [pc, #48]	; (80013a4 <DWT_Delay_Init+0x5c>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a0b      	ldr	r2, [pc, #44]	; (80013a4 <DWT_Delay_Init+0x5c>)
 8001376:	f043 0301 	orr.w	r3, r3, #1
 800137a:	6013      	str	r3, [r2, #0]

    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 800137c:	4b09      	ldr	r3, [pc, #36]	; (80013a4 <DWT_Delay_Init+0x5c>)
 800137e:	2200      	movs	r2, #0
 8001380:	605a      	str	r2, [r3, #4]

    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8001382:	bf00      	nop
    __ASM volatile ("NOP");
 8001384:	bf00      	nop
    __ASM volatile ("NOP");
 8001386:	bf00      	nop

    /* Check if clock cycle counter has started */
    if(DWT->CYCCNT)
 8001388:	4b06      	ldr	r3, [pc, #24]	; (80013a4 <DWT_Delay_Init+0x5c>)
 800138a:	685b      	ldr	r3, [r3, #4]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d001      	beq.n	8001394 <DWT_Delay_Init+0x4c>
    {
       return 0; /*clock cycle counter started*/
 8001390:	2300      	movs	r3, #0
 8001392:	e000      	b.n	8001396 <DWT_Delay_Init+0x4e>
    }
    else
    {
      return 1; /*clock cycle counter not started*/
 8001394:	2301      	movs	r3, #1
    }
}
 8001396:	4618      	mov	r0, r3
 8001398:	46bd      	mov	sp, r7
 800139a:	bc80      	pop	{r7}
 800139c:	4770      	bx	lr
 800139e:	bf00      	nop
 80013a0:	e000edf0 	.word	0xe000edf0
 80013a4:	e0001000 	.word	0xe0001000

080013a8 <DWT_Delay_ms>:
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_microseconds-au32_ticks);
}

// This Function Provides Delay In Milliseconds Using DWT
void DWT_Delay_ms(volatile uint32_t au32_milliseconds)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	b084      	sub	sp, #16
 80013ac:	af00      	add	r7, sp, #0
 80013ae:	6078      	str	r0, [r7, #4]
  uint32_t au32_initial_ticks = DWT->CYCCNT;
 80013b0:	4b0e      	ldr	r3, [pc, #56]	; (80013ec <DWT_Delay_ms+0x44>)
 80013b2:	685b      	ldr	r3, [r3, #4]
 80013b4:	60fb      	str	r3, [r7, #12]
  uint32_t au32_ticks = (HAL_RCC_GetHCLKFreq() / 1000);
 80013b6:	f002 f963 	bl	8003680 <HAL_RCC_GetHCLKFreq>
 80013ba:	4603      	mov	r3, r0
 80013bc:	4a0c      	ldr	r2, [pc, #48]	; (80013f0 <DWT_Delay_ms+0x48>)
 80013be:	fba2 2303 	umull	r2, r3, r2, r3
 80013c2:	099b      	lsrs	r3, r3, #6
 80013c4:	60bb      	str	r3, [r7, #8]
  au32_milliseconds *= au32_ticks;
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	68ba      	ldr	r2, [r7, #8]
 80013ca:	fb02 f303 	mul.w	r3, r2, r3
 80013ce:	607b      	str	r3, [r7, #4]
  while ((DWT->CYCCNT - au32_initial_ticks) < au32_milliseconds);
 80013d0:	bf00      	nop
 80013d2:	4b06      	ldr	r3, [pc, #24]	; (80013ec <DWT_Delay_ms+0x44>)
 80013d4:	685a      	ldr	r2, [r3, #4]
 80013d6:	68fb      	ldr	r3, [r7, #12]
 80013d8:	1ad2      	subs	r2, r2, r3
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	429a      	cmp	r2, r3
 80013de:	d3f8      	bcc.n	80013d2 <DWT_Delay_ms+0x2a>
}
 80013e0:	bf00      	nop
 80013e2:	bf00      	nop
 80013e4:	3710      	adds	r7, #16
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	e0001000 	.word	0xe0001000
 80013f0:	10624dd3 	.word	0x10624dd3

080013f4 <_ZSt4ceilf>:
  using ::ceil;

#ifndef __CORRECT_ISO_CPP_MATH_H_PROTO
  inline _GLIBCXX_CONSTEXPR float
  ceil(float __x)
  { return __builtin_ceilf(__x); }
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b082      	sub	sp, #8
 80013f8:	af00      	add	r7, sp, #0
 80013fa:	6078      	str	r0, [r7, #4]
 80013fc:	6878      	ldr	r0, [r7, #4]
 80013fe:	f005 fd1f 	bl	8006e40 <ceilf>
 8001402:	4603      	mov	r3, r0
 8001404:	4618      	mov	r0, r3
 8001406:	3708      	adds	r7, #8
 8001408:	46bd      	mov	sp, r7
 800140a:	bd80      	pop	{r7, pc}

0800140c <_ZN7RoboArmC1Ehh>:
 *      Author: admin
 */

#include "RoboArm.h"

RoboArm::RoboArm(uint8_t defaultAngleT, uint8_t defaultDistanseT) {
 800140c:	b580      	push	{r7, lr}
 800140e:	b082      	sub	sp, #8
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
 8001414:	460b      	mov	r3, r1
 8001416:	70fb      	strb	r3, [r7, #3]
 8001418:	4613      	mov	r3, r2
 800141a:	70bb      	strb	r3, [r7, #2]
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	4a11      	ldr	r2, [pc, #68]	; (8001464 <_ZN7RoboArmC1Ehh+0x58>)
 8001420:	601a      	str	r2, [r3, #0]
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	f04f 0200 	mov.w	r2, #0
 8001428:	62da      	str	r2, [r3, #44]	; 0x2c
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	f04f 0200 	mov.w	r2, #0
 8001430:	631a      	str	r2, [r3, #48]	; 0x30
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	220e      	movs	r2, #14
 8001436:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	2200      	movs	r2, #0
 800143e:	f883 205e 	strb.w	r2, [r3, #94]	; 0x5e
	// TODO Auto-generated constructor stub
	defaultAngle = defaultAngleT;
 8001442:	78fb      	ldrb	r3, [r7, #3]
 8001444:	b29a      	uxth	r2, r3
 8001446:	687b      	ldr	r3, [r7, #4]
 8001448:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
	defaultDistanse = defaultDistanseT;
 800144c:	78bb      	ldrb	r3, [r7, #2]
 800144e:	b29a      	uxth	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
	startDWT();
 8001456:	f7ff ff70 	bl	800133a <startDWT>
}
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	4618      	mov	r0, r3
 800145e:	3708      	adds	r7, #8
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	42200000 	.word	0x42200000

08001468 <_ZN7RoboArm7setMoveEmmb>:
	HAL_TIM_Base_Stop_IT(htim2M2);

	return 0;
}

int RoboArm::setMove(uint32_t angle, uint32_t distance, bool setGripper) {
 8001468:	b590      	push	{r4, r7, lr}
 800146a:	b08d      	sub	sp, #52	; 0x34
 800146c:	af00      	add	r7, sp, #0
 800146e:	60f8      	str	r0, [r7, #12]
 8001470:	60b9      	str	r1, [r7, #8]
 8001472:	607a      	str	r2, [r7, #4]
 8001474:	70fb      	strb	r3, [r7, #3]
	// 20  - 27.71
	// 40  - 56.47
	// 80  - 111.01
	// 230  - 321.68

	anglePsteps = (angle * (8 * motorStep * drvMicroSteps)) / 360; //angle to steps
 8001476:	68bb      	ldr	r3, [r7, #8]
 8001478:	f44f 5248 	mov.w	r2, #12800	; 0x3200
 800147c:	fb02 f303 	mul.w	r3, r2, r3
 8001480:	08db      	lsrs	r3, r3, #3
 8001482:	4a8f      	ldr	r2, [pc, #572]	; (80016c0 <_ZN7RoboArm7setMoveEmmb+0x258>)
 8001484:	fba2 2303 	umull	r2, r3, r2, r3
 8001488:	089b      	lsrs	r3, r3, #2
 800148a:	4618      	mov	r0, r3
 800148c:	f7ff fbd2 	bl	8000c34 <__aeabi_ui2f>
 8001490:	4602      	mov	r2, r0
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	631a      	str	r2, [r3, #48]	; 0x30
	distPsteps = distance * linearStepsMil; //steps to distanse
 8001496:	6878      	ldr	r0, [r7, #4]
 8001498:	f7ff fbcc 	bl	8000c34 <__aeabi_ui2f>
 800149c:	4602      	mov	r2, r0
 800149e:	68fb      	ldr	r3, [r7, #12]
 80014a0:	681b      	ldr	r3, [r3, #0]
 80014a2:	4619      	mov	r1, r3
 80014a4:	4610      	mov	r0, r2
 80014a6:	f7ff fc1d 	bl	8000ce4 <__aeabi_fmul>
 80014aa:	4603      	mov	r3, r0
 80014ac:	461a      	mov	r2, r3
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	62da      	str	r2, [r3, #44]	; 0x2c

	uint32_t distPangle = ((distPsteps / (motorStep * drvMicroSteps)) * 360
 80014b2:	68fb      	ldr	r3, [r7, #12]
 80014b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014b6:	4983      	ldr	r1, [pc, #524]	; (80016c4 <_ZN7RoboArm7setMoveEmmb+0x25c>)
 80014b8:	4618      	mov	r0, r3
 80014ba:	f7ff fcc7 	bl	8000e4c <__aeabi_fdiv>
 80014be:	4603      	mov	r3, r0
 80014c0:	4981      	ldr	r1, [pc, #516]	; (80016c8 <_ZN7RoboArm7setMoveEmmb+0x260>)
 80014c2:	4618      	mov	r0, r3
 80014c4:	f7ff fc0e 	bl	8000ce4 <__aeabi_fmul>
 80014c8:	4603      	mov	r3, r0
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7fe ffac 	bl	8000428 <__aeabi_f2d>
			/ 6.45) * 100;
 80014d0:	a379      	add	r3, pc, #484	; (adr r3, 80016b8 <_ZN7RoboArm7setMoveEmmb+0x250>)
 80014d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014d6:	f7ff f929 	bl	800072c <__aeabi_ddiv>
 80014da:	4602      	mov	r2, r0
 80014dc:	460b      	mov	r3, r1
 80014de:	4610      	mov	r0, r2
 80014e0:	4619      	mov	r1, r3
 80014e2:	f04f 0200 	mov.w	r2, #0
 80014e6:	4b79      	ldr	r3, [pc, #484]	; (80016cc <_ZN7RoboArm7setMoveEmmb+0x264>)
 80014e8:	f7fe fff6 	bl	80004d8 <__aeabi_dmul>
 80014ec:	4602      	mov	r2, r0
 80014ee:	460b      	mov	r3, r1
	uint32_t distPangle = ((distPsteps / (motorStep * drvMicroSteps)) * 360
 80014f0:	4610      	mov	r0, r2
 80014f2:	4619      	mov	r1, r3
 80014f4:	f7ff fac8 	bl	8000a88 <__aeabi_d2uiz>
 80014f8:	4603      	mov	r3, r0
 80014fa:	62fb      	str	r3, [r7, #44]	; 0x2c

//step1 = anglePsteps;
//step2 = distPsteps;

// 1, 2, 3, 4, 6, 8, 9, 12, 18, 24, 36  72 -           .   
	HAL_TIM_PWM_Stop(htim1M1, TIM_CHANNEL_3);
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	2108      	movs	r1, #8
 8001502:	4618      	mov	r0, r3
 8001504:	f002 fef6 	bl	80042f4 <HAL_TIM_PWM_Stop>
	HAL_TIM_PWM_Stop(htim2M2, TIM_CHANNEL_3);
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	689b      	ldr	r3, [r3, #8]
 800150c:	2108      	movs	r1, #8
 800150e:	4618      	mov	r0, r3
 8001510:	f002 fef0 	bl	80042f4 <HAL_TIM_PWM_Stop>
	HAL_TIM_Base_Stop_IT(htim1M1);
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	685b      	ldr	r3, [r3, #4]
 8001518:	4618      	mov	r0, r3
 800151a:	f002 fdcb 	bl	80040b4 <HAL_TIM_Base_Stop_IT>
	HAL_TIM_Base_Stop_IT(htim2M2);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	689b      	ldr	r3, [r3, #8]
 8001522:	4618      	mov	r0, r3
 8001524:	f002 fdc6 	bl	80040b4 <HAL_TIM_Base_Stop_IT>

//    =   /  (arr)
//  125 000 (125 )  = 16 000 000 / 128
// (1/60)*1000 =  16 ();
	float periodM1 = 1200; //
 8001528:	4b69      	ldr	r3, [pc, #420]	; (80016d0 <_ZN7RoboArm7setMoveEmmb+0x268>)
 800152a:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t psc = 24;
 800152c:	2318      	movs	r3, #24
 800152e:	627b      	str	r3, [r7, #36]	; 0x24

	if (anglePsteps > distPsteps) {
 8001530:	68fb      	ldr	r3, [r7, #12]
 8001532:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001534:	68fb      	ldr	r3, [r7, #12]
 8001536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001538:	4619      	mov	r1, r3
 800153a:	4610      	mov	r0, r2
 800153c:	f7ff fd8e 	bl	800105c <__aeabi_fcmpgt>
 8001540:	4603      	mov	r3, r0
 8001542:	2b00      	cmp	r3, #0
 8001544:	d04e      	beq.n	80015e4 <_ZN7RoboArm7setMoveEmmb+0x17c>

		htim1M1->Instance->PSC = psc;
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	685b      	ldr	r3, [r3, #4]
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800154e:	629a      	str	r2, [r3, #40]	; 0x28
		htim1M1->Instance->ARR = periodM1;
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	685b      	ldr	r3, [r3, #4]
 8001554:	681c      	ldr	r4, [r3, #0]
 8001556:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001558:	f7ff fd8a 	bl	8001070 <__aeabi_f2uiz>
 800155c:	4603      	mov	r3, r0
 800155e:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim1M1->Instance->CCR3 = periodM1 / 2;
 8001560:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001564:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001566:	f7ff fc71 	bl	8000e4c <__aeabi_fdiv>
 800156a:	4603      	mov	r3, r0
 800156c:	461a      	mov	r2, r3
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	685b      	ldr	r3, [r3, #4]
 8001572:	681c      	ldr	r4, [r3, #0]
 8001574:	4610      	mov	r0, r2
 8001576:	f7ff fd7b 	bl	8001070 <__aeabi_f2uiz>
 800157a:	4603      	mov	r3, r0
 800157c:	63e3      	str	r3, [r4, #60]	; 0x3c

		float delimiter = anglePsteps / distPsteps;
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001586:	4619      	mov	r1, r3
 8001588:	4610      	mov	r0, r2
 800158a:	f7ff fc5f 	bl	8000e4c <__aeabi_fdiv>
 800158e:	4603      	mov	r3, r0
 8001590:	61bb      	str	r3, [r7, #24]
		float mnoj = ceil(periodM1 * delimiter);
 8001592:	69b9      	ldr	r1, [r7, #24]
 8001594:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001596:	f7ff fba5 	bl	8000ce4 <__aeabi_fmul>
 800159a:	4603      	mov	r3, r0
 800159c:	4618      	mov	r0, r3
 800159e:	f7ff ff29 	bl	80013f4 <_ZSt4ceilf>
 80015a2:	6178      	str	r0, [r7, #20]

		htim2M2->Instance->PSC = psc;
 80015a4:	68fb      	ldr	r3, [r7, #12]
 80015a6:	689b      	ldr	r3, [r3, #8]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015ac:	629a      	str	r2, [r3, #40]	; 0x28
		htim2M2->Instance->ARR = mnoj;
 80015ae:	68fb      	ldr	r3, [r7, #12]
 80015b0:	689b      	ldr	r3, [r3, #8]
 80015b2:	681c      	ldr	r4, [r3, #0]
 80015b4:	6978      	ldr	r0, [r7, #20]
 80015b6:	f7ff fd5b 	bl	8001070 <__aeabi_f2uiz>
 80015ba:	4603      	mov	r3, r0
 80015bc:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim2M2->Instance->CCR3 = ceil(mnoj / 2);
 80015be:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80015c2:	6978      	ldr	r0, [r7, #20]
 80015c4:	f7ff fc42 	bl	8000e4c <__aeabi_fdiv>
 80015c8:	4603      	mov	r3, r0
 80015ca:	4618      	mov	r0, r3
 80015cc:	f7ff ff12 	bl	80013f4 <_ZSt4ceilf>
 80015d0:	4602      	mov	r2, r0
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	689b      	ldr	r3, [r3, #8]
 80015d6:	681c      	ldr	r4, [r3, #0]
 80015d8:	4610      	mov	r0, r2
 80015da:	f7ff fd49 	bl	8001070 <__aeabi_f2uiz>
 80015de:	4603      	mov	r3, r0
 80015e0:	63e3      	str	r3, [r4, #60]	; 0x3c
 80015e2:	e04d      	b.n	8001680 <_ZN7RoboArm7setMoveEmmb+0x218>
//	uint16_t impMore = (72000000/psc_max)/1000; 						//             
//	uint16_t allSecMore = (distPsteps/impMore)*1000;		 				//         
//	uint16_t stepSecM1 =  (anglePsteps/allSecMore)*1000; 					//     LESS  250
//	uint16_t PSCmLess= 72000000 / (stepSecM1 * 1000); 					//   LESS

		htim2M2->Instance->PSC = psc;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	689b      	ldr	r3, [r3, #8]
 80015e8:	681b      	ldr	r3, [r3, #0]
 80015ea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80015ec:	629a      	str	r2, [r3, #40]	; 0x28
		htim2M2->Instance->ARR = periodM1;
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	689b      	ldr	r3, [r3, #8]
 80015f2:	681c      	ldr	r4, [r3, #0]
 80015f4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 80015f6:	f7ff fd3b 	bl	8001070 <__aeabi_f2uiz>
 80015fa:	4603      	mov	r3, r0
 80015fc:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim2M2->Instance->CCR3 = periodM1 / 2;
 80015fe:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001602:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001604:	f7ff fc22 	bl	8000e4c <__aeabi_fdiv>
 8001608:	4603      	mov	r3, r0
 800160a:	461a      	mov	r2, r3
 800160c:	68fb      	ldr	r3, [r7, #12]
 800160e:	689b      	ldr	r3, [r3, #8]
 8001610:	681c      	ldr	r4, [r3, #0]
 8001612:	4610      	mov	r0, r2
 8001614:	f7ff fd2c 	bl	8001070 <__aeabi_f2uiz>
 8001618:	4603      	mov	r3, r0
 800161a:	63e3      	str	r3, [r4, #60]	; 0x3c

		float delimiter = distPsteps / anglePsteps;
 800161c:	68fb      	ldr	r3, [r7, #12]
 800161e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001620:	68fb      	ldr	r3, [r7, #12]
 8001622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001624:	4619      	mov	r1, r3
 8001626:	4610      	mov	r0, r2
 8001628:	f7ff fc10 	bl	8000e4c <__aeabi_fdiv>
 800162c:	4603      	mov	r3, r0
 800162e:	623b      	str	r3, [r7, #32]
		float mnoj = ceil(periodM1 * delimiter);
 8001630:	6a39      	ldr	r1, [r7, #32]
 8001632:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8001634:	f7ff fb56 	bl	8000ce4 <__aeabi_fmul>
 8001638:	4603      	mov	r3, r0
 800163a:	4618      	mov	r0, r3
 800163c:	f7ff feda 	bl	80013f4 <_ZSt4ceilf>
 8001640:	61f8      	str	r0, [r7, #28]

		htim1M1->Instance->PSC = psc;
 8001642:	68fb      	ldr	r3, [r7, #12]
 8001644:	685b      	ldr	r3, [r3, #4]
 8001646:	681b      	ldr	r3, [r3, #0]
 8001648:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800164a:	629a      	str	r2, [r3, #40]	; 0x28
		htim1M1->Instance->ARR = mnoj;
 800164c:	68fb      	ldr	r3, [r7, #12]
 800164e:	685b      	ldr	r3, [r3, #4]
 8001650:	681c      	ldr	r4, [r3, #0]
 8001652:	69f8      	ldr	r0, [r7, #28]
 8001654:	f7ff fd0c 	bl	8001070 <__aeabi_f2uiz>
 8001658:	4603      	mov	r3, r0
 800165a:	62e3      	str	r3, [r4, #44]	; 0x2c
		htim1M1->Instance->CCR3 = ceil(mnoj / 2);
 800165c:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8001660:	69f8      	ldr	r0, [r7, #28]
 8001662:	f7ff fbf3 	bl	8000e4c <__aeabi_fdiv>
 8001666:	4603      	mov	r3, r0
 8001668:	4618      	mov	r0, r3
 800166a:	f7ff fec3 	bl	80013f4 <_ZSt4ceilf>
 800166e:	4602      	mov	r2, r0
 8001670:	68fb      	ldr	r3, [r7, #12]
 8001672:	685b      	ldr	r3, [r3, #4]
 8001674:	681c      	ldr	r4, [r3, #0]
 8001676:	4610      	mov	r0, r2
 8001678:	f7ff fcfa 	bl	8001070 <__aeabi_f2uiz>
 800167c:	4603      	mov	r3, r0
 800167e:	63e3      	str	r3, [r4, #60]	; 0x3c
	}

//   

	HAL_TIM_Base_Start_IT(htim1M1);
 8001680:	68fb      	ldr	r3, [r7, #12]
 8001682:	685b      	ldr	r3, [r3, #4]
 8001684:	4618      	mov	r0, r3
 8001686:	f002 fcc3 	bl	8004010 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start_IT(htim2M2);
 800168a:	68fb      	ldr	r3, [r7, #12]
 800168c:	689b      	ldr	r3, [r3, #8]
 800168e:	4618      	mov	r0, r3
 8001690:	f002 fcbe 	bl	8004010 <HAL_TIM_Base_Start_IT>

	HAL_TIM_PWM_Start(htim1M1, TIM_CHANNEL_3);
 8001694:	68fb      	ldr	r3, [r7, #12]
 8001696:	685b      	ldr	r3, [r3, #4]
 8001698:	2108      	movs	r1, #8
 800169a:	4618      	mov	r0, r3
 800169c:	f002 fd88 	bl	80041b0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(htim2M2, TIM_CHANNEL_3);
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	689b      	ldr	r3, [r3, #8]
 80016a4:	2108      	movs	r1, #8
 80016a6:	4618      	mov	r0, r3
 80016a8:	f002 fd82 	bl	80041b0 <HAL_TIM_PWM_Start>

	return 0;
 80016ac:	2300      	movs	r3, #0
}
 80016ae:	4618      	mov	r0, r3
 80016b0:	3734      	adds	r7, #52	; 0x34
 80016b2:	46bd      	mov	sp, r7
 80016b4:	bd90      	pop	{r4, r7, pc}
 80016b6:	bf00      	nop
 80016b8:	cccccccd 	.word	0xcccccccd
 80016bc:	4019cccc 	.word	0x4019cccc
 80016c0:	16c16c17 	.word	0x16c16c17
 80016c4:	44c80000 	.word	0x44c80000
 80016c8:	43b40000 	.word	0x43b40000
 80016cc:	40590000 	.word	0x40590000
 80016d0:	44960000 	.word	0x44960000

080016d4 <_ZN7RoboArm13getPrintStateEv>:
		PrintAllState = false;
	}
	return 0;
}

bool RoboArm::getPrintState() {
 80016d4:	b480      	push	{r7}
 80016d6:	b083      	sub	sp, #12
 80016d8:	af00      	add	r7, sp, #0
 80016da:	6078      	str	r0, [r7, #4]
	if (PrintAllState) {
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	f893 305e 	ldrb.w	r3, [r3, #94]	; 0x5e
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d001      	beq.n	80016ea <_ZN7RoboArm13getPrintStateEv+0x16>
		return true;
 80016e6:	2301      	movs	r3, #1
 80016e8:	e000      	b.n	80016ec <_ZN7RoboArm13getPrintStateEv+0x18>
	} else {
		return false;
 80016ea:	2300      	movs	r3, #0
	}
}
 80016ec:	4618      	mov	r0, r3
 80016ee:	370c      	adds	r7, #12
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bc80      	pop	{r7}
 80016f4:	4770      	bx	lr

080016f6 <_ZN7RoboArm15SetSettEncodersER19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>:

int RoboArm::SetSettEncoders(SPI_HandleTypeDef &arm_hspi1T,
		GPIO_TypeDef *CS_GPIO_Port_Enc1T, uint16_t CS_Pin_Enc1T,
		GPIO_TypeDef *CS_GPIO_Port_Enc2T, uint16_t CS_Pin_Enc2T,
		uint8_t ResolutionEncodersT) {
 80016f6:	b480      	push	{r7}
 80016f8:	b085      	sub	sp, #20
 80016fa:	af00      	add	r7, sp, #0
 80016fc:	60f8      	str	r0, [r7, #12]
 80016fe:	60b9      	str	r1, [r7, #8]
 8001700:	607a      	str	r2, [r7, #4]
 8001702:	807b      	strh	r3, [r7, #2]

	arm_hspi1 = &arm_hspi1T;
 8001704:	68fb      	ldr	r3, [r7, #12]
 8001706:	68ba      	ldr	r2, [r7, #8]
 8001708:	639a      	str	r2, [r3, #56]	; 0x38
	CS_GPIO_Port_Enc1 = CS_GPIO_Port_Enc1T;
 800170a:	68fb      	ldr	r3, [r7, #12]
 800170c:	687a      	ldr	r2, [r7, #4]
 800170e:	641a      	str	r2, [r3, #64]	; 0x40
	CS_Pin_Enc1 = CS_Pin_Enc1T;
 8001710:	68fb      	ldr	r3, [r7, #12]
 8001712:	887a      	ldrh	r2, [r7, #2]
 8001714:	879a      	strh	r2, [r3, #60]	; 0x3c
	CS_Pin_Enc2 = CS_Pin_Enc2T;
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	8bba      	ldrh	r2, [r7, #28]
 800171a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
	CS_GPIO_Port_Enc2 = CS_GPIO_Port_Enc2T;
 800171e:	68fb      	ldr	r3, [r7, #12]
 8001720:	69ba      	ldr	r2, [r7, #24]
 8001722:	649a      	str	r2, [r3, #72]	; 0x48
	ResolutionEncoders = ResolutionEncodersT;
 8001724:	68fb      	ldr	r3, [r7, #12]
 8001726:	f897 2020 	ldrb.w	r2, [r7, #32]
 800172a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	return 0;
 800172e:	2300      	movs	r3, #0
}
 8001730:	4618      	mov	r0, r3
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	bc80      	pop	{r7}
 8001738:	4770      	bx	lr

0800173a <_ZN7RoboArm16GetAngleEncodersEm>:

float RoboArm::GetAngleEncoders(uint32_t encoderValue) {
 800173a:	b580      	push	{r7, lr}
 800173c:	b082      	sub	sp, #8
 800173e:	af00      	add	r7, sp, #0
 8001740:	6078      	str	r0, [r7, #4]
 8001742:	6039      	str	r1, [r7, #0]
	//	https://www.cuidevices.com/product/resource/amt22.pdf
	return calculateAngle(encoderValue, ResolutionEncoders);
 8001744:	683b      	ldr	r3, [r7, #0]
 8001746:	b29a      	uxth	r2, r3
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800174e:	4619      	mov	r1, r3
 8001750:	4610      	mov	r0, r2
 8001752:	f7ff fd9b 	bl	800128c <calculateAngle>
 8001756:	4603      	mov	r3, r0
}
 8001758:	4618      	mov	r0, r3
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}

08001760 <_ZN7RoboArm14GetPosEncodersEh>:

uint32_t RoboArm::GetPosEncoders(uint8_t numEnc) {
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	460b      	mov	r3, r1
 800176a:	70fb      	strb	r3, [r7, #3]
	switch (numEnc) {
 800176c:	78fb      	ldrb	r3, [r7, #3]
 800176e:	2b01      	cmp	r3, #1
 8001770:	d002      	beq.n	8001778 <_ZN7RoboArm14GetPosEncodersEh+0x18>
 8001772:	2b02      	cmp	r3, #2
 8001774:	d012      	beq.n	800179c <_ZN7RoboArm14GetPosEncodersEh+0x3c>
 8001776:	e024      	b.n	80017c2 <_ZN7RoboArm14GetPosEncodersEh+0x62>
	case 1:
		posNowEnc1 = getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1,
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800177c:	687b      	ldr	r3, [r7, #4]
 800177e:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800178a:	f7ff fccf 	bl	800112c <getPositionSPI>
 800178e:	4603      	mov	r3, r0
 8001790:	461a      	mov	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	64da      	str	r2, [r3, #76]	; 0x4c
				ResolutionEncoders);
		return posNowEnc1;
 8001796:	687b      	ldr	r3, [r7, #4]
 8001798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800179a:	e013      	b.n	80017c4 <_ZN7RoboArm14GetPosEncodersEh+0x64>
		break;
	case 2:
		posNowEnc2 = getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2,
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80017b0:	f7ff fcbc 	bl	800112c <getPositionSPI>
 80017b4:	4603      	mov	r3, r0
 80017b6:	461a      	mov	r2, r3
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	651a      	str	r2, [r3, #80]	; 0x50
				ResolutionEncoders);
		return posNowEnc2;
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80017c0:	e000      	b.n	80017c4 <_ZN7RoboArm14GetPosEncodersEh+0x64>
		break;
	default:
		return 1;
 80017c2:	2301      	movs	r3, #1
		break;
	}
	return 0;
}
 80017c4:	4618      	mov	r0, r3
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}

080017cc <_ZN7RoboArm15SetZeroEncodersEv>:

int RoboArm::SetZeroEncoders() {
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]

	HAL_Delay(300);
 80017d4:	f44f 7096 	mov.w	r0, #300	; 0x12c
 80017d8:	f001 f834 	bl	8002844 <HAL_Delay>
	getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1,
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80017e0:	687b      	ldr	r3, [r7, #4]
 80017e2:	6c19      	ldr	r1, [r3, #64]	; 0x40
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80017ee:	f7ff fc9d 	bl	800112c <getPositionSPI>
			ResolutionEncoders);
	getPositionSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2,
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	6b98      	ldr	r0, [r3, #56]	; 0x38
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	6c99      	ldr	r1, [r3, #72]	; 0x48
 80017fa:	687b      	ldr	r3, [r7, #4]
 80017fc:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8001806:	f7ff fc91 	bl	800112c <getPositionSPI>
			ResolutionEncoders);
	//	resetAMT22();
	setZeroSPI(arm_hspi1, CS_GPIO_Port_Enc1, CS_Pin_Enc1); //         '
 800180a:	687b      	ldr	r3, [r7, #4]
 800180c:	6b98      	ldr	r0, [r3, #56]	; 0x38
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	6c19      	ldr	r1, [r3, #64]	; 0x40
 8001812:	687b      	ldr	r3, [r7, #4]
 8001814:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8001816:	461a      	mov	r2, r3
 8001818:	f7ff fd16 	bl	8001248 <setZeroSPI>
	setZeroSPI(arm_hspi1, CS_GPIO_Port_Enc2, CS_Pin_Enc2); //         '
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8001824:	687b      	ldr	r3, [r7, #4]
 8001826:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 800182a:	461a      	mov	r2, r3
 800182c:	f7ff fd0c 	bl	8001248 <setZeroSPI>
	HAL_Delay(250);
 8001830:	20fa      	movs	r0, #250	; 0xfa
 8001832:	f001 f807 	bl	8002844 <HAL_Delay>
	return 0;
 8001836:	2300      	movs	r3, #0
}
 8001838:	4618      	mov	r0, r3
 800183a:	3708      	adds	r7, #8
 800183c:	46bd      	mov	sp, r7
 800183e:	bd80      	pop	{r7, pc}

08001840 <_ZN7RoboArm13SetSettMotorsER17TIM_HandleTypeDefS1_P12GPIO_TypeDeftS3_tS3_tS3_t>:

int RoboArm::SetSettMotors(TIM_HandleTypeDef &htim1, TIM_HandleTypeDef &htim2,
		GPIO_TypeDef *Dir1_GPIO_Port_M1T, uint16_t Dir1_Pin_M1T,
		GPIO_TypeDef *Dir2_GPIO_Port_M2T, uint16_t Dir2_Pin_M2T,
		GPIO_TypeDef *EN1_GPIO_Port_M1T, uint16_t EN1_Pin_M1T,
		GPIO_TypeDef *EN2_GPIO_Port_M2T, uint16_t EN2_Pin_M2T) {
 8001840:	b480      	push	{r7}
 8001842:	b085      	sub	sp, #20
 8001844:	af00      	add	r7, sp, #0
 8001846:	60f8      	str	r0, [r7, #12]
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
 800184c:	603b      	str	r3, [r7, #0]
	htim1M1 = &htim1;
 800184e:	68fb      	ldr	r3, [r7, #12]
 8001850:	68ba      	ldr	r2, [r7, #8]
 8001852:	605a      	str	r2, [r3, #4]
	htim2M2 = &htim2;
 8001854:	68fb      	ldr	r3, [r7, #12]
 8001856:	687a      	ldr	r2, [r7, #4]
 8001858:	609a      	str	r2, [r3, #8]

	Dir1_GPIO_Port_M1 = Dir1_GPIO_Port_M1T;
 800185a:	68fb      	ldr	r3, [r7, #12]
 800185c:	683a      	ldr	r2, [r7, #0]
 800185e:	60da      	str	r2, [r3, #12]
	Dir1_Pin_M1 = Dir1_Pin_M1T;
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	8b3a      	ldrh	r2, [r7, #24]
 8001864:	821a      	strh	r2, [r3, #16]
	Dir2_GPIO_Port_M2 = Dir2_GPIO_Port_M2T;
 8001866:	68fb      	ldr	r3, [r7, #12]
 8001868:	69fa      	ldr	r2, [r7, #28]
 800186a:	615a      	str	r2, [r3, #20]
	Dir2_Pin_M2 = Dir2_Pin_M2T;
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	8c3a      	ldrh	r2, [r7, #32]
 8001870:	831a      	strh	r2, [r3, #24]
	EN1_GPIO_Port_M1 = EN1_GPIO_Port_M1T;
 8001872:	68fb      	ldr	r3, [r7, #12]
 8001874:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001876:	61da      	str	r2, [r3, #28]
	EN1_Pin_M1 = EN1_Pin_M1T;
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 800187c:	841a      	strh	r2, [r3, #32]
	EN2_GPIO_Port_M2 = EN2_GPIO_Port_M2T;
 800187e:	68fb      	ldr	r3, [r7, #12]
 8001880:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8001882:	625a      	str	r2, [r3, #36]	; 0x24
	EN2_Pin_M2 = EN2_Pin_M2T;
 8001884:	68fb      	ldr	r3, [r7, #12]
 8001886:	8e3a      	ldrh	r2, [r7, #48]	; 0x30
 8001888:	851a      	strh	r2, [r3, #40]	; 0x28

	return 0;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3714      	adds	r7, #20
 8001890:	46bd      	mov	sp, r7
 8001892:	bc80      	pop	{r7}
 8001894:	4770      	bx	lr
	...

08001898 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001898:	b480      	push	{r7}
 800189a:	b085      	sub	sp, #20
 800189c:	af00      	add	r7, sp, #0
 800189e:	60f8      	str	r0, [r7, #12]
 80018a0:	60b9      	str	r1, [r7, #8]
 80018a2:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	4a06      	ldr	r2, [pc, #24]	; (80018c0 <vApplicationGetIdleTaskMemory+0x28>)
 80018a8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 80018aa:	68bb      	ldr	r3, [r7, #8]
 80018ac:	4a05      	ldr	r2, [pc, #20]	; (80018c4 <vApplicationGetIdleTaskMemory+0x2c>)
 80018ae:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	2280      	movs	r2, #128	; 0x80
 80018b4:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 80018b6:	bf00      	nop
 80018b8:	3714      	adds	r7, #20
 80018ba:	46bd      	mov	sp, r7
 80018bc:	bc80      	pop	{r7}
 80018be:	4770      	bx	lr
 80018c0:	200001f4 	.word	0x200001f4
 80018c4:	20000248 	.word	0x20000248

080018c8 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 80018c8:	b5b0      	push	{r4, r5, r7, lr}
 80018ca:	b09e      	sub	sp, #120	; 0x78
 80018cc:	af08      	add	r7, sp, #32
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 80018ce:	f000 ff87 	bl	80027e0 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 80018d2:	f000 f891 	bl	80019f8 <_Z18SystemClock_Configv>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 80018d6:	f000 fa4b 	bl	8001d70 <_ZL12MX_GPIO_Initv>
	MX_TIM1_Init();
 80018da:	f000 f91b 	bl	8001b14 <_ZL12MX_TIM1_Initv>
	MX_TIM2_Init();
 80018de:	f000 f9b1 	bl	8001c44 <_ZL12MX_TIM2_Initv>
	MX_SPI1_Init();
 80018e2:	f000 f8db 	bl	8001a9c <_ZL12MX_SPI1_Initv>
	MX_USART1_UART_Init();
 80018e6:	f000 fa15 	bl	8001d14 <_ZL19MX_USART1_UART_Initv>
	/* USER CODE BEGIN 2 */

	HAL_GPIO_WritePin(Dir_GPIO_Port, Dir_Pin, GPIO_PIN_SET);
 80018ea:	2201      	movs	r2, #1
 80018ec:	2140      	movs	r1, #64	; 0x40
 80018ee:	4836      	ldr	r0, [pc, #216]	; (80019c8 <main+0x100>)
 80018f0:	f001 fae2 	bl	8002eb8 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(Dir2_GPIO_Port, Dir2_Pin, GPIO_PIN_SET);
 80018f4:	2201      	movs	r2, #1
 80018f6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018fa:	4834      	ldr	r0, [pc, #208]	; (80019cc <main+0x104>)
 80018fc:	f001 fadc 	bl	8002eb8 <HAL_GPIO_WritePin>

	HAL_TIM_Base_Init(&htim1);
 8001900:	4833      	ldr	r0, [pc, #204]	; (80019d0 <main+0x108>)
 8001902:	f002 fb2d 	bl	8003f60 <HAL_TIM_Base_Init>
	HAL_TIM_Base_Init(&htim2);
 8001906:	4833      	ldr	r0, [pc, #204]	; (80019d4 <main+0x10c>)
 8001908:	f002 fb2a 	bl	8003f60 <HAL_TIM_Base_Init>

	arm.SetSettMotors(htim1, htim2, Dir_GPIO_Port, Dir_Pin, Dir2_GPIO_Port,
 800190c:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001910:	9306      	str	r3, [sp, #24]
 8001912:	4b2d      	ldr	r3, [pc, #180]	; (80019c8 <main+0x100>)
 8001914:	9305      	str	r3, [sp, #20]
 8001916:	2320      	movs	r3, #32
 8001918:	9304      	str	r3, [sp, #16]
 800191a:	4b2b      	ldr	r3, [pc, #172]	; (80019c8 <main+0x100>)
 800191c:	9303      	str	r3, [sp, #12]
 800191e:	2340      	movs	r3, #64	; 0x40
 8001920:	9302      	str	r3, [sp, #8]
 8001922:	4b2a      	ldr	r3, [pc, #168]	; (80019cc <main+0x104>)
 8001924:	9301      	str	r3, [sp, #4]
 8001926:	2340      	movs	r3, #64	; 0x40
 8001928:	9300      	str	r3, [sp, #0]
 800192a:	4b27      	ldr	r3, [pc, #156]	; (80019c8 <main+0x100>)
 800192c:	4a29      	ldr	r2, [pc, #164]	; (80019d4 <main+0x10c>)
 800192e:	4928      	ldr	r1, [pc, #160]	; (80019d0 <main+0x108>)
 8001930:	4829      	ldr	r0, [pc, #164]	; (80019d8 <main+0x110>)
 8001932:	f7ff ff85 	bl	8001840 <_ZN7RoboArm13SetSettMotorsER17TIM_HandleTypeDefS1_P12GPIO_TypeDeftS3_tS3_tS3_t>
			Dir_Pin, En_GPIO_Port, En_Pin, En2_GPIO_Port, En2_Pin);
	arm.SetSettEncoders(hspi1, CS_GPIO_Port, CS_Pin, CS2_GPIO_Port, CS2_Pin,
 8001936:	230e      	movs	r3, #14
 8001938:	9302      	str	r3, [sp, #8]
 800193a:	2302      	movs	r3, #2
 800193c:	9301      	str	r3, [sp, #4]
 800193e:	4b23      	ldr	r3, [pc, #140]	; (80019cc <main+0x104>)
 8001940:	9300      	str	r3, [sp, #0]
 8001942:	2301      	movs	r3, #1
 8001944:	4a21      	ldr	r2, [pc, #132]	; (80019cc <main+0x104>)
 8001946:	4925      	ldr	r1, [pc, #148]	; (80019dc <main+0x114>)
 8001948:	4823      	ldr	r0, [pc, #140]	; (80019d8 <main+0x110>)
 800194a:	f7ff fed4 	bl	80016f6 <_ZN7RoboArm15SetSettEncodersER19__SPI_HandleTypeDefP12GPIO_TypeDeftS3_th>
			14);
	arm.SetZeroEncoders();
 800194e:	4822      	ldr	r0, [pc, #136]	; (80019d8 <main+0x110>)
 8001950:	f7ff ff3c 	bl	80017cc <_ZN7RoboArm15SetZeroEncodersEv>
	/* add queues, ... */
	/* USER CODE END RTOS_QUEUES */

	/* Create the thread(s) */
	/* definition and creation of defaultTask */
	osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8001954:	4b22      	ldr	r3, [pc, #136]	; (80019e0 <main+0x118>)
 8001956:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 800195a:	461d      	mov	r5, r3
 800195c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800195e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001960:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001964:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8001968:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800196c:	2100      	movs	r1, #0
 800196e:	4618      	mov	r0, r3
 8001970:	f004 f8ac 	bl	8005acc <osThreadCreate>
 8001974:	4603      	mov	r3, r0
 8001976:	4a1b      	ldr	r2, [pc, #108]	; (80019e4 <main+0x11c>)
 8001978:	6013      	str	r3, [r2, #0]

	/* definition and creation of myAMT22Task */
	osThreadDef(myAMT22Task, StartAMT22Data, osPriorityIdle, 0, 128);
 800197a:	4b1b      	ldr	r3, [pc, #108]	; (80019e8 <main+0x120>)
 800197c:	f107 0420 	add.w	r4, r7, #32
 8001980:	461d      	mov	r5, r3
 8001982:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001984:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001986:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800198a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	myAMT22TaskHandle = osThreadCreate(osThread(myAMT22Task), NULL);
 800198e:	f107 0320 	add.w	r3, r7, #32
 8001992:	2100      	movs	r1, #0
 8001994:	4618      	mov	r0, r3
 8001996:	f004 f899 	bl	8005acc <osThreadCreate>
 800199a:	4603      	mov	r3, r0
 800199c:	4a13      	ldr	r2, [pc, #76]	; (80019ec <main+0x124>)
 800199e:	6013      	str	r3, [r2, #0]

	/* definition and creation of myUARTTask */
	osThreadDef(myUARTTask, StartUARTData, osPriorityIdle, 0, 128);
 80019a0:	4b13      	ldr	r3, [pc, #76]	; (80019f0 <main+0x128>)
 80019a2:	1d3c      	adds	r4, r7, #4
 80019a4:	461d      	mov	r5, r3
 80019a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	myUARTTaskHandle = osThreadCreate(osThread(myUARTTask), NULL);
 80019b2:	1d3b      	adds	r3, r7, #4
 80019b4:	2100      	movs	r1, #0
 80019b6:	4618      	mov	r0, r3
 80019b8:	f004 f888 	bl	8005acc <osThreadCreate>
 80019bc:	4603      	mov	r3, r0
 80019be:	4a0d      	ldr	r2, [pc, #52]	; (80019f4 <main+0x12c>)
 80019c0:	6013      	str	r3, [r2, #0]
	/* USER CODE BEGIN RTOS_THREADS */
	/* add threads, ... */
	/* USER CODE END RTOS_THREADS */

	/* Start scheduler */
	osKernelStart();
 80019c2:	f004 f87c 	bl	8005abe <osKernelStart>

	/* We should never get here as control is now taken by the scheduler */
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	while (1) {
 80019c6:	e7fe      	b.n	80019c6 <main+0xfe>
 80019c8:	40010800 	.word	0x40010800
 80019cc:	40010c00 	.word	0x40010c00
 80019d0:	200004a0 	.word	0x200004a0
 80019d4:	200004e8 	.word	0x200004e8
 80019d8:	20000598 	.word	0x20000598
 80019dc:	20000448 	.word	0x20000448
 80019e0:	08009c04 	.word	0x08009c04
 80019e4:	20000578 	.word	0x20000578
 80019e8:	08009c2c 	.word	0x08009c2c
 80019ec:	2000057c 	.word	0x2000057c
 80019f0:	08009c54 	.word	0x08009c54
 80019f4:	20000580 	.word	0x20000580

080019f8 <_Z18SystemClock_Configv>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80019f8:	b580      	push	{r7, lr}
 80019fa:	b090      	sub	sp, #64	; 0x40
 80019fc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80019fe:	f107 0318 	add.w	r3, r7, #24
 8001a02:	2228      	movs	r2, #40	; 0x28
 8001a04:	2100      	movs	r1, #0
 8001a06:	4618      	mov	r0, r3
 8001a08:	f006 f801 	bl	8007a0e <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001a0c:	1d3b      	adds	r3, r7, #4
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
 8001a12:	605a      	str	r2, [r3, #4]
 8001a14:	609a      	str	r2, [r3, #8]
 8001a16:	60da      	str	r2, [r3, #12]
 8001a18:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001a1a:	2301      	movs	r3, #1
 8001a1c:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001a1e:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a22:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 8001a24:	2300      	movs	r3, #0
 8001a26:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001a28:	2301      	movs	r3, #1
 8001a2a:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a2c:	2302      	movs	r3, #2
 8001a2e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a30:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a34:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 8001a36:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 8001a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001a3c:	f107 0318 	add.w	r3, r7, #24
 8001a40:	4618      	mov	r0, r3
 8001a42:	f001 fa51 	bl	8002ee8 <HAL_RCC_OscConfig>
 8001a46:	4603      	mov	r3, r0
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	bf14      	ite	ne
 8001a4c:	2301      	movne	r3, #1
 8001a4e:	2300      	moveq	r3, #0
 8001a50:	b2db      	uxtb	r3, r3
 8001a52:	2b00      	cmp	r3, #0
 8001a54:	d001      	beq.n	8001a5a <_Z18SystemClock_Configv+0x62>
		Error_Handler();
 8001a56:	f000 fb4d 	bl	80020f4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001a5a:	230f      	movs	r3, #15
 8001a5c:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a5e:	2302      	movs	r3, #2
 8001a60:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a62:	2300      	movs	r3, #0
 8001a64:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a66:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001a6a:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a6c:	2300      	movs	r3, #0
 8001a6e:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 8001a70:	1d3b      	adds	r3, r7, #4
 8001a72:	2102      	movs	r1, #2
 8001a74:	4618      	mov	r0, r3
 8001a76:	f001 fcb9 	bl	80033ec <HAL_RCC_ClockConfig>
 8001a7a:	4603      	mov	r3, r0
 8001a7c:	2b00      	cmp	r3, #0
 8001a7e:	bf14      	ite	ne
 8001a80:	2301      	movne	r3, #1
 8001a82:	2300      	moveq	r3, #0
 8001a84:	b2db      	uxtb	r3, r3
 8001a86:	2b00      	cmp	r3, #0
 8001a88:	d001      	beq.n	8001a8e <_Z18SystemClock_Configv+0x96>
		Error_Handler();
 8001a8a:	f000 fb33 	bl	80020f4 <Error_Handler>
	}

	/** Enables the Clock Security System
	 */
	HAL_RCC_EnableCSS();
 8001a8e:	f001 fd97 	bl	80035c0 <HAL_RCC_EnableCSS>
}
 8001a92:	bf00      	nop
 8001a94:	3740      	adds	r7, #64	; 0x40
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bd80      	pop	{r7, pc}
	...

08001a9c <_ZL12MX_SPI1_Initv>:
/**
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void) {
 8001a9c:	b580      	push	{r7, lr}
 8001a9e:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001aa0:	4b1a      	ldr	r3, [pc, #104]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001aa2:	4a1b      	ldr	r2, [pc, #108]	; (8001b10 <_ZL12MX_SPI1_Initv+0x74>)
 8001aa4:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001aa6:	4b19      	ldr	r3, [pc, #100]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001aa8:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001aac:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001aae:	4b17      	ldr	r3, [pc, #92]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001ab0:	2200      	movs	r2, #0
 8001ab2:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001ab4:	4b15      	ldr	r3, [pc, #84]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001ab6:	2200      	movs	r2, #0
 8001ab8:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001aba:	4b14      	ldr	r3, [pc, #80]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001abc:	2200      	movs	r2, #0
 8001abe:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ac0:	4b12      	ldr	r3, [pc, #72]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001ac6:	4b11      	ldr	r3, [pc, #68]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001ac8:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001acc:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8001ace:	4b0f      	ldr	r3, [pc, #60]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001ad0:	2218      	movs	r2, #24
 8001ad2:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ad4:	4b0d      	ldr	r3, [pc, #52]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001ad6:	2200      	movs	r2, #0
 8001ad8:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ada:	4b0c      	ldr	r3, [pc, #48]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	625a      	str	r2, [r3, #36]	; 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ae0:	4b0a      	ldr	r3, [pc, #40]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	629a      	str	r2, [r3, #40]	; 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001ae6:	4b09      	ldr	r3, [pc, #36]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001ae8:	220a      	movs	r2, #10
 8001aea:	62da      	str	r2, [r3, #44]	; 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK) {
 8001aec:	4807      	ldr	r0, [pc, #28]	; (8001b0c <_ZL12MX_SPI1_Initv+0x70>)
 8001aee:	f001 fe61 	bl	80037b4 <HAL_SPI_Init>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	bf14      	ite	ne
 8001af8:	2301      	movne	r3, #1
 8001afa:	2300      	moveq	r3, #0
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d001      	beq.n	8001b06 <_ZL12MX_SPI1_Initv+0x6a>
		Error_Handler();
 8001b02:	f000 faf7 	bl	80020f4 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	20000448 	.word	0x20000448
 8001b10:	40013000 	.word	0x40013000

08001b14 <_ZL12MX_TIM1_Initv>:
/**
 * @brief TIM1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM1_Init(void) {
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b092      	sub	sp, #72	; 0x48
 8001b18:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM1_Init 0 */

	/* USER CODE END TIM1_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001b1a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b1e:	2200      	movs	r2, #0
 8001b20:	601a      	str	r2, [r3, #0]
 8001b22:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001b24:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b28:	2200      	movs	r2, #0
 8001b2a:	601a      	str	r2, [r3, #0]
 8001b2c:	605a      	str	r2, [r3, #4]
 8001b2e:	609a      	str	r2, [r3, #8]
 8001b30:	60da      	str	r2, [r3, #12]
 8001b32:	611a      	str	r2, [r3, #16]
 8001b34:	615a      	str	r2, [r3, #20]
 8001b36:	619a      	str	r2, [r3, #24]
	TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = { 0 };
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	2220      	movs	r2, #32
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f005 ff65 	bl	8007a0e <memset>

	/* USER CODE BEGIN TIM1_Init 1 */

	/* USER CODE END TIM1_Init 1 */
	htim1.Instance = TIM1;
 8001b44:	4b3d      	ldr	r3, [pc, #244]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b46:	4a3e      	ldr	r2, [pc, #248]	; (8001c40 <_ZL12MX_TIM1_Initv+0x12c>)
 8001b48:	601a      	str	r2, [r3, #0]
	htim1.Init.Prescaler = 8000 - 1;
 8001b4a:	4b3c      	ldr	r3, [pc, #240]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b4c:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001b50:	605a      	str	r2, [r3, #4]
	htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b52:	4b3a      	ldr	r3, [pc, #232]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b54:	2200      	movs	r2, #0
 8001b56:	609a      	str	r2, [r3, #8]
	htim1.Init.Period = 1000 - 1;
 8001b58:	4b38      	ldr	r3, [pc, #224]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b5a:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001b5e:	60da      	str	r2, [r3, #12]
	htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b60:	4b36      	ldr	r3, [pc, #216]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b62:	2200      	movs	r2, #0
 8001b64:	611a      	str	r2, [r3, #16]
	htim1.Init.RepetitionCounter = 0;
 8001b66:	4b35      	ldr	r3, [pc, #212]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b68:	2200      	movs	r2, #0
 8001b6a:	615a      	str	r2, [r3, #20]
	htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b6c:	4b33      	ldr	r3, [pc, #204]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b6e:	2200      	movs	r2, #0
 8001b70:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim1) != HAL_OK) {
 8001b72:	4832      	ldr	r0, [pc, #200]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b74:	f002 facc 	bl	8004110 <HAL_TIM_PWM_Init>
 8001b78:	4603      	mov	r3, r0
 8001b7a:	2b00      	cmp	r3, #0
 8001b7c:	bf14      	ite	ne
 8001b7e:	2301      	movne	r3, #1
 8001b80:	2300      	moveq	r3, #0
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d001      	beq.n	8001b8c <_ZL12MX_TIM1_Initv+0x78>
		Error_Handler();
 8001b88:	f000 fab4 	bl	80020f4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b8c:	2300      	movs	r3, #0
 8001b8e:	643b      	str	r3, [r7, #64]	; 0x40
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b90:	2300      	movs	r3, #0
 8001b92:	647b      	str	r3, [r7, #68]	; 0x44
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001b94:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001b98:	4619      	mov	r1, r3
 8001b9a:	4828      	ldr	r0, [pc, #160]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001b9c:	f003 f80a 	bl	8004bb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba0:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001ba2:	2b00      	cmp	r3, #0
 8001ba4:	bf14      	ite	ne
 8001ba6:	2301      	movne	r3, #1
 8001ba8:	2300      	moveq	r3, #0
 8001baa:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig)
 8001bac:	2b00      	cmp	r3, #0
 8001bae:	d001      	beq.n	8001bb4 <_ZL12MX_TIM1_Initv+0xa0>
		Error_Handler();
 8001bb0:	f000 faa0 	bl	80020f4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bb4:	2360      	movs	r3, #96	; 0x60
 8001bb6:	627b      	str	r3, [r7, #36]	; 0x24
	sConfigOC.Pulse = 0;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	62bb      	str	r3, [r7, #40]	; 0x28
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	62fb      	str	r3, [r7, #44]	; 0x2c
	sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001bc0:	2300      	movs	r3, #0
 8001bc2:	633b      	str	r3, [r7, #48]	; 0x30
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001bc4:	2300      	movs	r3, #0
 8001bc6:	637b      	str	r3, [r7, #52]	; 0x34
	sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001bc8:	2300      	movs	r3, #0
 8001bca:	63bb      	str	r3, [r7, #56]	; 0x38
	sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001bcc:	2300      	movs	r3, #0
 8001bce:	63fb      	str	r3, [r7, #60]	; 0x3c
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3)
 8001bd0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001bd4:	2208      	movs	r2, #8
 8001bd6:	4619      	mov	r1, r3
 8001bd8:	4818      	ldr	r0, [pc, #96]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001bda:	f002 fcf7 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 8001bde:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	bf14      	ite	ne
 8001be4:	2301      	movne	r3, #1
 8001be6:	2300      	moveq	r3, #0
 8001be8:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3)
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <_ZL12MX_TIM1_Initv+0xde>
		Error_Handler();
 8001bee:	f000 fa81 	bl	80020f4 <Error_Handler>
	}
	sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
	sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001bf6:	2300      	movs	r3, #0
 8001bf8:	60bb      	str	r3, [r7, #8]
	sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001bfa:	2300      	movs	r3, #0
 8001bfc:	60fb      	str	r3, [r7, #12]
	sBreakDeadTimeConfig.DeadTime = 0;
 8001bfe:	2300      	movs	r3, #0
 8001c00:	613b      	str	r3, [r7, #16]
	sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001c02:	2300      	movs	r3, #0
 8001c04:	617b      	str	r3, [r7, #20]
	sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001c06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c0a:	61bb      	str	r3, [r7, #24]
	sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	623b      	str	r3, [r7, #32]
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001c10:	1d3b      	adds	r3, r7, #4
 8001c12:	4619      	mov	r1, r3
 8001c14:	4809      	ldr	r0, [pc, #36]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001c16:	f003 f82b 	bl	8004c70 <HAL_TIMEx_ConfigBreakDeadTime>
 8001c1a:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	bf14      	ite	ne
 8001c20:	2301      	movne	r3, #1
 8001c22:	2300      	moveq	r3, #0
 8001c24:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig)
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	d001      	beq.n	8001c2e <_ZL12MX_TIM1_Initv+0x11a>
		Error_Handler();
 8001c2a:	f000 fa63 	bl	80020f4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM1_Init 2 */

	/* USER CODE END TIM1_Init 2 */
	HAL_TIM_MspPostInit(&htim1);
 8001c2e:	4803      	ldr	r0, [pc, #12]	; (8001c3c <_ZL12MX_TIM1_Initv+0x128>)
 8001c30:	f000 fb68 	bl	8002304 <HAL_TIM_MspPostInit>

}
 8001c34:	bf00      	nop
 8001c36:	3748      	adds	r7, #72	; 0x48
 8001c38:	46bd      	mov	sp, r7
 8001c3a:	bd80      	pop	{r7, pc}
 8001c3c:	200004a0 	.word	0x200004a0
 8001c40:	40012c00 	.word	0x40012c00

08001c44 <_ZL12MX_TIM2_Initv>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b08a      	sub	sp, #40	; 0x28
 8001c48:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001c4a:	f107 0320 	add.w	r3, r7, #32
 8001c4e:	2200      	movs	r2, #0
 8001c50:	601a      	str	r2, [r3, #0]
 8001c52:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = { 0 };
 8001c54:	1d3b      	adds	r3, r7, #4
 8001c56:	2200      	movs	r2, #0
 8001c58:	601a      	str	r2, [r3, #0]
 8001c5a:	605a      	str	r2, [r3, #4]
 8001c5c:	609a      	str	r2, [r3, #8]
 8001c5e:	60da      	str	r2, [r3, #12]
 8001c60:	611a      	str	r2, [r3, #16]
 8001c62:	615a      	str	r2, [r3, #20]
 8001c64:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 8001c66:	4b2a      	ldr	r3, [pc, #168]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001c68:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001c6c:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 8000 - 1;
 8001c6e:	4b28      	ldr	r3, [pc, #160]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001c70:	f641 723f 	movw	r2, #7999	; 0x1f3f
 8001c74:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c76:	4b26      	ldr	r3, [pc, #152]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001c78:	2200      	movs	r2, #0
 8001c7a:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 1000 - 1;
 8001c7c:	4b24      	ldr	r3, [pc, #144]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001c7e:	f240 32e7 	movw	r2, #999	; 0x3e7
 8001c82:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c84:	4b22      	ldr	r3, [pc, #136]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c8a:	4b21      	ldr	r3, [pc, #132]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001c8c:	2200      	movs	r2, #0
 8001c8e:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) {
 8001c90:	481f      	ldr	r0, [pc, #124]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001c92:	f002 fa3d 	bl	8004110 <HAL_TIM_PWM_Init>
 8001c96:	4603      	mov	r3, r0
 8001c98:	2b00      	cmp	r3, #0
 8001c9a:	bf14      	ite	ne
 8001c9c:	2301      	movne	r3, #1
 8001c9e:	2300      	moveq	r3, #0
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	2b00      	cmp	r3, #0
 8001ca4:	d001      	beq.n	8001caa <_ZL12MX_TIM2_Initv+0x66>
		Error_Handler();
 8001ca6:	f000 fa25 	bl	80020f4 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001caa:	2300      	movs	r3, #0
 8001cac:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	627b      	str	r3, [r7, #36]	; 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001cb2:	f107 0320 	add.w	r3, r7, #32
 8001cb6:	4619      	mov	r1, r3
 8001cb8:	4815      	ldr	r0, [pc, #84]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001cba:	f002 ff7b 	bl	8004bb4 <HAL_TIMEx_MasterConfigSynchronization>
 8001cbe:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	bf14      	ite	ne
 8001cc4:	2301      	movne	r3, #1
 8001cc6:	2300      	moveq	r3, #0
 8001cc8:	b2db      	uxtb	r3, r3
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 8001cca:	2b00      	cmp	r3, #0
 8001ccc:	d001      	beq.n	8001cd2 <_ZL12MX_TIM2_Initv+0x8e>
		Error_Handler();
 8001cce:	f000 fa11 	bl	80020f4 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001cd2:	2360      	movs	r3, #96	; 0x60
 8001cd4:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 0;
 8001cd6:	2300      	movs	r3, #0
 8001cd8:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cde:	2300      	movs	r3, #0
 8001ce0:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001ce2:	1d3b      	adds	r3, r7, #4
 8001ce4:	2208      	movs	r2, #8
 8001ce6:	4619      	mov	r1, r3
 8001ce8:	4809      	ldr	r0, [pc, #36]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001cea:	f002 fc6f 	bl	80045cc <HAL_TIM_PWM_ConfigChannel>
 8001cee:	4603      	mov	r3, r0
			!= HAL_OK) {
 8001cf0:	2b00      	cmp	r3, #0
 8001cf2:	bf14      	ite	ne
 8001cf4:	2301      	movne	r3, #1
 8001cf6:	2300      	moveq	r3, #0
 8001cf8:	b2db      	uxtb	r3, r3
	if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3)
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d001      	beq.n	8001d02 <_ZL12MX_TIM2_Initv+0xbe>
		Error_Handler();
 8001cfe:	f000 f9f9 	bl	80020f4 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */
	HAL_TIM_MspPostInit(&htim2);
 8001d02:	4803      	ldr	r0, [pc, #12]	; (8001d10 <_ZL12MX_TIM2_Initv+0xcc>)
 8001d04:	f000 fafe 	bl	8002304 <HAL_TIM_MspPostInit>

}
 8001d08:	bf00      	nop
 8001d0a:	3728      	adds	r7, #40	; 0x28
 8001d0c:	46bd      	mov	sp, r7
 8001d0e:	bd80      	pop	{r7, pc}
 8001d10:	200004e8 	.word	0x200004e8

08001d14 <_ZL19MX_USART1_UART_Initv>:
/**
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void) {
 8001d14:	b580      	push	{r7, lr}
 8001d16:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 8001d18:	4b13      	ldr	r3, [pc, #76]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d1a:	4a14      	ldr	r2, [pc, #80]	; (8001d6c <_ZL19MX_USART1_UART_Initv+0x58>)
 8001d1c:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 8001d1e:	4b12      	ldr	r3, [pc, #72]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d20:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d24:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001d26:	4b10      	ldr	r3, [pc, #64]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d28:	2200      	movs	r2, #0
 8001d2a:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 8001d2c:	4b0e      	ldr	r3, [pc, #56]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d2e:	2200      	movs	r2, #0
 8001d30:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 8001d32:	4b0d      	ldr	r3, [pc, #52]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d34:	2200      	movs	r2, #0
 8001d36:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 8001d38:	4b0b      	ldr	r3, [pc, #44]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d3a:	220c      	movs	r2, #12
 8001d3c:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d3e:	4b0a      	ldr	r3, [pc, #40]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d40:	2200      	movs	r2, #0
 8001d42:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d44:	4b08      	ldr	r3, [pc, #32]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d46:	2200      	movs	r2, #0
 8001d48:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK) {
 8001d4a:	4807      	ldr	r0, [pc, #28]	; (8001d68 <_ZL19MX_USART1_UART_Initv+0x54>)
 8001d4c:	f002 fff3 	bl	8004d36 <HAL_UART_Init>
 8001d50:	4603      	mov	r3, r0
 8001d52:	2b00      	cmp	r3, #0
 8001d54:	bf14      	ite	ne
 8001d56:	2301      	movne	r3, #1
 8001d58:	2300      	moveq	r3, #0
 8001d5a:	b2db      	uxtb	r3, r3
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d001      	beq.n	8001d64 <_ZL19MX_USART1_UART_Initv+0x50>
		Error_Handler();
 8001d60:	f000 f9c8 	bl	80020f4 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 8001d64:	bf00      	nop
 8001d66:	bd80      	pop	{r7, pc}
 8001d68:	20000530 	.word	0x20000530
 8001d6c:	40013800 	.word	0x40013800

08001d70 <_ZL12MX_GPIO_Initv>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 8001d70:	b580      	push	{r7, lr}
 8001d72:	b088      	sub	sp, #32
 8001d74:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 8001d76:	f107 0310 	add.w	r3, r7, #16
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	601a      	str	r2, [r3, #0]
 8001d7e:	605a      	str	r2, [r3, #4]
 8001d80:	609a      	str	r2, [r3, #8]
 8001d82:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8001d84:	4b38      	ldr	r3, [pc, #224]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d86:	699b      	ldr	r3, [r3, #24]
 8001d88:	4a37      	ldr	r2, [pc, #220]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d8a:	f043 0310 	orr.w	r3, r3, #16
 8001d8e:	6193      	str	r3, [r2, #24]
 8001d90:	4b35      	ldr	r3, [pc, #212]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d92:	699b      	ldr	r3, [r3, #24]
 8001d94:	f003 0310 	and.w	r3, r3, #16
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8001d9c:	4b32      	ldr	r3, [pc, #200]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001d9e:	699b      	ldr	r3, [r3, #24]
 8001da0:	4a31      	ldr	r2, [pc, #196]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001da2:	f043 0320 	orr.w	r3, r3, #32
 8001da6:	6193      	str	r3, [r2, #24]
 8001da8:	4b2f      	ldr	r3, [pc, #188]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001daa:	699b      	ldr	r3, [r3, #24]
 8001dac:	f003 0320 	and.w	r3, r3, #32
 8001db0:	60bb      	str	r3, [r7, #8]
 8001db2:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001db4:	4b2c      	ldr	r3, [pc, #176]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001db6:	699b      	ldr	r3, [r3, #24]
 8001db8:	4a2b      	ldr	r2, [pc, #172]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001dba:	f043 0304 	orr.w	r3, r3, #4
 8001dbe:	6193      	str	r3, [r2, #24]
 8001dc0:	4b29      	ldr	r3, [pc, #164]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001dc2:	699b      	ldr	r3, [r3, #24]
 8001dc4:	f003 0304 	and.w	r3, r3, #4
 8001dc8:	607b      	str	r3, [r7, #4]
 8001dca:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001dcc:	4b26      	ldr	r3, [pc, #152]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001dce:	699b      	ldr	r3, [r3, #24]
 8001dd0:	4a25      	ldr	r2, [pc, #148]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001dd2:	f043 0308 	orr.w	r3, r3, #8
 8001dd6:	6193      	str	r3, [r2, #24]
 8001dd8:	4b23      	ldr	r3, [pc, #140]	; (8001e68 <_ZL12MX_GPIO_Initv+0xf8>)
 8001dda:	699b      	ldr	r3, [r3, #24]
 8001ddc:	f003 0308 	and.w	r3, r3, #8
 8001de0:	603b      	str	r3, [r7, #0]
 8001de2:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(Led_GPIO_Port, Led_Pin, GPIO_PIN_RESET);
 8001de4:	2200      	movs	r2, #0
 8001de6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001dea:	4820      	ldr	r0, [pc, #128]	; (8001e6c <_ZL12MX_GPIO_Initv+0xfc>)
 8001dec:	f001 f864 	bl	8002eb8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, En_Pin | Dir_Pin, GPIO_PIN_RESET);
 8001df0:	2200      	movs	r2, #0
 8001df2:	2160      	movs	r1, #96	; 0x60
 8001df4:	481e      	ldr	r0, [pc, #120]	; (8001e70 <_ZL12MX_GPIO_Initv+0x100>)
 8001df6:	f001 f85f 	bl	8002eb8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, CS_Pin | CS2_Pin | Dir2_Pin, GPIO_PIN_RESET);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	f240 4103 	movw	r1, #1027	; 0x403
 8001e00:	481c      	ldr	r0, [pc, #112]	; (8001e74 <_ZL12MX_GPIO_Initv+0x104>)
 8001e02:	f001 f859 	bl	8002eb8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : Led_Pin */
	GPIO_InitStruct.Pin = Led_Pin;
 8001e06:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e0a:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e10:	2300      	movs	r3, #0
 8001e12:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e14:	2302      	movs	r3, #2
 8001e16:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(Led_GPIO_Port, &GPIO_InitStruct);
 8001e18:	f107 0310 	add.w	r3, r7, #16
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4813      	ldr	r0, [pc, #76]	; (8001e6c <_ZL12MX_GPIO_Initv+0xfc>)
 8001e20:	f000 fec6 	bl	8002bb0 <HAL_GPIO_Init>

	/*Configure GPIO pins : En_Pin Dir_Pin */
	GPIO_InitStruct.Pin = En_Pin | Dir_Pin;
 8001e24:	2360      	movs	r3, #96	; 0x60
 8001e26:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e28:	2301      	movs	r3, #1
 8001e2a:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e30:	2302      	movs	r3, #2
 8001e32:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e34:	f107 0310 	add.w	r3, r7, #16
 8001e38:	4619      	mov	r1, r3
 8001e3a:	480d      	ldr	r0, [pc, #52]	; (8001e70 <_ZL12MX_GPIO_Initv+0x100>)
 8001e3c:	f000 feb8 	bl	8002bb0 <HAL_GPIO_Init>

	/*Configure GPIO pins : CS_Pin CS2_Pin Dir2_Pin */
	GPIO_InitStruct.Pin = CS_Pin | CS2_Pin | Dir2_Pin;
 8001e40:	f240 4303 	movw	r3, #1027	; 0x403
 8001e44:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e46:	2301      	movs	r3, #1
 8001e48:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e4e:	2302      	movs	r3, #2
 8001e50:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e52:	f107 0310 	add.w	r3, r7, #16
 8001e56:	4619      	mov	r1, r3
 8001e58:	4806      	ldr	r0, [pc, #24]	; (8001e74 <_ZL12MX_GPIO_Initv+0x104>)
 8001e5a:	f000 fea9 	bl	8002bb0 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */

}
 8001e5e:	bf00      	nop
 8001e60:	3720      	adds	r7, #32
 8001e62:	46bd      	mov	sp, r7
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	bf00      	nop
 8001e68:	40021000 	.word	0x40021000
 8001e6c:	40011000 	.word	0x40011000
 8001e70:	40010800 	.word	0x40010800
 8001e74:	40010c00 	.word	0x40010c00

08001e78 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b084      	sub	sp, #16
 8001e7c:	af00      	add	r7, sp, #0
 8001e7e:	6078      	str	r0, [r7, #4]
	//UNUSED(huart);

	if (huart == &huart1) {
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	4a24      	ldr	r2, [pc, #144]	; (8001f14 <HAL_UART_RxCpltCallback+0x9c>)
 8001e84:	4293      	cmp	r3, r2
 8001e86:	d13b      	bne.n	8001f00 <HAL_UART_RxCpltCallback+0x88>

//		if(!strcmp(rx_buffer,"TEXT")) {
//
//		}

		if (rx_buffer[0] == '1') {
 8001e88:	4b23      	ldr	r3, [pc, #140]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001e8a:	781b      	ldrb	r3, [r3, #0]
 8001e8c:	2b31      	cmp	r3, #49	; 0x31
 8001e8e:	d132      	bne.n	8001ef6 <HAL_UART_RxCpltCallback+0x7e>

			uint32_t recAngle = ((rx_buffer[1] - '0') * 100)
 8001e90:	4b21      	ldr	r3, [pc, #132]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001e92:	785b      	ldrb	r3, [r3, #1]
 8001e94:	3b30      	subs	r3, #48	; 0x30
 8001e96:	2264      	movs	r2, #100	; 0x64
 8001e98:	fb02 f103 	mul.w	r1, r2, r3
					+ ((rx_buffer[2] - '0') * 10) + (rx_buffer[3] - '0');
 8001e9c:	4b1e      	ldr	r3, [pc, #120]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001e9e:	789b      	ldrb	r3, [r3, #2]
 8001ea0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001ea4:	4613      	mov	r3, r2
 8001ea6:	009b      	lsls	r3, r3, #2
 8001ea8:	4413      	add	r3, r2
 8001eaa:	005b      	lsls	r3, r3, #1
 8001eac:	18ca      	adds	r2, r1, r3
 8001eae:	4b1a      	ldr	r3, [pc, #104]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001eb0:	78db      	ldrb	r3, [r3, #3]
 8001eb2:	3b30      	subs	r3, #48	; 0x30
 8001eb4:	4413      	add	r3, r2
			uint32_t recAngle = ((rx_buffer[1] - '0') * 100)
 8001eb6:	60fb      	str	r3, [r7, #12]
			uint32_t recDist = ((rx_buffer[4] - '0') * 100)
 8001eb8:	4b17      	ldr	r3, [pc, #92]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001eba:	791b      	ldrb	r3, [r3, #4]
 8001ebc:	3b30      	subs	r3, #48	; 0x30
 8001ebe:	2264      	movs	r2, #100	; 0x64
 8001ec0:	fb02 f103 	mul.w	r1, r2, r3
					+ ((rx_buffer[5] - '0') * 10) + (rx_buffer[6] - '0');
 8001ec4:	4b14      	ldr	r3, [pc, #80]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001ec6:	795b      	ldrb	r3, [r3, #5]
 8001ec8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8001ecc:	4613      	mov	r3, r2
 8001ece:	009b      	lsls	r3, r3, #2
 8001ed0:	4413      	add	r3, r2
 8001ed2:	005b      	lsls	r3, r3, #1
 8001ed4:	18ca      	adds	r2, r1, r3
 8001ed6:	4b10      	ldr	r3, [pc, #64]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001ed8:	799b      	ldrb	r3, [r3, #6]
 8001eda:	3b30      	subs	r3, #48	; 0x30
 8001edc:	4413      	add	r3, r2
			uint32_t recDist = ((rx_buffer[4] - '0') * 100)
 8001ede:	60bb      	str	r3, [r7, #8]
			HAL_UART_Transmit_IT(&huart1, rx_buffer, 8);
 8001ee0:	2208      	movs	r2, #8
 8001ee2:	490d      	ldr	r1, [pc, #52]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001ee4:	480b      	ldr	r0, [pc, #44]	; (8001f14 <HAL_UART_RxCpltCallback+0x9c>)
 8001ee6:	f002 fff9 	bl	8004edc <HAL_UART_Transmit_IT>

			//	HAL_UART_Transmit_IT(&huart1,reinterpret_cast<uint8_t *>(recDist), sizeof(recDist));
			arm.setMove(recAngle, recDist, false);
 8001eea:	2300      	movs	r3, #0
 8001eec:	68ba      	ldr	r2, [r7, #8]
 8001eee:	68f9      	ldr	r1, [r7, #12]
 8001ef0:	480a      	ldr	r0, [pc, #40]	; (8001f1c <HAL_UART_RxCpltCallback+0xa4>)
 8001ef2:	f7ff fab9 	bl	8001468 <_ZN7RoboArm7setMoveEmmb>
		}

		memset(rx_buffer, 0, sizeof(rx_buffer));
 8001ef6:	2209      	movs	r2, #9
 8001ef8:	2100      	movs	r1, #0
 8001efa:	4807      	ldr	r0, [pc, #28]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001efc:	f005 fd87 	bl	8007a0e <memset>
	}
	HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 8001f00:	2209      	movs	r2, #9
 8001f02:	4905      	ldr	r1, [pc, #20]	; (8001f18 <HAL_UART_RxCpltCallback+0xa0>)
 8001f04:	4803      	ldr	r0, [pc, #12]	; (8001f14 <HAL_UART_RxCpltCallback+0x9c>)
 8001f06:	f003 f81e 	bl	8004f46 <HAL_UART_Receive_IT>
}
 8001f0a:	bf00      	nop
 8001f0c:	3710      	adds	r7, #16
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
 8001f12:	bf00      	nop
 8001f14:	20000530 	.word	0x20000530
 8001f18:	20000584 	.word	0x20000584
 8001f1c:	20000598 	.word	0x20000598

08001f20 <_Z16StartDefaultTaskPKv>:
 * @brief  Function implementing the defaultTask thread.
 * @param  argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const *argument) {
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b082      	sub	sp, #8
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN 5 */

	/* Infinite loop */
	for (;;) {
		osDelay(1);
 8001f28:	2001      	movs	r0, #1
 8001f2a:	f003 fe1b 	bl	8005b64 <osDelay>
 8001f2e:	e7fb      	b.n	8001f28 <_Z16StartDefaultTaskPKv+0x8>

08001f30 <_Z14StartAMT22DataPKv>:
 * @brief Function implementing the myAMT22Task thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartAMT22Data */
void StartAMT22Data(void const *argument) {
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b082      	sub	sp, #8
 8001f34:	af00      	add	r7, sp, #0
 8001f36:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartAMT22Data */

	/* Infinite loop */
	for (;;) {

		osDelay(50);
 8001f38:	2032      	movs	r0, #50	; 0x32
 8001f3a:	f003 fe13 	bl	8005b64 <osDelay>
 8001f3e:	e7fb      	b.n	8001f38 <_Z14StartAMT22DataPKv+0x8>

08001f40 <_Z13StartUARTDataPKv>:
 * @brief Function implementing the myUARTTask thread.
 * @param argument: Not used
 * @retval None
 */
/* USER CODE END Header_StartUARTData */
void StartUARTData(void const *argument) {
 8001f40:	b580      	push	{r7, lr}
 8001f42:	b08e      	sub	sp, #56	; 0x38
 8001f44:	af00      	add	r7, sp, #0
 8001f46:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN StartUARTData */
	HAL_UART_Receive_IT(&huart1, rx_buffer, sizeof(rx_buffer));
 8001f48:	2209      	movs	r2, #9
 8001f4a:	4932      	ldr	r1, [pc, #200]	; (8002014 <_Z13StartUARTDataPKv+0xd4>)
 8001f4c:	4832      	ldr	r0, [pc, #200]	; (8002018 <_Z13StartUARTDataPKv+0xd8>)
 8001f4e:	f002 fffa 	bl	8004f46 <HAL_UART_Receive_IT>
	uint32_t posnowT;
	uint32_t angleT = 0;
 8001f52:	2300      	movs	r3, #0
 8001f54:	637b      	str	r3, [r7, #52]	; 0x34
	flagReadEnc = 1;
 8001f56:	4b31      	ldr	r3, [pc, #196]	; (800201c <_Z13StartUARTDataPKv+0xdc>)
 8001f58:	2201      	movs	r2, #1
 8001f5a:	701a      	strb	r2, [r3, #0]
	/* Infinite loop */
	for (;;) {

		if (arm.getPrintState()) {
 8001f5c:	4830      	ldr	r0, [pc, #192]	; (8002020 <_Z13StartUARTDataPKv+0xe0>)
 8001f5e:	f7ff fbb9 	bl	80016d4 <_ZN7RoboArm13getPrintStateEv>
 8001f62:	4603      	mov	r3, r0
 8001f64:	2b00      	cmp	r3, #0
 8001f66:	d051      	beq.n	800200c <_Z13StartUARTDataPKv+0xcc>

			char str[40];
			posnowT = arm.GetPosEncoders(1);
 8001f68:	2101      	movs	r1, #1
 8001f6a:	482d      	ldr	r0, [pc, #180]	; (8002020 <_Z13StartUARTDataPKv+0xe0>)
 8001f6c:	f7ff fbf8 	bl	8001760 <_ZN7RoboArm14GetPosEncodersEh>
 8001f70:	6338      	str	r0, [r7, #48]	; 0x30
			angleT = arm.GetAngleEncoders(posnowT) * 100;
 8001f72:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001f74:	482a      	ldr	r0, [pc, #168]	; (8002020 <_Z13StartUARTDataPKv+0xe0>)
 8001f76:	f7ff fbe0 	bl	800173a <_ZN7RoboArm16GetAngleEncodersEm>
 8001f7a:	4603      	mov	r3, r0
 8001f7c:	4929      	ldr	r1, [pc, #164]	; (8002024 <_Z13StartUARTDataPKv+0xe4>)
 8001f7e:	4618      	mov	r0, r3
 8001f80:	f7fe feb0 	bl	8000ce4 <__aeabi_fmul>
 8001f84:	4603      	mov	r3, r0
 8001f86:	4618      	mov	r0, r3
 8001f88:	f7ff f872 	bl	8001070 <__aeabi_f2uiz>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	637b      	str	r3, [r7, #52]	; 0x34
			sprintf(str, "x: %d = %d \n", posnowT, angleT);
 8001f90:	f107 0008 	add.w	r0, r7, #8
 8001f94:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001f96:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001f98:	4923      	ldr	r1, [pc, #140]	; (8002028 <_Z13StartUARTDataPKv+0xe8>)
 8001f9a:	f005 fcd5 	bl	8007948 <siprintf>
			HAL_UART_Transmit(&huart1, reinterpret_cast<uint8_t*>(str),
					strlen(str),
 8001f9e:	f107 0308 	add.w	r3, r7, #8
 8001fa2:	4618      	mov	r0, r3
 8001fa4:	f7fe f8d4 	bl	8000150 <strlen>
 8001fa8:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart1, reinterpret_cast<uint8_t*>(str),
 8001faa:	b29a      	uxth	r2, r3
 8001fac:	f107 0108 	add.w	r1, r7, #8
 8001fb0:	f04f 33ff 	mov.w	r3, #4294967295
 8001fb4:	4818      	ldr	r0, [pc, #96]	; (8002018 <_Z13StartUARTDataPKv+0xd8>)
 8001fb6:	f002 ff0e 	bl	8004dd6 <HAL_UART_Transmit>
					HAL_MAX_DELAY);

			posnowT = arm.GetPosEncoders(2);
 8001fba:	2102      	movs	r1, #2
 8001fbc:	4818      	ldr	r0, [pc, #96]	; (8002020 <_Z13StartUARTDataPKv+0xe0>)
 8001fbe:	f7ff fbcf 	bl	8001760 <_ZN7RoboArm14GetPosEncodersEh>
 8001fc2:	6338      	str	r0, [r7, #48]	; 0x30
			angleT = arm.GetAngleEncoders(posnowT) * 100;
 8001fc4:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8001fc6:	4816      	ldr	r0, [pc, #88]	; (8002020 <_Z13StartUARTDataPKv+0xe0>)
 8001fc8:	f7ff fbb7 	bl	800173a <_ZN7RoboArm16GetAngleEncodersEm>
 8001fcc:	4603      	mov	r3, r0
 8001fce:	4915      	ldr	r1, [pc, #84]	; (8002024 <_Z13StartUARTDataPKv+0xe4>)
 8001fd0:	4618      	mov	r0, r3
 8001fd2:	f7fe fe87 	bl	8000ce4 <__aeabi_fmul>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7ff f849 	bl	8001070 <__aeabi_f2uiz>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	637b      	str	r3, [r7, #52]	; 0x34
			sprintf(str, "y: %d = %d \n", posnowT, angleT);
 8001fe2:	f107 0008 	add.w	r0, r7, #8
 8001fe6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001fe8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8001fea:	4910      	ldr	r1, [pc, #64]	; (800202c <_Z13StartUARTDataPKv+0xec>)
 8001fec:	f005 fcac 	bl	8007948 <siprintf>
			HAL_UART_Transmit(&huart1, reinterpret_cast<uint8_t*>(str),
					strlen(str),
 8001ff0:	f107 0308 	add.w	r3, r7, #8
 8001ff4:	4618      	mov	r0, r3
 8001ff6:	f7fe f8ab 	bl	8000150 <strlen>
 8001ffa:	4603      	mov	r3, r0
			HAL_UART_Transmit(&huart1, reinterpret_cast<uint8_t*>(str),
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	f107 0108 	add.w	r1, r7, #8
 8002002:	f04f 33ff 	mov.w	r3, #4294967295
 8002006:	4804      	ldr	r0, [pc, #16]	; (8002018 <_Z13StartUARTDataPKv+0xd8>)
 8002008:	f002 fee5 	bl	8004dd6 <HAL_UART_Transmit>
					HAL_MAX_DELAY);

		}

		osDelay(200);
 800200c:	20c8      	movs	r0, #200	; 0xc8
 800200e:	f003 fda9 	bl	8005b64 <osDelay>
	}
 8002012:	e7a3      	b.n	8001f5c <_Z13StartUARTDataPKv+0x1c>
 8002014:	20000584 	.word	0x20000584
 8002018:	20000530 	.word	0x20000530
 800201c:	2000058d 	.word	0x2000058d
 8002020:	20000598 	.word	0x20000598
 8002024:	42c80000 	.word	0x42c80000
 8002028:	08009c70 	.word	0x08009c70
 800202c:	08009c80 	.word	0x08009c80

08002030 <HAL_TIM_PeriodElapsedCallback>:
 * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 * a global variable "uwTick" used as application time base.
 * @param  htim : TIM handle
 * @retval None
 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8002030:	b580      	push	{r7, lr}
 8002032:	b082      	sub	sp, #8
 8002034:	af00      	add	r7, sp, #0
 8002036:	6078      	str	r0, [r7, #4]
	/* USER CODE BEGIN Callback 0 */

	if (htim->Instance == TIM1)/*     CallBack    */
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	4a26      	ldr	r2, [pc, #152]	; (80020d8 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800203e:	4293      	cmp	r3, r2
 8002040:	d11c      	bne.n	800207c <HAL_TIM_PeriodElapsedCallback+0x4c>
	{
		++cntImpulse1;
 8002042:	4b26      	ldr	r3, [pc, #152]	; (80020dc <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	3301      	adds	r3, #1
 8002048:	4a24      	ldr	r2, [pc, #144]	; (80020dc <HAL_TIM_PeriodElapsedCallback+0xac>)
 800204a:	6013      	str	r3, [r2, #0]

		if (cntImpulse1 >= arm.anglePsteps) {
 800204c:	4b23      	ldr	r3, [pc, #140]	; (80020dc <HAL_TIM_PeriodElapsedCallback+0xac>)
 800204e:	681b      	ldr	r3, [r3, #0]
 8002050:	4618      	mov	r0, r3
 8002052:	f7fe fdef 	bl	8000c34 <__aeabi_ui2f>
 8002056:	4602      	mov	r2, r0
 8002058:	4b21      	ldr	r3, [pc, #132]	; (80020e0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800205a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800205c:	4619      	mov	r1, r3
 800205e:	4610      	mov	r0, r2
 8002060:	f7fe fff2 	bl	8001048 <__aeabi_fcmpge>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d100      	bne.n	800206c <HAL_TIM_PeriodElapsedCallback+0x3c>
	/* USER CODE END Callback 0 */

	/* USER CODE BEGIN Callback 1 */

	/* USER CODE END Callback 1 */
}
 800206a:	e030      	b.n	80020ce <HAL_TIM_PeriodElapsedCallback+0x9e>
			HAL_TIM_PWM_Stop(&htim1, TIM_CHANNEL_3);
 800206c:	2108      	movs	r1, #8
 800206e:	481d      	ldr	r0, [pc, #116]	; (80020e4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002070:	f002 f940 	bl	80042f4 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim1);
 8002074:	481b      	ldr	r0, [pc, #108]	; (80020e4 <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002076:	f002 f81d 	bl	80040b4 <HAL_TIM_Base_Stop_IT>
}
 800207a:	e028      	b.n	80020ce <HAL_TIM_PeriodElapsedCallback+0x9e>
	} else if (htim->Instance == TIM2) {
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	681b      	ldr	r3, [r3, #0]
 8002080:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002084:	d11c      	bne.n	80020c0 <HAL_TIM_PeriodElapsedCallback+0x90>
		++cntImpulse2;
 8002086:	4b18      	ldr	r3, [pc, #96]	; (80020e8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	3301      	adds	r3, #1
 800208c:	4a16      	ldr	r2, [pc, #88]	; (80020e8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 800208e:	6013      	str	r3, [r2, #0]
		if (cntImpulse2 >= arm.distPsteps) {
 8002090:	4b15      	ldr	r3, [pc, #84]	; (80020e8 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f7fe fdcd 	bl	8000c34 <__aeabi_ui2f>
 800209a:	4602      	mov	r2, r0
 800209c:	4b10      	ldr	r3, [pc, #64]	; (80020e0 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800209e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80020a0:	4619      	mov	r1, r3
 80020a2:	4610      	mov	r0, r2
 80020a4:	f7fe ffd0 	bl	8001048 <__aeabi_fcmpge>
 80020a8:	4603      	mov	r3, r0
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d100      	bne.n	80020b0 <HAL_TIM_PeriodElapsedCallback+0x80>
}
 80020ae:	e00e      	b.n	80020ce <HAL_TIM_PeriodElapsedCallback+0x9e>
			HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 80020b0:	2108      	movs	r1, #8
 80020b2:	480e      	ldr	r0, [pc, #56]	; (80020ec <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80020b4:	f002 f91e 	bl	80042f4 <HAL_TIM_PWM_Stop>
			HAL_TIM_Base_Stop_IT(&htim2);
 80020b8:	480c      	ldr	r0, [pc, #48]	; (80020ec <HAL_TIM_PeriodElapsedCallback+0xbc>)
 80020ba:	f001 fffb 	bl	80040b4 <HAL_TIM_Base_Stop_IT>
}
 80020be:	e006      	b.n	80020ce <HAL_TIM_PeriodElapsedCallback+0x9e>
	} else if (htim->Instance == TIM4) {
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a0a      	ldr	r2, [pc, #40]	; (80020f0 <HAL_TIM_PeriodElapsedCallback+0xc0>)
 80020c6:	4293      	cmp	r3, r2
 80020c8:	d101      	bne.n	80020ce <HAL_TIM_PeriodElapsedCallback+0x9e>
		HAL_IncTick();
 80020ca:	f000 fb9f 	bl	800280c <HAL_IncTick>
}
 80020ce:	bf00      	nop
 80020d0:	3708      	adds	r7, #8
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}
 80020d6:	bf00      	nop
 80020d8:	40012c00 	.word	0x40012c00
 80020dc:	20000590 	.word	0x20000590
 80020e0:	20000598 	.word	0x20000598
 80020e4:	200004a0 	.word	0x200004a0
 80020e8:	20000594 	.word	0x20000594
 80020ec:	200004e8 	.word	0x200004e8
 80020f0:	40000800 	.word	0x40000800

080020f4 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80020f4:	b480      	push	{r7}
 80020f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80020f8:	b672      	cpsid	i
}
 80020fa:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80020fc:	e7fe      	b.n	80020fc <Error_Handler+0x8>
	...

08002100 <_Z41__static_initialization_and_destruction_0ii>:
	}
	/* USER CODE END Error_Handler_Debug */
}
 8002100:	b580      	push	{r7, lr}
 8002102:	b082      	sub	sp, #8
 8002104:	af00      	add	r7, sp, #0
 8002106:	6078      	str	r0, [r7, #4]
 8002108:	6039      	str	r1, [r7, #0]
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	2b01      	cmp	r3, #1
 800210e:	d109      	bne.n	8002124 <_Z41__static_initialization_and_destruction_0ii+0x24>
 8002110:	683b      	ldr	r3, [r7, #0]
 8002112:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002116:	4293      	cmp	r3, r2
 8002118:	d104      	bne.n	8002124 <_Z41__static_initialization_and_destruction_0ii+0x24>
RoboArm arm(120, 124);
 800211a:	227c      	movs	r2, #124	; 0x7c
 800211c:	2178      	movs	r1, #120	; 0x78
 800211e:	4803      	ldr	r0, [pc, #12]	; (800212c <_Z41__static_initialization_and_destruction_0ii+0x2c>)
 8002120:	f7ff f974 	bl	800140c <_ZN7RoboArmC1Ehh>
}
 8002124:	bf00      	nop
 8002126:	3708      	adds	r7, #8
 8002128:	46bd      	mov	sp, r7
 800212a:	bd80      	pop	{r7, pc}
 800212c:	20000598 	.word	0x20000598

08002130 <_GLOBAL__sub_I_hspi1>:
 8002130:	b580      	push	{r7, lr}
 8002132:	af00      	add	r7, sp, #0
 8002134:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8002138:	2001      	movs	r0, #1
 800213a:	f7ff ffe1 	bl	8002100 <_Z41__static_initialization_and_destruction_0ii>
 800213e:	bd80      	pop	{r7, pc}

08002140 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b084      	sub	sp, #16
 8002144:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8002146:	4b1c      	ldr	r3, [pc, #112]	; (80021b8 <HAL_MspInit+0x78>)
 8002148:	699b      	ldr	r3, [r3, #24]
 800214a:	4a1b      	ldr	r2, [pc, #108]	; (80021b8 <HAL_MspInit+0x78>)
 800214c:	f043 0301 	orr.w	r3, r3, #1
 8002150:	6193      	str	r3, [r2, #24]
 8002152:	4b19      	ldr	r3, [pc, #100]	; (80021b8 <HAL_MspInit+0x78>)
 8002154:	699b      	ldr	r3, [r3, #24]
 8002156:	f003 0301 	and.w	r3, r3, #1
 800215a:	60bb      	str	r3, [r7, #8]
 800215c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800215e:	4b16      	ldr	r3, [pc, #88]	; (80021b8 <HAL_MspInit+0x78>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	4a15      	ldr	r2, [pc, #84]	; (80021b8 <HAL_MspInit+0x78>)
 8002164:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002168:	61d3      	str	r3, [r2, #28]
 800216a:	4b13      	ldr	r3, [pc, #76]	; (80021b8 <HAL_MspInit+0x78>)
 800216c:	69db      	ldr	r3, [r3, #28]
 800216e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002172:	607b      	str	r3, [r7, #4]
 8002174:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002176:	2200      	movs	r2, #0
 8002178:	210f      	movs	r1, #15
 800217a:	f06f 0001 	mvn.w	r0, #1
 800217e:	f000 fc3a 	bl	80029f6 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8002182:	2200      	movs	r2, #0
 8002184:	2105      	movs	r1, #5
 8002186:	2005      	movs	r0, #5
 8002188:	f000 fc35 	bl	80029f6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 800218c:	2005      	movs	r0, #5
 800218e:	f000 fc4e 	bl	8002a2e <HAL_NVIC_EnableIRQ>

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8002192:	4b0a      	ldr	r3, [pc, #40]	; (80021bc <HAL_MspInit+0x7c>)
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	60fb      	str	r3, [r7, #12]
 8002198:	68fb      	ldr	r3, [r7, #12]
 800219a:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80021a6:	60fb      	str	r3, [r7, #12]
 80021a8:	4a04      	ldr	r2, [pc, #16]	; (80021bc <HAL_MspInit+0x7c>)
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80021ae:	bf00      	nop
 80021b0:	3710      	adds	r7, #16
 80021b2:	46bd      	mov	sp, r7
 80021b4:	bd80      	pop	{r7, pc}
 80021b6:	bf00      	nop
 80021b8:	40021000 	.word	0x40021000
 80021bc:	40010000 	.word	0x40010000

080021c0 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b08a      	sub	sp, #40	; 0x28
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021c8:	f107 0314 	add.w	r3, r7, #20
 80021cc:	2200      	movs	r2, #0
 80021ce:	601a      	str	r2, [r3, #0]
 80021d0:	605a      	str	r2, [r3, #4]
 80021d2:	609a      	str	r2, [r3, #8]
 80021d4:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	681b      	ldr	r3, [r3, #0]
 80021da:	4a26      	ldr	r2, [pc, #152]	; (8002274 <HAL_SPI_MspInit+0xb4>)
 80021dc:	4293      	cmp	r3, r2
 80021de:	d145      	bne.n	800226c <HAL_SPI_MspInit+0xac>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021e0:	4b25      	ldr	r3, [pc, #148]	; (8002278 <HAL_SPI_MspInit+0xb8>)
 80021e2:	699b      	ldr	r3, [r3, #24]
 80021e4:	4a24      	ldr	r2, [pc, #144]	; (8002278 <HAL_SPI_MspInit+0xb8>)
 80021e6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021ea:	6193      	str	r3, [r2, #24]
 80021ec:	4b22      	ldr	r3, [pc, #136]	; (8002278 <HAL_SPI_MspInit+0xb8>)
 80021ee:	699b      	ldr	r3, [r3, #24]
 80021f0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021f4:	613b      	str	r3, [r7, #16]
 80021f6:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021f8:	4b1f      	ldr	r3, [pc, #124]	; (8002278 <HAL_SPI_MspInit+0xb8>)
 80021fa:	699b      	ldr	r3, [r3, #24]
 80021fc:	4a1e      	ldr	r2, [pc, #120]	; (8002278 <HAL_SPI_MspInit+0xb8>)
 80021fe:	f043 0308 	orr.w	r3, r3, #8
 8002202:	6193      	str	r3, [r2, #24]
 8002204:	4b1c      	ldr	r3, [pc, #112]	; (8002278 <HAL_SPI_MspInit+0xb8>)
 8002206:	699b      	ldr	r3, [r3, #24]
 8002208:	f003 0308 	and.w	r3, r3, #8
 800220c:	60fb      	str	r3, [r7, #12]
 800220e:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_5;
 8002210:	2328      	movs	r3, #40	; 0x28
 8002212:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002214:	2302      	movs	r3, #2
 8002216:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002218:	2303      	movs	r3, #3
 800221a:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800221c:	f107 0314 	add.w	r3, r7, #20
 8002220:	4619      	mov	r1, r3
 8002222:	4816      	ldr	r0, [pc, #88]	; (800227c <HAL_SPI_MspInit+0xbc>)
 8002224:	f000 fcc4 	bl	8002bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002228:	2310      	movs	r3, #16
 800222a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800222c:	2300      	movs	r3, #0
 800222e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002230:	2300      	movs	r3, #0
 8002232:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002234:	f107 0314 	add.w	r3, r7, #20
 8002238:	4619      	mov	r1, r3
 800223a:	4810      	ldr	r0, [pc, #64]	; (800227c <HAL_SPI_MspInit+0xbc>)
 800223c:	f000 fcb8 	bl	8002bb0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_SPI1_ENABLE();
 8002240:	4b0f      	ldr	r3, [pc, #60]	; (8002280 <HAL_SPI_MspInit+0xc0>)
 8002242:	685b      	ldr	r3, [r3, #4]
 8002244:	627b      	str	r3, [r7, #36]	; 0x24
 8002246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002248:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 800224c:	627b      	str	r3, [r7, #36]	; 0x24
 800224e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002250:	f043 0301 	orr.w	r3, r3, #1
 8002254:	627b      	str	r3, [r7, #36]	; 0x24
 8002256:	4a0a      	ldr	r2, [pc, #40]	; (8002280 <HAL_SPI_MspInit+0xc0>)
 8002258:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800225a:	6053      	str	r3, [r2, #4]

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 5, 0);
 800225c:	2200      	movs	r2, #0
 800225e:	2105      	movs	r1, #5
 8002260:	2023      	movs	r0, #35	; 0x23
 8002262:	f000 fbc8 	bl	80029f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8002266:	2023      	movs	r0, #35	; 0x23
 8002268:	f000 fbe1 	bl	8002a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 800226c:	bf00      	nop
 800226e:	3728      	adds	r7, #40	; 0x28
 8002270:	46bd      	mov	sp, r7
 8002272:	bd80      	pop	{r7, pc}
 8002274:	40013000 	.word	0x40013000
 8002278:	40021000 	.word	0x40021000
 800227c:	40010c00 	.word	0x40010c00
 8002280:	40010000 	.word	0x40010000

08002284 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b084      	sub	sp, #16
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a1a      	ldr	r2, [pc, #104]	; (80022fc <HAL_TIM_PWM_MspInit+0x78>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d114      	bne.n	80022c0 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002296:	4b1a      	ldr	r3, [pc, #104]	; (8002300 <HAL_TIM_PWM_MspInit+0x7c>)
 8002298:	699b      	ldr	r3, [r3, #24]
 800229a:	4a19      	ldr	r2, [pc, #100]	; (8002300 <HAL_TIM_PWM_MspInit+0x7c>)
 800229c:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 80022a0:	6193      	str	r3, [r2, #24]
 80022a2:	4b17      	ldr	r3, [pc, #92]	; (8002300 <HAL_TIM_PWM_MspInit+0x7c>)
 80022a4:	699b      	ldr	r3, [r3, #24]
 80022a6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80022aa:	60fb      	str	r3, [r7, #12]
 80022ac:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 5, 0);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2105      	movs	r1, #5
 80022b2:	2019      	movs	r0, #25
 80022b4:	f000 fb9f 	bl	80029f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 80022b8:	2019      	movs	r0, #25
 80022ba:	f000 fbb8 	bl	8002a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80022be:	e018      	b.n	80022f2 <HAL_TIM_PWM_MspInit+0x6e>
  else if(htim_pwm->Instance==TIM2)
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022c8:	d113      	bne.n	80022f2 <HAL_TIM_PWM_MspInit+0x6e>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80022ca:	4b0d      	ldr	r3, [pc, #52]	; (8002300 <HAL_TIM_PWM_MspInit+0x7c>)
 80022cc:	69db      	ldr	r3, [r3, #28]
 80022ce:	4a0c      	ldr	r2, [pc, #48]	; (8002300 <HAL_TIM_PWM_MspInit+0x7c>)
 80022d0:	f043 0301 	orr.w	r3, r3, #1
 80022d4:	61d3      	str	r3, [r2, #28]
 80022d6:	4b0a      	ldr	r3, [pc, #40]	; (8002300 <HAL_TIM_PWM_MspInit+0x7c>)
 80022d8:	69db      	ldr	r3, [r3, #28]
 80022da:	f003 0301 	and.w	r3, r3, #1
 80022de:	60bb      	str	r3, [r7, #8]
 80022e0:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 80022e2:	2200      	movs	r2, #0
 80022e4:	2105      	movs	r1, #5
 80022e6:	201c      	movs	r0, #28
 80022e8:	f000 fb85 	bl	80029f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80022ec:	201c      	movs	r0, #28
 80022ee:	f000 fb9e 	bl	8002a2e <HAL_NVIC_EnableIRQ>
}
 80022f2:	bf00      	nop
 80022f4:	3710      	adds	r7, #16
 80022f6:	46bd      	mov	sp, r7
 80022f8:	bd80      	pop	{r7, pc}
 80022fa:	bf00      	nop
 80022fc:	40012c00 	.word	0x40012c00
 8002300:	40021000 	.word	0x40021000

08002304 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b088      	sub	sp, #32
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230c:	f107 0310 	add.w	r3, r7, #16
 8002310:	2200      	movs	r2, #0
 8002312:	601a      	str	r2, [r3, #0]
 8002314:	605a      	str	r2, [r3, #4]
 8002316:	609a      	str	r2, [r3, #8]
 8002318:	60da      	str	r2, [r3, #12]
  if(htim->Instance==TIM1)
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4a1f      	ldr	r2, [pc, #124]	; (800239c <HAL_TIM_MspPostInit+0x98>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d119      	bne.n	8002358 <HAL_TIM_MspPostInit+0x54>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002324:	4b1e      	ldr	r3, [pc, #120]	; (80023a0 <HAL_TIM_MspPostInit+0x9c>)
 8002326:	699b      	ldr	r3, [r3, #24]
 8002328:	4a1d      	ldr	r2, [pc, #116]	; (80023a0 <HAL_TIM_MspPostInit+0x9c>)
 800232a:	f043 0304 	orr.w	r3, r3, #4
 800232e:	6193      	str	r3, [r2, #24]
 8002330:	4b1b      	ldr	r3, [pc, #108]	; (80023a0 <HAL_TIM_MspPostInit+0x9c>)
 8002332:	699b      	ldr	r3, [r3, #24]
 8002334:	f003 0304 	and.w	r3, r3, #4
 8002338:	60fb      	str	r3, [r7, #12]
 800233a:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 800233c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002340:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002342:	2302      	movs	r3, #2
 8002344:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002346:	2303      	movs	r3, #3
 8002348:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800234a:	f107 0310 	add.w	r3, r7, #16
 800234e:	4619      	mov	r1, r3
 8002350:	4814      	ldr	r0, [pc, #80]	; (80023a4 <HAL_TIM_MspPostInit+0xa0>)
 8002352:	f000 fc2d 	bl	8002bb0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002356:	e01c      	b.n	8002392 <HAL_TIM_MspPostInit+0x8e>
  else if(htim->Instance==TIM2)
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002360:	d117      	bne.n	8002392 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002362:	4b0f      	ldr	r3, [pc, #60]	; (80023a0 <HAL_TIM_MspPostInit+0x9c>)
 8002364:	699b      	ldr	r3, [r3, #24]
 8002366:	4a0e      	ldr	r2, [pc, #56]	; (80023a0 <HAL_TIM_MspPostInit+0x9c>)
 8002368:	f043 0304 	orr.w	r3, r3, #4
 800236c:	6193      	str	r3, [r2, #24]
 800236e:	4b0c      	ldr	r3, [pc, #48]	; (80023a0 <HAL_TIM_MspPostInit+0x9c>)
 8002370:	699b      	ldr	r3, [r3, #24]
 8002372:	f003 0304 	and.w	r3, r3, #4
 8002376:	60bb      	str	r3, [r7, #8]
 8002378:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 800237a:	2304      	movs	r3, #4
 800237c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800237e:	2302      	movs	r3, #2
 8002380:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002382:	2303      	movs	r3, #3
 8002384:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002386:	f107 0310 	add.w	r3, r7, #16
 800238a:	4619      	mov	r1, r3
 800238c:	4805      	ldr	r0, [pc, #20]	; (80023a4 <HAL_TIM_MspPostInit+0xa0>)
 800238e:	f000 fc0f 	bl	8002bb0 <HAL_GPIO_Init>
}
 8002392:	bf00      	nop
 8002394:	3720      	adds	r7, #32
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}
 800239a:	bf00      	nop
 800239c:	40012c00 	.word	0x40012c00
 80023a0:	40021000 	.word	0x40021000
 80023a4:	40010800 	.word	0x40010800

080023a8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80023a8:	b580      	push	{r7, lr}
 80023aa:	b08a      	sub	sp, #40	; 0x28
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80023b0:	f107 0314 	add.w	r3, r7, #20
 80023b4:	2200      	movs	r2, #0
 80023b6:	601a      	str	r2, [r3, #0]
 80023b8:	605a      	str	r2, [r3, #4]
 80023ba:	609a      	str	r2, [r3, #8]
 80023bc:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	4a26      	ldr	r2, [pc, #152]	; (800245c <HAL_UART_MspInit+0xb4>)
 80023c4:	4293      	cmp	r3, r2
 80023c6:	d145      	bne.n	8002454 <HAL_UART_MspInit+0xac>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80023c8:	4b25      	ldr	r3, [pc, #148]	; (8002460 <HAL_UART_MspInit+0xb8>)
 80023ca:	699b      	ldr	r3, [r3, #24]
 80023cc:	4a24      	ldr	r2, [pc, #144]	; (8002460 <HAL_UART_MspInit+0xb8>)
 80023ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023d2:	6193      	str	r3, [r2, #24]
 80023d4:	4b22      	ldr	r3, [pc, #136]	; (8002460 <HAL_UART_MspInit+0xb8>)
 80023d6:	699b      	ldr	r3, [r3, #24]
 80023d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023dc:	613b      	str	r3, [r7, #16]
 80023de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80023e0:	4b1f      	ldr	r3, [pc, #124]	; (8002460 <HAL_UART_MspInit+0xb8>)
 80023e2:	699b      	ldr	r3, [r3, #24]
 80023e4:	4a1e      	ldr	r2, [pc, #120]	; (8002460 <HAL_UART_MspInit+0xb8>)
 80023e6:	f043 0308 	orr.w	r3, r3, #8
 80023ea:	6193      	str	r3, [r2, #24]
 80023ec:	4b1c      	ldr	r3, [pc, #112]	; (8002460 <HAL_UART_MspInit+0xb8>)
 80023ee:	699b      	ldr	r3, [r3, #24]
 80023f0:	f003 0308 	and.w	r3, r3, #8
 80023f4:	60fb      	str	r3, [r7, #12]
 80023f6:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80023f8:	2340      	movs	r3, #64	; 0x40
 80023fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023fc:	2302      	movs	r3, #2
 80023fe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8002400:	2303      	movs	r3, #3
 8002402:	623b      	str	r3, [r7, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002404:	f107 0314 	add.w	r3, r7, #20
 8002408:	4619      	mov	r1, r3
 800240a:	4816      	ldr	r0, [pc, #88]	; (8002464 <HAL_UART_MspInit+0xbc>)
 800240c:	f000 fbd0 	bl	8002bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002410:	2380      	movs	r3, #128	; 0x80
 8002412:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002414:	2300      	movs	r3, #0
 8002416:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800241c:	f107 0314 	add.w	r3, r7, #20
 8002420:	4619      	mov	r1, r3
 8002422:	4810      	ldr	r0, [pc, #64]	; (8002464 <HAL_UART_MspInit+0xbc>)
 8002424:	f000 fbc4 	bl	8002bb0 <HAL_GPIO_Init>

    __HAL_AFIO_REMAP_USART1_ENABLE();
 8002428:	4b0f      	ldr	r3, [pc, #60]	; (8002468 <HAL_UART_MspInit+0xc0>)
 800242a:	685b      	ldr	r3, [r3, #4]
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
 800242e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002430:	f043 63e0 	orr.w	r3, r3, #117440512	; 0x7000000
 8002434:	627b      	str	r3, [r7, #36]	; 0x24
 8002436:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002438:	f043 0304 	orr.w	r3, r3, #4
 800243c:	627b      	str	r3, [r7, #36]	; 0x24
 800243e:	4a0a      	ldr	r2, [pc, #40]	; (8002468 <HAL_UART_MspInit+0xc0>)
 8002440:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002442:	6053      	str	r3, [r2, #4]

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 5, 0);
 8002444:	2200      	movs	r2, #0
 8002446:	2105      	movs	r1, #5
 8002448:	2025      	movs	r0, #37	; 0x25
 800244a:	f000 fad4 	bl	80029f6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800244e:	2025      	movs	r0, #37	; 0x25
 8002450:	f000 faed 	bl	8002a2e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 8002454:	bf00      	nop
 8002456:	3728      	adds	r7, #40	; 0x28
 8002458:	46bd      	mov	sp, r7
 800245a:	bd80      	pop	{r7, pc}
 800245c:	40013800 	.word	0x40013800
 8002460:	40021000 	.word	0x40021000
 8002464:	40010c00 	.word	0x40010c00
 8002468:	40010000 	.word	0x40010000

0800246c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800246c:	b580      	push	{r7, lr}
 800246e:	b08e      	sub	sp, #56	; 0x38
 8002470:	af00      	add	r7, sp, #0
 8002472:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8002474:	2300      	movs	r3, #0
 8002476:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8002478:	2300      	movs	r3, #0
 800247a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 800247c:	2300      	movs	r3, #0
 800247e:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM4 clock */
  __HAL_RCC_TIM4_CLK_ENABLE();
 8002482:	4b34      	ldr	r3, [pc, #208]	; (8002554 <HAL_InitTick+0xe8>)
 8002484:	69db      	ldr	r3, [r3, #28]
 8002486:	4a33      	ldr	r2, [pc, #204]	; (8002554 <HAL_InitTick+0xe8>)
 8002488:	f043 0304 	orr.w	r3, r3, #4
 800248c:	61d3      	str	r3, [r2, #28]
 800248e:	4b31      	ldr	r3, [pc, #196]	; (8002554 <HAL_InitTick+0xe8>)
 8002490:	69db      	ldr	r3, [r3, #28]
 8002492:	f003 0304 	and.w	r3, r3, #4
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800249a:	f107 0210 	add.w	r2, r7, #16
 800249e:	f107 0314 	add.w	r3, r7, #20
 80024a2:	4611      	mov	r1, r2
 80024a4:	4618      	mov	r0, r3
 80024a6:	f001 f91d 	bl	80036e4 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 80024aa:	6a3b      	ldr	r3, [r7, #32]
 80024ac:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM4 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 80024ae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80024b0:	2b00      	cmp	r3, #0
 80024b2:	d103      	bne.n	80024bc <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 80024b4:	f001 f8ee 	bl	8003694 <HAL_RCC_GetPCLK1Freq>
 80024b8:	6378      	str	r0, [r7, #52]	; 0x34
 80024ba:	e004      	b.n	80024c6 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 80024bc:	f001 f8ea 	bl	8003694 <HAL_RCC_GetPCLK1Freq>
 80024c0:	4603      	mov	r3, r0
 80024c2:	005b      	lsls	r3, r3, #1
 80024c4:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM4 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80024c6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80024c8:	4a23      	ldr	r2, [pc, #140]	; (8002558 <HAL_InitTick+0xec>)
 80024ca:	fba2 2303 	umull	r2, r3, r2, r3
 80024ce:	0c9b      	lsrs	r3, r3, #18
 80024d0:	3b01      	subs	r3, #1
 80024d2:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM4 */
  htim4.Instance = TIM4;
 80024d4:	4b21      	ldr	r3, [pc, #132]	; (800255c <HAL_InitTick+0xf0>)
 80024d6:	4a22      	ldr	r2, [pc, #136]	; (8002560 <HAL_InitTick+0xf4>)
 80024d8:	601a      	str	r2, [r3, #0]
  + Period = [(TIM4CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim4.Init.Period = (1000000U / 1000U) - 1U;
 80024da:	4b20      	ldr	r3, [pc, #128]	; (800255c <HAL_InitTick+0xf0>)
 80024dc:	f240 32e7 	movw	r2, #999	; 0x3e7
 80024e0:	60da      	str	r2, [r3, #12]
  htim4.Init.Prescaler = uwPrescalerValue;
 80024e2:	4a1e      	ldr	r2, [pc, #120]	; (800255c <HAL_InitTick+0xf0>)
 80024e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024e6:	6053      	str	r3, [r2, #4]
  htim4.Init.ClockDivision = 0;
 80024e8:	4b1c      	ldr	r3, [pc, #112]	; (800255c <HAL_InitTick+0xf0>)
 80024ea:	2200      	movs	r2, #0
 80024ec:	611a      	str	r2, [r3, #16]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024ee:	4b1b      	ldr	r3, [pc, #108]	; (800255c <HAL_InitTick+0xf0>)
 80024f0:	2200      	movs	r2, #0
 80024f2:	609a      	str	r2, [r3, #8]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024f4:	4b19      	ldr	r3, [pc, #100]	; (800255c <HAL_InitTick+0xf0>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim4);
 80024fa:	4818      	ldr	r0, [pc, #96]	; (800255c <HAL_InitTick+0xf0>)
 80024fc:	f001 fd30 	bl	8003f60 <HAL_TIM_Base_Init>
 8002500:	4603      	mov	r3, r0
 8002502:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 8002506:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800250a:	2b00      	cmp	r3, #0
 800250c:	d11b      	bne.n	8002546 <HAL_InitTick+0xda>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim4);
 800250e:	4813      	ldr	r0, [pc, #76]	; (800255c <HAL_InitTick+0xf0>)
 8002510:	f001 fd7e 	bl	8004010 <HAL_TIM_Base_Start_IT>
 8002514:	4603      	mov	r3, r0
 8002516:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 800251a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 800251e:	2b00      	cmp	r3, #0
 8002520:	d111      	bne.n	8002546 <HAL_InitTick+0xda>
    {
    /* Enable the TIM4 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002522:	201e      	movs	r0, #30
 8002524:	f000 fa83 	bl	8002a2e <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	2b0f      	cmp	r3, #15
 800252c:	d808      	bhi.n	8002540 <HAL_InitTick+0xd4>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM4_IRQn, TickPriority, 0U);
 800252e:	2200      	movs	r2, #0
 8002530:	6879      	ldr	r1, [r7, #4]
 8002532:	201e      	movs	r0, #30
 8002534:	f000 fa5f 	bl	80029f6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002538:	4a0a      	ldr	r2, [pc, #40]	; (8002564 <HAL_InitTick+0xf8>)
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	6013      	str	r3, [r2, #0]
 800253e:	e002      	b.n	8002546 <HAL_InitTick+0xda>
      }
      else
      {
        status = HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8002546:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 800254a:	4618      	mov	r0, r3
 800254c:	3738      	adds	r7, #56	; 0x38
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	40021000 	.word	0x40021000
 8002558:	431bde83 	.word	0x431bde83
 800255c:	20000604 	.word	0x20000604
 8002560:	40000800 	.word	0x40000800
 8002564:	20000004 	.word	0x20000004

08002568 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  HAL_RCC_NMI_IRQHandler();
 800256c:	f001 f8ea 	bl	8003744 <HAL_RCC_NMI_IRQHandler>
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002570:	e7fe      	b.n	8002570 <NMI_Handler+0x8>

08002572 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002572:	b480      	push	{r7}
 8002574:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002576:	e7fe      	b.n	8002576 <HardFault_Handler+0x4>

08002578 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800257c:	e7fe      	b.n	800257c <MemManage_Handler+0x4>

0800257e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800257e:	b480      	push	{r7}
 8002580:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002582:	e7fe      	b.n	8002582 <BusFault_Handler+0x4>

08002584 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002584:	b480      	push	{r7}
 8002586:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002588:	e7fe      	b.n	8002588 <UsageFault_Handler+0x4>

0800258a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800258a:	b480      	push	{r7}
 800258c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800258e:	bf00      	nop
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr

08002596 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002596:	b480      	push	{r7}
 8002598:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800259a:	bf00      	nop
 800259c:	46bd      	mov	sp, r7
 800259e:	bc80      	pop	{r7}
 80025a0:	4770      	bx	lr
	...

080025a4 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80025a8:	4802      	ldr	r0, [pc, #8]	; (80025b4 <TIM1_UP_IRQHandler+0x10>)
 80025aa:	f001 ff07 	bl	80043bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 80025ae:	bf00      	nop
 80025b0:	bd80      	pop	{r7, pc}
 80025b2:	bf00      	nop
 80025b4:	200004a0 	.word	0x200004a0

080025b8 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80025bc:	4802      	ldr	r0, [pc, #8]	; (80025c8 <TIM2_IRQHandler+0x10>)
 80025be:	f001 fefd 	bl	80043bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80025c2:	bf00      	nop
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop
 80025c8:	200004e8 	.word	0x200004e8

080025cc <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80025cc:	b580      	push	{r7, lr}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80025d0:	4802      	ldr	r0, [pc, #8]	; (80025dc <TIM4_IRQHandler+0x10>)
 80025d2:	f001 fef3 	bl	80043bc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80025d6:	bf00      	nop
 80025d8:	bd80      	pop	{r7, pc}
 80025da:	bf00      	nop
 80025dc:	20000604 	.word	0x20000604

080025e0 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 80025e4:	4802      	ldr	r0, [pc, #8]	; (80025f0 <SPI1_IRQHandler+0x10>)
 80025e6:	f001 fb19 	bl	8003c1c <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 80025ea:	bf00      	nop
 80025ec:	bd80      	pop	{r7, pc}
 80025ee:	bf00      	nop
 80025f0:	20000448 	.word	0x20000448

080025f4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80025f4:	b580      	push	{r7, lr}
 80025f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80025f8:	4802      	ldr	r0, [pc, #8]	; (8002604 <USART1_IRQHandler+0x10>)
 80025fa:	f002 fcc9 	bl	8004f90 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80025fe:	bf00      	nop
 8002600:	bd80      	pop	{r7, pc}
 8002602:	bf00      	nop
 8002604:	20000530 	.word	0x20000530

08002608 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002608:	b480      	push	{r7}
 800260a:	af00      	add	r7, sp, #0
  return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	46bd      	mov	sp, r7
 8002612:	bc80      	pop	{r7}
 8002614:	4770      	bx	lr

08002616 <_kill>:

int _kill(int pid, int sig)
{
 8002616:	b580      	push	{r7, lr}
 8002618:	b082      	sub	sp, #8
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002620:	f005 fa48 	bl	8007ab4 <__errno>
 8002624:	4603      	mov	r3, r0
 8002626:	2216      	movs	r2, #22
 8002628:	601a      	str	r2, [r3, #0]
  return -1;
 800262a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800262e:	4618      	mov	r0, r3
 8002630:	3708      	adds	r7, #8
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <_exit>:

void _exit (int status)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b082      	sub	sp, #8
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800263e:	f04f 31ff 	mov.w	r1, #4294967295
 8002642:	6878      	ldr	r0, [r7, #4]
 8002644:	f7ff ffe7 	bl	8002616 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002648:	e7fe      	b.n	8002648 <_exit+0x12>

0800264a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800264a:	b580      	push	{r7, lr}
 800264c:	b086      	sub	sp, #24
 800264e:	af00      	add	r7, sp, #0
 8002650:	60f8      	str	r0, [r7, #12]
 8002652:	60b9      	str	r1, [r7, #8]
 8002654:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002656:	2300      	movs	r3, #0
 8002658:	617b      	str	r3, [r7, #20]
 800265a:	e00a      	b.n	8002672 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800265c:	f3af 8000 	nop.w
 8002660:	4601      	mov	r1, r0
 8002662:	68bb      	ldr	r3, [r7, #8]
 8002664:	1c5a      	adds	r2, r3, #1
 8002666:	60ba      	str	r2, [r7, #8]
 8002668:	b2ca      	uxtb	r2, r1
 800266a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800266c:	697b      	ldr	r3, [r7, #20]
 800266e:	3301      	adds	r3, #1
 8002670:	617b      	str	r3, [r7, #20]
 8002672:	697a      	ldr	r2, [r7, #20]
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	429a      	cmp	r2, r3
 8002678:	dbf0      	blt.n	800265c <_read+0x12>
  }

  return len;
 800267a:	687b      	ldr	r3, [r7, #4]
}
 800267c:	4618      	mov	r0, r3
 800267e:	3718      	adds	r7, #24
 8002680:	46bd      	mov	sp, r7
 8002682:	bd80      	pop	{r7, pc}

08002684 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002684:	b580      	push	{r7, lr}
 8002686:	b086      	sub	sp, #24
 8002688:	af00      	add	r7, sp, #0
 800268a:	60f8      	str	r0, [r7, #12]
 800268c:	60b9      	str	r1, [r7, #8]
 800268e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002690:	2300      	movs	r3, #0
 8002692:	617b      	str	r3, [r7, #20]
 8002694:	e009      	b.n	80026aa <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002696:	68bb      	ldr	r3, [r7, #8]
 8002698:	1c5a      	adds	r2, r3, #1
 800269a:	60ba      	str	r2, [r7, #8]
 800269c:	781b      	ldrb	r3, [r3, #0]
 800269e:	4618      	mov	r0, r3
 80026a0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80026a4:	697b      	ldr	r3, [r7, #20]
 80026a6:	3301      	adds	r3, #1
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	697a      	ldr	r2, [r7, #20]
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	429a      	cmp	r2, r3
 80026b0:	dbf1      	blt.n	8002696 <_write+0x12>
  }
  return len;
 80026b2:	687b      	ldr	r3, [r7, #4]
}
 80026b4:	4618      	mov	r0, r3
 80026b6:	3718      	adds	r7, #24
 80026b8:	46bd      	mov	sp, r7
 80026ba:	bd80      	pop	{r7, pc}

080026bc <_close>:

int _close(int file)
{
 80026bc:	b480      	push	{r7}
 80026be:	b083      	sub	sp, #12
 80026c0:	af00      	add	r7, sp, #0
 80026c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80026c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80026c8:	4618      	mov	r0, r3
 80026ca:	370c      	adds	r7, #12
 80026cc:	46bd      	mov	sp, r7
 80026ce:	bc80      	pop	{r7}
 80026d0:	4770      	bx	lr

080026d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80026d2:	b480      	push	{r7}
 80026d4:	b083      	sub	sp, #12
 80026d6:	af00      	add	r7, sp, #0
 80026d8:	6078      	str	r0, [r7, #4]
 80026da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80026dc:	683b      	ldr	r3, [r7, #0]
 80026de:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80026e2:	605a      	str	r2, [r3, #4]
  return 0;
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	370c      	adds	r7, #12
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bc80      	pop	{r7}
 80026ee:	4770      	bx	lr

080026f0 <_isatty>:

int _isatty(int file)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80026f8:	2301      	movs	r3, #1
}
 80026fa:	4618      	mov	r0, r3
 80026fc:	370c      	adds	r7, #12
 80026fe:	46bd      	mov	sp, r7
 8002700:	bc80      	pop	{r7}
 8002702:	4770      	bx	lr

08002704 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002704:	b480      	push	{r7}
 8002706:	b085      	sub	sp, #20
 8002708:	af00      	add	r7, sp, #0
 800270a:	60f8      	str	r0, [r7, #12]
 800270c:	60b9      	str	r1, [r7, #8]
 800270e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002710:	2300      	movs	r3, #0
}
 8002712:	4618      	mov	r0, r3
 8002714:	3714      	adds	r7, #20
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr

0800271c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800271c:	b580      	push	{r7, lr}
 800271e:	b086      	sub	sp, #24
 8002720:	af00      	add	r7, sp, #0
 8002722:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002724:	4a14      	ldr	r2, [pc, #80]	; (8002778 <_sbrk+0x5c>)
 8002726:	4b15      	ldr	r3, [pc, #84]	; (800277c <_sbrk+0x60>)
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002730:	4b13      	ldr	r3, [pc, #76]	; (8002780 <_sbrk+0x64>)
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	2b00      	cmp	r3, #0
 8002736:	d102      	bne.n	800273e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002738:	4b11      	ldr	r3, [pc, #68]	; (8002780 <_sbrk+0x64>)
 800273a:	4a12      	ldr	r2, [pc, #72]	; (8002784 <_sbrk+0x68>)
 800273c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800273e:	4b10      	ldr	r3, [pc, #64]	; (8002780 <_sbrk+0x64>)
 8002740:	681a      	ldr	r2, [r3, #0]
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	4413      	add	r3, r2
 8002746:	693a      	ldr	r2, [r7, #16]
 8002748:	429a      	cmp	r2, r3
 800274a:	d207      	bcs.n	800275c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800274c:	f005 f9b2 	bl	8007ab4 <__errno>
 8002750:	4603      	mov	r3, r0
 8002752:	220c      	movs	r2, #12
 8002754:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002756:	f04f 33ff 	mov.w	r3, #4294967295
 800275a:	e009      	b.n	8002770 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800275c:	4b08      	ldr	r3, [pc, #32]	; (8002780 <_sbrk+0x64>)
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002762:	4b07      	ldr	r3, [pc, #28]	; (8002780 <_sbrk+0x64>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	4413      	add	r3, r2
 800276a:	4a05      	ldr	r2, [pc, #20]	; (8002780 <_sbrk+0x64>)
 800276c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800276e:	68fb      	ldr	r3, [r7, #12]
}
 8002770:	4618      	mov	r0, r3
 8002772:	3718      	adds	r7, #24
 8002774:	46bd      	mov	sp, r7
 8002776:	bd80      	pop	{r7, pc}
 8002778:	20005000 	.word	0x20005000
 800277c:	00000400 	.word	0x00000400
 8002780:	2000064c 	.word	0x2000064c
 8002784:	200014f0 	.word	0x200014f0

08002788 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002788:	b480      	push	{r7}
 800278a:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800278c:	bf00      	nop
 800278e:	46bd      	mov	sp, r7
 8002790:	bc80      	pop	{r7}
 8002792:	4770      	bx	lr

08002794 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002794:	f7ff fff8 	bl	8002788 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002798:	480b      	ldr	r0, [pc, #44]	; (80027c8 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 800279a:	490c      	ldr	r1, [pc, #48]	; (80027cc <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 800279c:	4a0c      	ldr	r2, [pc, #48]	; (80027d0 <LoopFillZerobss+0x16>)
  movs r3, #0
 800279e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027a0:	e002      	b.n	80027a8 <LoopCopyDataInit>

080027a2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027a2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027a4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027a6:	3304      	adds	r3, #4

080027a8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027a8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027aa:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027ac:	d3f9      	bcc.n	80027a2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ae:	4a09      	ldr	r2, [pc, #36]	; (80027d4 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80027b0:	4c09      	ldr	r4, [pc, #36]	; (80027d8 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80027b2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027b4:	e001      	b.n	80027ba <LoopFillZerobss>

080027b6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027b6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027b8:	3204      	adds	r2, #4

080027ba <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027ba:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027bc:	d3fb      	bcc.n	80027b6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80027be:	f005 f97f 	bl	8007ac0 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80027c2:	f7ff f881 	bl	80018c8 <main>
  bx lr
 80027c6:	4770      	bx	lr
  ldr r0, =_sdata
 80027c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027cc:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 80027d0:	0800a040 	.word	0x0800a040
  ldr r2, =_sbss
 80027d4:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 80027d8:	200014ec 	.word	0x200014ec

080027dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80027dc:	e7fe      	b.n	80027dc <ADC1_2_IRQHandler>
	...

080027e0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80027e4:	4b08      	ldr	r3, [pc, #32]	; (8002808 <HAL_Init+0x28>)
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	4a07      	ldr	r2, [pc, #28]	; (8002808 <HAL_Init+0x28>)
 80027ea:	f043 0310 	orr.w	r3, r3, #16
 80027ee:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f0:	2003      	movs	r0, #3
 80027f2:	f000 f8f5 	bl	80029e0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027f6:	200f      	movs	r0, #15
 80027f8:	f7ff fe38 	bl	800246c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027fc:	f7ff fca0 	bl	8002140 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002800:	2300      	movs	r3, #0
}
 8002802:	4618      	mov	r0, r3
 8002804:	bd80      	pop	{r7, pc}
 8002806:	bf00      	nop
 8002808:	40022000 	.word	0x40022000

0800280c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800280c:	b480      	push	{r7}
 800280e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002810:	4b05      	ldr	r3, [pc, #20]	; (8002828 <HAL_IncTick+0x1c>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	461a      	mov	r2, r3
 8002816:	4b05      	ldr	r3, [pc, #20]	; (800282c <HAL_IncTick+0x20>)
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	4413      	add	r3, r2
 800281c:	4a03      	ldr	r2, [pc, #12]	; (800282c <HAL_IncTick+0x20>)
 800281e:	6013      	str	r3, [r2, #0]
}
 8002820:	bf00      	nop
 8002822:	46bd      	mov	sp, r7
 8002824:	bc80      	pop	{r7}
 8002826:	4770      	bx	lr
 8002828:	20000008 	.word	0x20000008
 800282c:	20000650 	.word	0x20000650

08002830 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002830:	b480      	push	{r7}
 8002832:	af00      	add	r7, sp, #0
  return uwTick;
 8002834:	4b02      	ldr	r3, [pc, #8]	; (8002840 <HAL_GetTick+0x10>)
 8002836:	681b      	ldr	r3, [r3, #0]
}
 8002838:	4618      	mov	r0, r3
 800283a:	46bd      	mov	sp, r7
 800283c:	bc80      	pop	{r7}
 800283e:	4770      	bx	lr
 8002840:	20000650 	.word	0x20000650

08002844 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800284c:	f7ff fff0 	bl	8002830 <HAL_GetTick>
 8002850:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	f1b3 3fff 	cmp.w	r3, #4294967295
 800285c:	d005      	beq.n	800286a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800285e:	4b0a      	ldr	r3, [pc, #40]	; (8002888 <HAL_Delay+0x44>)
 8002860:	781b      	ldrb	r3, [r3, #0]
 8002862:	461a      	mov	r2, r3
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	4413      	add	r3, r2
 8002868:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800286a:	bf00      	nop
 800286c:	f7ff ffe0 	bl	8002830 <HAL_GetTick>
 8002870:	4602      	mov	r2, r0
 8002872:	68bb      	ldr	r3, [r7, #8]
 8002874:	1ad3      	subs	r3, r2, r3
 8002876:	68fa      	ldr	r2, [r7, #12]
 8002878:	429a      	cmp	r2, r3
 800287a:	d8f7      	bhi.n	800286c <HAL_Delay+0x28>
  {
  }
}
 800287c:	bf00      	nop
 800287e:	bf00      	nop
 8002880:	3710      	adds	r7, #16
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	20000008 	.word	0x20000008

0800288c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800288c:	b480      	push	{r7}
 800288e:	b085      	sub	sp, #20
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	f003 0307 	and.w	r3, r3, #7
 800289a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800289c:	4b0c      	ldr	r3, [pc, #48]	; (80028d0 <__NVIC_SetPriorityGrouping+0x44>)
 800289e:	68db      	ldr	r3, [r3, #12]
 80028a0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80028a2:	68ba      	ldr	r2, [r7, #8]
 80028a4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80028a8:	4013      	ands	r3, r2
 80028aa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80028b4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80028b8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80028bc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80028be:	4a04      	ldr	r2, [pc, #16]	; (80028d0 <__NVIC_SetPriorityGrouping+0x44>)
 80028c0:	68bb      	ldr	r3, [r7, #8]
 80028c2:	60d3      	str	r3, [r2, #12]
}
 80028c4:	bf00      	nop
 80028c6:	3714      	adds	r7, #20
 80028c8:	46bd      	mov	sp, r7
 80028ca:	bc80      	pop	{r7}
 80028cc:	4770      	bx	lr
 80028ce:	bf00      	nop
 80028d0:	e000ed00 	.word	0xe000ed00

080028d4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80028d4:	b480      	push	{r7}
 80028d6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80028d8:	4b04      	ldr	r3, [pc, #16]	; (80028ec <__NVIC_GetPriorityGrouping+0x18>)
 80028da:	68db      	ldr	r3, [r3, #12]
 80028dc:	0a1b      	lsrs	r3, r3, #8
 80028de:	f003 0307 	and.w	r3, r3, #7
}
 80028e2:	4618      	mov	r0, r3
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bc80      	pop	{r7}
 80028e8:	4770      	bx	lr
 80028ea:	bf00      	nop
 80028ec:	e000ed00 	.word	0xe000ed00

080028f0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b083      	sub	sp, #12
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	4603      	mov	r3, r0
 80028f8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80028fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80028fe:	2b00      	cmp	r3, #0
 8002900:	db0b      	blt.n	800291a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002902:	79fb      	ldrb	r3, [r7, #7]
 8002904:	f003 021f 	and.w	r2, r3, #31
 8002908:	4906      	ldr	r1, [pc, #24]	; (8002924 <__NVIC_EnableIRQ+0x34>)
 800290a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800290e:	095b      	lsrs	r3, r3, #5
 8002910:	2001      	movs	r0, #1
 8002912:	fa00 f202 	lsl.w	r2, r0, r2
 8002916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	e000e100 	.word	0xe000e100

08002928 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	4603      	mov	r3, r0
 8002930:	6039      	str	r1, [r7, #0]
 8002932:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002934:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002938:	2b00      	cmp	r3, #0
 800293a:	db0a      	blt.n	8002952 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800293c:	683b      	ldr	r3, [r7, #0]
 800293e:	b2da      	uxtb	r2, r3
 8002940:	490c      	ldr	r1, [pc, #48]	; (8002974 <__NVIC_SetPriority+0x4c>)
 8002942:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002946:	0112      	lsls	r2, r2, #4
 8002948:	b2d2      	uxtb	r2, r2
 800294a:	440b      	add	r3, r1
 800294c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002950:	e00a      	b.n	8002968 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	b2da      	uxtb	r2, r3
 8002956:	4908      	ldr	r1, [pc, #32]	; (8002978 <__NVIC_SetPriority+0x50>)
 8002958:	79fb      	ldrb	r3, [r7, #7]
 800295a:	f003 030f 	and.w	r3, r3, #15
 800295e:	3b04      	subs	r3, #4
 8002960:	0112      	lsls	r2, r2, #4
 8002962:	b2d2      	uxtb	r2, r2
 8002964:	440b      	add	r3, r1
 8002966:	761a      	strb	r2, [r3, #24]
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	bc80      	pop	{r7}
 8002970:	4770      	bx	lr
 8002972:	bf00      	nop
 8002974:	e000e100 	.word	0xe000e100
 8002978:	e000ed00 	.word	0xe000ed00

0800297c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800297c:	b480      	push	{r7}
 800297e:	b089      	sub	sp, #36	; 0x24
 8002980:	af00      	add	r7, sp, #0
 8002982:	60f8      	str	r0, [r7, #12]
 8002984:	60b9      	str	r1, [r7, #8]
 8002986:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002988:	68fb      	ldr	r3, [r7, #12]
 800298a:	f003 0307 	and.w	r3, r3, #7
 800298e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002990:	69fb      	ldr	r3, [r7, #28]
 8002992:	f1c3 0307 	rsb	r3, r3, #7
 8002996:	2b04      	cmp	r3, #4
 8002998:	bf28      	it	cs
 800299a:	2304      	movcs	r3, #4
 800299c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800299e:	69fb      	ldr	r3, [r7, #28]
 80029a0:	3304      	adds	r3, #4
 80029a2:	2b06      	cmp	r3, #6
 80029a4:	d902      	bls.n	80029ac <NVIC_EncodePriority+0x30>
 80029a6:	69fb      	ldr	r3, [r7, #28]
 80029a8:	3b03      	subs	r3, #3
 80029aa:	e000      	b.n	80029ae <NVIC_EncodePriority+0x32>
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029b0:	f04f 32ff 	mov.w	r2, #4294967295
 80029b4:	69bb      	ldr	r3, [r7, #24]
 80029b6:	fa02 f303 	lsl.w	r3, r2, r3
 80029ba:	43da      	mvns	r2, r3
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	401a      	ands	r2, r3
 80029c0:	697b      	ldr	r3, [r7, #20]
 80029c2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80029c4:	f04f 31ff 	mov.w	r1, #4294967295
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	fa01 f303 	lsl.w	r3, r1, r3
 80029ce:	43d9      	mvns	r1, r3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80029d4:	4313      	orrs	r3, r2
         );
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3724      	adds	r7, #36	; 0x24
 80029da:	46bd      	mov	sp, r7
 80029dc:	bc80      	pop	{r7}
 80029de:	4770      	bx	lr

080029e0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b082      	sub	sp, #8
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80029e8:	6878      	ldr	r0, [r7, #4]
 80029ea:	f7ff ff4f 	bl	800288c <__NVIC_SetPriorityGrouping>
}
 80029ee:	bf00      	nop
 80029f0:	3708      	adds	r7, #8
 80029f2:	46bd      	mov	sp, r7
 80029f4:	bd80      	pop	{r7, pc}

080029f6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80029f6:	b580      	push	{r7, lr}
 80029f8:	b086      	sub	sp, #24
 80029fa:	af00      	add	r7, sp, #0
 80029fc:	4603      	mov	r3, r0
 80029fe:	60b9      	str	r1, [r7, #8]
 8002a00:	607a      	str	r2, [r7, #4]
 8002a02:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002a04:	2300      	movs	r3, #0
 8002a06:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002a08:	f7ff ff64 	bl	80028d4 <__NVIC_GetPriorityGrouping>
 8002a0c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002a0e:	687a      	ldr	r2, [r7, #4]
 8002a10:	68b9      	ldr	r1, [r7, #8]
 8002a12:	6978      	ldr	r0, [r7, #20]
 8002a14:	f7ff ffb2 	bl	800297c <NVIC_EncodePriority>
 8002a18:	4602      	mov	r2, r0
 8002a1a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002a1e:	4611      	mov	r1, r2
 8002a20:	4618      	mov	r0, r3
 8002a22:	f7ff ff81 	bl	8002928 <__NVIC_SetPriority>
}
 8002a26:	bf00      	nop
 8002a28:	3718      	adds	r7, #24
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bd80      	pop	{r7, pc}

08002a2e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002a2e:	b580      	push	{r7, lr}
 8002a30:	b082      	sub	sp, #8
 8002a32:	af00      	add	r7, sp, #0
 8002a34:	4603      	mov	r3, r0
 8002a36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002a38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002a3c:	4618      	mov	r0, r3
 8002a3e:	f7ff ff57 	bl	80028f0 <__NVIC_EnableIRQ>
}
 8002a42:	bf00      	nop
 8002a44:	3708      	adds	r7, #8
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}

08002a4a <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002a4a:	b480      	push	{r7}
 8002a4c:	b085      	sub	sp, #20
 8002a4e:	af00      	add	r7, sp, #0
 8002a50:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002a52:	2300      	movs	r3, #0
 8002a54:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002a5c:	b2db      	uxtb	r3, r3
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d008      	beq.n	8002a74 <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	2204      	movs	r2, #4
 8002a66:	639a      	str	r2, [r3, #56]	; 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	2200      	movs	r2, #0
 8002a6c:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8002a70:	2301      	movs	r3, #1
 8002a72:	e020      	b.n	8002ab6 <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681a      	ldr	r2, [r3, #0]
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f022 020e 	bic.w	r2, r2, #14
 8002a82:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	681b      	ldr	r3, [r3, #0]
 8002a88:	681a      	ldr	r2, [r3, #0]
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	f022 0201 	bic.w	r2, r2, #1
 8002a92:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002a9c:	2101      	movs	r1, #1
 8002a9e:	fa01 f202 	lsl.w	r2, r1, r2
 8002aa2:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002aa4:	687b      	ldr	r3, [r7, #4]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	2200      	movs	r2, #0
 8002ab0:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8002ab4:	7bfb      	ldrb	r3, [r7, #15]
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bc80      	pop	{r7}
 8002abe:	4770      	bx	lr

08002ac0 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	b084      	sub	sp, #16
 8002ac4:	af00      	add	r7, sp, #0
 8002ac6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8002ad2:	b2db      	uxtb	r3, r3
 8002ad4:	2b02      	cmp	r3, #2
 8002ad6:	d005      	beq.n	8002ae4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2204      	movs	r2, #4
 8002adc:	639a      	str	r2, [r3, #56]	; 0x38
        
    status = HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	73fb      	strb	r3, [r7, #15]
 8002ae2:	e051      	b.n	8002b88 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ae4:	687b      	ldr	r3, [r7, #4]
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	681a      	ldr	r2, [r3, #0]
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	681b      	ldr	r3, [r3, #0]
 8002aee:	f022 020e 	bic.w	r2, r2, #14
 8002af2:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	681b      	ldr	r3, [r3, #0]
 8002af8:	681a      	ldr	r2, [r3, #0]
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	f022 0201 	bic.w	r2, r2, #1
 8002b02:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	4a22      	ldr	r2, [pc, #136]	; (8002b94 <HAL_DMA_Abort_IT+0xd4>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d029      	beq.n	8002b62 <HAL_DMA_Abort_IT+0xa2>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	681b      	ldr	r3, [r3, #0]
 8002b12:	4a21      	ldr	r2, [pc, #132]	; (8002b98 <HAL_DMA_Abort_IT+0xd8>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	d022      	beq.n	8002b5e <HAL_DMA_Abort_IT+0x9e>
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	4a1f      	ldr	r2, [pc, #124]	; (8002b9c <HAL_DMA_Abort_IT+0xdc>)
 8002b1e:	4293      	cmp	r3, r2
 8002b20:	d01a      	beq.n	8002b58 <HAL_DMA_Abort_IT+0x98>
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4a1e      	ldr	r2, [pc, #120]	; (8002ba0 <HAL_DMA_Abort_IT+0xe0>)
 8002b28:	4293      	cmp	r3, r2
 8002b2a:	d012      	beq.n	8002b52 <HAL_DMA_Abort_IT+0x92>
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4a1c      	ldr	r2, [pc, #112]	; (8002ba4 <HAL_DMA_Abort_IT+0xe4>)
 8002b32:	4293      	cmp	r3, r2
 8002b34:	d00a      	beq.n	8002b4c <HAL_DMA_Abort_IT+0x8c>
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	4a1b      	ldr	r2, [pc, #108]	; (8002ba8 <HAL_DMA_Abort_IT+0xe8>)
 8002b3c:	4293      	cmp	r3, r2
 8002b3e:	d102      	bne.n	8002b46 <HAL_DMA_Abort_IT+0x86>
 8002b40:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 8002b44:	e00e      	b.n	8002b64 <HAL_DMA_Abort_IT+0xa4>
 8002b46:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b4a:	e00b      	b.n	8002b64 <HAL_DMA_Abort_IT+0xa4>
 8002b4c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002b50:	e008      	b.n	8002b64 <HAL_DMA_Abort_IT+0xa4>
 8002b52:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002b56:	e005      	b.n	8002b64 <HAL_DMA_Abort_IT+0xa4>
 8002b58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002b5c:	e002      	b.n	8002b64 <HAL_DMA_Abort_IT+0xa4>
 8002b5e:	2310      	movs	r3, #16
 8002b60:	e000      	b.n	8002b64 <HAL_DMA_Abort_IT+0xa4>
 8002b62:	2301      	movs	r3, #1
 8002b64:	4a11      	ldr	r2, [pc, #68]	; (8002bac <HAL_DMA_Abort_IT+0xec>)
 8002b66:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2201      	movs	r2, #1
 8002b6c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	2200      	movs	r2, #0
 8002b74:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d003      	beq.n	8002b88 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002b84:	6878      	ldr	r0, [r7, #4]
 8002b86:	4798      	blx	r3
    } 
  }
  return status;
 8002b88:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3710      	adds	r7, #16
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	40020008 	.word	0x40020008
 8002b98:	4002001c 	.word	0x4002001c
 8002b9c:	40020030 	.word	0x40020030
 8002ba0:	40020044 	.word	0x40020044
 8002ba4:	40020058 	.word	0x40020058
 8002ba8:	4002006c 	.word	0x4002006c
 8002bac:	40020000 	.word	0x40020000

08002bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002bb0:	b480      	push	{r7}
 8002bb2:	b08b      	sub	sp, #44	; 0x2c
 8002bb4:	af00      	add	r7, sp, #0
 8002bb6:	6078      	str	r0, [r7, #4]
 8002bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002bba:	2300      	movs	r3, #0
 8002bbc:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002bbe:	2300      	movs	r3, #0
 8002bc0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002bc2:	e169      	b.n	8002e98 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002bc4:	2201      	movs	r2, #1
 8002bc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002bc8:	fa02 f303 	lsl.w	r3, r2, r3
 8002bcc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002bce:	683b      	ldr	r3, [r7, #0]
 8002bd0:	681b      	ldr	r3, [r3, #0]
 8002bd2:	69fa      	ldr	r2, [r7, #28]
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002bd8:	69ba      	ldr	r2, [r7, #24]
 8002bda:	69fb      	ldr	r3, [r7, #28]
 8002bdc:	429a      	cmp	r2, r3
 8002bde:	f040 8158 	bne.w	8002e92 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002be2:	683b      	ldr	r3, [r7, #0]
 8002be4:	685b      	ldr	r3, [r3, #4]
 8002be6:	4a9a      	ldr	r2, [pc, #616]	; (8002e50 <HAL_GPIO_Init+0x2a0>)
 8002be8:	4293      	cmp	r3, r2
 8002bea:	d05e      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002bec:	4a98      	ldr	r2, [pc, #608]	; (8002e50 <HAL_GPIO_Init+0x2a0>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d875      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002bf2:	4a98      	ldr	r2, [pc, #608]	; (8002e54 <HAL_GPIO_Init+0x2a4>)
 8002bf4:	4293      	cmp	r3, r2
 8002bf6:	d058      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002bf8:	4a96      	ldr	r2, [pc, #600]	; (8002e54 <HAL_GPIO_Init+0x2a4>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	d86f      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002bfe:	4a96      	ldr	r2, [pc, #600]	; (8002e58 <HAL_GPIO_Init+0x2a8>)
 8002c00:	4293      	cmp	r3, r2
 8002c02:	d052      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c04:	4a94      	ldr	r2, [pc, #592]	; (8002e58 <HAL_GPIO_Init+0x2a8>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d869      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c0a:	4a94      	ldr	r2, [pc, #592]	; (8002e5c <HAL_GPIO_Init+0x2ac>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d04c      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c10:	4a92      	ldr	r2, [pc, #584]	; (8002e5c <HAL_GPIO_Init+0x2ac>)
 8002c12:	4293      	cmp	r3, r2
 8002c14:	d863      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c16:	4a92      	ldr	r2, [pc, #584]	; (8002e60 <HAL_GPIO_Init+0x2b0>)
 8002c18:	4293      	cmp	r3, r2
 8002c1a:	d046      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
 8002c1c:	4a90      	ldr	r2, [pc, #576]	; (8002e60 <HAL_GPIO_Init+0x2b0>)
 8002c1e:	4293      	cmp	r3, r2
 8002c20:	d85d      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c22:	2b12      	cmp	r3, #18
 8002c24:	d82a      	bhi.n	8002c7c <HAL_GPIO_Init+0xcc>
 8002c26:	2b12      	cmp	r3, #18
 8002c28:	d859      	bhi.n	8002cde <HAL_GPIO_Init+0x12e>
 8002c2a:	a201      	add	r2, pc, #4	; (adr r2, 8002c30 <HAL_GPIO_Init+0x80>)
 8002c2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002c30:	08002cab 	.word	0x08002cab
 8002c34:	08002c85 	.word	0x08002c85
 8002c38:	08002c97 	.word	0x08002c97
 8002c3c:	08002cd9 	.word	0x08002cd9
 8002c40:	08002cdf 	.word	0x08002cdf
 8002c44:	08002cdf 	.word	0x08002cdf
 8002c48:	08002cdf 	.word	0x08002cdf
 8002c4c:	08002cdf 	.word	0x08002cdf
 8002c50:	08002cdf 	.word	0x08002cdf
 8002c54:	08002cdf 	.word	0x08002cdf
 8002c58:	08002cdf 	.word	0x08002cdf
 8002c5c:	08002cdf 	.word	0x08002cdf
 8002c60:	08002cdf 	.word	0x08002cdf
 8002c64:	08002cdf 	.word	0x08002cdf
 8002c68:	08002cdf 	.word	0x08002cdf
 8002c6c:	08002cdf 	.word	0x08002cdf
 8002c70:	08002cdf 	.word	0x08002cdf
 8002c74:	08002c8d 	.word	0x08002c8d
 8002c78:	08002ca1 	.word	0x08002ca1
 8002c7c:	4a79      	ldr	r2, [pc, #484]	; (8002e64 <HAL_GPIO_Init+0x2b4>)
 8002c7e:	4293      	cmp	r3, r2
 8002c80:	d013      	beq.n	8002caa <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002c82:	e02c      	b.n	8002cde <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002c84:	683b      	ldr	r3, [r7, #0]
 8002c86:	68db      	ldr	r3, [r3, #12]
 8002c88:	623b      	str	r3, [r7, #32]
          break;
 8002c8a:	e029      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002c8c:	683b      	ldr	r3, [r7, #0]
 8002c8e:	68db      	ldr	r3, [r3, #12]
 8002c90:	3304      	adds	r3, #4
 8002c92:	623b      	str	r3, [r7, #32]
          break;
 8002c94:	e024      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002c96:	683b      	ldr	r3, [r7, #0]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	3308      	adds	r3, #8
 8002c9c:	623b      	str	r3, [r7, #32]
          break;
 8002c9e:	e01f      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002ca0:	683b      	ldr	r3, [r7, #0]
 8002ca2:	68db      	ldr	r3, [r3, #12]
 8002ca4:	330c      	adds	r3, #12
 8002ca6:	623b      	str	r3, [r7, #32]
          break;
 8002ca8:	e01a      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002caa:	683b      	ldr	r3, [r7, #0]
 8002cac:	689b      	ldr	r3, [r3, #8]
 8002cae:	2b00      	cmp	r3, #0
 8002cb0:	d102      	bne.n	8002cb8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002cb2:	2304      	movs	r3, #4
 8002cb4:	623b      	str	r3, [r7, #32]
          break;
 8002cb6:	e013      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002cb8:	683b      	ldr	r3, [r7, #0]
 8002cba:	689b      	ldr	r3, [r3, #8]
 8002cbc:	2b01      	cmp	r3, #1
 8002cbe:	d105      	bne.n	8002ccc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002cc0:	2308      	movs	r3, #8
 8002cc2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	69fa      	ldr	r2, [r7, #28]
 8002cc8:	611a      	str	r2, [r3, #16]
          break;
 8002cca:	e009      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ccc:	2308      	movs	r3, #8
 8002cce:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	69fa      	ldr	r2, [r7, #28]
 8002cd4:	615a      	str	r2, [r3, #20]
          break;
 8002cd6:	e003      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002cd8:	2300      	movs	r3, #0
 8002cda:	623b      	str	r3, [r7, #32]
          break;
 8002cdc:	e000      	b.n	8002ce0 <HAL_GPIO_Init+0x130>
          break;
 8002cde:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ce0:	69bb      	ldr	r3, [r7, #24]
 8002ce2:	2bff      	cmp	r3, #255	; 0xff
 8002ce4:	d801      	bhi.n	8002cea <HAL_GPIO_Init+0x13a>
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	e001      	b.n	8002cee <HAL_GPIO_Init+0x13e>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	3304      	adds	r3, #4
 8002cee:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002cf0:	69bb      	ldr	r3, [r7, #24]
 8002cf2:	2bff      	cmp	r3, #255	; 0xff
 8002cf4:	d802      	bhi.n	8002cfc <HAL_GPIO_Init+0x14c>
 8002cf6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cf8:	009b      	lsls	r3, r3, #2
 8002cfa:	e002      	b.n	8002d02 <HAL_GPIO_Init+0x152>
 8002cfc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfe:	3b08      	subs	r3, #8
 8002d00:	009b      	lsls	r3, r3, #2
 8002d02:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002d04:	697b      	ldr	r3, [r7, #20]
 8002d06:	681a      	ldr	r2, [r3, #0]
 8002d08:	210f      	movs	r1, #15
 8002d0a:	693b      	ldr	r3, [r7, #16]
 8002d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8002d10:	43db      	mvns	r3, r3
 8002d12:	401a      	ands	r2, r3
 8002d14:	6a39      	ldr	r1, [r7, #32]
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	fa01 f303 	lsl.w	r3, r1, r3
 8002d1c:	431a      	orrs	r2, r3
 8002d1e:	697b      	ldr	r3, [r7, #20]
 8002d20:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002d22:	683b      	ldr	r3, [r7, #0]
 8002d24:	685b      	ldr	r3, [r3, #4]
 8002d26:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	f000 80b1 	beq.w	8002e92 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002d30:	4b4d      	ldr	r3, [pc, #308]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d32:	699b      	ldr	r3, [r3, #24]
 8002d34:	4a4c      	ldr	r2, [pc, #304]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d36:	f043 0301 	orr.w	r3, r3, #1
 8002d3a:	6193      	str	r3, [r2, #24]
 8002d3c:	4b4a      	ldr	r3, [pc, #296]	; (8002e68 <HAL_GPIO_Init+0x2b8>)
 8002d3e:	699b      	ldr	r3, [r3, #24]
 8002d40:	f003 0301 	and.w	r3, r3, #1
 8002d44:	60bb      	str	r3, [r7, #8]
 8002d46:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002d48:	4a48      	ldr	r2, [pc, #288]	; (8002e6c <HAL_GPIO_Init+0x2bc>)
 8002d4a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d4c:	089b      	lsrs	r3, r3, #2
 8002d4e:	3302      	adds	r3, #2
 8002d50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002d54:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d58:	f003 0303 	and.w	r3, r3, #3
 8002d5c:	009b      	lsls	r3, r3, #2
 8002d5e:	220f      	movs	r2, #15
 8002d60:	fa02 f303 	lsl.w	r3, r2, r3
 8002d64:	43db      	mvns	r3, r3
 8002d66:	68fa      	ldr	r2, [r7, #12]
 8002d68:	4013      	ands	r3, r2
 8002d6a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	4a40      	ldr	r2, [pc, #256]	; (8002e70 <HAL_GPIO_Init+0x2c0>)
 8002d70:	4293      	cmp	r3, r2
 8002d72:	d013      	beq.n	8002d9c <HAL_GPIO_Init+0x1ec>
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	4a3f      	ldr	r2, [pc, #252]	; (8002e74 <HAL_GPIO_Init+0x2c4>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d00d      	beq.n	8002d98 <HAL_GPIO_Init+0x1e8>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	4a3e      	ldr	r2, [pc, #248]	; (8002e78 <HAL_GPIO_Init+0x2c8>)
 8002d80:	4293      	cmp	r3, r2
 8002d82:	d007      	beq.n	8002d94 <HAL_GPIO_Init+0x1e4>
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	4a3d      	ldr	r2, [pc, #244]	; (8002e7c <HAL_GPIO_Init+0x2cc>)
 8002d88:	4293      	cmp	r3, r2
 8002d8a:	d101      	bne.n	8002d90 <HAL_GPIO_Init+0x1e0>
 8002d8c:	2303      	movs	r3, #3
 8002d8e:	e006      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d90:	2304      	movs	r3, #4
 8002d92:	e004      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d94:	2302      	movs	r3, #2
 8002d96:	e002      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d98:	2301      	movs	r3, #1
 8002d9a:	e000      	b.n	8002d9e <HAL_GPIO_Init+0x1ee>
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002da0:	f002 0203 	and.w	r2, r2, #3
 8002da4:	0092      	lsls	r2, r2, #2
 8002da6:	4093      	lsls	r3, r2
 8002da8:	68fa      	ldr	r2, [r7, #12]
 8002daa:	4313      	orrs	r3, r2
 8002dac:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002dae:	492f      	ldr	r1, [pc, #188]	; (8002e6c <HAL_GPIO_Init+0x2bc>)
 8002db0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002db2:	089b      	lsrs	r3, r3, #2
 8002db4:	3302      	adds	r3, #2
 8002db6:	68fa      	ldr	r2, [r7, #12]
 8002db8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002dbc:	683b      	ldr	r3, [r7, #0]
 8002dbe:	685b      	ldr	r3, [r3, #4]
 8002dc0:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d006      	beq.n	8002dd6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002dc8:	4b2d      	ldr	r3, [pc, #180]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dca:	689a      	ldr	r2, [r3, #8]
 8002dcc:	492c      	ldr	r1, [pc, #176]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	4313      	orrs	r3, r2
 8002dd2:	608b      	str	r3, [r1, #8]
 8002dd4:	e006      	b.n	8002de4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002dd6:	4b2a      	ldr	r3, [pc, #168]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002dd8:	689a      	ldr	r2, [r3, #8]
 8002dda:	69bb      	ldr	r3, [r7, #24]
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	4928      	ldr	r1, [pc, #160]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002de0:	4013      	ands	r3, r2
 8002de2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002dec:	2b00      	cmp	r3, #0
 8002dee:	d006      	beq.n	8002dfe <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002df0:	4b23      	ldr	r3, [pc, #140]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002df2:	68da      	ldr	r2, [r3, #12]
 8002df4:	4922      	ldr	r1, [pc, #136]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002df6:	69bb      	ldr	r3, [r7, #24]
 8002df8:	4313      	orrs	r3, r2
 8002dfa:	60cb      	str	r3, [r1, #12]
 8002dfc:	e006      	b.n	8002e0c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8002dfe:	4b20      	ldr	r3, [pc, #128]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e00:	68da      	ldr	r2, [r3, #12]
 8002e02:	69bb      	ldr	r3, [r7, #24]
 8002e04:	43db      	mvns	r3, r3
 8002e06:	491e      	ldr	r1, [pc, #120]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002e0c:	683b      	ldr	r3, [r7, #0]
 8002e0e:	685b      	ldr	r3, [r3, #4]
 8002e10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d006      	beq.n	8002e26 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002e18:	4b19      	ldr	r3, [pc, #100]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e1a:	685a      	ldr	r2, [r3, #4]
 8002e1c:	4918      	ldr	r1, [pc, #96]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	4313      	orrs	r3, r2
 8002e22:	604b      	str	r3, [r1, #4]
 8002e24:	e006      	b.n	8002e34 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002e26:	4b16      	ldr	r3, [pc, #88]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	69bb      	ldr	r3, [r7, #24]
 8002e2c:	43db      	mvns	r3, r3
 8002e2e:	4914      	ldr	r1, [pc, #80]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e30:	4013      	ands	r3, r2
 8002e32:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002e34:	683b      	ldr	r3, [r7, #0]
 8002e36:	685b      	ldr	r3, [r3, #4]
 8002e38:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d021      	beq.n	8002e84 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002e40:	4b0f      	ldr	r3, [pc, #60]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	490e      	ldr	r1, [pc, #56]	; (8002e80 <HAL_GPIO_Init+0x2d0>)
 8002e46:	69bb      	ldr	r3, [r7, #24]
 8002e48:	4313      	orrs	r3, r2
 8002e4a:	600b      	str	r3, [r1, #0]
 8002e4c:	e021      	b.n	8002e92 <HAL_GPIO_Init+0x2e2>
 8002e4e:	bf00      	nop
 8002e50:	10320000 	.word	0x10320000
 8002e54:	10310000 	.word	0x10310000
 8002e58:	10220000 	.word	0x10220000
 8002e5c:	10210000 	.word	0x10210000
 8002e60:	10120000 	.word	0x10120000
 8002e64:	10110000 	.word	0x10110000
 8002e68:	40021000 	.word	0x40021000
 8002e6c:	40010000 	.word	0x40010000
 8002e70:	40010800 	.word	0x40010800
 8002e74:	40010c00 	.word	0x40010c00
 8002e78:	40011000 	.word	0x40011000
 8002e7c:	40011400 	.word	0x40011400
 8002e80:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8002e84:	4b0b      	ldr	r3, [pc, #44]	; (8002eb4 <HAL_GPIO_Init+0x304>)
 8002e86:	681a      	ldr	r2, [r3, #0]
 8002e88:	69bb      	ldr	r3, [r7, #24]
 8002e8a:	43db      	mvns	r3, r3
 8002e8c:	4909      	ldr	r1, [pc, #36]	; (8002eb4 <HAL_GPIO_Init+0x304>)
 8002e8e:	4013      	ands	r3, r2
 8002e90:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8002e92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e94:	3301      	adds	r3, #1
 8002e96:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002e98:	683b      	ldr	r3, [r7, #0]
 8002e9a:	681a      	ldr	r2, [r3, #0]
 8002e9c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002e9e:	fa22 f303 	lsr.w	r3, r2, r3
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	f47f ae8e 	bne.w	8002bc4 <HAL_GPIO_Init+0x14>
  }
}
 8002ea8:	bf00      	nop
 8002eaa:	bf00      	nop
 8002eac:	372c      	adds	r7, #44	; 0x2c
 8002eae:	46bd      	mov	sp, r7
 8002eb0:	bc80      	pop	{r7}
 8002eb2:	4770      	bx	lr
 8002eb4:	40010400 	.word	0x40010400

08002eb8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002eb8:	b480      	push	{r7}
 8002eba:	b083      	sub	sp, #12
 8002ebc:	af00      	add	r7, sp, #0
 8002ebe:	6078      	str	r0, [r7, #4]
 8002ec0:	460b      	mov	r3, r1
 8002ec2:	807b      	strh	r3, [r7, #2]
 8002ec4:	4613      	mov	r3, r2
 8002ec6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002ec8:	787b      	ldrb	r3, [r7, #1]
 8002eca:	2b00      	cmp	r3, #0
 8002ecc:	d003      	beq.n	8002ed6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002ece:	887a      	ldrh	r2, [r7, #2]
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8002ed4:	e003      	b.n	8002ede <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002ed6:	887b      	ldrh	r3, [r7, #2]
 8002ed8:	041a      	lsls	r2, r3, #16
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	611a      	str	r2, [r3, #16]
}
 8002ede:	bf00      	nop
 8002ee0:	370c      	adds	r7, #12
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bc80      	pop	{r7}
 8002ee6:	4770      	bx	lr

08002ee8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b086      	sub	sp, #24
 8002eec:	af00      	add	r7, sp, #0
 8002eee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e272      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 8087 	beq.w	8003016 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f08:	4b92      	ldr	r3, [pc, #584]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f003 030c 	and.w	r3, r3, #12
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d00c      	beq.n	8002f2e <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002f14:	4b8f      	ldr	r3, [pc, #572]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f16:	685b      	ldr	r3, [r3, #4]
 8002f18:	f003 030c 	and.w	r3, r3, #12
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d112      	bne.n	8002f46 <HAL_RCC_OscConfig+0x5e>
 8002f20:	4b8c      	ldr	r3, [pc, #560]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f28:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f2c:	d10b      	bne.n	8002f46 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f2e:	4b89      	ldr	r3, [pc, #548]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d06c      	beq.n	8003014 <HAL_RCC_OscConfig+0x12c>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d168      	bne.n	8003014 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e24c      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002f4e:	d106      	bne.n	8002f5e <HAL_RCC_OscConfig+0x76>
 8002f50:	4b80      	ldr	r3, [pc, #512]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a7f      	ldr	r2, [pc, #508]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f56:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002f5a:	6013      	str	r3, [r2, #0]
 8002f5c:	e02e      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCC_OscConfig+0x98>
 8002f66:	4b7b      	ldr	r3, [pc, #492]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a7a      	ldr	r2, [pc, #488]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f6c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	4b78      	ldr	r3, [pc, #480]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a77      	ldr	r2, [pc, #476]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f78:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	e01d      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCC_OscConfig+0xbc>
 8002f8a:	4b72      	ldr	r3, [pc, #456]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a71      	ldr	r2, [pc, #452]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f90:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	4b6f      	ldr	r3, [pc, #444]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a6e      	ldr	r2, [pc, #440]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002f9c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e00b      	b.n	8002fbc <HAL_RCC_OscConfig+0xd4>
 8002fa4:	4b6b      	ldr	r3, [pc, #428]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a6a      	ldr	r2, [pc, #424]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002faa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b68      	ldr	r3, [pc, #416]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a67      	ldr	r2, [pc, #412]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fb6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002fba:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d013      	beq.n	8002fec <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fc4:	f7ff fc34 	bl	8002830 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fcc:	f7ff fc30 	bl	8002830 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b64      	cmp	r3, #100	; 0x64
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e200      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fde:	4b5d      	ldr	r3, [pc, #372]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0xe4>
 8002fea:	e014      	b.n	8003016 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002fec:	f7ff fc20 	bl	8002830 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff4:	f7ff fc1c 	bl	8002830 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b64      	cmp	r3, #100	; 0x64
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e1ec      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003006:	4b53      	ldr	r3, [pc, #332]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x10c>
 8003012:	e000      	b.n	8003016 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d063      	beq.n	80030ea <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003022:	4b4c      	ldr	r3, [pc, #304]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003024:	685b      	ldr	r3, [r3, #4]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00b      	beq.n	8003046 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 800302e:	4b49      	ldr	r3, [pc, #292]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003030:	685b      	ldr	r3, [r3, #4]
 8003032:	f003 030c 	and.w	r3, r3, #12
 8003036:	2b08      	cmp	r3, #8
 8003038:	d11c      	bne.n	8003074 <HAL_RCC_OscConfig+0x18c>
 800303a:	4b46      	ldr	r3, [pc, #280]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d116      	bne.n	8003074 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003046:	4b43      	ldr	r3, [pc, #268]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <HAL_RCC_OscConfig+0x176>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	691b      	ldr	r3, [r3, #16]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d001      	beq.n	800305e <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e1c0      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800305e:	4b3d      	ldr	r3, [pc, #244]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	695b      	ldr	r3, [r3, #20]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	4939      	ldr	r1, [pc, #228]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 800306e:	4313      	orrs	r3, r2
 8003070:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003072:	e03a      	b.n	80030ea <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	691b      	ldr	r3, [r3, #16]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d020      	beq.n	80030be <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800307c:	4b36      	ldr	r3, [pc, #216]	; (8003158 <HAL_RCC_OscConfig+0x270>)
 800307e:	2201      	movs	r2, #1
 8003080:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003082:	f7ff fbd5 	bl	8002830 <HAL_GetTick>
 8003086:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003088:	e008      	b.n	800309c <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800308a:	f7ff fbd1 	bl	8002830 <HAL_GetTick>
 800308e:	4602      	mov	r2, r0
 8003090:	693b      	ldr	r3, [r7, #16]
 8003092:	1ad3      	subs	r3, r2, r3
 8003094:	2b02      	cmp	r3, #2
 8003096:	d901      	bls.n	800309c <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003098:	2303      	movs	r3, #3
 800309a:	e1a1      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800309c:	4b2d      	ldr	r3, [pc, #180]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	f003 0302 	and.w	r3, r3, #2
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d0f0      	beq.n	800308a <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030a8:	4b2a      	ldr	r3, [pc, #168]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	695b      	ldr	r3, [r3, #20]
 80030b4:	00db      	lsls	r3, r3, #3
 80030b6:	4927      	ldr	r1, [pc, #156]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030b8:	4313      	orrs	r3, r2
 80030ba:	600b      	str	r3, [r1, #0]
 80030bc:	e015      	b.n	80030ea <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030be:	4b26      	ldr	r3, [pc, #152]	; (8003158 <HAL_RCC_OscConfig+0x270>)
 80030c0:	2200      	movs	r2, #0
 80030c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030c4:	f7ff fbb4 	bl	8002830 <HAL_GetTick>
 80030c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ca:	e008      	b.n	80030de <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030cc:	f7ff fbb0 	bl	8002830 <HAL_GetTick>
 80030d0:	4602      	mov	r2, r0
 80030d2:	693b      	ldr	r3, [r7, #16]
 80030d4:	1ad3      	subs	r3, r2, r3
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d901      	bls.n	80030de <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80030da:	2303      	movs	r3, #3
 80030dc:	e180      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030de:	4b1d      	ldr	r3, [pc, #116]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	f003 0302 	and.w	r3, r3, #2
 80030e6:	2b00      	cmp	r3, #0
 80030e8:	d1f0      	bne.n	80030cc <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0308 	and.w	r3, r3, #8
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d03a      	beq.n	800316c <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	699b      	ldr	r3, [r3, #24]
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d019      	beq.n	8003132 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80030fe:	4b17      	ldr	r3, [pc, #92]	; (800315c <HAL_RCC_OscConfig+0x274>)
 8003100:	2201      	movs	r2, #1
 8003102:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003104:	f7ff fb94 	bl	8002830 <HAL_GetTick>
 8003108:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800310a:	e008      	b.n	800311e <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800310c:	f7ff fb90 	bl	8002830 <HAL_GetTick>
 8003110:	4602      	mov	r2, r0
 8003112:	693b      	ldr	r3, [r7, #16]
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b02      	cmp	r3, #2
 8003118:	d901      	bls.n	800311e <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	e160      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311e:	4b0d      	ldr	r3, [pc, #52]	; (8003154 <HAL_RCC_OscConfig+0x26c>)
 8003120:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003122:	f003 0302 	and.w	r3, r3, #2
 8003126:	2b00      	cmp	r3, #0
 8003128:	d0f0      	beq.n	800310c <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800312a:	2001      	movs	r0, #1
 800312c:	f000 fb1e 	bl	800376c <RCC_Delay>
 8003130:	e01c      	b.n	800316c <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003132:	4b0a      	ldr	r3, [pc, #40]	; (800315c <HAL_RCC_OscConfig+0x274>)
 8003134:	2200      	movs	r2, #0
 8003136:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003138:	f7ff fb7a 	bl	8002830 <HAL_GetTick>
 800313c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800313e:	e00f      	b.n	8003160 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003140:	f7ff fb76 	bl	8002830 <HAL_GetTick>
 8003144:	4602      	mov	r2, r0
 8003146:	693b      	ldr	r3, [r7, #16]
 8003148:	1ad3      	subs	r3, r2, r3
 800314a:	2b02      	cmp	r3, #2
 800314c:	d908      	bls.n	8003160 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 800314e:	2303      	movs	r3, #3
 8003150:	e146      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
 8003152:	bf00      	nop
 8003154:	40021000 	.word	0x40021000
 8003158:	42420000 	.word	0x42420000
 800315c:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003160:	4b92      	ldr	r3, [pc, #584]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003162:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003164:	f003 0302 	and.w	r3, r3, #2
 8003168:	2b00      	cmp	r3, #0
 800316a:	d1e9      	bne.n	8003140 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f003 0304 	and.w	r3, r3, #4
 8003174:	2b00      	cmp	r3, #0
 8003176:	f000 80a6 	beq.w	80032c6 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800317a:	2300      	movs	r3, #0
 800317c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800317e:	4b8b      	ldr	r3, [pc, #556]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003180:	69db      	ldr	r3, [r3, #28]
 8003182:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003186:	2b00      	cmp	r3, #0
 8003188:	d10d      	bne.n	80031a6 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800318a:	4b88      	ldr	r3, [pc, #544]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800318c:	69db      	ldr	r3, [r3, #28]
 800318e:	4a87      	ldr	r2, [pc, #540]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003190:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003194:	61d3      	str	r3, [r2, #28]
 8003196:	4b85      	ldr	r3, [pc, #532]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003198:	69db      	ldr	r3, [r3, #28]
 800319a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800319e:	60bb      	str	r3, [r7, #8]
 80031a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031a2:	2301      	movs	r3, #1
 80031a4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031a6:	4b82      	ldr	r3, [pc, #520]	; (80033b0 <HAL_RCC_OscConfig+0x4c8>)
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d118      	bne.n	80031e4 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80031b2:	4b7f      	ldr	r3, [pc, #508]	; (80033b0 <HAL_RCC_OscConfig+0x4c8>)
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	4a7e      	ldr	r2, [pc, #504]	; (80033b0 <HAL_RCC_OscConfig+0x4c8>)
 80031b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80031bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031be:	f7ff fb37 	bl	8002830 <HAL_GetTick>
 80031c2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031c4:	e008      	b.n	80031d8 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031c6:	f7ff fb33 	bl	8002830 <HAL_GetTick>
 80031ca:	4602      	mov	r2, r0
 80031cc:	693b      	ldr	r3, [r7, #16]
 80031ce:	1ad3      	subs	r3, r2, r3
 80031d0:	2b64      	cmp	r3, #100	; 0x64
 80031d2:	d901      	bls.n	80031d8 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80031d4:	2303      	movs	r3, #3
 80031d6:	e103      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80031d8:	4b75      	ldr	r3, [pc, #468]	; (80033b0 <HAL_RCC_OscConfig+0x4c8>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d0f0      	beq.n	80031c6 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	68db      	ldr	r3, [r3, #12]
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d106      	bne.n	80031fa <HAL_RCC_OscConfig+0x312>
 80031ec:	4b6f      	ldr	r3, [pc, #444]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80031ee:	6a1b      	ldr	r3, [r3, #32]
 80031f0:	4a6e      	ldr	r2, [pc, #440]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80031f2:	f043 0301 	orr.w	r3, r3, #1
 80031f6:	6213      	str	r3, [r2, #32]
 80031f8:	e02d      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	68db      	ldr	r3, [r3, #12]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d10c      	bne.n	800321c <HAL_RCC_OscConfig+0x334>
 8003202:	4b6a      	ldr	r3, [pc, #424]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003204:	6a1b      	ldr	r3, [r3, #32]
 8003206:	4a69      	ldr	r2, [pc, #420]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	6213      	str	r3, [r2, #32]
 800320e:	4b67      	ldr	r3, [pc, #412]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003210:	6a1b      	ldr	r3, [r3, #32]
 8003212:	4a66      	ldr	r2, [pc, #408]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003214:	f023 0304 	bic.w	r3, r3, #4
 8003218:	6213      	str	r3, [r2, #32]
 800321a:	e01c      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	68db      	ldr	r3, [r3, #12]
 8003220:	2b05      	cmp	r3, #5
 8003222:	d10c      	bne.n	800323e <HAL_RCC_OscConfig+0x356>
 8003224:	4b61      	ldr	r3, [pc, #388]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003226:	6a1b      	ldr	r3, [r3, #32]
 8003228:	4a60      	ldr	r2, [pc, #384]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800322a:	f043 0304 	orr.w	r3, r3, #4
 800322e:	6213      	str	r3, [r2, #32]
 8003230:	4b5e      	ldr	r3, [pc, #376]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003232:	6a1b      	ldr	r3, [r3, #32]
 8003234:	4a5d      	ldr	r2, [pc, #372]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003236:	f043 0301 	orr.w	r3, r3, #1
 800323a:	6213      	str	r3, [r2, #32]
 800323c:	e00b      	b.n	8003256 <HAL_RCC_OscConfig+0x36e>
 800323e:	4b5b      	ldr	r3, [pc, #364]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003240:	6a1b      	ldr	r3, [r3, #32]
 8003242:	4a5a      	ldr	r2, [pc, #360]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003244:	f023 0301 	bic.w	r3, r3, #1
 8003248:	6213      	str	r3, [r2, #32]
 800324a:	4b58      	ldr	r3, [pc, #352]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800324c:	6a1b      	ldr	r3, [r3, #32]
 800324e:	4a57      	ldr	r2, [pc, #348]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003250:	f023 0304 	bic.w	r3, r3, #4
 8003254:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	68db      	ldr	r3, [r3, #12]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d015      	beq.n	800328a <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800325e:	f7ff fae7 	bl	8002830 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003264:	e00a      	b.n	800327c <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003266:	f7ff fae3 	bl	8002830 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	f241 3288 	movw	r2, #5000	; 0x1388
 8003274:	4293      	cmp	r3, r2
 8003276:	d901      	bls.n	800327c <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003278:	2303      	movs	r3, #3
 800327a:	e0b1      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800327c:	4b4b      	ldr	r3, [pc, #300]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800327e:	6a1b      	ldr	r3, [r3, #32]
 8003280:	f003 0302 	and.w	r3, r3, #2
 8003284:	2b00      	cmp	r3, #0
 8003286:	d0ee      	beq.n	8003266 <HAL_RCC_OscConfig+0x37e>
 8003288:	e014      	b.n	80032b4 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800328a:	f7ff fad1 	bl	8002830 <HAL_GetTick>
 800328e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003290:	e00a      	b.n	80032a8 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003292:	f7ff facd 	bl	8002830 <HAL_GetTick>
 8003296:	4602      	mov	r2, r0
 8003298:	693b      	ldr	r3, [r7, #16]
 800329a:	1ad3      	subs	r3, r2, r3
 800329c:	f241 3288 	movw	r2, #5000	; 0x1388
 80032a0:	4293      	cmp	r3, r2
 80032a2:	d901      	bls.n	80032a8 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 80032a4:	2303      	movs	r3, #3
 80032a6:	e09b      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032a8:	4b40      	ldr	r3, [pc, #256]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80032aa:	6a1b      	ldr	r3, [r3, #32]
 80032ac:	f003 0302 	and.w	r3, r3, #2
 80032b0:	2b00      	cmp	r3, #0
 80032b2:	d1ee      	bne.n	8003292 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 80032b4:	7dfb      	ldrb	r3, [r7, #23]
 80032b6:	2b01      	cmp	r3, #1
 80032b8:	d105      	bne.n	80032c6 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032ba:	4b3c      	ldr	r3, [pc, #240]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80032bc:	69db      	ldr	r3, [r3, #28]
 80032be:	4a3b      	ldr	r2, [pc, #236]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80032c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80032c4:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	69db      	ldr	r3, [r3, #28]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 8087 	beq.w	80033de <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032d0:	4b36      	ldr	r3, [pc, #216]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 80032d2:	685b      	ldr	r3, [r3, #4]
 80032d4:	f003 030c 	and.w	r3, r3, #12
 80032d8:	2b08      	cmp	r3, #8
 80032da:	d061      	beq.n	80033a0 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	69db      	ldr	r3, [r3, #28]
 80032e0:	2b02      	cmp	r3, #2
 80032e2:	d146      	bne.n	8003372 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e4:	4b33      	ldr	r3, [pc, #204]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 80032e6:	2200      	movs	r2, #0
 80032e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032ea:	f7ff faa1 	bl	8002830 <HAL_GetTick>
 80032ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80032f0:	e008      	b.n	8003304 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032f2:	f7ff fa9d 	bl	8002830 <HAL_GetTick>
 80032f6:	4602      	mov	r2, r0
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	1ad3      	subs	r3, r2, r3
 80032fc:	2b02      	cmp	r3, #2
 80032fe:	d901      	bls.n	8003304 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003300:	2303      	movs	r3, #3
 8003302:	e06d      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003304:	4b29      	ldr	r3, [pc, #164]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800330c:	2b00      	cmp	r3, #0
 800330e:	d1f0      	bne.n	80032f2 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6a1b      	ldr	r3, [r3, #32]
 8003314:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003318:	d108      	bne.n	800332c <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800331a:	4b24      	ldr	r3, [pc, #144]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800331c:	685b      	ldr	r3, [r3, #4]
 800331e:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	4921      	ldr	r1, [pc, #132]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003328:	4313      	orrs	r3, r2
 800332a:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800332c:	4b1f      	ldr	r3, [pc, #124]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 800332e:	685b      	ldr	r3, [r3, #4]
 8003330:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	6a19      	ldr	r1, [r3, #32]
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800333c:	430b      	orrs	r3, r1
 800333e:	491b      	ldr	r1, [pc, #108]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003340:	4313      	orrs	r3, r2
 8003342:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003344:	4b1b      	ldr	r3, [pc, #108]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003346:	2201      	movs	r2, #1
 8003348:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800334a:	f7ff fa71 	bl	8002830 <HAL_GetTick>
 800334e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003350:	e008      	b.n	8003364 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003352:	f7ff fa6d 	bl	8002830 <HAL_GetTick>
 8003356:	4602      	mov	r2, r0
 8003358:	693b      	ldr	r3, [r7, #16]
 800335a:	1ad3      	subs	r3, r2, r3
 800335c:	2b02      	cmp	r3, #2
 800335e:	d901      	bls.n	8003364 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003360:	2303      	movs	r3, #3
 8003362:	e03d      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003364:	4b11      	ldr	r3, [pc, #68]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800336c:	2b00      	cmp	r3, #0
 800336e:	d0f0      	beq.n	8003352 <HAL_RCC_OscConfig+0x46a>
 8003370:	e035      	b.n	80033de <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003372:	4b10      	ldr	r3, [pc, #64]	; (80033b4 <HAL_RCC_OscConfig+0x4cc>)
 8003374:	2200      	movs	r2, #0
 8003376:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003378:	f7ff fa5a 	bl	8002830 <HAL_GetTick>
 800337c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800337e:	e008      	b.n	8003392 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003380:	f7ff fa56 	bl	8002830 <HAL_GetTick>
 8003384:	4602      	mov	r2, r0
 8003386:	693b      	ldr	r3, [r7, #16]
 8003388:	1ad3      	subs	r3, r2, r3
 800338a:	2b02      	cmp	r3, #2
 800338c:	d901      	bls.n	8003392 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800338e:	2303      	movs	r3, #3
 8003390:	e026      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003392:	4b06      	ldr	r3, [pc, #24]	; (80033ac <HAL_RCC_OscConfig+0x4c4>)
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339a:	2b00      	cmp	r3, #0
 800339c:	d1f0      	bne.n	8003380 <HAL_RCC_OscConfig+0x498>
 800339e:	e01e      	b.n	80033de <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	69db      	ldr	r3, [r3, #28]
 80033a4:	2b01      	cmp	r3, #1
 80033a6:	d107      	bne.n	80033b8 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 80033a8:	2301      	movs	r3, #1
 80033aa:	e019      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
 80033ac:	40021000 	.word	0x40021000
 80033b0:	40007000 	.word	0x40007000
 80033b4:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 80033b8:	4b0b      	ldr	r3, [pc, #44]	; (80033e8 <HAL_RCC_OscConfig+0x500>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033be:	68fb      	ldr	r3, [r7, #12]
 80033c0:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6a1b      	ldr	r3, [r3, #32]
 80033c8:	429a      	cmp	r2, r3
 80033ca:	d106      	bne.n	80033da <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033d6:	429a      	cmp	r2, r3
 80033d8:	d001      	beq.n	80033de <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80033da:	2301      	movs	r3, #1
 80033dc:	e000      	b.n	80033e0 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80033de:	2300      	movs	r3, #0
}
 80033e0:	4618      	mov	r0, r3
 80033e2:	3718      	adds	r7, #24
 80033e4:	46bd      	mov	sp, r7
 80033e6:	bd80      	pop	{r7, pc}
 80033e8:	40021000 	.word	0x40021000

080033ec <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	b084      	sub	sp, #16
 80033f0:	af00      	add	r7, sp, #0
 80033f2:	6078      	str	r0, [r7, #4]
 80033f4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	2b00      	cmp	r3, #0
 80033fa:	d101      	bne.n	8003400 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80033fc:	2301      	movs	r3, #1
 80033fe:	e0d0      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003400:	4b6a      	ldr	r3, [pc, #424]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003402:	681b      	ldr	r3, [r3, #0]
 8003404:	f003 0307 	and.w	r3, r3, #7
 8003408:	683a      	ldr	r2, [r7, #0]
 800340a:	429a      	cmp	r2, r3
 800340c:	d910      	bls.n	8003430 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800340e:	4b67      	ldr	r3, [pc, #412]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	f023 0207 	bic.w	r2, r3, #7
 8003416:	4965      	ldr	r1, [pc, #404]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	4313      	orrs	r3, r2
 800341c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800341e:	4b63      	ldr	r3, [pc, #396]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003420:	681b      	ldr	r3, [r3, #0]
 8003422:	f003 0307 	and.w	r3, r3, #7
 8003426:	683a      	ldr	r2, [r7, #0]
 8003428:	429a      	cmp	r2, r3
 800342a:	d001      	beq.n	8003430 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 800342c:	2301      	movs	r3, #1
 800342e:	e0b8      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	f003 0302 	and.w	r3, r3, #2
 8003438:	2b00      	cmp	r3, #0
 800343a:	d020      	beq.n	800347e <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f003 0304 	and.w	r3, r3, #4
 8003444:	2b00      	cmp	r3, #0
 8003446:	d005      	beq.n	8003454 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003448:	4b59      	ldr	r3, [pc, #356]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800344a:	685b      	ldr	r3, [r3, #4]
 800344c:	4a58      	ldr	r2, [pc, #352]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800344e:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8003452:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f003 0308 	and.w	r3, r3, #8
 800345c:	2b00      	cmp	r3, #0
 800345e:	d005      	beq.n	800346c <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003460:	4b53      	ldr	r3, [pc, #332]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4a52      	ldr	r2, [pc, #328]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003466:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800346a:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800346c:	4b50      	ldr	r3, [pc, #320]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800346e:	685b      	ldr	r3, [r3, #4]
 8003470:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	689b      	ldr	r3, [r3, #8]
 8003478:	494d      	ldr	r1, [pc, #308]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800347a:	4313      	orrs	r3, r2
 800347c:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	f003 0301 	and.w	r3, r3, #1
 8003486:	2b00      	cmp	r3, #0
 8003488:	d040      	beq.n	800350c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	2b01      	cmp	r3, #1
 8003490:	d107      	bne.n	80034a2 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003492:	4b47      	ldr	r3, [pc, #284]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800349a:	2b00      	cmp	r3, #0
 800349c:	d115      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800349e:	2301      	movs	r3, #1
 80034a0:	e07f      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	685b      	ldr	r3, [r3, #4]
 80034a6:	2b02      	cmp	r3, #2
 80034a8:	d107      	bne.n	80034ba <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034aa:	4b41      	ldr	r3, [pc, #260]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d109      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034b6:	2301      	movs	r3, #1
 80034b8:	e073      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034ba:	4b3d      	ldr	r3, [pc, #244]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f003 0302 	and.w	r3, r3, #2
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d101      	bne.n	80034ca <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80034c6:	2301      	movs	r3, #1
 80034c8:	e06b      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80034ca:	4b39      	ldr	r3, [pc, #228]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034cc:	685b      	ldr	r3, [r3, #4]
 80034ce:	f023 0203 	bic.w	r2, r3, #3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	685b      	ldr	r3, [r3, #4]
 80034d6:	4936      	ldr	r1, [pc, #216]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034d8:	4313      	orrs	r3, r2
 80034da:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80034dc:	f7ff f9a8 	bl	8002830 <HAL_GetTick>
 80034e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034e2:	e00a      	b.n	80034fa <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80034e4:	f7ff f9a4 	bl	8002830 <HAL_GetTick>
 80034e8:	4602      	mov	r2, r0
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	1ad3      	subs	r3, r2, r3
 80034ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80034f2:	4293      	cmp	r3, r2
 80034f4:	d901      	bls.n	80034fa <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80034f6:	2303      	movs	r3, #3
 80034f8:	e053      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80034fa:	4b2d      	ldr	r3, [pc, #180]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 80034fc:	685b      	ldr	r3, [r3, #4]
 80034fe:	f003 020c 	and.w	r2, r3, #12
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	685b      	ldr	r3, [r3, #4]
 8003506:	009b      	lsls	r3, r3, #2
 8003508:	429a      	cmp	r2, r3
 800350a:	d1eb      	bne.n	80034e4 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800350c:	4b27      	ldr	r3, [pc, #156]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	f003 0307 	and.w	r3, r3, #7
 8003514:	683a      	ldr	r2, [r7, #0]
 8003516:	429a      	cmp	r2, r3
 8003518:	d210      	bcs.n	800353c <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800351a:	4b24      	ldr	r3, [pc, #144]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	f023 0207 	bic.w	r2, r3, #7
 8003522:	4922      	ldr	r1, [pc, #136]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 8003524:	683b      	ldr	r3, [r7, #0]
 8003526:	4313      	orrs	r3, r2
 8003528:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800352a:	4b20      	ldr	r3, [pc, #128]	; (80035ac <HAL_RCC_ClockConfig+0x1c0>)
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f003 0307 	and.w	r3, r3, #7
 8003532:	683a      	ldr	r2, [r7, #0]
 8003534:	429a      	cmp	r2, r3
 8003536:	d001      	beq.n	800353c <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8003538:	2301      	movs	r3, #1
 800353a:	e032      	b.n	80035a2 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	681b      	ldr	r3, [r3, #0]
 8003540:	f003 0304 	and.w	r3, r3, #4
 8003544:	2b00      	cmp	r3, #0
 8003546:	d008      	beq.n	800355a <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003548:	4b19      	ldr	r3, [pc, #100]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 800354a:	685b      	ldr	r3, [r3, #4]
 800354c:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	68db      	ldr	r3, [r3, #12]
 8003554:	4916      	ldr	r1, [pc, #88]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003556:	4313      	orrs	r3, r2
 8003558:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800355a:	687b      	ldr	r3, [r7, #4]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	f003 0308 	and.w	r3, r3, #8
 8003562:	2b00      	cmp	r3, #0
 8003564:	d009      	beq.n	800357a <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003566:	4b12      	ldr	r3, [pc, #72]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003568:	685b      	ldr	r3, [r3, #4]
 800356a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691b      	ldr	r3, [r3, #16]
 8003572:	00db      	lsls	r3, r3, #3
 8003574:	490e      	ldr	r1, [pc, #56]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003576:	4313      	orrs	r3, r2
 8003578:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800357a:	f000 f82d 	bl	80035d8 <HAL_RCC_GetSysClockFreq>
 800357e:	4602      	mov	r2, r0
 8003580:	4b0b      	ldr	r3, [pc, #44]	; (80035b0 <HAL_RCC_ClockConfig+0x1c4>)
 8003582:	685b      	ldr	r3, [r3, #4]
 8003584:	091b      	lsrs	r3, r3, #4
 8003586:	f003 030f 	and.w	r3, r3, #15
 800358a:	490a      	ldr	r1, [pc, #40]	; (80035b4 <HAL_RCC_ClockConfig+0x1c8>)
 800358c:	5ccb      	ldrb	r3, [r1, r3]
 800358e:	fa22 f303 	lsr.w	r3, r2, r3
 8003592:	4a09      	ldr	r2, [pc, #36]	; (80035b8 <HAL_RCC_ClockConfig+0x1cc>)
 8003594:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8003596:	4b09      	ldr	r3, [pc, #36]	; (80035bc <HAL_RCC_ClockConfig+0x1d0>)
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	4618      	mov	r0, r3
 800359c:	f7fe ff66 	bl	800246c <HAL_InitTick>

  return HAL_OK;
 80035a0:	2300      	movs	r3, #0
}
 80035a2:	4618      	mov	r0, r3
 80035a4:	3710      	adds	r7, #16
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bd80      	pop	{r7, pc}
 80035aa:	bf00      	nop
 80035ac:	40022000 	.word	0x40022000
 80035b0:	40021000 	.word	0x40021000
 80035b4:	08009c98 	.word	0x08009c98
 80035b8:	20000000 	.word	0x20000000
 80035bc:	20000004 	.word	0x20000004

080035c0 <HAL_RCC_EnableCSS>:
  *         allowing the MCU to perform rescue operations. The CSSI is linked to
  *         the Cortex-M3 NMI (Non-Maskable Interrupt) exception vector.
  * @retval None
  */
void HAL_RCC_EnableCSS(void)
{
 80035c0:	b480      	push	{r7}
 80035c2:	af00      	add	r7, sp, #0
  *(__IO uint32_t *) RCC_CR_CSSON_BB = (uint32_t)ENABLE;
 80035c4:	4b03      	ldr	r3, [pc, #12]	; (80035d4 <HAL_RCC_EnableCSS+0x14>)
 80035c6:	2201      	movs	r2, #1
 80035c8:	601a      	str	r2, [r3, #0]
}
 80035ca:	bf00      	nop
 80035cc:	46bd      	mov	sp, r7
 80035ce:	bc80      	pop	{r7}
 80035d0:	4770      	bx	lr
 80035d2:	bf00      	nop
 80035d4:	4242004c 	.word	0x4242004c

080035d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	b087      	sub	sp, #28
 80035dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80035de:	2300      	movs	r3, #0
 80035e0:	60fb      	str	r3, [r7, #12]
 80035e2:	2300      	movs	r3, #0
 80035e4:	60bb      	str	r3, [r7, #8]
 80035e6:	2300      	movs	r3, #0
 80035e8:	617b      	str	r3, [r7, #20]
 80035ea:	2300      	movs	r3, #0
 80035ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80035ee:	2300      	movs	r3, #0
 80035f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80035f2:	4b1e      	ldr	r3, [pc, #120]	; (800366c <HAL_RCC_GetSysClockFreq+0x94>)
 80035f4:	685b      	ldr	r3, [r3, #4]
 80035f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	f003 030c 	and.w	r3, r3, #12
 80035fe:	2b04      	cmp	r3, #4
 8003600:	d002      	beq.n	8003608 <HAL_RCC_GetSysClockFreq+0x30>
 8003602:	2b08      	cmp	r3, #8
 8003604:	d003      	beq.n	800360e <HAL_RCC_GetSysClockFreq+0x36>
 8003606:	e027      	b.n	8003658 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8003608:	4b19      	ldr	r3, [pc, #100]	; (8003670 <HAL_RCC_GetSysClockFreq+0x98>)
 800360a:	613b      	str	r3, [r7, #16]
      break;
 800360c:	e027      	b.n	800365e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800360e:	68fb      	ldr	r3, [r7, #12]
 8003610:	0c9b      	lsrs	r3, r3, #18
 8003612:	f003 030f 	and.w	r3, r3, #15
 8003616:	4a17      	ldr	r2, [pc, #92]	; (8003674 <HAL_RCC_GetSysClockFreq+0x9c>)
 8003618:	5cd3      	ldrb	r3, [r2, r3]
 800361a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003622:	2b00      	cmp	r3, #0
 8003624:	d010      	beq.n	8003648 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8003626:	4b11      	ldr	r3, [pc, #68]	; (800366c <HAL_RCC_GetSysClockFreq+0x94>)
 8003628:	685b      	ldr	r3, [r3, #4]
 800362a:	0c5b      	lsrs	r3, r3, #17
 800362c:	f003 0301 	and.w	r3, r3, #1
 8003630:	4a11      	ldr	r2, [pc, #68]	; (8003678 <HAL_RCC_GetSysClockFreq+0xa0>)
 8003632:	5cd3      	ldrb	r3, [r2, r3]
 8003634:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	4a0d      	ldr	r2, [pc, #52]	; (8003670 <HAL_RCC_GetSysClockFreq+0x98>)
 800363a:	fb03 f202 	mul.w	r2, r3, r2
 800363e:	68bb      	ldr	r3, [r7, #8]
 8003640:	fbb2 f3f3 	udiv	r3, r2, r3
 8003644:	617b      	str	r3, [r7, #20]
 8003646:	e004      	b.n	8003652 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a0c      	ldr	r2, [pc, #48]	; (800367c <HAL_RCC_GetSysClockFreq+0xa4>)
 800364c:	fb02 f303 	mul.w	r3, r2, r3
 8003650:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8003652:	697b      	ldr	r3, [r7, #20]
 8003654:	613b      	str	r3, [r7, #16]
      break;
 8003656:	e002      	b.n	800365e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8003658:	4b05      	ldr	r3, [pc, #20]	; (8003670 <HAL_RCC_GetSysClockFreq+0x98>)
 800365a:	613b      	str	r3, [r7, #16]
      break;
 800365c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800365e:	693b      	ldr	r3, [r7, #16]
}
 8003660:	4618      	mov	r0, r3
 8003662:	371c      	adds	r7, #28
 8003664:	46bd      	mov	sp, r7
 8003666:	bc80      	pop	{r7}
 8003668:	4770      	bx	lr
 800366a:	bf00      	nop
 800366c:	40021000 	.word	0x40021000
 8003670:	007a1200 	.word	0x007a1200
 8003674:	08009cb0 	.word	0x08009cb0
 8003678:	08009cc0 	.word	0x08009cc0
 800367c:	003d0900 	.word	0x003d0900

08003680 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003680:	b480      	push	{r7}
 8003682:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003684:	4b02      	ldr	r3, [pc, #8]	; (8003690 <HAL_RCC_GetHCLKFreq+0x10>)
 8003686:	681b      	ldr	r3, [r3, #0]
}
 8003688:	4618      	mov	r0, r3
 800368a:	46bd      	mov	sp, r7
 800368c:	bc80      	pop	{r7}
 800368e:	4770      	bx	lr
 8003690:	20000000 	.word	0x20000000

08003694 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003694:	b580      	push	{r7, lr}
 8003696:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8003698:	f7ff fff2 	bl	8003680 <HAL_RCC_GetHCLKFreq>
 800369c:	4602      	mov	r2, r0
 800369e:	4b05      	ldr	r3, [pc, #20]	; (80036b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80036a0:	685b      	ldr	r3, [r3, #4]
 80036a2:	0a1b      	lsrs	r3, r3, #8
 80036a4:	f003 0307 	and.w	r3, r3, #7
 80036a8:	4903      	ldr	r1, [pc, #12]	; (80036b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80036aa:	5ccb      	ldrb	r3, [r1, r3]
 80036ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036b0:	4618      	mov	r0, r3
 80036b2:	bd80      	pop	{r7, pc}
 80036b4:	40021000 	.word	0x40021000
 80036b8:	08009ca8 	.word	0x08009ca8

080036bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80036bc:	b580      	push	{r7, lr}
 80036be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80036c0:	f7ff ffde 	bl	8003680 <HAL_RCC_GetHCLKFreq>
 80036c4:	4602      	mov	r2, r0
 80036c6:	4b05      	ldr	r3, [pc, #20]	; (80036dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80036c8:	685b      	ldr	r3, [r3, #4]
 80036ca:	0adb      	lsrs	r3, r3, #11
 80036cc:	f003 0307 	and.w	r3, r3, #7
 80036d0:	4903      	ldr	r1, [pc, #12]	; (80036e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80036d2:	5ccb      	ldrb	r3, [r1, r3]
 80036d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80036d8:	4618      	mov	r0, r3
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	40021000 	.word	0x40021000
 80036e0:	08009ca8 	.word	0x08009ca8

080036e4 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
 80036ec:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != NULL);
  assert_param(pFLatency != NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	220f      	movs	r2, #15
 80036f2:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 80036f4:	4b11      	ldr	r3, [pc, #68]	; (800373c <HAL_RCC_GetClockConfig+0x58>)
 80036f6:	685b      	ldr	r3, [r3, #4]
 80036f8:	f003 0203 	and.w	r2, r3, #3
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8003700:	4b0e      	ldr	r3, [pc, #56]	; (800373c <HAL_RCC_GetClockConfig+0x58>)
 8003702:	685b      	ldr	r3, [r3, #4]
 8003704:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800370c:	4b0b      	ldr	r3, [pc, #44]	; (800373c <HAL_RCC_GetClockConfig+0x58>)
 800370e:	685b      	ldr	r3, [r3, #4]
 8003710:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3);
 8003718:	4b08      	ldr	r3, [pc, #32]	; (800373c <HAL_RCC_GetClockConfig+0x58>)
 800371a:	685b      	ldr	r3, [r3, #4]
 800371c:	08db      	lsrs	r3, r3, #3
 800371e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	611a      	str	r2, [r3, #16]

#if   defined(FLASH_ACR_LATENCY)
  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8003726:	4b06      	ldr	r3, [pc, #24]	; (8003740 <HAL_RCC_GetClockConfig+0x5c>)
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f003 0207 	and.w	r2, r3, #7
 800372e:	683b      	ldr	r3, [r7, #0]
 8003730:	601a      	str	r2, [r3, #0]
#else
  /* For VALUE lines devices, only LATENCY_0 can be set*/
  *pFLatency = (uint32_t)FLASH_LATENCY_0;
#endif
}
 8003732:	bf00      	nop
 8003734:	370c      	adds	r7, #12
 8003736:	46bd      	mov	sp, r7
 8003738:	bc80      	pop	{r7}
 800373a:	4770      	bx	lr
 800373c:	40021000 	.word	0x40021000
 8003740:	40022000 	.word	0x40022000

08003744 <HAL_RCC_NMI_IRQHandler>:
  * @brief This function handles the RCC CSS interrupt request.
  * @note This API should be called under the NMI_Handler().
  * @retval None
  */
void HAL_RCC_NMI_IRQHandler(void)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	af00      	add	r7, sp, #0
  /* Check RCC CSSF flag  */
  if (__HAL_RCC_GET_IT(RCC_IT_CSS))
 8003748:	4b06      	ldr	r3, [pc, #24]	; (8003764 <HAL_RCC_NMI_IRQHandler+0x20>)
 800374a:	689b      	ldr	r3, [r3, #8]
 800374c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003750:	2b80      	cmp	r3, #128	; 0x80
 8003752:	d104      	bne.n	800375e <HAL_RCC_NMI_IRQHandler+0x1a>
  {
    /* RCC Clock Security System interrupt user callback */
    HAL_RCC_CSSCallback();
 8003754:	f000 f828 	bl	80037a8 <HAL_RCC_CSSCallback>

    /* Clear RCC CSS pending bit */
    __HAL_RCC_CLEAR_IT(RCC_IT_CSS);
 8003758:	4b03      	ldr	r3, [pc, #12]	; (8003768 <HAL_RCC_NMI_IRQHandler+0x24>)
 800375a:	2280      	movs	r2, #128	; 0x80
 800375c:	701a      	strb	r2, [r3, #0]
  }
}
 800375e:	bf00      	nop
 8003760:	bd80      	pop	{r7, pc}
 8003762:	bf00      	nop
 8003764:	40021000 	.word	0x40021000
 8003768:	4002100a 	.word	0x4002100a

0800376c <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8003774:	4b0a      	ldr	r3, [pc, #40]	; (80037a0 <RCC_Delay+0x34>)
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	4a0a      	ldr	r2, [pc, #40]	; (80037a4 <RCC_Delay+0x38>)
 800377a:	fba2 2303 	umull	r2, r3, r2, r3
 800377e:	0a5b      	lsrs	r3, r3, #9
 8003780:	687a      	ldr	r2, [r7, #4]
 8003782:	fb02 f303 	mul.w	r3, r2, r3
 8003786:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8003788:	bf00      	nop
  }
  while (Delay --);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	1e5a      	subs	r2, r3, #1
 800378e:	60fa      	str	r2, [r7, #12]
 8003790:	2b00      	cmp	r3, #0
 8003792:	d1f9      	bne.n	8003788 <RCC_Delay+0x1c>
}
 8003794:	bf00      	nop
 8003796:	bf00      	nop
 8003798:	3714      	adds	r7, #20
 800379a:	46bd      	mov	sp, r7
 800379c:	bc80      	pop	{r7}
 800379e:	4770      	bx	lr
 80037a0:	20000000 	.word	0x20000000
 80037a4:	10624dd3 	.word	0x10624dd3

080037a8 <HAL_RCC_CSSCallback>:
/**
  * @brief  RCC Clock Security System interrupt callback
  * @retval none
  */
__weak void HAL_RCC_CSSCallback(void)
{
 80037a8:	b480      	push	{r7}
 80037aa:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
    the HAL_RCC_CSSCallback could be implemented in the user file
    */
}
 80037ac:	bf00      	nop
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bc80      	pop	{r7}
 80037b2:	4770      	bx	lr

080037b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d101      	bne.n	80037c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e076      	b.n	80038b4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d108      	bne.n	80037e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	685b      	ldr	r3, [r3, #4]
 80037d2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80037d6:	d009      	beq.n	80037ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2200      	movs	r2, #0
 80037dc:	61da      	str	r2, [r3, #28]
 80037de:	e005      	b.n	80037ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2200      	movs	r2, #0
 80037e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80037e6:	687b      	ldr	r3, [r7, #4]
 80037e8:	2200      	movs	r2, #0
 80037ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80037ec:	687b      	ldr	r3, [r7, #4]
 80037ee:	2200      	movs	r2, #0
 80037f0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80037f8:	b2db      	uxtb	r3, r3
 80037fa:	2b00      	cmp	r3, #0
 80037fc:	d106      	bne.n	800380c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	2200      	movs	r2, #0
 8003802:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003806:	6878      	ldr	r0, [r7, #4]
 8003808:	f7fe fcda 	bl	80021c0 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	2202      	movs	r2, #2
 8003810:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003822:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003824:	687b      	ldr	r3, [r7, #4]
 8003826:	685b      	ldr	r3, [r3, #4]
 8003828:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	689b      	ldr	r3, [r3, #8]
 8003830:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8003834:	431a      	orrs	r2, r3
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800383e:	431a      	orrs	r2, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	691b      	ldr	r3, [r3, #16]
 8003844:	f003 0302 	and.w	r3, r3, #2
 8003848:	431a      	orrs	r2, r3
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	695b      	ldr	r3, [r3, #20]
 800384e:	f003 0301 	and.w	r3, r3, #1
 8003852:	431a      	orrs	r2, r3
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	699b      	ldr	r3, [r3, #24]
 8003858:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800385c:	431a      	orrs	r2, r3
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	69db      	ldr	r3, [r3, #28]
 8003862:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003866:	431a      	orrs	r2, r3
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6a1b      	ldr	r3, [r3, #32]
 800386c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003870:	ea42 0103 	orr.w	r1, r2, r3
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003878:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	681b      	ldr	r3, [r3, #0]
 8003880:	430a      	orrs	r2, r1
 8003882:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	699b      	ldr	r3, [r3, #24]
 8003888:	0c1a      	lsrs	r2, r3, #16
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	681b      	ldr	r3, [r3, #0]
 800388e:	f002 0204 	and.w	r2, r2, #4
 8003892:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	681b      	ldr	r3, [r3, #0]
 8003898:	69da      	ldr	r2, [r3, #28]
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80038a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	2200      	movs	r2, #0
 80038a8:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	2201      	movs	r2, #1
 80038ae:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80038b2:	2300      	movs	r3, #0
}
 80038b4:	4618      	mov	r0, r3
 80038b6:	3708      	adds	r7, #8
 80038b8:	46bd      	mov	sp, r7
 80038ba:	bd80      	pop	{r7, pc}

080038bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80038bc:	b580      	push	{r7, lr}
 80038be:	b08c      	sub	sp, #48	; 0x30
 80038c0:	af00      	add	r7, sp, #0
 80038c2:	60f8      	str	r0, [r7, #12]
 80038c4:	60b9      	str	r1, [r7, #8]
 80038c6:	607a      	str	r2, [r7, #4]
 80038c8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80038ca:	2301      	movs	r3, #1
 80038cc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80038ce:	2300      	movs	r3, #0
 80038d0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80038da:	2b01      	cmp	r3, #1
 80038dc:	d101      	bne.n	80038e2 <HAL_SPI_TransmitReceive+0x26>
 80038de:	2302      	movs	r3, #2
 80038e0:	e198      	b.n	8003c14 <HAL_SPI_TransmitReceive+0x358>
 80038e2:	68fb      	ldr	r3, [r7, #12]
 80038e4:	2201      	movs	r2, #1
 80038e6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80038ea:	f7fe ffa1 	bl	8002830 <HAL_GetTick>
 80038ee:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80038f6:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80038fa:	68fb      	ldr	r3, [r7, #12]
 80038fc:	685b      	ldr	r3, [r3, #4]
 80038fe:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8003900:	887b      	ldrh	r3, [r7, #2]
 8003902:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8003904:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003908:	2b01      	cmp	r3, #1
 800390a:	d00f      	beq.n	800392c <HAL_SPI_TransmitReceive+0x70>
 800390c:	69fb      	ldr	r3, [r7, #28]
 800390e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003912:	d107      	bne.n	8003924 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8003914:	68fb      	ldr	r3, [r7, #12]
 8003916:	689b      	ldr	r3, [r3, #8]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d103      	bne.n	8003924 <HAL_SPI_TransmitReceive+0x68>
 800391c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8003920:	2b04      	cmp	r3, #4
 8003922:	d003      	beq.n	800392c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8003924:	2302      	movs	r3, #2
 8003926:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800392a:	e16d      	b.n	8003c08 <HAL_SPI_TransmitReceive+0x34c>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800392c:	68bb      	ldr	r3, [r7, #8]
 800392e:	2b00      	cmp	r3, #0
 8003930:	d005      	beq.n	800393e <HAL_SPI_TransmitReceive+0x82>
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d002      	beq.n	800393e <HAL_SPI_TransmitReceive+0x82>
 8003938:	887b      	ldrh	r3, [r7, #2]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d103      	bne.n	8003946 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800393e:	2301      	movs	r3, #1
 8003940:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8003944:	e160      	b.n	8003c08 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800394c:	b2db      	uxtb	r3, r3
 800394e:	2b04      	cmp	r3, #4
 8003950:	d003      	beq.n	800395a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8003952:	68fb      	ldr	r3, [r7, #12]
 8003954:	2205      	movs	r2, #5
 8003956:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	687a      	ldr	r2, [r7, #4]
 8003964:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	887a      	ldrh	r2, [r7, #2]
 800396a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	887a      	ldrh	r2, [r7, #2]
 8003970:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8003972:	68fb      	ldr	r3, [r7, #12]
 8003974:	68ba      	ldr	r2, [r7, #8]
 8003976:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	887a      	ldrh	r2, [r7, #2]
 800397c:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	887a      	ldrh	r2, [r7, #2]
 8003982:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	2200      	movs	r2, #0
 8003988:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	2200      	movs	r2, #0
 800398e:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800399a:	2b40      	cmp	r3, #64	; 0x40
 800399c:	d007      	beq.n	80039ae <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800399e:	68fb      	ldr	r3, [r7, #12]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	681a      	ldr	r2, [r3, #0]
 80039a4:	68fb      	ldr	r3, [r7, #12]
 80039a6:	681b      	ldr	r3, [r3, #0]
 80039a8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80039ac:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80039ae:	68fb      	ldr	r3, [r7, #12]
 80039b0:	68db      	ldr	r3, [r3, #12]
 80039b2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80039b6:	d17c      	bne.n	8003ab2 <HAL_SPI_TransmitReceive+0x1f6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	685b      	ldr	r3, [r3, #4]
 80039bc:	2b00      	cmp	r3, #0
 80039be:	d002      	beq.n	80039c6 <HAL_SPI_TransmitReceive+0x10a>
 80039c0:	8b7b      	ldrh	r3, [r7, #26]
 80039c2:	2b01      	cmp	r3, #1
 80039c4:	d16a      	bne.n	8003a9c <HAL_SPI_TransmitReceive+0x1e0>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039ca:	881a      	ldrh	r2, [r3, #0]
 80039cc:	68fb      	ldr	r3, [r7, #12]
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039d6:	1c9a      	adds	r2, r3, #2
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039e0:	b29b      	uxth	r3, r3
 80039e2:	3b01      	subs	r3, #1
 80039e4:	b29a      	uxth	r2, r3
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80039ea:	e057      	b.n	8003a9c <HAL_SPI_TransmitReceive+0x1e0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	689b      	ldr	r3, [r3, #8]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b02      	cmp	r3, #2
 80039f8:	d11b      	bne.n	8003a32 <HAL_SPI_TransmitReceive+0x176>
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80039fe:	b29b      	uxth	r3, r3
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d016      	beq.n	8003a32 <HAL_SPI_TransmitReceive+0x176>
 8003a04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003a06:	2b01      	cmp	r3, #1
 8003a08:	d113      	bne.n	8003a32 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a0e:	881a      	ldrh	r2, [r3, #0]
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003a1a:	1c9a      	adds	r2, r3, #2
 8003a1c:	68fb      	ldr	r3, [r7, #12]
 8003a1e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003a24:	b29b      	uxth	r3, r3
 8003a26:	3b01      	subs	r3, #1
 8003a28:	b29a      	uxth	r2, r3
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003a2e:	2300      	movs	r3, #0
 8003a30:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	689b      	ldr	r3, [r3, #8]
 8003a38:	f003 0301 	and.w	r3, r3, #1
 8003a3c:	2b01      	cmp	r3, #1
 8003a3e:	d119      	bne.n	8003a74 <HAL_SPI_TransmitReceive+0x1b8>
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d014      	beq.n	8003a74 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8003a4a:	68fb      	ldr	r3, [r7, #12]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	68da      	ldr	r2, [r3, #12]
 8003a50:	68fb      	ldr	r3, [r7, #12]
 8003a52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a54:	b292      	uxth	r2, r2
 8003a56:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a5c:	1c9a      	adds	r2, r3, #2
 8003a5e:	68fb      	ldr	r3, [r7, #12]
 8003a60:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	3b01      	subs	r3, #1
 8003a6a:	b29a      	uxth	r2, r3
 8003a6c:	68fb      	ldr	r3, [r7, #12]
 8003a6e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003a70:	2301      	movs	r3, #1
 8003a72:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8003a74:	f7fe fedc 	bl	8002830 <HAL_GetTick>
 8003a78:	4602      	mov	r2, r0
 8003a7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a7c:	1ad3      	subs	r3, r2, r3
 8003a7e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003a80:	429a      	cmp	r2, r3
 8003a82:	d80b      	bhi.n	8003a9c <HAL_SPI_TransmitReceive+0x1e0>
 8003a84:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003a86:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003a8a:	d007      	beq.n	8003a9c <HAL_SPI_TransmitReceive+0x1e0>
      {
        errorcode = HAL_TIMEOUT;
 8003a8c:	2303      	movs	r3, #3
 8003a8e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	2201      	movs	r2, #1
 8003a96:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003a9a:	e0b5      	b.n	8003c08 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003aa0:	b29b      	uxth	r3, r3
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1a2      	bne.n	80039ec <HAL_SPI_TransmitReceive+0x130>
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d19d      	bne.n	80039ec <HAL_SPI_TransmitReceive+0x130>
 8003ab0:	e080      	b.n	8003bb4 <HAL_SPI_TransmitReceive+0x2f8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	685b      	ldr	r3, [r3, #4]
 8003ab6:	2b00      	cmp	r3, #0
 8003ab8:	d002      	beq.n	8003ac0 <HAL_SPI_TransmitReceive+0x204>
 8003aba:	8b7b      	ldrh	r3, [r7, #26]
 8003abc:	2b01      	cmp	r3, #1
 8003abe:	d16f      	bne.n	8003ba0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	681b      	ldr	r3, [r3, #0]
 8003ac8:	330c      	adds	r3, #12
 8003aca:	7812      	ldrb	r2, [r2, #0]
 8003acc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ad2:	1c5a      	adds	r2, r3, #1
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003adc:	b29b      	uxth	r3, r3
 8003ade:	3b01      	subs	r3, #1
 8003ae0:	b29a      	uxth	r2, r3
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ae6:	e05b      	b.n	8003ba0 <HAL_SPI_TransmitReceive+0x2e4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8003ae8:	68fb      	ldr	r3, [r7, #12]
 8003aea:	681b      	ldr	r3, [r3, #0]
 8003aec:	689b      	ldr	r3, [r3, #8]
 8003aee:	f003 0302 	and.w	r3, r3, #2
 8003af2:	2b02      	cmp	r3, #2
 8003af4:	d11c      	bne.n	8003b30 <HAL_SPI_TransmitReceive+0x274>
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003afa:	b29b      	uxth	r3, r3
 8003afc:	2b00      	cmp	r3, #0
 8003afe:	d017      	beq.n	8003b30 <HAL_SPI_TransmitReceive+0x274>
 8003b00:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003b02:	2b01      	cmp	r3, #1
 8003b04:	d114      	bne.n	8003b30 <HAL_SPI_TransmitReceive+0x274>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003b0a:	68fb      	ldr	r3, [r7, #12]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	330c      	adds	r3, #12
 8003b10:	7812      	ldrb	r2, [r2, #0]
 8003b12:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b18:	1c5a      	adds	r2, r3, #1
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8003b1e:	68fb      	ldr	r3, [r7, #12]
 8003b20:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003b22:	b29b      	uxth	r3, r3
 8003b24:	3b01      	subs	r3, #1
 8003b26:	b29a      	uxth	r2, r3
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8003b2c:	2300      	movs	r3, #0
 8003b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	681b      	ldr	r3, [r3, #0]
 8003b34:	689b      	ldr	r3, [r3, #8]
 8003b36:	f003 0301 	and.w	r3, r3, #1
 8003b3a:	2b01      	cmp	r3, #1
 8003b3c:	d119      	bne.n	8003b72 <HAL_SPI_TransmitReceive+0x2b6>
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b42:	b29b      	uxth	r3, r3
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d014      	beq.n	8003b72 <HAL_SPI_TransmitReceive+0x2b6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	68da      	ldr	r2, [r3, #12]
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b52:	b2d2      	uxtb	r2, r2
 8003b54:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b5a:	1c5a      	adds	r2, r3, #1
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8003b60:	68fb      	ldr	r3, [r7, #12]
 8003b62:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003b64:	b29b      	uxth	r3, r3
 8003b66:	3b01      	subs	r3, #1
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8003b6e:	2301      	movs	r3, #1
 8003b70:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8003b72:	f7fe fe5d 	bl	8002830 <HAL_GetTick>
 8003b76:	4602      	mov	r2, r0
 8003b78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003b7a:	1ad3      	subs	r3, r2, r3
 8003b7c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003b7e:	429a      	cmp	r2, r3
 8003b80:	d803      	bhi.n	8003b8a <HAL_SPI_TransmitReceive+0x2ce>
 8003b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003b88:	d102      	bne.n	8003b90 <HAL_SPI_TransmitReceive+0x2d4>
 8003b8a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d107      	bne.n	8003ba0 <HAL_SPI_TransmitReceive+0x2e4>
      {
        errorcode = HAL_TIMEOUT;
 8003b90:	2303      	movs	r3, #3
 8003b92:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        hspi->State = HAL_SPI_STATE_READY;
 8003b96:	68fb      	ldr	r3, [r7, #12]
 8003b98:	2201      	movs	r2, #1
 8003b9a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
        goto error;
 8003b9e:	e033      	b.n	8003c08 <HAL_SPI_TransmitReceive+0x34c>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8003ba4:	b29b      	uxth	r3, r3
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d19e      	bne.n	8003ae8 <HAL_SPI_TransmitReceive+0x22c>
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8003bae:	b29b      	uxth	r3, r3
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d199      	bne.n	8003ae8 <HAL_SPI_TransmitReceive+0x22c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8003bb4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bb6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003bb8:	68f8      	ldr	r0, [r7, #12]
 8003bba:	f000 f9b3 	bl	8003f24 <SPI_EndRxTxTransaction>
 8003bbe:	4603      	mov	r3, r0
 8003bc0:	2b00      	cmp	r3, #0
 8003bc2:	d006      	beq.n	8003bd2 <HAL_SPI_TransmitReceive+0x316>
  {
    errorcode = HAL_ERROR;
 8003bc4:	2301      	movs	r3, #1
 8003bc6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	2220      	movs	r2, #32
 8003bce:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8003bd0:	e01a      	b.n	8003c08 <HAL_SPI_TransmitReceive+0x34c>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	689b      	ldr	r3, [r3, #8]
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d10a      	bne.n	8003bf0 <HAL_SPI_TransmitReceive+0x334>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003bda:	2300      	movs	r3, #0
 8003bdc:	617b      	str	r3, [r7, #20]
 8003bde:	68fb      	ldr	r3, [r7, #12]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	68db      	ldr	r3, [r3, #12]
 8003be4:	617b      	str	r3, [r7, #20]
 8003be6:	68fb      	ldr	r3, [r7, #12]
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	689b      	ldr	r3, [r3, #8]
 8003bec:	617b      	str	r3, [r7, #20]
 8003bee:	697b      	ldr	r3, [r7, #20]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003bf0:	68fb      	ldr	r3, [r7, #12]
 8003bf2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d003      	beq.n	8003c00 <HAL_SPI_TransmitReceive+0x344>
  {
    errorcode = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8003bfe:	e003      	b.n	8003c08 <HAL_SPI_TransmitReceive+0x34c>
  }
  else
  {
    hspi->State = HAL_SPI_STATE_READY;
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	2201      	movs	r2, #1
 8003c04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }
  
error :
  __HAL_UNLOCK(hspi);
 8003c08:	68fb      	ldr	r3, [r7, #12]
 8003c0a:	2200      	movs	r2, #0
 8003c0c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8003c10:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8003c14:	4618      	mov	r0, r3
 8003c16:	3730      	adds	r7, #48	; 0x30
 8003c18:	46bd      	mov	sp, r7
 8003c1a:	bd80      	pop	{r7, pc}

08003c1c <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b088      	sub	sp, #32
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	685b      	ldr	r3, [r3, #4]
 8003c2a:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	689b      	ldr	r3, [r3, #8]
 8003c32:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c34:	69bb      	ldr	r3, [r7, #24]
 8003c36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c3a:	2b00      	cmp	r3, #0
 8003c3c:	d10e      	bne.n	8003c5c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c3e:	69bb      	ldr	r3, [r7, #24]
 8003c40:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d009      	beq.n	8003c5c <HAL_SPI_IRQHandler+0x40>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8003c48:	69fb      	ldr	r3, [r7, #28]
 8003c4a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d004      	beq.n	8003c5c <HAL_SPI_IRQHandler+0x40>
  {
    hspi->RxISR(hspi);
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c56:	6878      	ldr	r0, [r7, #4]
 8003c58:	4798      	blx	r3
    return;
 8003c5a:	e0b7      	b.n	8003dcc <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8003c5c:	69bb      	ldr	r3, [r7, #24]
 8003c5e:	f003 0302 	and.w	r3, r3, #2
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d009      	beq.n	8003c7a <HAL_SPI_IRQHandler+0x5e>
 8003c66:	69fb      	ldr	r3, [r7, #28]
 8003c68:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d004      	beq.n	8003c7a <HAL_SPI_IRQHandler+0x5e>
  {
    hspi->TxISR(hspi);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003c74:	6878      	ldr	r0, [r7, #4]
 8003c76:	4798      	blx	r3
    return;
 8003c78:	e0a8      	b.n	8003dcc <HAL_SPI_IRQHandler+0x1b0>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET))
 8003c7a:	69bb      	ldr	r3, [r7, #24]
 8003c7c:	f003 0320 	and.w	r3, r3, #32
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d105      	bne.n	8003c90 <HAL_SPI_IRQHandler+0x74>
 8003c84:	69bb      	ldr	r3, [r7, #24]
 8003c86:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	f000 809e 	beq.w	8003dcc <HAL_SPI_IRQHandler+0x1b0>
      && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8003c90:	69fb      	ldr	r3, [r7, #28]
 8003c92:	f003 0320 	and.w	r3, r3, #32
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	f000 8098 	beq.w	8003dcc <HAL_SPI_IRQHandler+0x1b0>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8003c9c:	69bb      	ldr	r3, [r7, #24]
 8003c9e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003ca2:	2b00      	cmp	r3, #0
 8003ca4:	d023      	beq.n	8003cee <HAL_SPI_IRQHandler+0xd2>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8003cac:	b2db      	uxtb	r3, r3
 8003cae:	2b03      	cmp	r3, #3
 8003cb0:	d011      	beq.n	8003cd6 <HAL_SPI_IRQHandler+0xba>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cb6:	f043 0204 	orr.w	r2, r3, #4
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cbe:	2300      	movs	r3, #0
 8003cc0:	617b      	str	r3, [r7, #20]
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	681b      	ldr	r3, [r3, #0]
 8003cc6:	68db      	ldr	r3, [r3, #12]
 8003cc8:	617b      	str	r3, [r7, #20]
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	689b      	ldr	r3, [r3, #8]
 8003cd0:	617b      	str	r3, [r7, #20]
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	e00b      	b.n	8003cee <HAL_SPI_IRQHandler+0xd2>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8003cd6:	2300      	movs	r3, #0
 8003cd8:	613b      	str	r3, [r7, #16]
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	68db      	ldr	r3, [r3, #12]
 8003ce0:	613b      	str	r3, [r7, #16]
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	613b      	str	r3, [r7, #16]
 8003cea:	693b      	ldr	r3, [r7, #16]
        return;
 8003cec:	e06e      	b.n	8003dcc <HAL_SPI_IRQHandler+0x1b0>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8003cee:	69bb      	ldr	r3, [r7, #24]
 8003cf0:	f003 0320 	and.w	r3, r3, #32
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d014      	beq.n	8003d22 <HAL_SPI_IRQHandler+0x106>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003cfc:	f043 0201 	orr.w	r2, r3, #1
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8003d04:	2300      	movs	r3, #0
 8003d06:	60fb      	str	r3, [r7, #12]
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	60fb      	str	r3, [r7, #12]
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	681b      	ldr	r3, [r3, #0]
 8003d14:	681a      	ldr	r2, [r3, #0]
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003d1e:	601a      	str	r2, [r3, #0]
 8003d20:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d26:	2b00      	cmp	r3, #0
 8003d28:	d04f      	beq.n	8003dca <HAL_SPI_IRQHandler+0x1ae>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	685a      	ldr	r2, [r3, #4]
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003d38:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	2201      	movs	r2, #1
 8003d3e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8003d42:	69fb      	ldr	r3, [r7, #28]
 8003d44:	f003 0302 	and.w	r3, r3, #2
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d104      	bne.n	8003d56 <HAL_SPI_IRQHandler+0x13a>
 8003d4c:	69fb      	ldr	r3, [r7, #28]
 8003d4e:	f003 0301 	and.w	r3, r3, #1
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d034      	beq.n	8003dc0 <HAL_SPI_IRQHandler+0x1a4>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	685a      	ldr	r2, [r3, #4]
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	681b      	ldr	r3, [r3, #0]
 8003d60:	f022 0203 	bic.w	r2, r2, #3
 8003d64:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d011      	beq.n	8003d92 <HAL_SPI_IRQHandler+0x176>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d72:	4a18      	ldr	r2, [pc, #96]	; (8003dd4 <HAL_SPI_IRQHandler+0x1b8>)
 8003d74:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d7a:	4618      	mov	r0, r3
 8003d7c:	f7fe fea0 	bl	8002ac0 <HAL_DMA_Abort_IT>
 8003d80:	4603      	mov	r3, r0
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d005      	beq.n	8003d92 <HAL_SPI_IRQHandler+0x176>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d8a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d016      	beq.n	8003dc8 <HAL_SPI_IRQHandler+0x1ac>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d9e:	4a0d      	ldr	r2, [pc, #52]	; (8003dd4 <HAL_SPI_IRQHandler+0x1b8>)
 8003da0:	635a      	str	r2, [r3, #52]	; 0x34
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003da6:	4618      	mov	r0, r3
 8003da8:	f7fe fe8a 	bl	8002ac0 <HAL_DMA_Abort_IT>
 8003dac:	4603      	mov	r3, r0
 8003dae:	2b00      	cmp	r3, #0
 8003db0:	d00a      	beq.n	8003dc8 <HAL_SPI_IRQHandler+0x1ac>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db6:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8003dbe:	e003      	b.n	8003dc8 <HAL_SPI_IRQHandler+0x1ac>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8003dc0:	6878      	ldr	r0, [r7, #4]
 8003dc2:	f000 f809 	bl	8003dd8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8003dc6:	e000      	b.n	8003dca <HAL_SPI_IRQHandler+0x1ae>
        if (hspi->hdmatx != NULL)
 8003dc8:	bf00      	nop
    return;
 8003dca:	bf00      	nop
  }
}
 8003dcc:	3720      	adds	r7, #32
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	08003deb 	.word	0x08003deb

08003dd8 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	bc80      	pop	{r7}
 8003de8:	4770      	bx	lr

08003dea <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8003dea:	b580      	push	{r7, lr}
 8003dec:	b084      	sub	sp, #16
 8003dee:	af00      	add	r7, sp, #0
 8003df0:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003df6:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	2200      	movs	r2, #0
 8003dfc:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8003dfe:	68fb      	ldr	r3, [r7, #12]
 8003e00:	2200      	movs	r2, #0
 8003e02:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8003e04:	68f8      	ldr	r0, [r7, #12]
 8003e06:	f7ff ffe7 	bl	8003dd8 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
	...

08003e14 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b088      	sub	sp, #32
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	603b      	str	r3, [r7, #0]
 8003e20:	4613      	mov	r3, r2
 8003e22:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8003e24:	f7fe fd04 	bl	8002830 <HAL_GetTick>
 8003e28:	4602      	mov	r2, r0
 8003e2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e2c:	1a9b      	subs	r3, r3, r2
 8003e2e:	683a      	ldr	r2, [r7, #0]
 8003e30:	4413      	add	r3, r2
 8003e32:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8003e34:	f7fe fcfc 	bl	8002830 <HAL_GetTick>
 8003e38:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8003e3a:	4b39      	ldr	r3, [pc, #228]	; (8003f20 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8003e3c:	681b      	ldr	r3, [r3, #0]
 8003e3e:	015b      	lsls	r3, r3, #5
 8003e40:	0d1b      	lsrs	r3, r3, #20
 8003e42:	69fa      	ldr	r2, [r7, #28]
 8003e44:	fb02 f303 	mul.w	r3, r2, r3
 8003e48:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003e4a:	e054      	b.n	8003ef6 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8003e4c:	683b      	ldr	r3, [r7, #0]
 8003e4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e52:	d050      	beq.n	8003ef6 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8003e54:	f7fe fcec 	bl	8002830 <HAL_GetTick>
 8003e58:	4602      	mov	r2, r0
 8003e5a:	69bb      	ldr	r3, [r7, #24]
 8003e5c:	1ad3      	subs	r3, r2, r3
 8003e5e:	69fa      	ldr	r2, [r7, #28]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d902      	bls.n	8003e6a <SPI_WaitFlagStateUntilTimeout+0x56>
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d13d      	bne.n	8003ee6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	685a      	ldr	r2, [r3, #4]
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	681b      	ldr	r3, [r3, #0]
 8003e74:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8003e78:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	685b      	ldr	r3, [r3, #4]
 8003e7e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8003e82:	d111      	bne.n	8003ea8 <SPI_WaitFlagStateUntilTimeout+0x94>
 8003e84:	68fb      	ldr	r3, [r7, #12]
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003e8c:	d004      	beq.n	8003e98 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	689b      	ldr	r3, [r3, #8]
 8003e92:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003e96:	d107      	bne.n	8003ea8 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003ea6:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003eac:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003eb0:	d10f      	bne.n	8003ed2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8003eb2:	68fb      	ldr	r3, [r7, #12]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	68fb      	ldr	r3, [r7, #12]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8003ec0:	601a      	str	r2, [r3, #0]
 8003ec2:	68fb      	ldr	r3, [r7, #12]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	681a      	ldr	r2, [r3, #0]
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003ed0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8003ed2:	68fb      	ldr	r3, [r7, #12]
 8003ed4:	2201      	movs	r2, #1
 8003ed6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	2200      	movs	r2, #0
 8003ede:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8003ee2:	2303      	movs	r3, #3
 8003ee4:	e017      	b.n	8003f16 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8003ee6:	697b      	ldr	r3, [r7, #20]
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d101      	bne.n	8003ef0 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8003eec:	2300      	movs	r3, #0
 8003eee:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8003ef0:	697b      	ldr	r3, [r7, #20]
 8003ef2:	3b01      	subs	r3, #1
 8003ef4:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8003ef6:	68fb      	ldr	r3, [r7, #12]
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	689a      	ldr	r2, [r3, #8]
 8003efc:	68bb      	ldr	r3, [r7, #8]
 8003efe:	4013      	ands	r3, r2
 8003f00:	68ba      	ldr	r2, [r7, #8]
 8003f02:	429a      	cmp	r2, r3
 8003f04:	bf0c      	ite	eq
 8003f06:	2301      	moveq	r3, #1
 8003f08:	2300      	movne	r3, #0
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	461a      	mov	r2, r3
 8003f0e:	79fb      	ldrb	r3, [r7, #7]
 8003f10:	429a      	cmp	r2, r3
 8003f12:	d19b      	bne.n	8003e4c <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8003f14:	2300      	movs	r3, #0
}
 8003f16:	4618      	mov	r0, r3
 8003f18:	3720      	adds	r7, #32
 8003f1a:	46bd      	mov	sp, r7
 8003f1c:	bd80      	pop	{r7, pc}
 8003f1e:	bf00      	nop
 8003f20:	20000000 	.word	0x20000000

08003f24 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af02      	add	r7, sp, #8
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	9300      	str	r3, [sp, #0]
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2200      	movs	r2, #0
 8003f38:	2180      	movs	r1, #128	; 0x80
 8003f3a:	68f8      	ldr	r0, [r7, #12]
 8003f3c:	f7ff ff6a 	bl	8003e14 <SPI_WaitFlagStateUntilTimeout>
 8003f40:	4603      	mov	r3, r0
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d007      	beq.n	8003f56 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f4a:	f043 0220 	orr.w	r2, r3, #32
 8003f4e:	68fb      	ldr	r3, [r7, #12]
 8003f50:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_TIMEOUT;
 8003f52:	2303      	movs	r3, #3
 8003f54:	e000      	b.n	8003f58 <SPI_EndRxTxTransaction+0x34>
  }
  return HAL_OK;
 8003f56:	2300      	movs	r3, #0
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3710      	adds	r7, #16
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b082      	sub	sp, #8
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d101      	bne.n	8003f72 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003f6e:	2301      	movs	r3, #1
 8003f70:	e041      	b.n	8003ff6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003f78:	b2db      	uxtb	r3, r3
 8003f7a:	2b00      	cmp	r3, #0
 8003f7c:	d106      	bne.n	8003f8c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	2200      	movs	r2, #0
 8003f82:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003f86:	6878      	ldr	r0, [r7, #4]
 8003f88:	f000 f839 	bl	8003ffe <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	2202      	movs	r2, #2
 8003f90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	681a      	ldr	r2, [r3, #0]
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	3304      	adds	r3, #4
 8003f9c:	4619      	mov	r1, r3
 8003f9e:	4610      	mov	r0, r2
 8003fa0:	f000 fbfa 	bl	8004798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	2201      	movs	r2, #1
 8003fa8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	2201      	movs	r2, #1
 8003fb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003fb4:	687b      	ldr	r3, [r7, #4]
 8003fb6:	2201      	movs	r2, #1
 8003fb8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	2201      	movs	r2, #1
 8003fc0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	2201      	movs	r2, #1
 8003fc8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	2201      	movs	r2, #1
 8003fd0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	2201      	movs	r2, #1
 8003fd8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	2201      	movs	r2, #1
 8003fe0:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	2201      	movs	r2, #1
 8003fe8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2201      	movs	r2, #1
 8003ff0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3708      	adds	r7, #8
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8003ffe:	b480      	push	{r7}
 8004000:	b083      	sub	sp, #12
 8004002:	af00      	add	r7, sp, #0
 8004004:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8004006:	bf00      	nop
 8004008:	370c      	adds	r7, #12
 800400a:	46bd      	mov	sp, r7
 800400c:	bc80      	pop	{r7}
 800400e:	4770      	bx	lr

08004010 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004010:	b480      	push	{r7}
 8004012:	b085      	sub	sp, #20
 8004014:	af00      	add	r7, sp, #0
 8004016:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800401e:	b2db      	uxtb	r3, r3
 8004020:	2b01      	cmp	r3, #1
 8004022:	d001      	beq.n	8004028 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004024:	2301      	movs	r3, #1
 8004026:	e03a      	b.n	800409e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	2202      	movs	r2, #2
 800402c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	681b      	ldr	r3, [r3, #0]
 8004034:	68da      	ldr	r2, [r3, #12]
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	f042 0201 	orr.w	r2, r2, #1
 800403e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a18      	ldr	r2, [pc, #96]	; (80040a8 <HAL_TIM_Base_Start_IT+0x98>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d00e      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x58>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004052:	d009      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x58>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a14      	ldr	r2, [pc, #80]	; (80040ac <HAL_TIM_Base_Start_IT+0x9c>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d004      	beq.n	8004068 <HAL_TIM_Base_Start_IT+0x58>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a13      	ldr	r2, [pc, #76]	; (80040b0 <HAL_TIM_Base_Start_IT+0xa0>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d111      	bne.n	800408c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	689b      	ldr	r3, [r3, #8]
 800406e:	f003 0307 	and.w	r3, r3, #7
 8004072:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	2b06      	cmp	r3, #6
 8004078:	d010      	beq.n	800409c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	681a      	ldr	r2, [r3, #0]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	681b      	ldr	r3, [r3, #0]
 8004084:	f042 0201 	orr.w	r2, r2, #1
 8004088:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800408a:	e007      	b.n	800409c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f042 0201 	orr.w	r2, r2, #1
 800409a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800409c:	2300      	movs	r3, #0
}
 800409e:	4618      	mov	r0, r3
 80040a0:	3714      	adds	r7, #20
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bc80      	pop	{r7}
 80040a6:	4770      	bx	lr
 80040a8:	40012c00 	.word	0x40012c00
 80040ac:	40000400 	.word	0x40000400
 80040b0:	40000800 	.word	0x40000800

080040b4 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 80040b4:	b480      	push	{r7}
 80040b6:	b083      	sub	sp, #12
 80040b8:	af00      	add	r7, sp, #0
 80040ba:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	68da      	ldr	r2, [r3, #12]
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	f022 0201 	bic.w	r2, r2, #1
 80040ca:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	6a1a      	ldr	r2, [r3, #32]
 80040d2:	f241 1311 	movw	r3, #4369	; 0x1111
 80040d6:	4013      	ands	r3, r2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d10f      	bne.n	80040fc <HAL_TIM_Base_Stop_IT+0x48>
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6a1a      	ldr	r2, [r3, #32]
 80040e2:	f240 4344 	movw	r3, #1092	; 0x444
 80040e6:	4013      	ands	r3, r2
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d107      	bne.n	80040fc <HAL_TIM_Base_Stop_IT+0x48>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	681b      	ldr	r3, [r3, #0]
 80040f0:	681a      	ldr	r2, [r3, #0]
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f022 0201 	bic.w	r2, r2, #1
 80040fa:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2201      	movs	r2, #1
 8004100:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004104:	2300      	movs	r3, #0
}
 8004106:	4618      	mov	r0, r3
 8004108:	370c      	adds	r7, #12
 800410a:	46bd      	mov	sp, r7
 800410c:	bc80      	pop	{r7}
 800410e:	4770      	bx	lr

08004110 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004110:	b580      	push	{r7, lr}
 8004112:	b082      	sub	sp, #8
 8004114:	af00      	add	r7, sp, #0
 8004116:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	2b00      	cmp	r3, #0
 800411c:	d101      	bne.n	8004122 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800411e:	2301      	movs	r3, #1
 8004120:	e041      	b.n	80041a6 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004122:	687b      	ldr	r3, [r7, #4]
 8004124:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004128:	b2db      	uxtb	r3, r3
 800412a:	2b00      	cmp	r3, #0
 800412c:	d106      	bne.n	800413c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	2200      	movs	r2, #0
 8004132:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004136:	6878      	ldr	r0, [r7, #4]
 8004138:	f7fe f8a4 	bl	8002284 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2202      	movs	r2, #2
 8004140:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681a      	ldr	r2, [r3, #0]
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3304      	adds	r3, #4
 800414c:	4619      	mov	r1, r3
 800414e:	4610      	mov	r0, r2
 8004150:	f000 fb22 	bl	8004798 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	2201      	movs	r2, #1
 8004158:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	2201      	movs	r2, #1
 8004160:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800416c:	687b      	ldr	r3, [r7, #4]
 800416e:	2201      	movs	r2, #1
 8004170:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	2201      	movs	r2, #1
 8004178:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	2201      	movs	r2, #1
 8004180:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	2201      	movs	r2, #1
 8004188:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	2201      	movs	r2, #1
 8004190:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	2201      	movs	r2, #1
 8004198:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2201      	movs	r2, #1
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80041a4:	2300      	movs	r3, #0
}
 80041a6:	4618      	mov	r0, r3
 80041a8:	3708      	adds	r7, #8
 80041aa:	46bd      	mov	sp, r7
 80041ac:	bd80      	pop	{r7, pc}
	...

080041b0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80041b0:	b580      	push	{r7, lr}
 80041b2:	b084      	sub	sp, #16
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
 80041b8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80041ba:	683b      	ldr	r3, [r7, #0]
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d109      	bne.n	80041d4 <HAL_TIM_PWM_Start+0x24>
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80041c6:	b2db      	uxtb	r3, r3
 80041c8:	2b01      	cmp	r3, #1
 80041ca:	bf14      	ite	ne
 80041cc:	2301      	movne	r3, #1
 80041ce:	2300      	moveq	r3, #0
 80041d0:	b2db      	uxtb	r3, r3
 80041d2:	e022      	b.n	800421a <HAL_TIM_PWM_Start+0x6a>
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	2b04      	cmp	r3, #4
 80041d8:	d109      	bne.n	80041ee <HAL_TIM_PWM_Start+0x3e>
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80041e0:	b2db      	uxtb	r3, r3
 80041e2:	2b01      	cmp	r3, #1
 80041e4:	bf14      	ite	ne
 80041e6:	2301      	movne	r3, #1
 80041e8:	2300      	moveq	r3, #0
 80041ea:	b2db      	uxtb	r3, r3
 80041ec:	e015      	b.n	800421a <HAL_TIM_PWM_Start+0x6a>
 80041ee:	683b      	ldr	r3, [r7, #0]
 80041f0:	2b08      	cmp	r3, #8
 80041f2:	d109      	bne.n	8004208 <HAL_TIM_PWM_Start+0x58>
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80041fa:	b2db      	uxtb	r3, r3
 80041fc:	2b01      	cmp	r3, #1
 80041fe:	bf14      	ite	ne
 8004200:	2301      	movne	r3, #1
 8004202:	2300      	moveq	r3, #0
 8004204:	b2db      	uxtb	r3, r3
 8004206:	e008      	b.n	800421a <HAL_TIM_PWM_Start+0x6a>
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800420e:	b2db      	uxtb	r3, r3
 8004210:	2b01      	cmp	r3, #1
 8004212:	bf14      	ite	ne
 8004214:	2301      	movne	r3, #1
 8004216:	2300      	moveq	r3, #0
 8004218:	b2db      	uxtb	r3, r3
 800421a:	2b00      	cmp	r3, #0
 800421c:	d001      	beq.n	8004222 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800421e:	2301      	movs	r3, #1
 8004220:	e05e      	b.n	80042e0 <HAL_TIM_PWM_Start+0x130>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004222:	683b      	ldr	r3, [r7, #0]
 8004224:	2b00      	cmp	r3, #0
 8004226:	d104      	bne.n	8004232 <HAL_TIM_PWM_Start+0x82>
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	2202      	movs	r2, #2
 800422c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004230:	e013      	b.n	800425a <HAL_TIM_PWM_Start+0xaa>
 8004232:	683b      	ldr	r3, [r7, #0]
 8004234:	2b04      	cmp	r3, #4
 8004236:	d104      	bne.n	8004242 <HAL_TIM_PWM_Start+0x92>
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2202      	movs	r2, #2
 800423c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004240:	e00b      	b.n	800425a <HAL_TIM_PWM_Start+0xaa>
 8004242:	683b      	ldr	r3, [r7, #0]
 8004244:	2b08      	cmp	r3, #8
 8004246:	d104      	bne.n	8004252 <HAL_TIM_PWM_Start+0xa2>
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2202      	movs	r2, #2
 800424c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004250:	e003      	b.n	800425a <HAL_TIM_PWM_Start+0xaa>
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	2202      	movs	r2, #2
 8004256:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2201      	movs	r2, #1
 8004260:	6839      	ldr	r1, [r7, #0]
 8004262:	4618      	mov	r0, r3
 8004264:	f000 fc82 	bl	8004b6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004268:	687b      	ldr	r3, [r7, #4]
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	4a1e      	ldr	r2, [pc, #120]	; (80042e8 <HAL_TIM_PWM_Start+0x138>)
 800426e:	4293      	cmp	r3, r2
 8004270:	d107      	bne.n	8004282 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004272:	687b      	ldr	r3, [r7, #4]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004280:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	4a18      	ldr	r2, [pc, #96]	; (80042e8 <HAL_TIM_PWM_Start+0x138>)
 8004288:	4293      	cmp	r3, r2
 800428a:	d00e      	beq.n	80042aa <HAL_TIM_PWM_Start+0xfa>
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	681b      	ldr	r3, [r3, #0]
 8004290:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004294:	d009      	beq.n	80042aa <HAL_TIM_PWM_Start+0xfa>
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	4a14      	ldr	r2, [pc, #80]	; (80042ec <HAL_TIM_PWM_Start+0x13c>)
 800429c:	4293      	cmp	r3, r2
 800429e:	d004      	beq.n	80042aa <HAL_TIM_PWM_Start+0xfa>
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	4a12      	ldr	r2, [pc, #72]	; (80042f0 <HAL_TIM_PWM_Start+0x140>)
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d111      	bne.n	80042ce <HAL_TIM_PWM_Start+0x11e>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	689b      	ldr	r3, [r3, #8]
 80042b0:	f003 0307 	and.w	r3, r3, #7
 80042b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	2b06      	cmp	r3, #6
 80042ba:	d010      	beq.n	80042de <HAL_TIM_PWM_Start+0x12e>
    {
      __HAL_TIM_ENABLE(htim);
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	681b      	ldr	r3, [r3, #0]
 80042c0:	681a      	ldr	r2, [r3, #0]
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	f042 0201 	orr.w	r2, r2, #1
 80042ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80042cc:	e007      	b.n	80042de <HAL_TIM_PWM_Start+0x12e>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681a      	ldr	r2, [r3, #0]
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f042 0201 	orr.w	r2, r2, #1
 80042dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80042de:	2300      	movs	r3, #0
}
 80042e0:	4618      	mov	r0, r3
 80042e2:	3710      	adds	r7, #16
 80042e4:	46bd      	mov	sp, r7
 80042e6:	bd80      	pop	{r7, pc}
 80042e8:	40012c00 	.word	0x40012c00
 80042ec:	40000400 	.word	0x40000400
 80042f0:	40000800 	.word	0x40000800

080042f4 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b082      	sub	sp, #8
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
 80042fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80042fe:	687b      	ldr	r3, [r7, #4]
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	2200      	movs	r2, #0
 8004304:	6839      	ldr	r1, [r7, #0]
 8004306:	4618      	mov	r0, r3
 8004308:	f000 fc30 	bl	8004b6c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	681b      	ldr	r3, [r3, #0]
 8004310:	4a29      	ldr	r2, [pc, #164]	; (80043b8 <HAL_TIM_PWM_Stop+0xc4>)
 8004312:	4293      	cmp	r3, r2
 8004314:	d117      	bne.n	8004346 <HAL_TIM_PWM_Stop+0x52>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	6a1a      	ldr	r2, [r3, #32]
 800431c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004320:	4013      	ands	r3, r2
 8004322:	2b00      	cmp	r3, #0
 8004324:	d10f      	bne.n	8004346 <HAL_TIM_PWM_Stop+0x52>
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	6a1a      	ldr	r2, [r3, #32]
 800432c:	f240 4344 	movw	r3, #1092	; 0x444
 8004330:	4013      	ands	r3, r2
 8004332:	2b00      	cmp	r3, #0
 8004334:	d107      	bne.n	8004346 <HAL_TIM_PWM_Stop+0x52>
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004344:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	6a1a      	ldr	r2, [r3, #32]
 800434c:	f241 1311 	movw	r3, #4369	; 0x1111
 8004350:	4013      	ands	r3, r2
 8004352:	2b00      	cmp	r3, #0
 8004354:	d10f      	bne.n	8004376 <HAL_TIM_PWM_Stop+0x82>
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6a1a      	ldr	r2, [r3, #32]
 800435c:	f240 4344 	movw	r3, #1092	; 0x444
 8004360:	4013      	ands	r3, r2
 8004362:	2b00      	cmp	r3, #0
 8004364:	d107      	bne.n	8004376 <HAL_TIM_PWM_Stop+0x82>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	681a      	ldr	r2, [r3, #0]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 0201 	bic.w	r2, r2, #1
 8004374:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8004376:	683b      	ldr	r3, [r7, #0]
 8004378:	2b00      	cmp	r3, #0
 800437a:	d104      	bne.n	8004386 <HAL_TIM_PWM_Stop+0x92>
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	2201      	movs	r2, #1
 8004380:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004384:	e013      	b.n	80043ae <HAL_TIM_PWM_Stop+0xba>
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	2b04      	cmp	r3, #4
 800438a:	d104      	bne.n	8004396 <HAL_TIM_PWM_Stop+0xa2>
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	2201      	movs	r2, #1
 8004390:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004394:	e00b      	b.n	80043ae <HAL_TIM_PWM_Stop+0xba>
 8004396:	683b      	ldr	r3, [r7, #0]
 8004398:	2b08      	cmp	r3, #8
 800439a:	d104      	bne.n	80043a6 <HAL_TIM_PWM_Stop+0xb2>
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2201      	movs	r2, #1
 80043a0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80043a4:	e003      	b.n	80043ae <HAL_TIM_PWM_Stop+0xba>
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	2201      	movs	r2, #1
 80043aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 80043ae:	2300      	movs	r3, #0
}
 80043b0:	4618      	mov	r0, r3
 80043b2:	3708      	adds	r7, #8
 80043b4:	46bd      	mov	sp, r7
 80043b6:	bd80      	pop	{r7, pc}
 80043b8:	40012c00 	.word	0x40012c00

080043bc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b082      	sub	sp, #8
 80043c0:	af00      	add	r7, sp, #0
 80043c2:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	691b      	ldr	r3, [r3, #16]
 80043ca:	f003 0302 	and.w	r3, r3, #2
 80043ce:	2b02      	cmp	r3, #2
 80043d0:	d122      	bne.n	8004418 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	681b      	ldr	r3, [r3, #0]
 80043d6:	68db      	ldr	r3, [r3, #12]
 80043d8:	f003 0302 	and.w	r3, r3, #2
 80043dc:	2b02      	cmp	r3, #2
 80043de:	d11b      	bne.n	8004418 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	f06f 0202 	mvn.w	r2, #2
 80043e8:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2201      	movs	r2, #1
 80043ee:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	699b      	ldr	r3, [r3, #24]
 80043f6:	f003 0303 	and.w	r3, r3, #3
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d003      	beq.n	8004406 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80043fe:	6878      	ldr	r0, [r7, #4]
 8004400:	f000 f9af 	bl	8004762 <HAL_TIM_IC_CaptureCallback>
 8004404:	e005      	b.n	8004412 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004406:	6878      	ldr	r0, [r7, #4]
 8004408:	f000 f9a2 	bl	8004750 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800440c:	6878      	ldr	r0, [r7, #4]
 800440e:	f000 f9b1 	bl	8004774 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	691b      	ldr	r3, [r3, #16]
 800441e:	f003 0304 	and.w	r3, r3, #4
 8004422:	2b04      	cmp	r3, #4
 8004424:	d122      	bne.n	800446c <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	68db      	ldr	r3, [r3, #12]
 800442c:	f003 0304 	and.w	r3, r3, #4
 8004430:	2b04      	cmp	r3, #4
 8004432:	d11b      	bne.n	800446c <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f06f 0204 	mvn.w	r2, #4
 800443c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2202      	movs	r2, #2
 8004442:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800444e:	2b00      	cmp	r3, #0
 8004450:	d003      	beq.n	800445a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004452:	6878      	ldr	r0, [r7, #4]
 8004454:	f000 f985 	bl	8004762 <HAL_TIM_IC_CaptureCallback>
 8004458:	e005      	b.n	8004466 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f000 f978 	bl	8004750 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004460:	6878      	ldr	r0, [r7, #4]
 8004462:	f000 f987 	bl	8004774 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	691b      	ldr	r3, [r3, #16]
 8004472:	f003 0308 	and.w	r3, r3, #8
 8004476:	2b08      	cmp	r3, #8
 8004478:	d122      	bne.n	80044c0 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	68db      	ldr	r3, [r3, #12]
 8004480:	f003 0308 	and.w	r3, r3, #8
 8004484:	2b08      	cmp	r3, #8
 8004486:	d11b      	bne.n	80044c0 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	f06f 0208 	mvn.w	r2, #8
 8004490:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	2204      	movs	r2, #4
 8004496:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	69db      	ldr	r3, [r3, #28]
 800449e:	f003 0303 	and.w	r3, r3, #3
 80044a2:	2b00      	cmp	r3, #0
 80044a4:	d003      	beq.n	80044ae <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044a6:	6878      	ldr	r0, [r7, #4]
 80044a8:	f000 f95b 	bl	8004762 <HAL_TIM_IC_CaptureCallback>
 80044ac:	e005      	b.n	80044ba <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80044ae:	6878      	ldr	r0, [r7, #4]
 80044b0:	f000 f94e 	bl	8004750 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80044b4:	6878      	ldr	r0, [r7, #4]
 80044b6:	f000 f95d 	bl	8004774 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2200      	movs	r2, #0
 80044be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	691b      	ldr	r3, [r3, #16]
 80044c6:	f003 0310 	and.w	r3, r3, #16
 80044ca:	2b10      	cmp	r3, #16
 80044cc:	d122      	bne.n	8004514 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	68db      	ldr	r3, [r3, #12]
 80044d4:	f003 0310 	and.w	r3, r3, #16
 80044d8:	2b10      	cmp	r3, #16
 80044da:	d11b      	bne.n	8004514 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f06f 0210 	mvn.w	r2, #16
 80044e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	2208      	movs	r2, #8
 80044ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	69db      	ldr	r3, [r3, #28]
 80044f2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d003      	beq.n	8004502 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80044fa:	6878      	ldr	r0, [r7, #4]
 80044fc:	f000 f931 	bl	8004762 <HAL_TIM_IC_CaptureCallback>
 8004500:	e005      	b.n	800450e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004502:	6878      	ldr	r0, [r7, #4]
 8004504:	f000 f924 	bl	8004750 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004508:	6878      	ldr	r0, [r7, #4]
 800450a:	f000 f933 	bl	8004774 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	2200      	movs	r2, #0
 8004512:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	691b      	ldr	r3, [r3, #16]
 800451a:	f003 0301 	and.w	r3, r3, #1
 800451e:	2b01      	cmp	r3, #1
 8004520:	d10e      	bne.n	8004540 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	68db      	ldr	r3, [r3, #12]
 8004528:	f003 0301 	and.w	r3, r3, #1
 800452c:	2b01      	cmp	r3, #1
 800452e:	d107      	bne.n	8004540 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	681b      	ldr	r3, [r3, #0]
 8004534:	f06f 0201 	mvn.w	r2, #1
 8004538:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800453a:	6878      	ldr	r0, [r7, #4]
 800453c:	f7fd fd78 	bl	8002030 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	691b      	ldr	r3, [r3, #16]
 8004546:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800454a:	2b80      	cmp	r3, #128	; 0x80
 800454c:	d10e      	bne.n	800456c <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	68db      	ldr	r3, [r3, #12]
 8004554:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004558:	2b80      	cmp	r3, #128	; 0x80
 800455a:	d107      	bne.n	800456c <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004564:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004566:	6878      	ldr	r0, [r7, #4]
 8004568:	f000 fbdc 	bl	8004d24 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	691b      	ldr	r3, [r3, #16]
 8004572:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004576:	2b40      	cmp	r3, #64	; 0x40
 8004578:	d10e      	bne.n	8004598 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	68db      	ldr	r3, [r3, #12]
 8004580:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004584:	2b40      	cmp	r3, #64	; 0x40
 8004586:	d107      	bne.n	8004598 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004590:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004592:	6878      	ldr	r0, [r7, #4]
 8004594:	f000 f8f7 	bl	8004786 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	691b      	ldr	r3, [r3, #16]
 800459e:	f003 0320 	and.w	r3, r3, #32
 80045a2:	2b20      	cmp	r3, #32
 80045a4:	d10e      	bne.n	80045c4 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	68db      	ldr	r3, [r3, #12]
 80045ac:	f003 0320 	and.w	r3, r3, #32
 80045b0:	2b20      	cmp	r3, #32
 80045b2:	d107      	bne.n	80045c4 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f06f 0220 	mvn.w	r2, #32
 80045bc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80045be:	6878      	ldr	r0, [r7, #4]
 80045c0:	f000 fba7 	bl	8004d12 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80045c4:	bf00      	nop
 80045c6:	3708      	adds	r7, #8
 80045c8:	46bd      	mov	sp, r7
 80045ca:	bd80      	pop	{r7, pc}

080045cc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80045cc:	b580      	push	{r7, lr}
 80045ce:	b086      	sub	sp, #24
 80045d0:	af00      	add	r7, sp, #0
 80045d2:	60f8      	str	r0, [r7, #12]
 80045d4:	60b9      	str	r1, [r7, #8]
 80045d6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80045d8:	2300      	movs	r3, #0
 80045da:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80045e2:	2b01      	cmp	r3, #1
 80045e4:	d101      	bne.n	80045ea <HAL_TIM_PWM_ConfigChannel+0x1e>
 80045e6:	2302      	movs	r3, #2
 80045e8:	e0ae      	b.n	8004748 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	2201      	movs	r2, #1
 80045ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	2b0c      	cmp	r3, #12
 80045f6:	f200 809f 	bhi.w	8004738 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80045fa:	a201      	add	r2, pc, #4	; (adr r2, 8004600 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80045fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004600:	08004635 	.word	0x08004635
 8004604:	08004739 	.word	0x08004739
 8004608:	08004739 	.word	0x08004739
 800460c:	08004739 	.word	0x08004739
 8004610:	08004675 	.word	0x08004675
 8004614:	08004739 	.word	0x08004739
 8004618:	08004739 	.word	0x08004739
 800461c:	08004739 	.word	0x08004739
 8004620:	080046b7 	.word	0x080046b7
 8004624:	08004739 	.word	0x08004739
 8004628:	08004739 	.word	0x08004739
 800462c:	08004739 	.word	0x08004739
 8004630:	080046f7 	.word	0x080046f7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68b9      	ldr	r1, [r7, #8]
 800463a:	4618      	mov	r0, r3
 800463c:	f000 f90e 	bl	800485c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	699a      	ldr	r2, [r3, #24]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0208 	orr.w	r2, r2, #8
 800464e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	699a      	ldr	r2, [r3, #24]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f022 0204 	bic.w	r2, r2, #4
 800465e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	6999      	ldr	r1, [r3, #24]
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	691a      	ldr	r2, [r3, #16]
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	430a      	orrs	r2, r1
 8004670:	619a      	str	r2, [r3, #24]
      break;
 8004672:	e064      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	681b      	ldr	r3, [r3, #0]
 8004678:	68b9      	ldr	r1, [r7, #8]
 800467a:	4618      	mov	r0, r3
 800467c:	f000 f954 	bl	8004928 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	699a      	ldr	r2, [r3, #24]
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800468e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004690:	68fb      	ldr	r3, [r7, #12]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	699a      	ldr	r2, [r3, #24]
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800469e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	6999      	ldr	r1, [r3, #24]
 80046a6:	68bb      	ldr	r3, [r7, #8]
 80046a8:	691b      	ldr	r3, [r3, #16]
 80046aa:	021a      	lsls	r2, r3, #8
 80046ac:	68fb      	ldr	r3, [r7, #12]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	430a      	orrs	r2, r1
 80046b2:	619a      	str	r2, [r3, #24]
      break;
 80046b4:	e043      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80046b6:	68fb      	ldr	r3, [r7, #12]
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	68b9      	ldr	r1, [r7, #8]
 80046bc:	4618      	mov	r0, r3
 80046be:	f000 f99d 	bl	80049fc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	69da      	ldr	r2, [r3, #28]
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	f042 0208 	orr.w	r2, r2, #8
 80046d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	69da      	ldr	r2, [r3, #28]
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	f022 0204 	bic.w	r2, r2, #4
 80046e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	69d9      	ldr	r1, [r3, #28]
 80046e8:	68bb      	ldr	r3, [r7, #8]
 80046ea:	691a      	ldr	r2, [r3, #16]
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	430a      	orrs	r2, r1
 80046f2:	61da      	str	r2, [r3, #28]
      break;
 80046f4:	e023      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68b9      	ldr	r1, [r7, #8]
 80046fc:	4618      	mov	r0, r3
 80046fe:	f000 f9e7 	bl	8004ad0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	69da      	ldr	r2, [r3, #28]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004710:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	681b      	ldr	r3, [r3, #0]
 8004716:	69da      	ldr	r2, [r3, #28]
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004720:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	69d9      	ldr	r1, [r3, #28]
 8004728:	68bb      	ldr	r3, [r7, #8]
 800472a:	691b      	ldr	r3, [r3, #16]
 800472c:	021a      	lsls	r2, r3, #8
 800472e:	68fb      	ldr	r3, [r7, #12]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	430a      	orrs	r2, r1
 8004734:	61da      	str	r2, [r3, #28]
      break;
 8004736:	e002      	b.n	800473e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	75fb      	strb	r3, [r7, #23]
      break;
 800473c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	2200      	movs	r2, #0
 8004742:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004746:	7dfb      	ldrb	r3, [r7, #23]
}
 8004748:	4618      	mov	r0, r3
 800474a:	3718      	adds	r7, #24
 800474c:	46bd      	mov	sp, r7
 800474e:	bd80      	pop	{r7, pc}

08004750 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004750:	b480      	push	{r7}
 8004752:	b083      	sub	sp, #12
 8004754:	af00      	add	r7, sp, #0
 8004756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004758:	bf00      	nop
 800475a:	370c      	adds	r7, #12
 800475c:	46bd      	mov	sp, r7
 800475e:	bc80      	pop	{r7}
 8004760:	4770      	bx	lr

08004762 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004762:	b480      	push	{r7}
 8004764:	b083      	sub	sp, #12
 8004766:	af00      	add	r7, sp, #0
 8004768:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800476a:	bf00      	nop
 800476c:	370c      	adds	r7, #12
 800476e:	46bd      	mov	sp, r7
 8004770:	bc80      	pop	{r7}
 8004772:	4770      	bx	lr

08004774 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004774:	b480      	push	{r7}
 8004776:	b083      	sub	sp, #12
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800477c:	bf00      	nop
 800477e:	370c      	adds	r7, #12
 8004780:	46bd      	mov	sp, r7
 8004782:	bc80      	pop	{r7}
 8004784:	4770      	bx	lr

08004786 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800478e:	bf00      	nop
 8004790:	370c      	adds	r7, #12
 8004792:	46bd      	mov	sp, r7
 8004794:	bc80      	pop	{r7}
 8004796:	4770      	bx	lr

08004798 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004798:	b480      	push	{r7}
 800479a:	b085      	sub	sp, #20
 800479c:	af00      	add	r7, sp, #0
 800479e:	6078      	str	r0, [r7, #4]
 80047a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	4a29      	ldr	r2, [pc, #164]	; (8004850 <TIM_Base_SetConfig+0xb8>)
 80047ac:	4293      	cmp	r3, r2
 80047ae:	d00b      	beq.n	80047c8 <TIM_Base_SetConfig+0x30>
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047b6:	d007      	beq.n	80047c8 <TIM_Base_SetConfig+0x30>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	4a26      	ldr	r2, [pc, #152]	; (8004854 <TIM_Base_SetConfig+0xbc>)
 80047bc:	4293      	cmp	r3, r2
 80047be:	d003      	beq.n	80047c8 <TIM_Base_SetConfig+0x30>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	4a25      	ldr	r2, [pc, #148]	; (8004858 <TIM_Base_SetConfig+0xc0>)
 80047c4:	4293      	cmp	r3, r2
 80047c6:	d108      	bne.n	80047da <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	68fa      	ldr	r2, [r7, #12]
 80047d6:	4313      	orrs	r3, r2
 80047d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80047da:	687b      	ldr	r3, [r7, #4]
 80047dc:	4a1c      	ldr	r2, [pc, #112]	; (8004850 <TIM_Base_SetConfig+0xb8>)
 80047de:	4293      	cmp	r3, r2
 80047e0:	d00b      	beq.n	80047fa <TIM_Base_SetConfig+0x62>
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047e8:	d007      	beq.n	80047fa <TIM_Base_SetConfig+0x62>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	4a19      	ldr	r2, [pc, #100]	; (8004854 <TIM_Base_SetConfig+0xbc>)
 80047ee:	4293      	cmp	r3, r2
 80047f0:	d003      	beq.n	80047fa <TIM_Base_SetConfig+0x62>
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	4a18      	ldr	r2, [pc, #96]	; (8004858 <TIM_Base_SetConfig+0xc0>)
 80047f6:	4293      	cmp	r3, r2
 80047f8:	d108      	bne.n	800480c <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004800:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004802:	683b      	ldr	r3, [r7, #0]
 8004804:	68db      	ldr	r3, [r3, #12]
 8004806:	68fa      	ldr	r2, [r7, #12]
 8004808:	4313      	orrs	r3, r2
 800480a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004812:	683b      	ldr	r3, [r7, #0]
 8004814:	695b      	ldr	r3, [r3, #20]
 8004816:	4313      	orrs	r3, r2
 8004818:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	68fa      	ldr	r2, [r7, #12]
 800481e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004820:	683b      	ldr	r3, [r7, #0]
 8004822:	689a      	ldr	r2, [r3, #8]
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004828:	683b      	ldr	r3, [r7, #0]
 800482a:	681a      	ldr	r2, [r3, #0]
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	4a07      	ldr	r2, [pc, #28]	; (8004850 <TIM_Base_SetConfig+0xb8>)
 8004834:	4293      	cmp	r3, r2
 8004836:	d103      	bne.n	8004840 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004838:	683b      	ldr	r3, [r7, #0]
 800483a:	691a      	ldr	r2, [r3, #16]
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2201      	movs	r2, #1
 8004844:	615a      	str	r2, [r3, #20]
}
 8004846:	bf00      	nop
 8004848:	3714      	adds	r7, #20
 800484a:	46bd      	mov	sp, r7
 800484c:	bc80      	pop	{r7}
 800484e:	4770      	bx	lr
 8004850:	40012c00 	.word	0x40012c00
 8004854:	40000400 	.word	0x40000400
 8004858:	40000800 	.word	0x40000800

0800485c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800485c:	b480      	push	{r7}
 800485e:	b087      	sub	sp, #28
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
 8004864:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6a1b      	ldr	r3, [r3, #32]
 800486a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6a1b      	ldr	r3, [r3, #32]
 8004870:	f023 0201 	bic.w	r2, r3, #1
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	685b      	ldr	r3, [r3, #4]
 800487c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	699b      	ldr	r3, [r3, #24]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800488a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	f023 0303 	bic.w	r3, r3, #3
 8004892:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004894:	683b      	ldr	r3, [r7, #0]
 8004896:	681b      	ldr	r3, [r3, #0]
 8004898:	68fa      	ldr	r2, [r7, #12]
 800489a:	4313      	orrs	r3, r2
 800489c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800489e:	697b      	ldr	r3, [r7, #20]
 80048a0:	f023 0302 	bic.w	r3, r3, #2
 80048a4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80048a6:	683b      	ldr	r3, [r7, #0]
 80048a8:	689b      	ldr	r3, [r3, #8]
 80048aa:	697a      	ldr	r2, [r7, #20]
 80048ac:	4313      	orrs	r3, r2
 80048ae:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	4a1c      	ldr	r2, [pc, #112]	; (8004924 <TIM_OC1_SetConfig+0xc8>)
 80048b4:	4293      	cmp	r3, r2
 80048b6:	d10c      	bne.n	80048d2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	f023 0308 	bic.w	r3, r3, #8
 80048be:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	68db      	ldr	r3, [r3, #12]
 80048c4:	697a      	ldr	r2, [r7, #20]
 80048c6:	4313      	orrs	r3, r2
 80048c8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 80048ca:	697b      	ldr	r3, [r7, #20]
 80048cc:	f023 0304 	bic.w	r3, r3, #4
 80048d0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	4a13      	ldr	r2, [pc, #76]	; (8004924 <TIM_OC1_SetConfig+0xc8>)
 80048d6:	4293      	cmp	r3, r2
 80048d8:	d111      	bne.n	80048fe <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80048da:	693b      	ldr	r3, [r7, #16]
 80048dc:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80048e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80048e2:	693b      	ldr	r3, [r7, #16]
 80048e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80048e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	695b      	ldr	r3, [r3, #20]
 80048ee:	693a      	ldr	r2, [r7, #16]
 80048f0:	4313      	orrs	r3, r2
 80048f2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	699b      	ldr	r3, [r3, #24]
 80048f8:	693a      	ldr	r2, [r7, #16]
 80048fa:	4313      	orrs	r3, r2
 80048fc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	693a      	ldr	r2, [r7, #16]
 8004902:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	68fa      	ldr	r2, [r7, #12]
 8004908:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	685a      	ldr	r2, [r3, #4]
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	697a      	ldr	r2, [r7, #20]
 8004916:	621a      	str	r2, [r3, #32]
}
 8004918:	bf00      	nop
 800491a:	371c      	adds	r7, #28
 800491c:	46bd      	mov	sp, r7
 800491e:	bc80      	pop	{r7}
 8004920:	4770      	bx	lr
 8004922:	bf00      	nop
 8004924:	40012c00 	.word	0x40012c00

08004928 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004928:	b480      	push	{r7}
 800492a:	b087      	sub	sp, #28
 800492c:	af00      	add	r7, sp, #0
 800492e:	6078      	str	r0, [r7, #4]
 8004930:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	6a1b      	ldr	r3, [r3, #32]
 8004936:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	6a1b      	ldr	r3, [r3, #32]
 800493c:	f023 0210 	bic.w	r2, r3, #16
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	685b      	ldr	r3, [r3, #4]
 8004948:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	699b      	ldr	r3, [r3, #24]
 800494e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004950:	68fb      	ldr	r3, [r7, #12]
 8004952:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004956:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800495e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004960:	683b      	ldr	r3, [r7, #0]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	021b      	lsls	r3, r3, #8
 8004966:	68fa      	ldr	r2, [r7, #12]
 8004968:	4313      	orrs	r3, r2
 800496a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800496c:	697b      	ldr	r3, [r7, #20]
 800496e:	f023 0320 	bic.w	r3, r3, #32
 8004972:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004974:	683b      	ldr	r3, [r7, #0]
 8004976:	689b      	ldr	r3, [r3, #8]
 8004978:	011b      	lsls	r3, r3, #4
 800497a:	697a      	ldr	r2, [r7, #20]
 800497c:	4313      	orrs	r3, r2
 800497e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004980:	687b      	ldr	r3, [r7, #4]
 8004982:	4a1d      	ldr	r2, [pc, #116]	; (80049f8 <TIM_OC2_SetConfig+0xd0>)
 8004984:	4293      	cmp	r3, r2
 8004986:	d10d      	bne.n	80049a4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800498e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	68db      	ldr	r3, [r3, #12]
 8004994:	011b      	lsls	r3, r3, #4
 8004996:	697a      	ldr	r2, [r7, #20]
 8004998:	4313      	orrs	r3, r2
 800499a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800499c:	697b      	ldr	r3, [r7, #20]
 800499e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049a2:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	4a14      	ldr	r2, [pc, #80]	; (80049f8 <TIM_OC2_SetConfig+0xd0>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d113      	bne.n	80049d4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80049ac:	693b      	ldr	r3, [r7, #16]
 80049ae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80049b2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80049b4:	693b      	ldr	r3, [r7, #16]
 80049b6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80049ba:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80049bc:	683b      	ldr	r3, [r7, #0]
 80049be:	695b      	ldr	r3, [r3, #20]
 80049c0:	009b      	lsls	r3, r3, #2
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	4313      	orrs	r3, r2
 80049c6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80049c8:	683b      	ldr	r3, [r7, #0]
 80049ca:	699b      	ldr	r3, [r3, #24]
 80049cc:	009b      	lsls	r3, r3, #2
 80049ce:	693a      	ldr	r2, [r7, #16]
 80049d0:	4313      	orrs	r3, r2
 80049d2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	68fa      	ldr	r2, [r7, #12]
 80049de:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	685a      	ldr	r2, [r3, #4]
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	697a      	ldr	r2, [r7, #20]
 80049ec:	621a      	str	r2, [r3, #32]
}
 80049ee:	bf00      	nop
 80049f0:	371c      	adds	r7, #28
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bc80      	pop	{r7}
 80049f6:	4770      	bx	lr
 80049f8:	40012c00 	.word	0x40012c00

080049fc <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b087      	sub	sp, #28
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	6a1b      	ldr	r3, [r3, #32]
 8004a0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	6a1b      	ldr	r3, [r3, #32]
 8004a10:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	685b      	ldr	r3, [r3, #4]
 8004a1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	69db      	ldr	r3, [r3, #28]
 8004a22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004a2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	f023 0303 	bic.w	r3, r3, #3
 8004a32:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004a34:	683b      	ldr	r3, [r7, #0]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	68fa      	ldr	r2, [r7, #12]
 8004a3a:	4313      	orrs	r3, r2
 8004a3c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004a3e:	697b      	ldr	r3, [r7, #20]
 8004a40:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004a44:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004a46:	683b      	ldr	r3, [r7, #0]
 8004a48:	689b      	ldr	r3, [r3, #8]
 8004a4a:	021b      	lsls	r3, r3, #8
 8004a4c:	697a      	ldr	r2, [r7, #20]
 8004a4e:	4313      	orrs	r3, r2
 8004a50:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	4a1d      	ldr	r2, [pc, #116]	; (8004acc <TIM_OC3_SetConfig+0xd0>)
 8004a56:	4293      	cmp	r3, r2
 8004a58:	d10d      	bne.n	8004a76 <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004a5a:	697b      	ldr	r3, [r7, #20]
 8004a5c:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004a60:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	68db      	ldr	r3, [r3, #12]
 8004a66:	021b      	lsls	r3, r3, #8
 8004a68:	697a      	ldr	r2, [r7, #20]
 8004a6a:	4313      	orrs	r3, r2
 8004a6c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004a6e:	697b      	ldr	r3, [r7, #20]
 8004a70:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004a74:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	4a14      	ldr	r2, [pc, #80]	; (8004acc <TIM_OC3_SetConfig+0xd0>)
 8004a7a:	4293      	cmp	r3, r2
 8004a7c:	d113      	bne.n	8004aa6 <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004a7e:	693b      	ldr	r3, [r7, #16]
 8004a80:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004a84:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004a86:	693b      	ldr	r3, [r7, #16]
 8004a88:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004a8c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004a8e:	683b      	ldr	r3, [r7, #0]
 8004a90:	695b      	ldr	r3, [r3, #20]
 8004a92:	011b      	lsls	r3, r3, #4
 8004a94:	693a      	ldr	r2, [r7, #16]
 8004a96:	4313      	orrs	r3, r2
 8004a98:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004a9a:	683b      	ldr	r3, [r7, #0]
 8004a9c:	699b      	ldr	r3, [r3, #24]
 8004a9e:	011b      	lsls	r3, r3, #4
 8004aa0:	693a      	ldr	r2, [r7, #16]
 8004aa2:	4313      	orrs	r3, r2
 8004aa4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	693a      	ldr	r2, [r7, #16]
 8004aaa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	68fa      	ldr	r2, [r7, #12]
 8004ab0:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004ab2:	683b      	ldr	r3, [r7, #0]
 8004ab4:	685a      	ldr	r2, [r3, #4]
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	697a      	ldr	r2, [r7, #20]
 8004abe:	621a      	str	r2, [r3, #32]
}
 8004ac0:	bf00      	nop
 8004ac2:	371c      	adds	r7, #28
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	bc80      	pop	{r7}
 8004ac8:	4770      	bx	lr
 8004aca:	bf00      	nop
 8004acc:	40012c00 	.word	0x40012c00

08004ad0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b087      	sub	sp, #28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	6078      	str	r0, [r7, #4]
 8004ad8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	6a1b      	ldr	r3, [r3, #32]
 8004ade:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	6a1b      	ldr	r3, [r3, #32]
 8004ae4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	69db      	ldr	r3, [r3, #28]
 8004af6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8004afe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004b00:	68fb      	ldr	r3, [r7, #12]
 8004b02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004b06:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004b08:	683b      	ldr	r3, [r7, #0]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	021b      	lsls	r3, r3, #8
 8004b0e:	68fa      	ldr	r2, [r7, #12]
 8004b10:	4313      	orrs	r3, r2
 8004b12:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004b14:	693b      	ldr	r3, [r7, #16]
 8004b16:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004b1a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	689b      	ldr	r3, [r3, #8]
 8004b20:	031b      	lsls	r3, r3, #12
 8004b22:	693a      	ldr	r2, [r7, #16]
 8004b24:	4313      	orrs	r3, r2
 8004b26:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	4a0f      	ldr	r2, [pc, #60]	; (8004b68 <TIM_OC4_SetConfig+0x98>)
 8004b2c:	4293      	cmp	r3, r2
 8004b2e:	d109      	bne.n	8004b44 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004b30:	697b      	ldr	r3, [r7, #20]
 8004b32:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004b36:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	695b      	ldr	r3, [r3, #20]
 8004b3c:	019b      	lsls	r3, r3, #6
 8004b3e:	697a      	ldr	r2, [r7, #20]
 8004b40:	4313      	orrs	r3, r2
 8004b42:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	697a      	ldr	r2, [r7, #20]
 8004b48:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	68fa      	ldr	r2, [r7, #12]
 8004b4e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004b50:	683b      	ldr	r3, [r7, #0]
 8004b52:	685a      	ldr	r2, [r3, #4]
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	693a      	ldr	r2, [r7, #16]
 8004b5c:	621a      	str	r2, [r3, #32]
}
 8004b5e:	bf00      	nop
 8004b60:	371c      	adds	r7, #28
 8004b62:	46bd      	mov	sp, r7
 8004b64:	bc80      	pop	{r7}
 8004b66:	4770      	bx	lr
 8004b68:	40012c00 	.word	0x40012c00

08004b6c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004b6c:	b480      	push	{r7}
 8004b6e:	b087      	sub	sp, #28
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004b78:	68bb      	ldr	r3, [r7, #8]
 8004b7a:	f003 031f 	and.w	r3, r3, #31
 8004b7e:	2201      	movs	r2, #1
 8004b80:	fa02 f303 	lsl.w	r3, r2, r3
 8004b84:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6a1a      	ldr	r2, [r3, #32]
 8004b8a:	697b      	ldr	r3, [r7, #20]
 8004b8c:	43db      	mvns	r3, r3
 8004b8e:	401a      	ands	r2, r3
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	6a1a      	ldr	r2, [r3, #32]
 8004b98:	68bb      	ldr	r3, [r7, #8]
 8004b9a:	f003 031f 	and.w	r3, r3, #31
 8004b9e:	6879      	ldr	r1, [r7, #4]
 8004ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ba4:	431a      	orrs	r2, r3
 8004ba6:	68fb      	ldr	r3, [r7, #12]
 8004ba8:	621a      	str	r2, [r3, #32]
}
 8004baa:	bf00      	nop
 8004bac:	371c      	adds	r7, #28
 8004bae:	46bd      	mov	sp, r7
 8004bb0:	bc80      	pop	{r7}
 8004bb2:	4770      	bx	lr

08004bb4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bb4:	b480      	push	{r7}
 8004bb6:	b085      	sub	sp, #20
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	6078      	str	r0, [r7, #4]
 8004bbc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004bc4:	2b01      	cmp	r3, #1
 8004bc6:	d101      	bne.n	8004bcc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004bc8:	2302      	movs	r3, #2
 8004bca:	e046      	b.n	8004c5a <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2201      	movs	r2, #1
 8004bd0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	2202      	movs	r2, #2
 8004bd8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685b      	ldr	r3, [r3, #4]
 8004be2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004bf2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	68fa      	ldr	r2, [r7, #12]
 8004bfa:	4313      	orrs	r3, r2
 8004bfc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	68fa      	ldr	r2, [r7, #12]
 8004c04:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	681b      	ldr	r3, [r3, #0]
 8004c0a:	4a16      	ldr	r2, [pc, #88]	; (8004c64 <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d00e      	beq.n	8004c2e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c10:	687b      	ldr	r3, [r7, #4]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004c18:	d009      	beq.n	8004c2e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	4a12      	ldr	r2, [pc, #72]	; (8004c68 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c20:	4293      	cmp	r3, r2
 8004c22:	d004      	beq.n	8004c2e <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	4a10      	ldr	r2, [pc, #64]	; (8004c6c <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c2a:	4293      	cmp	r3, r2
 8004c2c:	d10c      	bne.n	8004c48 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c2e:	68bb      	ldr	r3, [r7, #8]
 8004c30:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004c34:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c36:	683b      	ldr	r3, [r7, #0]
 8004c38:	685b      	ldr	r3, [r3, #4]
 8004c3a:	68ba      	ldr	r2, [r7, #8]
 8004c3c:	4313      	orrs	r3, r2
 8004c3e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	68ba      	ldr	r2, [r7, #8]
 8004c46:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	2201      	movs	r2, #1
 8004c4c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	2200      	movs	r2, #0
 8004c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004c58:	2300      	movs	r3, #0
}
 8004c5a:	4618      	mov	r0, r3
 8004c5c:	3714      	adds	r7, #20
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bc80      	pop	{r7}
 8004c62:	4770      	bx	lr
 8004c64:	40012c00 	.word	0x40012c00
 8004c68:	40000400 	.word	0x40000400
 8004c6c:	40000800 	.word	0x40000800

08004c70 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8004c70:	b480      	push	{r7}
 8004c72:	b085      	sub	sp, #20
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	6078      	str	r0, [r7, #4]
 8004c78:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004c84:	2b01      	cmp	r3, #1
 8004c86:	d101      	bne.n	8004c8c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8004c88:	2302      	movs	r3, #2
 8004c8a:	e03d      	b.n	8004d08 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	2201      	movs	r2, #1
 8004c90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8004c9a:	683b      	ldr	r3, [r7, #0]
 8004c9c:	68db      	ldr	r3, [r3, #12]
 8004c9e:	4313      	orrs	r3, r2
 8004ca0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004ca8:	683b      	ldr	r3, [r7, #0]
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	4313      	orrs	r3, r2
 8004cae:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8004cb0:	68fb      	ldr	r3, [r7, #12]
 8004cb2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8004cb6:	683b      	ldr	r3, [r7, #0]
 8004cb8:	685b      	ldr	r3, [r3, #4]
 8004cba:	4313      	orrs	r3, r2
 8004cbc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8004cc4:	683b      	ldr	r3, [r7, #0]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	4313      	orrs	r3, r2
 8004cca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004cd2:	683b      	ldr	r3, [r7, #0]
 8004cd4:	691b      	ldr	r3, [r3, #16]
 8004cd6:	4313      	orrs	r3, r2
 8004cd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8004ce0:	683b      	ldr	r3, [r7, #0]
 8004ce2:	695b      	ldr	r3, [r3, #20]
 8004ce4:	4313      	orrs	r3, r2
 8004ce6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8004cee:	683b      	ldr	r3, [r7, #0]
 8004cf0:	69db      	ldr	r3, [r3, #28]
 8004cf2:	4313      	orrs	r3, r2
 8004cf4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8004cf6:	687b      	ldr	r3, [r7, #4]
 8004cf8:	681b      	ldr	r3, [r3, #0]
 8004cfa:	68fa      	ldr	r2, [r7, #12]
 8004cfc:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2200      	movs	r2, #0
 8004d02:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d06:	2300      	movs	r3, #0
}
 8004d08:	4618      	mov	r0, r3
 8004d0a:	3714      	adds	r7, #20
 8004d0c:	46bd      	mov	sp, r7
 8004d0e:	bc80      	pop	{r7}
 8004d10:	4770      	bx	lr

08004d12 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004d12:	b480      	push	{r7}
 8004d14:	b083      	sub	sp, #12
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004d1a:	bf00      	nop
 8004d1c:	370c      	adds	r7, #12
 8004d1e:	46bd      	mov	sp, r7
 8004d20:	bc80      	pop	{r7}
 8004d22:	4770      	bx	lr

08004d24 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004d24:	b480      	push	{r7}
 8004d26:	b083      	sub	sp, #12
 8004d28:	af00      	add	r7, sp, #0
 8004d2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004d2c:	bf00      	nop
 8004d2e:	370c      	adds	r7, #12
 8004d30:	46bd      	mov	sp, r7
 8004d32:	bc80      	pop	{r7}
 8004d34:	4770      	bx	lr

08004d36 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004d36:	b580      	push	{r7, lr}
 8004d38:	b082      	sub	sp, #8
 8004d3a:	af00      	add	r7, sp, #0
 8004d3c:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	2b00      	cmp	r3, #0
 8004d42:	d101      	bne.n	8004d48 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004d44:	2301      	movs	r3, #1
 8004d46:	e042      	b.n	8004dce <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004d48:	687b      	ldr	r3, [r7, #4]
 8004d4a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004d4e:	b2db      	uxtb	r3, r3
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d106      	bne.n	8004d62 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2200      	movs	r2, #0
 8004d58:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d5c:	6878      	ldr	r0, [r7, #4]
 8004d5e:	f7fd fb23 	bl	80023a8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2224      	movs	r2, #36	; 0x24
 8004d66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	68da      	ldr	r2, [r3, #12]
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004d78:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d7a:	6878      	ldr	r0, [r7, #4]
 8004d7c:	f000 fdfa 	bl	8005974 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	691a      	ldr	r2, [r3, #16]
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004d8e:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	695a      	ldr	r2, [r3, #20]
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004d9e:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	68da      	ldr	r2, [r3, #12]
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	681b      	ldr	r3, [r3, #0]
 8004daa:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004dae:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	2200      	movs	r2, #0
 8004db4:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	2220      	movs	r2, #32
 8004dba:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	2220      	movs	r2, #32
 8004dc2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	2200      	movs	r2, #0
 8004dca:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 8004dcc:	2300      	movs	r3, #0
}
 8004dce:	4618      	mov	r0, r3
 8004dd0:	3708      	adds	r7, #8
 8004dd2:	46bd      	mov	sp, r7
 8004dd4:	bd80      	pop	{r7, pc}

08004dd6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004dd6:	b580      	push	{r7, lr}
 8004dd8:	b08a      	sub	sp, #40	; 0x28
 8004dda:	af02      	add	r7, sp, #8
 8004ddc:	60f8      	str	r0, [r7, #12]
 8004dde:	60b9      	str	r1, [r7, #8]
 8004de0:	603b      	str	r3, [r7, #0]
 8004de2:	4613      	mov	r3, r2
 8004de4:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004de6:	2300      	movs	r3, #0
 8004de8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004df0:	b2db      	uxtb	r3, r3
 8004df2:	2b20      	cmp	r3, #32
 8004df4:	d16d      	bne.n	8004ed2 <HAL_UART_Transmit+0xfc>
  {
    if ((pData == NULL) || (Size == 0U))
 8004df6:	68bb      	ldr	r3, [r7, #8]
 8004df8:	2b00      	cmp	r3, #0
 8004dfa:	d002      	beq.n	8004e02 <HAL_UART_Transmit+0x2c>
 8004dfc:	88fb      	ldrh	r3, [r7, #6]
 8004dfe:	2b00      	cmp	r3, #0
 8004e00:	d101      	bne.n	8004e06 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004e02:	2301      	movs	r3, #1
 8004e04:	e066      	b.n	8004ed4 <HAL_UART_Transmit+0xfe>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004e0c:	68fb      	ldr	r3, [r7, #12]
 8004e0e:	2221      	movs	r2, #33	; 0x21
 8004e10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004e14:	f7fd fd0c 	bl	8002830 <HAL_GetTick>
 8004e18:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	88fa      	ldrh	r2, [r7, #6]
 8004e1e:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	88fa      	ldrh	r2, [r7, #6]
 8004e24:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	689b      	ldr	r3, [r3, #8]
 8004e2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004e2e:	d108      	bne.n	8004e42 <HAL_UART_Transmit+0x6c>
 8004e30:	68fb      	ldr	r3, [r7, #12]
 8004e32:	691b      	ldr	r3, [r3, #16]
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d104      	bne.n	8004e42 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004e38:	2300      	movs	r3, #0
 8004e3a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004e3c:	68bb      	ldr	r3, [r7, #8]
 8004e3e:	61bb      	str	r3, [r7, #24]
 8004e40:	e003      	b.n	8004e4a <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004e42:	68bb      	ldr	r3, [r7, #8]
 8004e44:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004e46:	2300      	movs	r3, #0
 8004e48:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004e4a:	e02a      	b.n	8004ea2 <HAL_UART_Transmit+0xcc>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	9300      	str	r3, [sp, #0]
 8004e50:	697b      	ldr	r3, [r7, #20]
 8004e52:	2200      	movs	r2, #0
 8004e54:	2180      	movs	r1, #128	; 0x80
 8004e56:	68f8      	ldr	r0, [r7, #12]
 8004e58:	f000 fb49 	bl	80054ee <UART_WaitOnFlagUntilTimeout>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d001      	beq.n	8004e66 <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 8004e62:	2303      	movs	r3, #3
 8004e64:	e036      	b.n	8004ed4 <HAL_UART_Transmit+0xfe>
      }
      if (pdata8bits == NULL)
 8004e66:	69fb      	ldr	r3, [r7, #28]
 8004e68:	2b00      	cmp	r3, #0
 8004e6a:	d10b      	bne.n	8004e84 <HAL_UART_Transmit+0xae>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e6c:	69bb      	ldr	r3, [r7, #24]
 8004e6e:	881b      	ldrh	r3, [r3, #0]
 8004e70:	461a      	mov	r2, r3
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	681b      	ldr	r3, [r3, #0]
 8004e76:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e7a:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e7c:	69bb      	ldr	r3, [r7, #24]
 8004e7e:	3302      	adds	r3, #2
 8004e80:	61bb      	str	r3, [r7, #24]
 8004e82:	e007      	b.n	8004e94 <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e84:	69fb      	ldr	r3, [r7, #28]
 8004e86:	781a      	ldrb	r2, [r3, #0]
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e8e:	69fb      	ldr	r3, [r7, #28]
 8004e90:	3301      	adds	r3, #1
 8004e92:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e98:	b29b      	uxth	r3, r3
 8004e9a:	3b01      	subs	r3, #1
 8004e9c:	b29a      	uxth	r2, r3
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004ea2:	68fb      	ldr	r3, [r7, #12]
 8004ea4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004ea6:	b29b      	uxth	r3, r3
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d1cf      	bne.n	8004e4c <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004eac:	683b      	ldr	r3, [r7, #0]
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	697b      	ldr	r3, [r7, #20]
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	2140      	movs	r1, #64	; 0x40
 8004eb6:	68f8      	ldr	r0, [r7, #12]
 8004eb8:	f000 fb19 	bl	80054ee <UART_WaitOnFlagUntilTimeout>
 8004ebc:	4603      	mov	r3, r0
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d001      	beq.n	8004ec6 <HAL_UART_Transmit+0xf0>
    {
      return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e006      	b.n	8004ed4 <HAL_UART_Transmit+0xfe>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	2220      	movs	r2, #32
 8004eca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 8004ece:	2300      	movs	r3, #0
 8004ed0:	e000      	b.n	8004ed4 <HAL_UART_Transmit+0xfe>
  }
  else
  {
    return HAL_BUSY;
 8004ed2:	2302      	movs	r3, #2
  }
}
 8004ed4:	4618      	mov	r0, r3
 8004ed6:	3720      	adds	r7, #32
 8004ed8:	46bd      	mov	sp, r7
 8004eda:	bd80      	pop	{r7, pc}

08004edc <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8004edc:	b480      	push	{r7}
 8004ede:	b085      	sub	sp, #20
 8004ee0:	af00      	add	r7, sp, #0
 8004ee2:	60f8      	str	r0, [r7, #12]
 8004ee4:	60b9      	str	r1, [r7, #8]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ef0:	b2db      	uxtb	r3, r3
 8004ef2:	2b20      	cmp	r3, #32
 8004ef4:	d121      	bne.n	8004f3a <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ef6:	68bb      	ldr	r3, [r7, #8]
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	d002      	beq.n	8004f02 <HAL_UART_Transmit_IT+0x26>
 8004efc:	88fb      	ldrh	r3, [r7, #6]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d101      	bne.n	8004f06 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e01a      	b.n	8004f3c <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	68ba      	ldr	r2, [r7, #8]
 8004f0a:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	88fa      	ldrh	r2, [r7, #6]
 8004f10:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	88fa      	ldrh	r2, [r7, #6]
 8004f16:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	2200      	movs	r2, #0
 8004f1c:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	2221      	movs	r2, #33	; 0x21
 8004f22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	68da      	ldr	r2, [r3, #12]
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004f34:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004f36:	2300      	movs	r3, #0
 8004f38:	e000      	b.n	8004f3c <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004f3a:	2302      	movs	r3, #2
  }
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3714      	adds	r7, #20
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bc80      	pop	{r7}
 8004f44:	4770      	bx	lr

08004f46 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004f46:	b580      	push	{r7, lr}
 8004f48:	b084      	sub	sp, #16
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	60f8      	str	r0, [r7, #12]
 8004f4e:	60b9      	str	r1, [r7, #8]
 8004f50:	4613      	mov	r3, r2
 8004f52:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004f5a:	b2db      	uxtb	r3, r3
 8004f5c:	2b20      	cmp	r3, #32
 8004f5e:	d112      	bne.n	8004f86 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d002      	beq.n	8004f6c <HAL_UART_Receive_IT+0x26>
 8004f66:	88fb      	ldrh	r3, [r7, #6]
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d101      	bne.n	8004f70 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e00b      	b.n	8004f88 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004f70:	68fb      	ldr	r3, [r7, #12]
 8004f72:	2200      	movs	r2, #0
 8004f74:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004f76:	88fb      	ldrh	r3, [r7, #6]
 8004f78:	461a      	mov	r2, r3
 8004f7a:	68b9      	ldr	r1, [r7, #8]
 8004f7c:	68f8      	ldr	r0, [r7, #12]
 8004f7e:	f000 fb24 	bl	80055ca <UART_Start_Receive_IT>
 8004f82:	4603      	mov	r3, r0
 8004f84:	e000      	b.n	8004f88 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004f86:	2302      	movs	r3, #2
  }
}
 8004f88:	4618      	mov	r0, r3
 8004f8a:	3710      	adds	r7, #16
 8004f8c:	46bd      	mov	sp, r7
 8004f8e:	bd80      	pop	{r7, pc}

08004f90 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b0ba      	sub	sp, #232	; 0xe8
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	68db      	ldr	r3, [r3, #12]
 8004fa8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	681b      	ldr	r3, [r3, #0]
 8004fb0:	695b      	ldr	r3, [r3, #20]
 8004fb2:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004fb6:	2300      	movs	r3, #0
 8004fb8:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8004fbc:	2300      	movs	r3, #0
 8004fbe:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fc6:	f003 030f 	and.w	r3, r3, #15
 8004fca:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8004fce:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d10f      	bne.n	8004ff6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004fd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004fda:	f003 0320 	and.w	r3, r3, #32
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d009      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x66>
 8004fe2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004fe6:	f003 0320 	and.w	r3, r3, #32
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d003      	beq.n	8004ff6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8004fee:	6878      	ldr	r0, [r7, #4]
 8004ff0:	f000 fc01 	bl	80057f6 <UART_Receive_IT>
      return;
 8004ff4:	e25b      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8004ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	f000 80de 	beq.w	80051bc <HAL_UART_IRQHandler+0x22c>
 8005000:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005004:	f003 0301 	and.w	r3, r3, #1
 8005008:	2b00      	cmp	r3, #0
 800500a:	d106      	bne.n	800501a <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800500c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005010:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8005014:	2b00      	cmp	r3, #0
 8005016:	f000 80d1 	beq.w	80051bc <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800501a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800501e:	f003 0301 	and.w	r3, r3, #1
 8005022:	2b00      	cmp	r3, #0
 8005024:	d00b      	beq.n	800503e <HAL_UART_IRQHandler+0xae>
 8005026:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800502a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800502e:	2b00      	cmp	r3, #0
 8005030:	d005      	beq.n	800503e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005036:	f043 0201 	orr.w	r2, r3, #1
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800503e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005042:	f003 0304 	and.w	r3, r3, #4
 8005046:	2b00      	cmp	r3, #0
 8005048:	d00b      	beq.n	8005062 <HAL_UART_IRQHandler+0xd2>
 800504a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d005      	beq.n	8005062 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800505a:	f043 0202 	orr.w	r2, r3, #2
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d00b      	beq.n	8005086 <HAL_UART_IRQHandler+0xf6>
 800506e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005072:	f003 0301 	and.w	r3, r3, #1
 8005076:	2b00      	cmp	r3, #0
 8005078:	d005      	beq.n	8005086 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800507e:	f043 0204 	orr.w	r2, r3, #4
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005086:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800508a:	f003 0308 	and.w	r3, r3, #8
 800508e:	2b00      	cmp	r3, #0
 8005090:	d011      	beq.n	80050b6 <HAL_UART_IRQHandler+0x126>
 8005092:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005096:	f003 0320 	and.w	r3, r3, #32
 800509a:	2b00      	cmp	r3, #0
 800509c:	d105      	bne.n	80050aa <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800509e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80050a2:	f003 0301 	and.w	r3, r3, #1
 80050a6:	2b00      	cmp	r3, #0
 80050a8:	d005      	beq.n	80050b6 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ae:	f043 0208 	orr.w	r2, r3, #8
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	f000 81f2 	beq.w	80054a4 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80050c0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80050c4:	f003 0320 	and.w	r3, r3, #32
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	d008      	beq.n	80050de <HAL_UART_IRQHandler+0x14e>
 80050cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80050d0:	f003 0320 	and.w	r3, r3, #32
 80050d4:	2b00      	cmp	r3, #0
 80050d6:	d002      	beq.n	80050de <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80050d8:	6878      	ldr	r0, [r7, #4]
 80050da:	f000 fb8c 	bl	80057f6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681b      	ldr	r3, [r3, #0]
 80050e2:	695b      	ldr	r3, [r3, #20]
 80050e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80050e8:	2b00      	cmp	r3, #0
 80050ea:	bf14      	ite	ne
 80050ec:	2301      	movne	r3, #1
 80050ee:	2300      	moveq	r3, #0
 80050f0:	b2db      	uxtb	r3, r3
 80050f2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050fa:	f003 0308 	and.w	r3, r3, #8
 80050fe:	2b00      	cmp	r3, #0
 8005100:	d103      	bne.n	800510a <HAL_UART_IRQHandler+0x17a>
 8005102:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 8005106:	2b00      	cmp	r3, #0
 8005108:	d04f      	beq.n	80051aa <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800510a:	6878      	ldr	r0, [r7, #4]
 800510c:	f000 fa96 	bl	800563c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	695b      	ldr	r3, [r3, #20]
 8005116:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800511a:	2b00      	cmp	r3, #0
 800511c:	d041      	beq.n	80051a2 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800511e:	687b      	ldr	r3, [r7, #4]
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3314      	adds	r3, #20
 8005124:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005128:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800512c:	e853 3f00 	ldrex	r3, [r3]
 8005130:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8005134:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8005138:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800513c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005140:	687b      	ldr	r3, [r7, #4]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	3314      	adds	r3, #20
 8005146:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800514a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800514e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005152:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005156:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800515a:	e841 2300 	strex	r3, r2, [r1]
 800515e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005162:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005166:	2b00      	cmp	r3, #0
 8005168:	d1d9      	bne.n	800511e <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800516e:	2b00      	cmp	r3, #0
 8005170:	d013      	beq.n	800519a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005176:	4a7e      	ldr	r2, [pc, #504]	; (8005370 <HAL_UART_IRQHandler+0x3e0>)
 8005178:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800517a:	687b      	ldr	r3, [r7, #4]
 800517c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800517e:	4618      	mov	r0, r3
 8005180:	f7fd fc9e 	bl	8002ac0 <HAL_DMA_Abort_IT>
 8005184:	4603      	mov	r3, r0
 8005186:	2b00      	cmp	r3, #0
 8005188:	d016      	beq.n	80051b8 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800518e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005190:	687a      	ldr	r2, [r7, #4]
 8005192:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005194:	4610      	mov	r0, r2
 8005196:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005198:	e00e      	b.n	80051b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800519a:	6878      	ldr	r0, [r7, #4]
 800519c:	f000 f993 	bl	80054c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a0:	e00a      	b.n	80051b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 f98f 	bl	80054c6 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051a8:	e006      	b.n	80051b8 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80051aa:	6878      	ldr	r0, [r7, #4]
 80051ac:	f000 f98b 	bl	80054c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	2200      	movs	r2, #0
 80051b4:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 80051b6:	e175      	b.n	80054a4 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051b8:	bf00      	nop
    return;
 80051ba:	e173      	b.n	80054a4 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80051c0:	2b01      	cmp	r3, #1
 80051c2:	f040 814f 	bne.w	8005464 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80051c6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80051ca:	f003 0310 	and.w	r3, r3, #16
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	f000 8148 	beq.w	8005464 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80051d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80051d8:	f003 0310 	and.w	r3, r3, #16
 80051dc:	2b00      	cmp	r3, #0
 80051de:	f000 8141 	beq.w	8005464 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80051e2:	2300      	movs	r3, #0
 80051e4:	60bb      	str	r3, [r7, #8]
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	60bb      	str	r3, [r7, #8]
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	685b      	ldr	r3, [r3, #4]
 80051f4:	60bb      	str	r3, [r7, #8]
 80051f6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	695b      	ldr	r3, [r3, #20]
 80051fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005202:	2b00      	cmp	r3, #0
 8005204:	f000 80b6 	beq.w	8005374 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005208:	687b      	ldr	r3, [r7, #4]
 800520a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	685b      	ldr	r3, [r3, #4]
 8005210:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005214:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8005218:	2b00      	cmp	r3, #0
 800521a:	f000 8145 	beq.w	80054a8 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005222:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005226:	429a      	cmp	r2, r3
 8005228:	f080 813e 	bcs.w	80054a8 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8005232:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005238:	699b      	ldr	r3, [r3, #24]
 800523a:	2b20      	cmp	r3, #32
 800523c:	f000 8088 	beq.w	8005350 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	330c      	adds	r3, #12
 8005246:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800524a:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 800524e:	e853 3f00 	ldrex	r3, [r3]
 8005252:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005256:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800525a:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800525e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005262:	687b      	ldr	r3, [r7, #4]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	330c      	adds	r3, #12
 8005268:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800526c:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005270:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005274:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8005278:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800527c:	e841 2300 	strex	r3, r2, [r1]
 8005280:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005284:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8005288:	2b00      	cmp	r3, #0
 800528a:	d1d9      	bne.n	8005240 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	3314      	adds	r3, #20
 8005292:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005294:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005296:	e853 3f00 	ldrex	r3, [r3]
 800529a:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800529c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800529e:	f023 0301 	bic.w	r3, r3, #1
 80052a2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80052a6:	687b      	ldr	r3, [r7, #4]
 80052a8:	681b      	ldr	r3, [r3, #0]
 80052aa:	3314      	adds	r3, #20
 80052ac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80052b0:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80052b4:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052b6:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80052b8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80052bc:	e841 2300 	strex	r3, r2, [r1]
 80052c0:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80052c2:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d1e1      	bne.n	800528c <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	3314      	adds	r3, #20
 80052ce:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80052d0:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80052d2:	e853 3f00 	ldrex	r3, [r3]
 80052d6:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80052d8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80052da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80052de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	3314      	adds	r3, #20
 80052e8:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80052ec:	66fa      	str	r2, [r7, #108]	; 0x6c
 80052ee:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80052f0:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80052f2:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80052f4:	e841 2300 	strex	r3, r2, [r1]
 80052f8:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80052fa:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80052fc:	2b00      	cmp	r3, #0
 80052fe:	d1e3      	bne.n	80052c8 <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2220      	movs	r2, #32
 8005304:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2200      	movs	r2, #0
 800530c:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	330c      	adds	r3, #12
 8005314:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005316:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005318:	e853 3f00 	ldrex	r3, [r3]
 800531c:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 800531e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005320:	f023 0310 	bic.w	r3, r3, #16
 8005324:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	330c      	adds	r3, #12
 800532e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8005332:	65ba      	str	r2, [r7, #88]	; 0x58
 8005334:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005336:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8005338:	6dba      	ldr	r2, [r7, #88]	; 0x58
 800533a:	e841 2300 	strex	r3, r2, [r1]
 800533e:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005340:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005342:	2b00      	cmp	r3, #0
 8005344:	d1e3      	bne.n	800530e <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800534a:	4618      	mov	r0, r3
 800534c:	f7fd fb7d 	bl	8002a4a <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005350:	687b      	ldr	r3, [r7, #4]
 8005352:	2202      	movs	r2, #2
 8005354:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800535e:	b29b      	uxth	r3, r3
 8005360:	1ad3      	subs	r3, r2, r3
 8005362:	b29b      	uxth	r3, r3
 8005364:	4619      	mov	r1, r3
 8005366:	6878      	ldr	r0, [r7, #4]
 8005368:	f000 f8b6 	bl	80054d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800536c:	e09c      	b.n	80054a8 <HAL_UART_IRQHandler+0x518>
 800536e:	bf00      	nop
 8005370:	08005701 	.word	0x08005701
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800537c:	b29b      	uxth	r3, r3
 800537e:	1ad3      	subs	r3, r2, r3
 8005380:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005388:	b29b      	uxth	r3, r3
 800538a:	2b00      	cmp	r3, #0
 800538c:	f000 808e 	beq.w	80054ac <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8005390:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005394:	2b00      	cmp	r3, #0
 8005396:	f000 8089 	beq.w	80054ac <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	681b      	ldr	r3, [r3, #0]
 800539e:	330c      	adds	r3, #12
 80053a0:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80053a4:	e853 3f00 	ldrex	r3, [r3]
 80053a8:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 80053aa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80053ac:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80053b0:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	330c      	adds	r3, #12
 80053ba:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80053be:	647a      	str	r2, [r7, #68]	; 0x44
 80053c0:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053c2:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80053c4:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80053c6:	e841 2300 	strex	r3, r2, [r1]
 80053ca:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80053cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d1e3      	bne.n	800539a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	3314      	adds	r3, #20
 80053d8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80053da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053dc:	e853 3f00 	ldrex	r3, [r3]
 80053e0:	623b      	str	r3, [r7, #32]
   return(result);
 80053e2:	6a3b      	ldr	r3, [r7, #32]
 80053e4:	f023 0301 	bic.w	r3, r3, #1
 80053e8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	3314      	adds	r3, #20
 80053f2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80053f6:	633a      	str	r2, [r7, #48]	; 0x30
 80053f8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80053fa:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80053fc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80053fe:	e841 2300 	strex	r3, r2, [r1]
 8005402:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005404:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005406:	2b00      	cmp	r3, #0
 8005408:	d1e3      	bne.n	80053d2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	2220      	movs	r2, #32
 800540e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	2200      	movs	r2, #0
 8005416:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	330c      	adds	r3, #12
 800541e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005420:	693b      	ldr	r3, [r7, #16]
 8005422:	e853 3f00 	ldrex	r3, [r3]
 8005426:	60fb      	str	r3, [r7, #12]
   return(result);
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f023 0310 	bic.w	r3, r3, #16
 800542e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8005432:	687b      	ldr	r3, [r7, #4]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	330c      	adds	r3, #12
 8005438:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 800543c:	61fa      	str	r2, [r7, #28]
 800543e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005440:	69b9      	ldr	r1, [r7, #24]
 8005442:	69fa      	ldr	r2, [r7, #28]
 8005444:	e841 2300 	strex	r3, r2, [r1]
 8005448:	617b      	str	r3, [r7, #20]
   return(result);
 800544a:	697b      	ldr	r3, [r7, #20]
 800544c:	2b00      	cmp	r3, #0
 800544e:	d1e3      	bne.n	8005418 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	2202      	movs	r2, #2
 8005454:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005456:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 800545a:	4619      	mov	r1, r3
 800545c:	6878      	ldr	r0, [r7, #4]
 800545e:	f000 f83b 	bl	80054d8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005462:	e023      	b.n	80054ac <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8005464:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005468:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800546c:	2b00      	cmp	r3, #0
 800546e:	d009      	beq.n	8005484 <HAL_UART_IRQHandler+0x4f4>
 8005470:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005474:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f000 f953 	bl	8005728 <UART_Transmit_IT>
    return;
 8005482:	e014      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8005484:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005488:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800548c:	2b00      	cmp	r3, #0
 800548e:	d00e      	beq.n	80054ae <HAL_UART_IRQHandler+0x51e>
 8005490:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005494:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005498:	2b00      	cmp	r3, #0
 800549a:	d008      	beq.n	80054ae <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 800549c:	6878      	ldr	r0, [r7, #4]
 800549e:	f000 f992 	bl	80057c6 <UART_EndTransmit_IT>
    return;
 80054a2:	e004      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
    return;
 80054a4:	bf00      	nop
 80054a6:	e002      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
      return;
 80054a8:	bf00      	nop
 80054aa:	e000      	b.n	80054ae <HAL_UART_IRQHandler+0x51e>
      return;
 80054ac:	bf00      	nop
  }
}
 80054ae:	37e8      	adds	r7, #232	; 0xe8
 80054b0:	46bd      	mov	sp, r7
 80054b2:	bd80      	pop	{r7, pc}

080054b4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80054b4:	b480      	push	{r7}
 80054b6:	b083      	sub	sp, #12
 80054b8:	af00      	add	r7, sp, #0
 80054ba:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80054bc:	bf00      	nop
 80054be:	370c      	adds	r7, #12
 80054c0:	46bd      	mov	sp, r7
 80054c2:	bc80      	pop	{r7}
 80054c4:	4770      	bx	lr

080054c6 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80054c6:	b480      	push	{r7}
 80054c8:	b083      	sub	sp, #12
 80054ca:	af00      	add	r7, sp, #0
 80054cc:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80054ce:	bf00      	nop
 80054d0:	370c      	adds	r7, #12
 80054d2:	46bd      	mov	sp, r7
 80054d4:	bc80      	pop	{r7}
 80054d6:	4770      	bx	lr

080054d8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80054d8:	b480      	push	{r7}
 80054da:	b083      	sub	sp, #12
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	460b      	mov	r3, r1
 80054e2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80054e4:	bf00      	nop
 80054e6:	370c      	adds	r7, #12
 80054e8:	46bd      	mov	sp, r7
 80054ea:	bc80      	pop	{r7}
 80054ec:	4770      	bx	lr

080054ee <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80054ee:	b580      	push	{r7, lr}
 80054f0:	b090      	sub	sp, #64	; 0x40
 80054f2:	af00      	add	r7, sp, #0
 80054f4:	60f8      	str	r0, [r7, #12]
 80054f6:	60b9      	str	r1, [r7, #8]
 80054f8:	603b      	str	r3, [r7, #0]
 80054fa:	4613      	mov	r3, r2
 80054fc:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80054fe:	e050      	b.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005500:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005502:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005506:	d04c      	beq.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005508:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800550a:	2b00      	cmp	r3, #0
 800550c:	d007      	beq.n	800551e <UART_WaitOnFlagUntilTimeout+0x30>
 800550e:	f7fd f98f 	bl	8002830 <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	683b      	ldr	r3, [r7, #0]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800551a:	429a      	cmp	r2, r3
 800551c:	d241      	bcs.n	80055a2 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800551e:	68fb      	ldr	r3, [r7, #12]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	330c      	adds	r3, #12
 8005524:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005526:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005528:	e853 3f00 	ldrex	r3, [r3]
 800552c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800552e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005530:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005534:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005536:	68fb      	ldr	r3, [r7, #12]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	330c      	adds	r3, #12
 800553c:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800553e:	637a      	str	r2, [r7, #52]	; 0x34
 8005540:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005542:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005544:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005546:	e841 2300 	strex	r3, r2, [r1]
 800554a:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800554c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800554e:	2b00      	cmp	r3, #0
 8005550:	d1e5      	bne.n	800551e <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	3314      	adds	r3, #20
 8005558:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800555a:	697b      	ldr	r3, [r7, #20]
 800555c:	e853 3f00 	ldrex	r3, [r3]
 8005560:	613b      	str	r3, [r7, #16]
   return(result);
 8005562:	693b      	ldr	r3, [r7, #16]
 8005564:	f023 0301 	bic.w	r3, r3, #1
 8005568:	63bb      	str	r3, [r7, #56]	; 0x38
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	681b      	ldr	r3, [r3, #0]
 800556e:	3314      	adds	r3, #20
 8005570:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005572:	623a      	str	r2, [r7, #32]
 8005574:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005576:	69f9      	ldr	r1, [r7, #28]
 8005578:	6a3a      	ldr	r2, [r7, #32]
 800557a:	e841 2300 	strex	r3, r2, [r1]
 800557e:	61bb      	str	r3, [r7, #24]
   return(result);
 8005580:	69bb      	ldr	r3, [r7, #24]
 8005582:	2b00      	cmp	r3, #0
 8005584:	d1e5      	bne.n	8005552 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2220      	movs	r2, #32
 800558a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        huart->RxState = HAL_UART_STATE_READY;
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2220      	movs	r2, #32
 8005592:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005596:	68fb      	ldr	r3, [r7, #12]
 8005598:	2200      	movs	r2, #0
 800559a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_TIMEOUT;
 800559e:	2303      	movs	r3, #3
 80055a0:	e00f      	b.n	80055c2 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	681a      	ldr	r2, [r3, #0]
 80055a8:	68bb      	ldr	r3, [r7, #8]
 80055aa:	4013      	ands	r3, r2
 80055ac:	68ba      	ldr	r2, [r7, #8]
 80055ae:	429a      	cmp	r2, r3
 80055b0:	bf0c      	ite	eq
 80055b2:	2301      	moveq	r3, #1
 80055b4:	2300      	movne	r3, #0
 80055b6:	b2db      	uxtb	r3, r3
 80055b8:	461a      	mov	r2, r3
 80055ba:	79fb      	ldrb	r3, [r7, #7]
 80055bc:	429a      	cmp	r2, r3
 80055be:	d09f      	beq.n	8005500 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80055c0:	2300      	movs	r3, #0
}
 80055c2:	4618      	mov	r0, r3
 80055c4:	3740      	adds	r7, #64	; 0x40
 80055c6:	46bd      	mov	sp, r7
 80055c8:	bd80      	pop	{r7, pc}

080055ca <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80055ca:	b480      	push	{r7}
 80055cc:	b085      	sub	sp, #20
 80055ce:	af00      	add	r7, sp, #0
 80055d0:	60f8      	str	r0, [r7, #12]
 80055d2:	60b9      	str	r1, [r7, #8]
 80055d4:	4613      	mov	r3, r2
 80055d6:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	68ba      	ldr	r2, [r7, #8]
 80055dc:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80055de:	68fb      	ldr	r3, [r7, #12]
 80055e0:	88fa      	ldrh	r2, [r7, #6]
 80055e2:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	88fa      	ldrh	r2, [r7, #6]
 80055e8:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	2200      	movs	r2, #0
 80055ee:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	2222      	movs	r2, #34	; 0x22
 80055f4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 80055f8:	68fb      	ldr	r3, [r7, #12]
 80055fa:	691b      	ldr	r3, [r3, #16]
 80055fc:	2b00      	cmp	r3, #0
 80055fe:	d007      	beq.n	8005610 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	681b      	ldr	r3, [r3, #0]
 8005604:	68da      	ldr	r2, [r3, #12]
 8005606:	68fb      	ldr	r3, [r7, #12]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800560e:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8005610:	68fb      	ldr	r3, [r7, #12]
 8005612:	681b      	ldr	r3, [r3, #0]
 8005614:	695a      	ldr	r2, [r3, #20]
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681b      	ldr	r3, [r3, #0]
 800561a:	f042 0201 	orr.w	r2, r2, #1
 800561e:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f042 0220 	orr.w	r2, r2, #32
 800562e:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8005630:	2300      	movs	r3, #0
}
 8005632:	4618      	mov	r0, r3
 8005634:	3714      	adds	r7, #20
 8005636:	46bd      	mov	sp, r7
 8005638:	bc80      	pop	{r7}
 800563a:	4770      	bx	lr

0800563c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800563c:	b480      	push	{r7}
 800563e:	b095      	sub	sp, #84	; 0x54
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	330c      	adds	r3, #12
 800564a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800564c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800564e:	e853 3f00 	ldrex	r3, [r3]
 8005652:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005654:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005656:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800565a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	330c      	adds	r3, #12
 8005662:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005664:	643a      	str	r2, [r7, #64]	; 0x40
 8005666:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005668:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800566a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800566c:	e841 2300 	strex	r3, r2, [r1]
 8005670:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005672:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005674:	2b00      	cmp	r3, #0
 8005676:	d1e5      	bne.n	8005644 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	681b      	ldr	r3, [r3, #0]
 800567c:	3314      	adds	r3, #20
 800567e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005680:	6a3b      	ldr	r3, [r7, #32]
 8005682:	e853 3f00 	ldrex	r3, [r3]
 8005686:	61fb      	str	r3, [r7, #28]
   return(result);
 8005688:	69fb      	ldr	r3, [r7, #28]
 800568a:	f023 0301 	bic.w	r3, r3, #1
 800568e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	3314      	adds	r3, #20
 8005696:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005698:	62fa      	str	r2, [r7, #44]	; 0x2c
 800569a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800569c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800569e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80056a0:	e841 2300 	strex	r3, r2, [r1]
 80056a4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80056a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d1e5      	bne.n	8005678 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80056b0:	2b01      	cmp	r3, #1
 80056b2:	d119      	bne.n	80056e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	681b      	ldr	r3, [r3, #0]
 80056b8:	330c      	adds	r3, #12
 80056ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	e853 3f00 	ldrex	r3, [r3]
 80056c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80056c4:	68bb      	ldr	r3, [r7, #8]
 80056c6:	f023 0310 	bic.w	r3, r3, #16
 80056ca:	647b      	str	r3, [r7, #68]	; 0x44
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	330c      	adds	r3, #12
 80056d2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80056d4:	61ba      	str	r2, [r7, #24]
 80056d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056d8:	6979      	ldr	r1, [r7, #20]
 80056da:	69ba      	ldr	r2, [r7, #24]
 80056dc:	e841 2300 	strex	r3, r2, [r1]
 80056e0:	613b      	str	r3, [r7, #16]
   return(result);
 80056e2:	693b      	ldr	r3, [r7, #16]
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d1e5      	bne.n	80056b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	2220      	movs	r2, #32
 80056ec:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	2200      	movs	r2, #0
 80056f4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80056f6:	bf00      	nop
 80056f8:	3754      	adds	r7, #84	; 0x54
 80056fa:	46bd      	mov	sp, r7
 80056fc:	bc80      	pop	{r7}
 80056fe:	4770      	bx	lr

08005700 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8005700:	b580      	push	{r7, lr}
 8005702:	b084      	sub	sp, #16
 8005704:	af00      	add	r7, sp, #0
 8005706:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800570c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	2200      	movs	r2, #0
 8005712:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	2200      	movs	r2, #0
 8005718:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800571a:	68f8      	ldr	r0, [r7, #12]
 800571c:	f7ff fed3 	bl	80054c6 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8005720:	bf00      	nop
 8005722:	3710      	adds	r7, #16
 8005724:	46bd      	mov	sp, r7
 8005726:	bd80      	pop	{r7, pc}

08005728 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8005728:	b480      	push	{r7}
 800572a:	b085      	sub	sp, #20
 800572c:	af00      	add	r7, sp, #0
 800572e:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005736:	b2db      	uxtb	r3, r3
 8005738:	2b21      	cmp	r3, #33	; 0x21
 800573a:	d13e      	bne.n	80057ba <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800573c:	687b      	ldr	r3, [r7, #4]
 800573e:	689b      	ldr	r3, [r3, #8]
 8005740:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005744:	d114      	bne.n	8005770 <UART_Transmit_IT+0x48>
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	691b      	ldr	r3, [r3, #16]
 800574a:	2b00      	cmp	r3, #0
 800574c:	d110      	bne.n	8005770 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	6a1b      	ldr	r3, [r3, #32]
 8005752:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	881b      	ldrh	r3, [r3, #0]
 8005758:	461a      	mov	r2, r3
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005762:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	6a1b      	ldr	r3, [r3, #32]
 8005768:	1c9a      	adds	r2, r3, #2
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	621a      	str	r2, [r3, #32]
 800576e:	e008      	b.n	8005782 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	6a1b      	ldr	r3, [r3, #32]
 8005774:	1c59      	adds	r1, r3, #1
 8005776:	687a      	ldr	r2, [r7, #4]
 8005778:	6211      	str	r1, [r2, #32]
 800577a:	781a      	ldrb	r2, [r3, #0]
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	681b      	ldr	r3, [r3, #0]
 8005780:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005786:	b29b      	uxth	r3, r3
 8005788:	3b01      	subs	r3, #1
 800578a:	b29b      	uxth	r3, r3
 800578c:	687a      	ldr	r2, [r7, #4]
 800578e:	4619      	mov	r1, r3
 8005790:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005792:	2b00      	cmp	r3, #0
 8005794:	d10f      	bne.n	80057b6 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	681b      	ldr	r3, [r3, #0]
 800579a:	68da      	ldr	r2, [r3, #12]
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80057a4:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68da      	ldr	r2, [r3, #12]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	681b      	ldr	r3, [r3, #0]
 80057b0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80057b4:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80057b6:	2300      	movs	r3, #0
 80057b8:	e000      	b.n	80057bc <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80057ba:	2302      	movs	r3, #2
  }
}
 80057bc:	4618      	mov	r0, r3
 80057be:	3714      	adds	r7, #20
 80057c0:	46bd      	mov	sp, r7
 80057c2:	bc80      	pop	{r7}
 80057c4:	4770      	bx	lr

080057c6 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b082      	sub	sp, #8
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	68da      	ldr	r2, [r3, #12]
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80057dc:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	2220      	movs	r2, #32
 80057e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	f7ff fe64 	bl	80054b4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80057ec:	2300      	movs	r3, #0
}
 80057ee:	4618      	mov	r0, r3
 80057f0:	3708      	adds	r7, #8
 80057f2:	46bd      	mov	sp, r7
 80057f4:	bd80      	pop	{r7, pc}

080057f6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80057f6:	b580      	push	{r7, lr}
 80057f8:	b08c      	sub	sp, #48	; 0x30
 80057fa:	af00      	add	r7, sp, #0
 80057fc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005804:	b2db      	uxtb	r3, r3
 8005806:	2b22      	cmp	r3, #34	; 0x22
 8005808:	f040 80ae 	bne.w	8005968 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	689b      	ldr	r3, [r3, #8]
 8005810:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005814:	d117      	bne.n	8005846 <UART_Receive_IT+0x50>
 8005816:	687b      	ldr	r3, [r7, #4]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	2b00      	cmp	r3, #0
 800581c:	d113      	bne.n	8005846 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800581e:	2300      	movs	r3, #0
 8005820:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005826:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	685b      	ldr	r3, [r3, #4]
 800582e:	b29b      	uxth	r3, r3
 8005830:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005834:	b29a      	uxth	r2, r3
 8005836:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005838:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800583e:	1c9a      	adds	r2, r3, #2
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	629a      	str	r2, [r3, #40]	; 0x28
 8005844:	e026      	b.n	8005894 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005846:	687b      	ldr	r3, [r7, #4]
 8005848:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800584a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 800584c:	2300      	movs	r3, #0
 800584e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005858:	d007      	beq.n	800586a <UART_Receive_IT+0x74>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	689b      	ldr	r3, [r3, #8]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d10a      	bne.n	8005878 <UART_Receive_IT+0x82>
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	691b      	ldr	r3, [r3, #16]
 8005866:	2b00      	cmp	r3, #0
 8005868:	d106      	bne.n	8005878 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	685b      	ldr	r3, [r3, #4]
 8005870:	b2da      	uxtb	r2, r3
 8005872:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005874:	701a      	strb	r2, [r3, #0]
 8005876:	e008      	b.n	800588a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005878:	687b      	ldr	r3, [r7, #4]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	685b      	ldr	r3, [r3, #4]
 800587e:	b2db      	uxtb	r3, r3
 8005880:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005884:	b2da      	uxtb	r2, r3
 8005886:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005888:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800588a:	687b      	ldr	r3, [r7, #4]
 800588c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800588e:	1c5a      	adds	r2, r3, #1
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005898:	b29b      	uxth	r3, r3
 800589a:	3b01      	subs	r3, #1
 800589c:	b29b      	uxth	r3, r3
 800589e:	687a      	ldr	r2, [r7, #4]
 80058a0:	4619      	mov	r1, r3
 80058a2:	85d1      	strh	r1, [r2, #46]	; 0x2e
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d15d      	bne.n	8005964 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	681b      	ldr	r3, [r3, #0]
 80058ac:	68da      	ldr	r2, [r3, #12]
 80058ae:	687b      	ldr	r3, [r7, #4]
 80058b0:	681b      	ldr	r3, [r3, #0]
 80058b2:	f022 0220 	bic.w	r2, r2, #32
 80058b6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	681b      	ldr	r3, [r3, #0]
 80058bc:	68da      	ldr	r2, [r3, #12]
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	681b      	ldr	r3, [r3, #0]
 80058c2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80058c6:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	695a      	ldr	r2, [r3, #20]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f022 0201 	bic.w	r2, r2, #1
 80058d6:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80058d8:	687b      	ldr	r3, [r7, #4]
 80058da:	2220      	movs	r2, #32
 80058dc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	2200      	movs	r2, #0
 80058e4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80058e6:	687b      	ldr	r3, [r7, #4]
 80058e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80058ea:	2b01      	cmp	r3, #1
 80058ec:	d135      	bne.n	800595a <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80058ee:	687b      	ldr	r3, [r7, #4]
 80058f0:	2200      	movs	r2, #0
 80058f2:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80058f4:	687b      	ldr	r3, [r7, #4]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	330c      	adds	r3, #12
 80058fa:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	e853 3f00 	ldrex	r3, [r3]
 8005902:	613b      	str	r3, [r7, #16]
   return(result);
 8005904:	693b      	ldr	r3, [r7, #16]
 8005906:	f023 0310 	bic.w	r3, r3, #16
 800590a:	627b      	str	r3, [r7, #36]	; 0x24
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	330c      	adds	r3, #12
 8005912:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005914:	623a      	str	r2, [r7, #32]
 8005916:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005918:	69f9      	ldr	r1, [r7, #28]
 800591a:	6a3a      	ldr	r2, [r7, #32]
 800591c:	e841 2300 	strex	r3, r2, [r1]
 8005920:	61bb      	str	r3, [r7, #24]
   return(result);
 8005922:	69bb      	ldr	r3, [r7, #24]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d1e5      	bne.n	80058f4 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	681b      	ldr	r3, [r3, #0]
 800592e:	f003 0310 	and.w	r3, r3, #16
 8005932:	2b10      	cmp	r3, #16
 8005934:	d10a      	bne.n	800594c <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005936:	2300      	movs	r3, #0
 8005938:	60fb      	str	r3, [r7, #12]
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	681b      	ldr	r3, [r3, #0]
 8005940:	60fb      	str	r3, [r7, #12]
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	685b      	ldr	r3, [r3, #4]
 8005948:	60fb      	str	r3, [r7, #12]
 800594a:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005950:	4619      	mov	r1, r3
 8005952:	6878      	ldr	r0, [r7, #4]
 8005954:	f7ff fdc0 	bl	80054d8 <HAL_UARTEx_RxEventCallback>
 8005958:	e002      	b.n	8005960 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f7fc fa8c 	bl	8001e78 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005960:	2300      	movs	r3, #0
 8005962:	e002      	b.n	800596a <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005964:	2300      	movs	r3, #0
 8005966:	e000      	b.n	800596a <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8005968:	2302      	movs	r3, #2
  }
}
 800596a:	4618      	mov	r0, r3
 800596c:	3730      	adds	r7, #48	; 0x30
 800596e:	46bd      	mov	sp, r7
 8005970:	bd80      	pop	{r7, pc}
	...

08005974 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b084      	sub	sp, #16
 8005978:	af00      	add	r7, sp, #0
 800597a:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	691b      	ldr	r3, [r3, #16]
 8005982:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	68da      	ldr	r2, [r3, #12]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	430a      	orrs	r2, r1
 8005990:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	689a      	ldr	r2, [r3, #8]
 8005996:	687b      	ldr	r3, [r7, #4]
 8005998:	691b      	ldr	r3, [r3, #16]
 800599a:	431a      	orrs	r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	695b      	ldr	r3, [r3, #20]
 80059a0:	4313      	orrs	r3, r2
 80059a2:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
 80059aa:	f423 53b0 	bic.w	r3, r3, #5632	; 0x1600
 80059ae:	f023 030c 	bic.w	r3, r3, #12
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	6812      	ldr	r2, [r2, #0]
 80059b6:	68b9      	ldr	r1, [r7, #8]
 80059b8:	430b      	orrs	r3, r1
 80059ba:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	695b      	ldr	r3, [r3, #20]
 80059c2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	699a      	ldr	r2, [r3, #24]
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	430a      	orrs	r2, r1
 80059d0:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	4a2c      	ldr	r2, [pc, #176]	; (8005a88 <UART_SetConfig+0x114>)
 80059d8:	4293      	cmp	r3, r2
 80059da:	d103      	bne.n	80059e4 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 80059dc:	f7fd fe6e 	bl	80036bc <HAL_RCC_GetPCLK2Freq>
 80059e0:	60f8      	str	r0, [r7, #12]
 80059e2:	e002      	b.n	80059ea <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 80059e4:	f7fd fe56 	bl	8003694 <HAL_RCC_GetPCLK1Freq>
 80059e8:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80059ea:	68fa      	ldr	r2, [r7, #12]
 80059ec:	4613      	mov	r3, r2
 80059ee:	009b      	lsls	r3, r3, #2
 80059f0:	4413      	add	r3, r2
 80059f2:	009a      	lsls	r2, r3, #2
 80059f4:	441a      	add	r2, r3
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	685b      	ldr	r3, [r3, #4]
 80059fa:	009b      	lsls	r3, r3, #2
 80059fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8005a00:	4a22      	ldr	r2, [pc, #136]	; (8005a8c <UART_SetConfig+0x118>)
 8005a02:	fba2 2303 	umull	r2, r3, r2, r3
 8005a06:	095b      	lsrs	r3, r3, #5
 8005a08:	0119      	lsls	r1, r3, #4
 8005a0a:	68fa      	ldr	r2, [r7, #12]
 8005a0c:	4613      	mov	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	4413      	add	r3, r2
 8005a12:	009a      	lsls	r2, r3, #2
 8005a14:	441a      	add	r2, r3
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	685b      	ldr	r3, [r3, #4]
 8005a1a:	009b      	lsls	r3, r3, #2
 8005a1c:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a20:	4b1a      	ldr	r3, [pc, #104]	; (8005a8c <UART_SetConfig+0x118>)
 8005a22:	fba3 0302 	umull	r0, r3, r3, r2
 8005a26:	095b      	lsrs	r3, r3, #5
 8005a28:	2064      	movs	r0, #100	; 0x64
 8005a2a:	fb00 f303 	mul.w	r3, r0, r3
 8005a2e:	1ad3      	subs	r3, r2, r3
 8005a30:	011b      	lsls	r3, r3, #4
 8005a32:	3332      	adds	r3, #50	; 0x32
 8005a34:	4a15      	ldr	r2, [pc, #84]	; (8005a8c <UART_SetConfig+0x118>)
 8005a36:	fba2 2303 	umull	r2, r3, r2, r3
 8005a3a:	095b      	lsrs	r3, r3, #5
 8005a3c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005a40:	4419      	add	r1, r3
 8005a42:	68fa      	ldr	r2, [r7, #12]
 8005a44:	4613      	mov	r3, r2
 8005a46:	009b      	lsls	r3, r3, #2
 8005a48:	4413      	add	r3, r2
 8005a4a:	009a      	lsls	r2, r3, #2
 8005a4c:	441a      	add	r2, r3
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	009b      	lsls	r3, r3, #2
 8005a54:	fbb2 f2f3 	udiv	r2, r2, r3
 8005a58:	4b0c      	ldr	r3, [pc, #48]	; (8005a8c <UART_SetConfig+0x118>)
 8005a5a:	fba3 0302 	umull	r0, r3, r3, r2
 8005a5e:	095b      	lsrs	r3, r3, #5
 8005a60:	2064      	movs	r0, #100	; 0x64
 8005a62:	fb00 f303 	mul.w	r3, r0, r3
 8005a66:	1ad3      	subs	r3, r2, r3
 8005a68:	011b      	lsls	r3, r3, #4
 8005a6a:	3332      	adds	r3, #50	; 0x32
 8005a6c:	4a07      	ldr	r2, [pc, #28]	; (8005a8c <UART_SetConfig+0x118>)
 8005a6e:	fba2 2303 	umull	r2, r3, r2, r3
 8005a72:	095b      	lsrs	r3, r3, #5
 8005a74:	f003 020f 	and.w	r2, r3, #15
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	440a      	add	r2, r1
 8005a7e:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005a80:	bf00      	nop
 8005a82:	3710      	adds	r7, #16
 8005a84:	46bd      	mov	sp, r7
 8005a86:	bd80      	pop	{r7, pc}
 8005a88:	40013800 	.word	0x40013800
 8005a8c:	51eb851f 	.word	0x51eb851f

08005a90 <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8005a90:	b480      	push	{r7}
 8005a92:	b085      	sub	sp, #20
 8005a94:	af00      	add	r7, sp, #0
 8005a96:	4603      	mov	r3, r0
 8005a98:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8005a9a:	2300      	movs	r3, #0
 8005a9c:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8005a9e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8005aa2:	2b84      	cmp	r3, #132	; 0x84
 8005aa4:	d005      	beq.n	8005ab2 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8005aa6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8005aaa:	68fb      	ldr	r3, [r7, #12]
 8005aac:	4413      	add	r3, r2
 8005aae:	3303      	adds	r3, #3
 8005ab0:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8005ab2:	68fb      	ldr	r3, [r7, #12]
}
 8005ab4:	4618      	mov	r0, r3
 8005ab6:	3714      	adds	r7, #20
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	bc80      	pop	{r7}
 8005abc:	4770      	bx	lr

08005abe <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8005abe:	b580      	push	{r7, lr}
 8005ac0:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8005ac2:	f000 fad1 	bl	8006068 <vTaskStartScheduler>
  
  return osOK;
 8005ac6:	2300      	movs	r3, #0
}
 8005ac8:	4618      	mov	r0, r3
 8005aca:	bd80      	pop	{r7, pc}

08005acc <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8005acc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8005ace:	b089      	sub	sp, #36	; 0x24
 8005ad0:	af04      	add	r7, sp, #16
 8005ad2:	6078      	str	r0, [r7, #4]
 8005ad4:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	695b      	ldr	r3, [r3, #20]
 8005ada:	2b00      	cmp	r3, #0
 8005adc:	d020      	beq.n	8005b20 <osThreadCreate+0x54>
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	699b      	ldr	r3, [r3, #24]
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d01c      	beq.n	8005b20 <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	685c      	ldr	r4, [r3, #4]
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	691e      	ldr	r6, [r3, #16]
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005af8:	4618      	mov	r0, r3
 8005afa:	f7ff ffc9 	bl	8005a90 <makeFreeRtosPriority>
 8005afe:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	695b      	ldr	r3, [r3, #20]
 8005b04:	687a      	ldr	r2, [r7, #4]
 8005b06:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b08:	9202      	str	r2, [sp, #8]
 8005b0a:	9301      	str	r3, [sp, #4]
 8005b0c:	9100      	str	r1, [sp, #0]
 8005b0e:	683b      	ldr	r3, [r7, #0]
 8005b10:	4632      	mov	r2, r6
 8005b12:	4629      	mov	r1, r5
 8005b14:	4620      	mov	r0, r4
 8005b16:	f000 f8e8 	bl	8005cea <xTaskCreateStatic>
 8005b1a:	4603      	mov	r3, r0
 8005b1c:	60fb      	str	r3, [r7, #12]
 8005b1e:	e01c      	b.n	8005b5a <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	685c      	ldr	r4, [r3, #4]
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b2c:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7ff ffab 	bl	8005a90 <makeFreeRtosPriority>
 8005b3a:	4602      	mov	r2, r0
 8005b3c:	f107 030c 	add.w	r3, r7, #12
 8005b40:	9301      	str	r3, [sp, #4]
 8005b42:	9200      	str	r2, [sp, #0]
 8005b44:	683b      	ldr	r3, [r7, #0]
 8005b46:	4632      	mov	r2, r6
 8005b48:	4629      	mov	r1, r5
 8005b4a:	4620      	mov	r0, r4
 8005b4c:	f000 f929 	bl	8005da2 <xTaskCreate>
 8005b50:	4603      	mov	r3, r0
 8005b52:	2b01      	cmp	r3, #1
 8005b54:	d001      	beq.n	8005b5a <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 8005b56:	2300      	movs	r3, #0
 8005b58:	e000      	b.n	8005b5c <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 8005b5a:	68fb      	ldr	r3, [r7, #12]
}
 8005b5c:	4618      	mov	r0, r3
 8005b5e:	3714      	adds	r7, #20
 8005b60:	46bd      	mov	sp, r7
 8005b62:	bdf0      	pop	{r4, r5, r6, r7, pc}

08005b64 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b084      	sub	sp, #16
 8005b68:	af00      	add	r7, sp, #0
 8005b6a:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8005b6c:	687b      	ldr	r3, [r7, #4]
 8005b6e:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	d001      	beq.n	8005b7a <osDelay+0x16>
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	e000      	b.n	8005b7c <osDelay+0x18>
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	4618      	mov	r0, r3
 8005b7e:	f000 fa3f 	bl	8006000 <vTaskDelay>
  
  return osOK;
 8005b82:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8005b84:	4618      	mov	r0, r3
 8005b86:	3710      	adds	r7, #16
 8005b88:	46bd      	mov	sp, r7
 8005b8a:	bd80      	pop	{r7, pc}

08005b8c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8005b8c:	b480      	push	{r7}
 8005b8e:	b083      	sub	sp, #12
 8005b90:	af00      	add	r7, sp, #0
 8005b92:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f103 0208 	add.w	r2, r3, #8
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	f04f 32ff 	mov.w	r2, #4294967295
 8005ba4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	f103 0208 	add.w	r2, r3, #8
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	f103 0208 	add.w	r2, r3, #8
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8005bc0:	bf00      	nop
 8005bc2:	370c      	adds	r7, #12
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bc80      	pop	{r7}
 8005bc8:	4770      	bx	lr

08005bca <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	2200      	movs	r2, #0
 8005bd6:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8005bd8:	bf00      	nop
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bc80      	pop	{r7}
 8005be0:	4770      	bx	lr

08005be2 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005be2:	b480      	push	{r7}
 8005be4:	b085      	sub	sp, #20
 8005be6:	af00      	add	r7, sp, #0
 8005be8:	6078      	str	r0, [r7, #4]
 8005bea:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	685b      	ldr	r3, [r3, #4]
 8005bf0:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8005bf2:	683b      	ldr	r3, [r7, #0]
 8005bf4:	68fa      	ldr	r2, [r7, #12]
 8005bf6:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	689a      	ldr	r2, [r3, #8]
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8005c00:	68fb      	ldr	r3, [r7, #12]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	683a      	ldr	r2, [r7, #0]
 8005c06:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	683a      	ldr	r2, [r7, #0]
 8005c0c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	687a      	ldr	r2, [r7, #4]
 8005c12:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	681b      	ldr	r3, [r3, #0]
 8005c18:	1c5a      	adds	r2, r3, #1
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	601a      	str	r2, [r3, #0]
}
 8005c1e:	bf00      	nop
 8005c20:	3714      	adds	r7, #20
 8005c22:	46bd      	mov	sp, r7
 8005c24:	bc80      	pop	{r7}
 8005c26:	4770      	bx	lr

08005c28 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8005c28:	b480      	push	{r7}
 8005c2a:	b085      	sub	sp, #20
 8005c2c:	af00      	add	r7, sp, #0
 8005c2e:	6078      	str	r0, [r7, #4]
 8005c30:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	681b      	ldr	r3, [r3, #0]
 8005c36:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c3e:	d103      	bne.n	8005c48 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8005c40:	687b      	ldr	r3, [r7, #4]
 8005c42:	691b      	ldr	r3, [r3, #16]
 8005c44:	60fb      	str	r3, [r7, #12]
 8005c46:	e00c      	b.n	8005c62 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	3308      	adds	r3, #8
 8005c4c:	60fb      	str	r3, [r7, #12]
 8005c4e:	e002      	b.n	8005c56 <vListInsert+0x2e>
 8005c50:	68fb      	ldr	r3, [r7, #12]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	60fb      	str	r3, [r7, #12]
 8005c56:	68fb      	ldr	r3, [r7, #12]
 8005c58:	685b      	ldr	r3, [r3, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	68ba      	ldr	r2, [r7, #8]
 8005c5e:	429a      	cmp	r2, r3
 8005c60:	d2f6      	bcs.n	8005c50 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8005c62:	68fb      	ldr	r3, [r7, #12]
 8005c64:	685a      	ldr	r2, [r3, #4]
 8005c66:	683b      	ldr	r3, [r7, #0]
 8005c68:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8005c6a:	683b      	ldr	r3, [r7, #0]
 8005c6c:	685b      	ldr	r3, [r3, #4]
 8005c6e:	683a      	ldr	r2, [r7, #0]
 8005c70:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	68fa      	ldr	r2, [r7, #12]
 8005c76:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	683a      	ldr	r2, [r7, #0]
 8005c7c:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	687a      	ldr	r2, [r7, #4]
 8005c82:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	1c5a      	adds	r2, r3, #1
 8005c8a:	687b      	ldr	r3, [r7, #4]
 8005c8c:	601a      	str	r2, [r3, #0]
}
 8005c8e:	bf00      	nop
 8005c90:	3714      	adds	r7, #20
 8005c92:	46bd      	mov	sp, r7
 8005c94:	bc80      	pop	{r7}
 8005c96:	4770      	bx	lr

08005c98 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8005c98:	b480      	push	{r7}
 8005c9a:	b085      	sub	sp, #20
 8005c9c:	af00      	add	r7, sp, #0
 8005c9e:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	691b      	ldr	r3, [r3, #16]
 8005ca4:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	685b      	ldr	r3, [r3, #4]
 8005caa:	687a      	ldr	r2, [r7, #4]
 8005cac:	6892      	ldr	r2, [r2, #8]
 8005cae:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	689b      	ldr	r3, [r3, #8]
 8005cb4:	687a      	ldr	r2, [r7, #4]
 8005cb6:	6852      	ldr	r2, [r2, #4]
 8005cb8:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	685b      	ldr	r3, [r3, #4]
 8005cbe:	687a      	ldr	r2, [r7, #4]
 8005cc0:	429a      	cmp	r2, r3
 8005cc2:	d103      	bne.n	8005ccc <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	689a      	ldr	r2, [r3, #8]
 8005cc8:	68fb      	ldr	r3, [r7, #12]
 8005cca:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	2200      	movs	r2, #0
 8005cd0:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	1e5a      	subs	r2, r3, #1
 8005cd8:	68fb      	ldr	r3, [r7, #12]
 8005cda:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
}
 8005ce0:	4618      	mov	r0, r3
 8005ce2:	3714      	adds	r7, #20
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bc80      	pop	{r7}
 8005ce8:	4770      	bx	lr

08005cea <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8005cea:	b580      	push	{r7, lr}
 8005cec:	b08e      	sub	sp, #56	; 0x38
 8005cee:	af04      	add	r7, sp, #16
 8005cf0:	60f8      	str	r0, [r7, #12]
 8005cf2:	60b9      	str	r1, [r7, #8]
 8005cf4:	607a      	str	r2, [r7, #4]
 8005cf6:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8005cf8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d10a      	bne.n	8005d14 <xTaskCreateStatic+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8005cfe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d02:	f383 8811 	msr	BASEPRI, r3
 8005d06:	f3bf 8f6f 	isb	sy
 8005d0a:	f3bf 8f4f 	dsb	sy
 8005d0e:	623b      	str	r3, [r7, #32]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8005d10:	bf00      	nop
 8005d12:	e7fe      	b.n	8005d12 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8005d14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d16:	2b00      	cmp	r3, #0
 8005d18:	d10a      	bne.n	8005d30 <xTaskCreateStatic+0x46>
	__asm volatile
 8005d1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d1e:	f383 8811 	msr	BASEPRI, r3
 8005d22:	f3bf 8f6f 	isb	sy
 8005d26:	f3bf 8f4f 	dsb	sy
 8005d2a:	61fb      	str	r3, [r7, #28]
}
 8005d2c:	bf00      	nop
 8005d2e:	e7fe      	b.n	8005d2e <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8005d30:	2354      	movs	r3, #84	; 0x54
 8005d32:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8005d34:	693b      	ldr	r3, [r7, #16]
 8005d36:	2b54      	cmp	r3, #84	; 0x54
 8005d38:	d00a      	beq.n	8005d50 <xTaskCreateStatic+0x66>
	__asm volatile
 8005d3a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005d3e:	f383 8811 	msr	BASEPRI, r3
 8005d42:	f3bf 8f6f 	isb	sy
 8005d46:	f3bf 8f4f 	dsb	sy
 8005d4a:	61bb      	str	r3, [r7, #24]
}
 8005d4c:	bf00      	nop
 8005d4e:	e7fe      	b.n	8005d4e <xTaskCreateStatic+0x64>
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8005d50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d01e      	beq.n	8005d94 <xTaskCreateStatic+0xaa>
 8005d56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d58:	2b00      	cmp	r3, #0
 8005d5a:	d01b      	beq.n	8005d94 <xTaskCreateStatic+0xaa>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8005d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5e:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8005d60:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d62:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005d64:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8005d66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d68:	2202      	movs	r2, #2
 8005d6a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8005d6e:	2300      	movs	r3, #0
 8005d70:	9303      	str	r3, [sp, #12]
 8005d72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005d74:	9302      	str	r3, [sp, #8]
 8005d76:	f107 0314 	add.w	r3, r7, #20
 8005d7a:	9301      	str	r3, [sp, #4]
 8005d7c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d7e:	9300      	str	r3, [sp, #0]
 8005d80:	683b      	ldr	r3, [r7, #0]
 8005d82:	687a      	ldr	r2, [r7, #4]
 8005d84:	68b9      	ldr	r1, [r7, #8]
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f000 f850 	bl	8005e2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005d8c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8005d8e:	f000 f8cd 	bl	8005f2c <prvAddNewTaskToReadyList>
 8005d92:	e001      	b.n	8005d98 <xTaskCreateStatic+0xae>
		}
		else
		{
			xReturn = NULL;
 8005d94:	2300      	movs	r3, #0
 8005d96:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8005d98:	697b      	ldr	r3, [r7, #20]
	}
 8005d9a:	4618      	mov	r0, r3
 8005d9c:	3728      	adds	r7, #40	; 0x28
 8005d9e:	46bd      	mov	sp, r7
 8005da0:	bd80      	pop	{r7, pc}

08005da2 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8005da2:	b580      	push	{r7, lr}
 8005da4:	b08c      	sub	sp, #48	; 0x30
 8005da6:	af04      	add	r7, sp, #16
 8005da8:	60f8      	str	r0, [r7, #12]
 8005daa:	60b9      	str	r1, [r7, #8]
 8005dac:	603b      	str	r3, [r7, #0]
 8005dae:	4613      	mov	r3, r2
 8005db0:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005db2:	88fb      	ldrh	r3, [r7, #6]
 8005db4:	009b      	lsls	r3, r3, #2
 8005db6:	4618      	mov	r0, r3
 8005db8:	f000 fe6a 	bl	8006a90 <pvPortMalloc>
 8005dbc:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d00e      	beq.n	8005de2 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
 8005dc4:	2054      	movs	r0, #84	; 0x54
 8005dc6:	f000 fe63 	bl	8006a90 <pvPortMalloc>
 8005dca:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8005dcc:	69fb      	ldr	r3, [r7, #28]
 8005dce:	2b00      	cmp	r3, #0
 8005dd0:	d003      	beq.n	8005dda <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8005dd2:	69fb      	ldr	r3, [r7, #28]
 8005dd4:	697a      	ldr	r2, [r7, #20]
 8005dd6:	631a      	str	r2, [r3, #48]	; 0x30
 8005dd8:	e005      	b.n	8005de6 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8005dda:	6978      	ldr	r0, [r7, #20]
 8005ddc:	f000 ff1c 	bl	8006c18 <vPortFree>
 8005de0:	e001      	b.n	8005de6 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8005de2:	2300      	movs	r3, #0
 8005de4:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8005de6:	69fb      	ldr	r3, [r7, #28]
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d017      	beq.n	8005e1c <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8005dec:	69fb      	ldr	r3, [r7, #28]
 8005dee:	2200      	movs	r2, #0
 8005df0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8005df4:	88fa      	ldrh	r2, [r7, #6]
 8005df6:	2300      	movs	r3, #0
 8005df8:	9303      	str	r3, [sp, #12]
 8005dfa:	69fb      	ldr	r3, [r7, #28]
 8005dfc:	9302      	str	r3, [sp, #8]
 8005dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005e00:	9301      	str	r3, [sp, #4]
 8005e02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005e04:	9300      	str	r3, [sp, #0]
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	68b9      	ldr	r1, [r7, #8]
 8005e0a:	68f8      	ldr	r0, [r7, #12]
 8005e0c:	f000 f80e 	bl	8005e2c <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8005e10:	69f8      	ldr	r0, [r7, #28]
 8005e12:	f000 f88b 	bl	8005f2c <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8005e16:	2301      	movs	r3, #1
 8005e18:	61bb      	str	r3, [r7, #24]
 8005e1a:	e002      	b.n	8005e22 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8005e1c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e20:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8005e22:	69bb      	ldr	r3, [r7, #24]
	}
 8005e24:	4618      	mov	r0, r3
 8005e26:	3720      	adds	r7, #32
 8005e28:	46bd      	mov	sp, r7
 8005e2a:	bd80      	pop	{r7, pc}

08005e2c <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8005e2c:	b580      	push	{r7, lr}
 8005e2e:	b088      	sub	sp, #32
 8005e30:	af00      	add	r7, sp, #0
 8005e32:	60f8      	str	r0, [r7, #12]
 8005e34:	60b9      	str	r1, [r7, #8]
 8005e36:	607a      	str	r2, [r7, #4]
 8005e38:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
 8005e3a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005e3c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005e44:	3b01      	subs	r3, #1
 8005e46:	009b      	lsls	r3, r3, #2
 8005e48:	4413      	add	r3, r2
 8005e4a:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8005e4c:	69bb      	ldr	r3, [r7, #24]
 8005e4e:	f023 0307 	bic.w	r3, r3, #7
 8005e52:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8005e54:	69bb      	ldr	r3, [r7, #24]
 8005e56:	f003 0307 	and.w	r3, r3, #7
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00a      	beq.n	8005e74 <prvInitialiseNewTask+0x48>
	__asm volatile
 8005e5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8005e62:	f383 8811 	msr	BASEPRI, r3
 8005e66:	f3bf 8f6f 	isb	sy
 8005e6a:	f3bf 8f4f 	dsb	sy
 8005e6e:	617b      	str	r3, [r7, #20]
}
 8005e70:	bf00      	nop
 8005e72:	e7fe      	b.n	8005e72 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005e74:	2300      	movs	r3, #0
 8005e76:	61fb      	str	r3, [r7, #28]
 8005e78:	e012      	b.n	8005ea0 <prvInitialiseNewTask+0x74>
	{
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8005e7a:	68ba      	ldr	r2, [r7, #8]
 8005e7c:	69fb      	ldr	r3, [r7, #28]
 8005e7e:	4413      	add	r3, r2
 8005e80:	7819      	ldrb	r1, [r3, #0]
 8005e82:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005e84:	69fb      	ldr	r3, [r7, #28]
 8005e86:	4413      	add	r3, r2
 8005e88:	3334      	adds	r3, #52	; 0x34
 8005e8a:	460a      	mov	r2, r1
 8005e8c:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 8005e8e:	68ba      	ldr	r2, [r7, #8]
 8005e90:	69fb      	ldr	r3, [r7, #28]
 8005e92:	4413      	add	r3, r2
 8005e94:	781b      	ldrb	r3, [r3, #0]
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d006      	beq.n	8005ea8 <prvInitialiseNewTask+0x7c>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8005e9a:	69fb      	ldr	r3, [r7, #28]
 8005e9c:	3301      	adds	r3, #1
 8005e9e:	61fb      	str	r3, [r7, #28]
 8005ea0:	69fb      	ldr	r3, [r7, #28]
 8005ea2:	2b0f      	cmp	r3, #15
 8005ea4:	d9e9      	bls.n	8005e7a <prvInitialiseNewTask+0x4e>
 8005ea6:	e000      	b.n	8005eaa <prvInitialiseNewTask+0x7e>
		{
			break;
 8005ea8:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8005eaa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eac:	2200      	movs	r2, #0
 8005eae:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8005eb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eb4:	2b06      	cmp	r3, #6
 8005eb6:	d901      	bls.n	8005ebc <prvInitialiseNewTask+0x90>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8005eb8:	2306      	movs	r3, #6
 8005eba:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ebe:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ec0:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8005ec2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ec4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005ec6:	645a      	str	r2, [r3, #68]	; 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8005ec8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eca:	2200      	movs	r2, #0
 8005ecc:	649a      	str	r2, [r3, #72]	; 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8005ece:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ed0:	3304      	adds	r3, #4
 8005ed2:	4618      	mov	r0, r3
 8005ed4:	f7ff fe79 	bl	8005bca <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8005ed8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005eda:	3318      	adds	r3, #24
 8005edc:	4618      	mov	r0, r3
 8005ede:	f7ff fe74 	bl	8005bca <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8005ee2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ee4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ee6:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005eea:	f1c3 0207 	rsb	r2, r3, #7
 8005eee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8005ef2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005ef4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005ef6:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8005ef8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005efa:	2200      	movs	r2, #0
 8005efc:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8005efe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f00:	2200      	movs	r2, #0
 8005f02:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
	}
	#else /* portUSING_MPU_WRAPPERS */
	{
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8005f06:	683a      	ldr	r2, [r7, #0]
 8005f08:	68f9      	ldr	r1, [r7, #12]
 8005f0a:	69b8      	ldr	r0, [r7, #24]
 8005f0c:	f000 fc0e 	bl	800672c <pxPortInitialiseStack>
 8005f10:	4602      	mov	r2, r0
 8005f12:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f14:	601a      	str	r2, [r3, #0]
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( ( void * ) pxCreatedTask != NULL )
 8005f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f18:	2b00      	cmp	r3, #0
 8005f1a:	d002      	beq.n	8005f22 <prvInitialiseNewTask+0xf6>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8005f1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f1e:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005f20:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005f22:	bf00      	nop
 8005f24:	3720      	adds	r7, #32
 8005f26:	46bd      	mov	sp, r7
 8005f28:	bd80      	pop	{r7, pc}
	...

08005f2c <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8005f2c:	b580      	push	{r7, lr}
 8005f2e:	b082      	sub	sp, #8
 8005f30:	af00      	add	r7, sp, #0
 8005f32:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8005f34:	f000 fcea 	bl	800690c <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8005f38:	4b2a      	ldr	r3, [pc, #168]	; (8005fe4 <prvAddNewTaskToReadyList+0xb8>)
 8005f3a:	681b      	ldr	r3, [r3, #0]
 8005f3c:	3301      	adds	r3, #1
 8005f3e:	4a29      	ldr	r2, [pc, #164]	; (8005fe4 <prvAddNewTaskToReadyList+0xb8>)
 8005f40:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8005f42:	4b29      	ldr	r3, [pc, #164]	; (8005fe8 <prvAddNewTaskToReadyList+0xbc>)
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d109      	bne.n	8005f5e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8005f4a:	4a27      	ldr	r2, [pc, #156]	; (8005fe8 <prvAddNewTaskToReadyList+0xbc>)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8005f50:	4b24      	ldr	r3, [pc, #144]	; (8005fe4 <prvAddNewTaskToReadyList+0xb8>)
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	2b01      	cmp	r3, #1
 8005f56:	d110      	bne.n	8005f7a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8005f58:	f000 fac0 	bl	80064dc <prvInitialiseTaskLists>
 8005f5c:	e00d      	b.n	8005f7a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8005f5e:	4b23      	ldr	r3, [pc, #140]	; (8005fec <prvAddNewTaskToReadyList+0xc0>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d109      	bne.n	8005f7a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8005f66:	4b20      	ldr	r3, [pc, #128]	; (8005fe8 <prvAddNewTaskToReadyList+0xbc>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f6c:	687b      	ldr	r3, [r7, #4]
 8005f6e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f70:	429a      	cmp	r2, r3
 8005f72:	d802      	bhi.n	8005f7a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8005f74:	4a1c      	ldr	r2, [pc, #112]	; (8005fe8 <prvAddNewTaskToReadyList+0xbc>)
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8005f7a:	4b1d      	ldr	r3, [pc, #116]	; (8005ff0 <prvAddNewTaskToReadyList+0xc4>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	3301      	adds	r3, #1
 8005f80:	4a1b      	ldr	r2, [pc, #108]	; (8005ff0 <prvAddNewTaskToReadyList+0xc4>)
 8005f82:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f88:	2201      	movs	r2, #1
 8005f8a:	409a      	lsls	r2, r3
 8005f8c:	4b19      	ldr	r3, [pc, #100]	; (8005ff4 <prvAddNewTaskToReadyList+0xc8>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	4a18      	ldr	r2, [pc, #96]	; (8005ff4 <prvAddNewTaskToReadyList+0xc8>)
 8005f94:	6013      	str	r3, [r2, #0]
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005f9a:	4613      	mov	r3, r2
 8005f9c:	009b      	lsls	r3, r3, #2
 8005f9e:	4413      	add	r3, r2
 8005fa0:	009b      	lsls	r3, r3, #2
 8005fa2:	4a15      	ldr	r2, [pc, #84]	; (8005ff8 <prvAddNewTaskToReadyList+0xcc>)
 8005fa4:	441a      	add	r2, r3
 8005fa6:	687b      	ldr	r3, [r7, #4]
 8005fa8:	3304      	adds	r3, #4
 8005faa:	4619      	mov	r1, r3
 8005fac:	4610      	mov	r0, r2
 8005fae:	f7ff fe18 	bl	8005be2 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8005fb2:	f000 fcdb 	bl	800696c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8005fb6:	4b0d      	ldr	r3, [pc, #52]	; (8005fec <prvAddNewTaskToReadyList+0xc0>)
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d00e      	beq.n	8005fdc <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8005fbe:	4b0a      	ldr	r3, [pc, #40]	; (8005fe8 <prvAddNewTaskToReadyList+0xbc>)
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d207      	bcs.n	8005fdc <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8005fcc:	4b0b      	ldr	r3, [pc, #44]	; (8005ffc <prvAddNewTaskToReadyList+0xd0>)
 8005fce:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8005fd2:	601a      	str	r2, [r3, #0]
 8005fd4:	f3bf 8f4f 	dsb	sy
 8005fd8:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8005fdc:	bf00      	nop
 8005fde:	3708      	adds	r7, #8
 8005fe0:	46bd      	mov	sp, r7
 8005fe2:	bd80      	pop	{r7, pc}
 8005fe4:	20000754 	.word	0x20000754
 8005fe8:	20000654 	.word	0x20000654
 8005fec:	20000760 	.word	0x20000760
 8005ff0:	20000770 	.word	0x20000770
 8005ff4:	2000075c 	.word	0x2000075c
 8005ff8:	20000658 	.word	0x20000658
 8005ffc:	e000ed04 	.word	0xe000ed04

08006000 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8006000:	b580      	push	{r7, lr}
 8006002:	b084      	sub	sp, #16
 8006004:	af00      	add	r7, sp, #0
 8006006:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8006008:	2300      	movs	r3, #0
 800600a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	2b00      	cmp	r3, #0
 8006010:	d017      	beq.n	8006042 <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8006012:	4b13      	ldr	r3, [pc, #76]	; (8006060 <vTaskDelay+0x60>)
 8006014:	681b      	ldr	r3, [r3, #0]
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00a      	beq.n	8006030 <vTaskDelay+0x30>
	__asm volatile
 800601a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800601e:	f383 8811 	msr	BASEPRI, r3
 8006022:	f3bf 8f6f 	isb	sy
 8006026:	f3bf 8f4f 	dsb	sy
 800602a:	60bb      	str	r3, [r7, #8]
}
 800602c:	bf00      	nop
 800602e:	e7fe      	b.n	800602e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8006030:	f000 f87a 	bl	8006128 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8006034:	2100      	movs	r1, #0
 8006036:	6878      	ldr	r0, [r7, #4]
 8006038:	f000 fb12 	bl	8006660 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800603c:	f000 f882 	bl	8006144 <xTaskResumeAll>
 8006040:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	2b00      	cmp	r3, #0
 8006046:	d107      	bne.n	8006058 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8006048:	4b06      	ldr	r3, [pc, #24]	; (8006064 <vTaskDelay+0x64>)
 800604a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800604e:	601a      	str	r2, [r3, #0]
 8006050:	f3bf 8f4f 	dsb	sy
 8006054:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8006058:	bf00      	nop
 800605a:	3710      	adds	r7, #16
 800605c:	46bd      	mov	sp, r7
 800605e:	bd80      	pop	{r7, pc}
 8006060:	2000077c 	.word	0x2000077c
 8006064:	e000ed04 	.word	0xe000ed04

08006068 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8006068:	b580      	push	{r7, lr}
 800606a:	b08a      	sub	sp, #40	; 0x28
 800606c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800606e:	2300      	movs	r3, #0
 8006070:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8006072:	2300      	movs	r3, #0
 8006074:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8006076:	463a      	mov	r2, r7
 8006078:	1d39      	adds	r1, r7, #4
 800607a:	f107 0308 	add.w	r3, r7, #8
 800607e:	4618      	mov	r0, r3
 8006080:	f7fb fc0a 	bl	8001898 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8006084:	6839      	ldr	r1, [r7, #0]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	68ba      	ldr	r2, [r7, #8]
 800608a:	9202      	str	r2, [sp, #8]
 800608c:	9301      	str	r3, [sp, #4]
 800608e:	2300      	movs	r3, #0
 8006090:	9300      	str	r3, [sp, #0]
 8006092:	2300      	movs	r3, #0
 8006094:	460a      	mov	r2, r1
 8006096:	491e      	ldr	r1, [pc, #120]	; (8006110 <vTaskStartScheduler+0xa8>)
 8006098:	481e      	ldr	r0, [pc, #120]	; (8006114 <vTaskStartScheduler+0xac>)
 800609a:	f7ff fe26 	bl	8005cea <xTaskCreateStatic>
 800609e:	4603      	mov	r3, r0
 80060a0:	4a1d      	ldr	r2, [pc, #116]	; (8006118 <vTaskStartScheduler+0xb0>)
 80060a2:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												( tskIDLE_PRIORITY | portPRIVILEGE_BIT ),
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 80060a4:	4b1c      	ldr	r3, [pc, #112]	; (8006118 <vTaskStartScheduler+0xb0>)
 80060a6:	681b      	ldr	r3, [r3, #0]
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d002      	beq.n	80060b2 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 80060ac:	2301      	movs	r3, #1
 80060ae:	617b      	str	r3, [r7, #20]
 80060b0:	e001      	b.n	80060b6 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 80060b2:	2300      	movs	r3, #0
 80060b4:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80060b6:	697b      	ldr	r3, [r7, #20]
 80060b8:	2b01      	cmp	r3, #1
 80060ba:	d116      	bne.n	80060ea <vTaskStartScheduler+0x82>
	__asm volatile
 80060bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060c0:	f383 8811 	msr	BASEPRI, r3
 80060c4:	f3bf 8f6f 	isb	sy
 80060c8:	f3bf 8f4f 	dsb	sy
 80060cc:	613b      	str	r3, [r7, #16]
}
 80060ce:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80060d0:	4b12      	ldr	r3, [pc, #72]	; (800611c <vTaskStartScheduler+0xb4>)
 80060d2:	f04f 32ff 	mov.w	r2, #4294967295
 80060d6:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80060d8:	4b11      	ldr	r3, [pc, #68]	; (8006120 <vTaskStartScheduler+0xb8>)
 80060da:	2201      	movs	r2, #1
 80060dc:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 80060de:	4b11      	ldr	r3, [pc, #68]	; (8006124 <vTaskStartScheduler+0xbc>)
 80060e0:	2200      	movs	r2, #0
 80060e2:	601a      	str	r2, [r3, #0]
		FreeRTOSConfig.h file. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80060e4:	f000 fba0 	bl	8006828 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80060e8:	e00e      	b.n	8006108 <vTaskStartScheduler+0xa0>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80060ea:	697b      	ldr	r3, [r7, #20]
 80060ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80060f0:	d10a      	bne.n	8006108 <vTaskStartScheduler+0xa0>
	__asm volatile
 80060f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80060f6:	f383 8811 	msr	BASEPRI, r3
 80060fa:	f3bf 8f6f 	isb	sy
 80060fe:	f3bf 8f4f 	dsb	sy
 8006102:	60fb      	str	r3, [r7, #12]
}
 8006104:	bf00      	nop
 8006106:	e7fe      	b.n	8006106 <vTaskStartScheduler+0x9e>
}
 8006108:	bf00      	nop
 800610a:	3718      	adds	r7, #24
 800610c:	46bd      	mov	sp, r7
 800610e:	bd80      	pop	{r7, pc}
 8006110:	08009c90 	.word	0x08009c90
 8006114:	080064ad 	.word	0x080064ad
 8006118:	20000778 	.word	0x20000778
 800611c:	20000774 	.word	0x20000774
 8006120:	20000760 	.word	0x20000760
 8006124:	20000758 	.word	0x20000758

08006128 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8006128:	b480      	push	{r7}
 800612a:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 800612c:	4b04      	ldr	r3, [pc, #16]	; (8006140 <vTaskSuspendAll+0x18>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	3301      	adds	r3, #1
 8006132:	4a03      	ldr	r2, [pc, #12]	; (8006140 <vTaskSuspendAll+0x18>)
 8006134:	6013      	str	r3, [r2, #0]
}
 8006136:	bf00      	nop
 8006138:	46bd      	mov	sp, r7
 800613a:	bc80      	pop	{r7}
 800613c:	4770      	bx	lr
 800613e:	bf00      	nop
 8006140:	2000077c 	.word	0x2000077c

08006144 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8006144:	b580      	push	{r7, lr}
 8006146:	b084      	sub	sp, #16
 8006148:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800614a:	2300      	movs	r3, #0
 800614c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800614e:	2300      	movs	r3, #0
 8006150:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8006152:	4b41      	ldr	r3, [pc, #260]	; (8006258 <xTaskResumeAll+0x114>)
 8006154:	681b      	ldr	r3, [r3, #0]
 8006156:	2b00      	cmp	r3, #0
 8006158:	d10a      	bne.n	8006170 <xTaskResumeAll+0x2c>
	__asm volatile
 800615a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800615e:	f383 8811 	msr	BASEPRI, r3
 8006162:	f3bf 8f6f 	isb	sy
 8006166:	f3bf 8f4f 	dsb	sy
 800616a:	603b      	str	r3, [r7, #0]
}
 800616c:	bf00      	nop
 800616e:	e7fe      	b.n	800616e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8006170:	f000 fbcc 	bl	800690c <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8006174:	4b38      	ldr	r3, [pc, #224]	; (8006258 <xTaskResumeAll+0x114>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	3b01      	subs	r3, #1
 800617a:	4a37      	ldr	r2, [pc, #220]	; (8006258 <xTaskResumeAll+0x114>)
 800617c:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800617e:	4b36      	ldr	r3, [pc, #216]	; (8006258 <xTaskResumeAll+0x114>)
 8006180:	681b      	ldr	r3, [r3, #0]
 8006182:	2b00      	cmp	r3, #0
 8006184:	d161      	bne.n	800624a <xTaskResumeAll+0x106>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8006186:	4b35      	ldr	r3, [pc, #212]	; (800625c <xTaskResumeAll+0x118>)
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	2b00      	cmp	r3, #0
 800618c:	d05d      	beq.n	800624a <xTaskResumeAll+0x106>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800618e:	e02e      	b.n	80061ee <xTaskResumeAll+0xaa>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8006190:	4b33      	ldr	r3, [pc, #204]	; (8006260 <xTaskResumeAll+0x11c>)
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	68db      	ldr	r3, [r3, #12]
 8006196:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	3318      	adds	r3, #24
 800619c:	4618      	mov	r0, r3
 800619e:	f7ff fd7b 	bl	8005c98 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	3304      	adds	r3, #4
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7ff fd76 	bl	8005c98 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061b0:	2201      	movs	r2, #1
 80061b2:	409a      	lsls	r2, r3
 80061b4:	4b2b      	ldr	r3, [pc, #172]	; (8006264 <xTaskResumeAll+0x120>)
 80061b6:	681b      	ldr	r3, [r3, #0]
 80061b8:	4313      	orrs	r3, r2
 80061ba:	4a2a      	ldr	r2, [pc, #168]	; (8006264 <xTaskResumeAll+0x120>)
 80061bc:	6013      	str	r3, [r2, #0]
 80061be:	68fb      	ldr	r3, [r7, #12]
 80061c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061c2:	4613      	mov	r3, r2
 80061c4:	009b      	lsls	r3, r3, #2
 80061c6:	4413      	add	r3, r2
 80061c8:	009b      	lsls	r3, r3, #2
 80061ca:	4a27      	ldr	r2, [pc, #156]	; (8006268 <xTaskResumeAll+0x124>)
 80061cc:	441a      	add	r2, r3
 80061ce:	68fb      	ldr	r3, [r7, #12]
 80061d0:	3304      	adds	r3, #4
 80061d2:	4619      	mov	r1, r3
 80061d4:	4610      	mov	r0, r2
 80061d6:	f7ff fd04 	bl	8005be2 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80061da:	68fb      	ldr	r3, [r7, #12]
 80061dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80061de:	4b23      	ldr	r3, [pc, #140]	; (800626c <xTaskResumeAll+0x128>)
 80061e0:	681b      	ldr	r3, [r3, #0]
 80061e2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80061e4:	429a      	cmp	r2, r3
 80061e6:	d302      	bcc.n	80061ee <xTaskResumeAll+0xaa>
					{
						xYieldPending = pdTRUE;
 80061e8:	4b21      	ldr	r3, [pc, #132]	; (8006270 <xTaskResumeAll+0x12c>)
 80061ea:	2201      	movs	r2, #1
 80061ec:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80061ee:	4b1c      	ldr	r3, [pc, #112]	; (8006260 <xTaskResumeAll+0x11c>)
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d1cc      	bne.n	8006190 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80061f6:	68fb      	ldr	r3, [r7, #12]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d001      	beq.n	8006200 <xTaskResumeAll+0xbc>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80061fc:	f000 fa0c 	bl	8006618 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 8006200:	4b1c      	ldr	r3, [pc, #112]	; (8006274 <xTaskResumeAll+0x130>)
 8006202:	681b      	ldr	r3, [r3, #0]
 8006204:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	2b00      	cmp	r3, #0
 800620a:	d010      	beq.n	800622e <xTaskResumeAll+0xea>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 800620c:	f000 f836 	bl	800627c <xTaskIncrementTick>
 8006210:	4603      	mov	r3, r0
 8006212:	2b00      	cmp	r3, #0
 8006214:	d002      	beq.n	800621c <xTaskResumeAll+0xd8>
							{
								xYieldPending = pdTRUE;
 8006216:	4b16      	ldr	r3, [pc, #88]	; (8006270 <xTaskResumeAll+0x12c>)
 8006218:	2201      	movs	r2, #1
 800621a:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	3b01      	subs	r3, #1
 8006220:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d1f1      	bne.n	800620c <xTaskResumeAll+0xc8>

						uxPendedTicks = 0;
 8006228:	4b12      	ldr	r3, [pc, #72]	; (8006274 <xTaskResumeAll+0x130>)
 800622a:	2200      	movs	r2, #0
 800622c:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800622e:	4b10      	ldr	r3, [pc, #64]	; (8006270 <xTaskResumeAll+0x12c>)
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	2b00      	cmp	r3, #0
 8006234:	d009      	beq.n	800624a <xTaskResumeAll+0x106>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8006236:	2301      	movs	r3, #1
 8006238:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800623a:	4b0f      	ldr	r3, [pc, #60]	; (8006278 <xTaskResumeAll+0x134>)
 800623c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006240:	601a      	str	r2, [r3, #0]
 8006242:	f3bf 8f4f 	dsb	sy
 8006246:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800624a:	f000 fb8f 	bl	800696c <vPortExitCritical>

	return xAlreadyYielded;
 800624e:	68bb      	ldr	r3, [r7, #8]
}
 8006250:	4618      	mov	r0, r3
 8006252:	3710      	adds	r7, #16
 8006254:	46bd      	mov	sp, r7
 8006256:	bd80      	pop	{r7, pc}
 8006258:	2000077c 	.word	0x2000077c
 800625c:	20000754 	.word	0x20000754
 8006260:	20000714 	.word	0x20000714
 8006264:	2000075c 	.word	0x2000075c
 8006268:	20000658 	.word	0x20000658
 800626c:	20000654 	.word	0x20000654
 8006270:	20000768 	.word	0x20000768
 8006274:	20000764 	.word	0x20000764
 8006278:	e000ed04 	.word	0xe000ed04

0800627c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800627c:	b580      	push	{r7, lr}
 800627e:	b086      	sub	sp, #24
 8006280:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8006282:	2300      	movs	r3, #0
 8006284:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8006286:	4b51      	ldr	r3, [pc, #324]	; (80063cc <xTaskIncrementTick+0x150>)
 8006288:	681b      	ldr	r3, [r3, #0]
 800628a:	2b00      	cmp	r3, #0
 800628c:	f040 808d 	bne.w	80063aa <xTaskIncrementTick+0x12e>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8006290:	4b4f      	ldr	r3, [pc, #316]	; (80063d0 <xTaskIncrementTick+0x154>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	3301      	adds	r3, #1
 8006296:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8006298:	4a4d      	ldr	r2, [pc, #308]	; (80063d0 <xTaskIncrementTick+0x154>)
 800629a:	693b      	ldr	r3, [r7, #16]
 800629c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800629e:	693b      	ldr	r3, [r7, #16]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	d120      	bne.n	80062e6 <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 80062a4:	4b4b      	ldr	r3, [pc, #300]	; (80063d4 <xTaskIncrementTick+0x158>)
 80062a6:	681b      	ldr	r3, [r3, #0]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d00a      	beq.n	80062c4 <xTaskIncrementTick+0x48>
	__asm volatile
 80062ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80062b2:	f383 8811 	msr	BASEPRI, r3
 80062b6:	f3bf 8f6f 	isb	sy
 80062ba:	f3bf 8f4f 	dsb	sy
 80062be:	603b      	str	r3, [r7, #0]
}
 80062c0:	bf00      	nop
 80062c2:	e7fe      	b.n	80062c2 <xTaskIncrementTick+0x46>
 80062c4:	4b43      	ldr	r3, [pc, #268]	; (80063d4 <xTaskIncrementTick+0x158>)
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	60fb      	str	r3, [r7, #12]
 80062ca:	4b43      	ldr	r3, [pc, #268]	; (80063d8 <xTaskIncrementTick+0x15c>)
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	4a41      	ldr	r2, [pc, #260]	; (80063d4 <xTaskIncrementTick+0x158>)
 80062d0:	6013      	str	r3, [r2, #0]
 80062d2:	4a41      	ldr	r2, [pc, #260]	; (80063d8 <xTaskIncrementTick+0x15c>)
 80062d4:	68fb      	ldr	r3, [r7, #12]
 80062d6:	6013      	str	r3, [r2, #0]
 80062d8:	4b40      	ldr	r3, [pc, #256]	; (80063dc <xTaskIncrementTick+0x160>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	3301      	adds	r3, #1
 80062de:	4a3f      	ldr	r2, [pc, #252]	; (80063dc <xTaskIncrementTick+0x160>)
 80062e0:	6013      	str	r3, [r2, #0]
 80062e2:	f000 f999 	bl	8006618 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80062e6:	4b3e      	ldr	r3, [pc, #248]	; (80063e0 <xTaskIncrementTick+0x164>)
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	693a      	ldr	r2, [r7, #16]
 80062ec:	429a      	cmp	r2, r3
 80062ee:	d34d      	bcc.n	800638c <xTaskIncrementTick+0x110>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80062f0:	4b38      	ldr	r3, [pc, #224]	; (80063d4 <xTaskIncrementTick+0x158>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	681b      	ldr	r3, [r3, #0]
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d101      	bne.n	80062fe <xTaskIncrementTick+0x82>
 80062fa:	2301      	movs	r3, #1
 80062fc:	e000      	b.n	8006300 <xTaskIncrementTick+0x84>
 80062fe:	2300      	movs	r3, #0
 8006300:	2b00      	cmp	r3, #0
 8006302:	d004      	beq.n	800630e <xTaskIncrementTick+0x92>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8006304:	4b36      	ldr	r3, [pc, #216]	; (80063e0 <xTaskIncrementTick+0x164>)
 8006306:	f04f 32ff 	mov.w	r2, #4294967295
 800630a:	601a      	str	r2, [r3, #0]
					break;
 800630c:	e03e      	b.n	800638c <xTaskIncrementTick+0x110>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800630e:	4b31      	ldr	r3, [pc, #196]	; (80063d4 <xTaskIncrementTick+0x158>)
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	68db      	ldr	r3, [r3, #12]
 8006316:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8006318:	68bb      	ldr	r3, [r7, #8]
 800631a:	685b      	ldr	r3, [r3, #4]
 800631c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	429a      	cmp	r2, r3
 8006324:	d203      	bcs.n	800632e <xTaskIncrementTick+0xb2>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8006326:	4a2e      	ldr	r2, [pc, #184]	; (80063e0 <xTaskIncrementTick+0x164>)
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	6013      	str	r3, [r2, #0]
						break;
 800632c:	e02e      	b.n	800638c <xTaskIncrementTick+0x110>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	3304      	adds	r3, #4
 8006332:	4618      	mov	r0, r3
 8006334:	f7ff fcb0 	bl	8005c98 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8006338:	68bb      	ldr	r3, [r7, #8]
 800633a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800633c:	2b00      	cmp	r3, #0
 800633e:	d004      	beq.n	800634a <xTaskIncrementTick+0xce>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8006340:	68bb      	ldr	r3, [r7, #8]
 8006342:	3318      	adds	r3, #24
 8006344:	4618      	mov	r0, r3
 8006346:	f7ff fca7 	bl	8005c98 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 800634a:	68bb      	ldr	r3, [r7, #8]
 800634c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800634e:	2201      	movs	r2, #1
 8006350:	409a      	lsls	r2, r3
 8006352:	4b24      	ldr	r3, [pc, #144]	; (80063e4 <xTaskIncrementTick+0x168>)
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	4313      	orrs	r3, r2
 8006358:	4a22      	ldr	r2, [pc, #136]	; (80063e4 <xTaskIncrementTick+0x168>)
 800635a:	6013      	str	r3, [r2, #0]
 800635c:	68bb      	ldr	r3, [r7, #8]
 800635e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006360:	4613      	mov	r3, r2
 8006362:	009b      	lsls	r3, r3, #2
 8006364:	4413      	add	r3, r2
 8006366:	009b      	lsls	r3, r3, #2
 8006368:	4a1f      	ldr	r2, [pc, #124]	; (80063e8 <xTaskIncrementTick+0x16c>)
 800636a:	441a      	add	r2, r3
 800636c:	68bb      	ldr	r3, [r7, #8]
 800636e:	3304      	adds	r3, #4
 8006370:	4619      	mov	r1, r3
 8006372:	4610      	mov	r0, r2
 8006374:	f7ff fc35 	bl	8005be2 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8006378:	68bb      	ldr	r3, [r7, #8]
 800637a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800637c:	4b1b      	ldr	r3, [pc, #108]	; (80063ec <xTaskIncrementTick+0x170>)
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006382:	429a      	cmp	r2, r3
 8006384:	d3b4      	bcc.n	80062f0 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8006386:	2301      	movs	r3, #1
 8006388:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800638a:	e7b1      	b.n	80062f0 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 800638c:	4b17      	ldr	r3, [pc, #92]	; (80063ec <xTaskIncrementTick+0x170>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006392:	4915      	ldr	r1, [pc, #84]	; (80063e8 <xTaskIncrementTick+0x16c>)
 8006394:	4613      	mov	r3, r2
 8006396:	009b      	lsls	r3, r3, #2
 8006398:	4413      	add	r3, r2
 800639a:	009b      	lsls	r3, r3, #2
 800639c:	440b      	add	r3, r1
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2b01      	cmp	r3, #1
 80063a2:	d907      	bls.n	80063b4 <xTaskIncrementTick+0x138>
			{
				xSwitchRequired = pdTRUE;
 80063a4:	2301      	movs	r3, #1
 80063a6:	617b      	str	r3, [r7, #20]
 80063a8:	e004      	b.n	80063b4 <xTaskIncrementTick+0x138>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80063aa:	4b11      	ldr	r3, [pc, #68]	; (80063f0 <xTaskIncrementTick+0x174>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	3301      	adds	r3, #1
 80063b0:	4a0f      	ldr	r2, [pc, #60]	; (80063f0 <xTaskIncrementTick+0x174>)
 80063b2:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80063b4:	4b0f      	ldr	r3, [pc, #60]	; (80063f4 <xTaskIncrementTick+0x178>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <xTaskIncrementTick+0x144>
		{
			xSwitchRequired = pdTRUE;
 80063bc:	2301      	movs	r3, #1
 80063be:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80063c0:	697b      	ldr	r3, [r7, #20]
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3718      	adds	r7, #24
 80063c6:	46bd      	mov	sp, r7
 80063c8:	bd80      	pop	{r7, pc}
 80063ca:	bf00      	nop
 80063cc:	2000077c 	.word	0x2000077c
 80063d0:	20000758 	.word	0x20000758
 80063d4:	2000070c 	.word	0x2000070c
 80063d8:	20000710 	.word	0x20000710
 80063dc:	2000076c 	.word	0x2000076c
 80063e0:	20000774 	.word	0x20000774
 80063e4:	2000075c 	.word	0x2000075c
 80063e8:	20000658 	.word	0x20000658
 80063ec:	20000654 	.word	0x20000654
 80063f0:	20000764 	.word	0x20000764
 80063f4:	20000768 	.word	0x20000768

080063f8 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80063f8:	b480      	push	{r7}
 80063fa:	b087      	sub	sp, #28
 80063fc:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80063fe:	4b26      	ldr	r3, [pc, #152]	; (8006498 <vTaskSwitchContext+0xa0>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	2b00      	cmp	r3, #0
 8006404:	d003      	beq.n	800640e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8006406:	4b25      	ldr	r3, [pc, #148]	; (800649c <vTaskSwitchContext+0xa4>)
 8006408:	2201      	movs	r2, #1
 800640a:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 800640c:	e03f      	b.n	800648e <vTaskSwitchContext+0x96>
		xYieldPending = pdFALSE;
 800640e:	4b23      	ldr	r3, [pc, #140]	; (800649c <vTaskSwitchContext+0xa4>)
 8006410:	2200      	movs	r2, #0
 8006412:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 8006414:	4b22      	ldr	r3, [pc, #136]	; (80064a0 <vTaskSwitchContext+0xa8>)
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800641a:	68fb      	ldr	r3, [r7, #12]
 800641c:	fab3 f383 	clz	r3, r3
 8006420:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8006422:	7afb      	ldrb	r3, [r7, #11]
 8006424:	f1c3 031f 	rsb	r3, r3, #31
 8006428:	617b      	str	r3, [r7, #20]
 800642a:	491e      	ldr	r1, [pc, #120]	; (80064a4 <vTaskSwitchContext+0xac>)
 800642c:	697a      	ldr	r2, [r7, #20]
 800642e:	4613      	mov	r3, r2
 8006430:	009b      	lsls	r3, r3, #2
 8006432:	4413      	add	r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	440b      	add	r3, r1
 8006438:	681b      	ldr	r3, [r3, #0]
 800643a:	2b00      	cmp	r3, #0
 800643c:	d10a      	bne.n	8006454 <vTaskSwitchContext+0x5c>
	__asm volatile
 800643e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006442:	f383 8811 	msr	BASEPRI, r3
 8006446:	f3bf 8f6f 	isb	sy
 800644a:	f3bf 8f4f 	dsb	sy
 800644e:	607b      	str	r3, [r7, #4]
}
 8006450:	bf00      	nop
 8006452:	e7fe      	b.n	8006452 <vTaskSwitchContext+0x5a>
 8006454:	697a      	ldr	r2, [r7, #20]
 8006456:	4613      	mov	r3, r2
 8006458:	009b      	lsls	r3, r3, #2
 800645a:	4413      	add	r3, r2
 800645c:	009b      	lsls	r3, r3, #2
 800645e:	4a11      	ldr	r2, [pc, #68]	; (80064a4 <vTaskSwitchContext+0xac>)
 8006460:	4413      	add	r3, r2
 8006462:	613b      	str	r3, [r7, #16]
 8006464:	693b      	ldr	r3, [r7, #16]
 8006466:	685b      	ldr	r3, [r3, #4]
 8006468:	685a      	ldr	r2, [r3, #4]
 800646a:	693b      	ldr	r3, [r7, #16]
 800646c:	605a      	str	r2, [r3, #4]
 800646e:	693b      	ldr	r3, [r7, #16]
 8006470:	685a      	ldr	r2, [r3, #4]
 8006472:	693b      	ldr	r3, [r7, #16]
 8006474:	3308      	adds	r3, #8
 8006476:	429a      	cmp	r2, r3
 8006478:	d104      	bne.n	8006484 <vTaskSwitchContext+0x8c>
 800647a:	693b      	ldr	r3, [r7, #16]
 800647c:	685b      	ldr	r3, [r3, #4]
 800647e:	685a      	ldr	r2, [r3, #4]
 8006480:	693b      	ldr	r3, [r7, #16]
 8006482:	605a      	str	r2, [r3, #4]
 8006484:	693b      	ldr	r3, [r7, #16]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	68db      	ldr	r3, [r3, #12]
 800648a:	4a07      	ldr	r2, [pc, #28]	; (80064a8 <vTaskSwitchContext+0xb0>)
 800648c:	6013      	str	r3, [r2, #0]
}
 800648e:	bf00      	nop
 8006490:	371c      	adds	r7, #28
 8006492:	46bd      	mov	sp, r7
 8006494:	bc80      	pop	{r7}
 8006496:	4770      	bx	lr
 8006498:	2000077c 	.word	0x2000077c
 800649c:	20000768 	.word	0x20000768
 80064a0:	2000075c 	.word	0x2000075c
 80064a4:	20000658 	.word	0x20000658
 80064a8:	20000654 	.word	0x20000654

080064ac <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80064ac:	b580      	push	{r7, lr}
 80064ae:	b082      	sub	sp, #8
 80064b0:	af00      	add	r7, sp, #0
 80064b2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80064b4:	f000 f852 	bl	800655c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80064b8:	4b06      	ldr	r3, [pc, #24]	; (80064d4 <prvIdleTask+0x28>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	2b01      	cmp	r3, #1
 80064be:	d9f9      	bls.n	80064b4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80064c0:	4b05      	ldr	r3, [pc, #20]	; (80064d8 <prvIdleTask+0x2c>)
 80064c2:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80064c6:	601a      	str	r2, [r3, #0]
 80064c8:	f3bf 8f4f 	dsb	sy
 80064cc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80064d0:	e7f0      	b.n	80064b4 <prvIdleTask+0x8>
 80064d2:	bf00      	nop
 80064d4:	20000658 	.word	0x20000658
 80064d8:	e000ed04 	.word	0xe000ed04

080064dc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b082      	sub	sp, #8
 80064e0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064e2:	2300      	movs	r3, #0
 80064e4:	607b      	str	r3, [r7, #4]
 80064e6:	e00c      	b.n	8006502 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80064e8:	687a      	ldr	r2, [r7, #4]
 80064ea:	4613      	mov	r3, r2
 80064ec:	009b      	lsls	r3, r3, #2
 80064ee:	4413      	add	r3, r2
 80064f0:	009b      	lsls	r3, r3, #2
 80064f2:	4a12      	ldr	r2, [pc, #72]	; (800653c <prvInitialiseTaskLists+0x60>)
 80064f4:	4413      	add	r3, r2
 80064f6:	4618      	mov	r0, r3
 80064f8:	f7ff fb48 	bl	8005b8c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	3301      	adds	r3, #1
 8006500:	607b      	str	r3, [r7, #4]
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	2b06      	cmp	r3, #6
 8006506:	d9ef      	bls.n	80064e8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8006508:	480d      	ldr	r0, [pc, #52]	; (8006540 <prvInitialiseTaskLists+0x64>)
 800650a:	f7ff fb3f 	bl	8005b8c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800650e:	480d      	ldr	r0, [pc, #52]	; (8006544 <prvInitialiseTaskLists+0x68>)
 8006510:	f7ff fb3c 	bl	8005b8c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8006514:	480c      	ldr	r0, [pc, #48]	; (8006548 <prvInitialiseTaskLists+0x6c>)
 8006516:	f7ff fb39 	bl	8005b8c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800651a:	480c      	ldr	r0, [pc, #48]	; (800654c <prvInitialiseTaskLists+0x70>)
 800651c:	f7ff fb36 	bl	8005b8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8006520:	480b      	ldr	r0, [pc, #44]	; (8006550 <prvInitialiseTaskLists+0x74>)
 8006522:	f7ff fb33 	bl	8005b8c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8006526:	4b0b      	ldr	r3, [pc, #44]	; (8006554 <prvInitialiseTaskLists+0x78>)
 8006528:	4a05      	ldr	r2, [pc, #20]	; (8006540 <prvInitialiseTaskLists+0x64>)
 800652a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800652c:	4b0a      	ldr	r3, [pc, #40]	; (8006558 <prvInitialiseTaskLists+0x7c>)
 800652e:	4a05      	ldr	r2, [pc, #20]	; (8006544 <prvInitialiseTaskLists+0x68>)
 8006530:	601a      	str	r2, [r3, #0]
}
 8006532:	bf00      	nop
 8006534:	3708      	adds	r7, #8
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	20000658 	.word	0x20000658
 8006540:	200006e4 	.word	0x200006e4
 8006544:	200006f8 	.word	0x200006f8
 8006548:	20000714 	.word	0x20000714
 800654c:	20000728 	.word	0x20000728
 8006550:	20000740 	.word	0x20000740
 8006554:	2000070c 	.word	0x2000070c
 8006558:	20000710 	.word	0x20000710

0800655c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800655c:	b580      	push	{r7, lr}
 800655e:	b082      	sub	sp, #8
 8006560:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent vTaskSuspendAll()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006562:	e019      	b.n	8006598 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8006564:	f000 f9d2 	bl	800690c <vPortEnterCritical>
			{
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8006568:	4b10      	ldr	r3, [pc, #64]	; (80065ac <prvCheckTasksWaitingTermination+0x50>)
 800656a:	68db      	ldr	r3, [r3, #12]
 800656c:	68db      	ldr	r3, [r3, #12]
 800656e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8006570:	687b      	ldr	r3, [r7, #4]
 8006572:	3304      	adds	r3, #4
 8006574:	4618      	mov	r0, r3
 8006576:	f7ff fb8f 	bl	8005c98 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800657a:	4b0d      	ldr	r3, [pc, #52]	; (80065b0 <prvCheckTasksWaitingTermination+0x54>)
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	3b01      	subs	r3, #1
 8006580:	4a0b      	ldr	r2, [pc, #44]	; (80065b0 <prvCheckTasksWaitingTermination+0x54>)
 8006582:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8006584:	4b0b      	ldr	r3, [pc, #44]	; (80065b4 <prvCheckTasksWaitingTermination+0x58>)
 8006586:	681b      	ldr	r3, [r3, #0]
 8006588:	3b01      	subs	r3, #1
 800658a:	4a0a      	ldr	r2, [pc, #40]	; (80065b4 <prvCheckTasksWaitingTermination+0x58>)
 800658c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800658e:	f000 f9ed 	bl	800696c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8006592:	6878      	ldr	r0, [r7, #4]
 8006594:	f000 f810 	bl	80065b8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8006598:	4b06      	ldr	r3, [pc, #24]	; (80065b4 <prvCheckTasksWaitingTermination+0x58>)
 800659a:	681b      	ldr	r3, [r3, #0]
 800659c:	2b00      	cmp	r3, #0
 800659e:	d1e1      	bne.n	8006564 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80065a0:	bf00      	nop
 80065a2:	bf00      	nop
 80065a4:	3708      	adds	r7, #8
 80065a6:	46bd      	mov	sp, r7
 80065a8:	bd80      	pop	{r7, pc}
 80065aa:	bf00      	nop
 80065ac:	20000728 	.word	0x20000728
 80065b0:	20000754 	.word	0x20000754
 80065b4:	2000073c 	.word	0x2000073c

080065b8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b084      	sub	sp, #16
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d108      	bne.n	80065dc <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80065ce:	4618      	mov	r0, r3
 80065d0:	f000 fb22 	bl	8006c18 <vPortFree>
				vPortFree( pxTCB );
 80065d4:	6878      	ldr	r0, [r7, #4]
 80065d6:	f000 fb1f 	bl	8006c18 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80065da:	e018      	b.n	800660e <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065e2:	2b01      	cmp	r3, #1
 80065e4:	d103      	bne.n	80065ee <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 80065e6:	6878      	ldr	r0, [r7, #4]
 80065e8:	f000 fb16 	bl	8006c18 <vPortFree>
	}
 80065ec:	e00f      	b.n	800660e <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80065f4:	2b02      	cmp	r3, #2
 80065f6:	d00a      	beq.n	800660e <prvDeleteTCB+0x56>
	__asm volatile
 80065f8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80065fc:	f383 8811 	msr	BASEPRI, r3
 8006600:	f3bf 8f6f 	isb	sy
 8006604:	f3bf 8f4f 	dsb	sy
 8006608:	60fb      	str	r3, [r7, #12]
}
 800660a:	bf00      	nop
 800660c:	e7fe      	b.n	800660c <prvDeleteTCB+0x54>
	}
 800660e:	bf00      	nop
 8006610:	3710      	adds	r7, #16
 8006612:	46bd      	mov	sp, r7
 8006614:	bd80      	pop	{r7, pc}
	...

08006618 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8006618:	b480      	push	{r7}
 800661a:	b083      	sub	sp, #12
 800661c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800661e:	4b0e      	ldr	r3, [pc, #56]	; (8006658 <prvResetNextTaskUnblockTime+0x40>)
 8006620:	681b      	ldr	r3, [r3, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	2b00      	cmp	r3, #0
 8006626:	d101      	bne.n	800662c <prvResetNextTaskUnblockTime+0x14>
 8006628:	2301      	movs	r3, #1
 800662a:	e000      	b.n	800662e <prvResetNextTaskUnblockTime+0x16>
 800662c:	2300      	movs	r3, #0
 800662e:	2b00      	cmp	r3, #0
 8006630:	d004      	beq.n	800663c <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8006632:	4b0a      	ldr	r3, [pc, #40]	; (800665c <prvResetNextTaskUnblockTime+0x44>)
 8006634:	f04f 32ff 	mov.w	r2, #4294967295
 8006638:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800663a:	e008      	b.n	800664e <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800663c:	4b06      	ldr	r3, [pc, #24]	; (8006658 <prvResetNextTaskUnblockTime+0x40>)
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	68db      	ldr	r3, [r3, #12]
 8006642:	68db      	ldr	r3, [r3, #12]
 8006644:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	685b      	ldr	r3, [r3, #4]
 800664a:	4a04      	ldr	r2, [pc, #16]	; (800665c <prvResetNextTaskUnblockTime+0x44>)
 800664c:	6013      	str	r3, [r2, #0]
}
 800664e:	bf00      	nop
 8006650:	370c      	adds	r7, #12
 8006652:	46bd      	mov	sp, r7
 8006654:	bc80      	pop	{r7}
 8006656:	4770      	bx	lr
 8006658:	2000070c 	.word	0x2000070c
 800665c:	20000774 	.word	0x20000774

08006660 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8006660:	b580      	push	{r7, lr}
 8006662:	b084      	sub	sp, #16
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800666a:	4b29      	ldr	r3, [pc, #164]	; (8006710 <prvAddCurrentTaskToDelayedList+0xb0>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8006670:	4b28      	ldr	r3, [pc, #160]	; (8006714 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	3304      	adds	r3, #4
 8006676:	4618      	mov	r0, r3
 8006678:	f7ff fb0e 	bl	8005c98 <uxListRemove>
 800667c:	4603      	mov	r3, r0
 800667e:	2b00      	cmp	r3, #0
 8006680:	d10b      	bne.n	800669a <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8006682:	4b24      	ldr	r3, [pc, #144]	; (8006714 <prvAddCurrentTaskToDelayedList+0xb4>)
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006688:	2201      	movs	r2, #1
 800668a:	fa02 f303 	lsl.w	r3, r2, r3
 800668e:	43da      	mvns	r2, r3
 8006690:	4b21      	ldr	r3, [pc, #132]	; (8006718 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	4013      	ands	r3, r2
 8006696:	4a20      	ldr	r2, [pc, #128]	; (8006718 <prvAddCurrentTaskToDelayedList+0xb8>)
 8006698:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800669a:	687b      	ldr	r3, [r7, #4]
 800669c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066a0:	d10a      	bne.n	80066b8 <prvAddCurrentTaskToDelayedList+0x58>
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	2b00      	cmp	r3, #0
 80066a6:	d007      	beq.n	80066b8 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066a8:	4b1a      	ldr	r3, [pc, #104]	; (8006714 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	3304      	adds	r3, #4
 80066ae:	4619      	mov	r1, r3
 80066b0:	481a      	ldr	r0, [pc, #104]	; (800671c <prvAddCurrentTaskToDelayedList+0xbc>)
 80066b2:	f7ff fa96 	bl	8005be2 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80066b6:	e026      	b.n	8006706 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80066b8:	68fa      	ldr	r2, [r7, #12]
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	4413      	add	r3, r2
 80066be:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80066c0:	4b14      	ldr	r3, [pc, #80]	; (8006714 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	68ba      	ldr	r2, [r7, #8]
 80066c6:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80066c8:	68ba      	ldr	r2, [r7, #8]
 80066ca:	68fb      	ldr	r3, [r7, #12]
 80066cc:	429a      	cmp	r2, r3
 80066ce:	d209      	bcs.n	80066e4 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066d0:	4b13      	ldr	r3, [pc, #76]	; (8006720 <prvAddCurrentTaskToDelayedList+0xc0>)
 80066d2:	681a      	ldr	r2, [r3, #0]
 80066d4:	4b0f      	ldr	r3, [pc, #60]	; (8006714 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066d6:	681b      	ldr	r3, [r3, #0]
 80066d8:	3304      	adds	r3, #4
 80066da:	4619      	mov	r1, r3
 80066dc:	4610      	mov	r0, r2
 80066de:	f7ff faa3 	bl	8005c28 <vListInsert>
}
 80066e2:	e010      	b.n	8006706 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80066e4:	4b0f      	ldr	r3, [pc, #60]	; (8006724 <prvAddCurrentTaskToDelayedList+0xc4>)
 80066e6:	681a      	ldr	r2, [r3, #0]
 80066e8:	4b0a      	ldr	r3, [pc, #40]	; (8006714 <prvAddCurrentTaskToDelayedList+0xb4>)
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	3304      	adds	r3, #4
 80066ee:	4619      	mov	r1, r3
 80066f0:	4610      	mov	r0, r2
 80066f2:	f7ff fa99 	bl	8005c28 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 80066f6:	4b0c      	ldr	r3, [pc, #48]	; (8006728 <prvAddCurrentTaskToDelayedList+0xc8>)
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	68ba      	ldr	r2, [r7, #8]
 80066fc:	429a      	cmp	r2, r3
 80066fe:	d202      	bcs.n	8006706 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8006700:	4a09      	ldr	r2, [pc, #36]	; (8006728 <prvAddCurrentTaskToDelayedList+0xc8>)
 8006702:	68bb      	ldr	r3, [r7, #8]
 8006704:	6013      	str	r3, [r2, #0]
}
 8006706:	bf00      	nop
 8006708:	3710      	adds	r7, #16
 800670a:	46bd      	mov	sp, r7
 800670c:	bd80      	pop	{r7, pc}
 800670e:	bf00      	nop
 8006710:	20000758 	.word	0x20000758
 8006714:	20000654 	.word	0x20000654
 8006718:	2000075c 	.word	0x2000075c
 800671c:	20000740 	.word	0x20000740
 8006720:	20000710 	.word	0x20000710
 8006724:	2000070c 	.word	0x2000070c
 8006728:	20000774 	.word	0x20000774

0800672c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800672c:	b480      	push	{r7}
 800672e:	b085      	sub	sp, #20
 8006730:	af00      	add	r7, sp, #0
 8006732:	60f8      	str	r0, [r7, #12]
 8006734:	60b9      	str	r1, [r7, #8]
 8006736:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8006738:	68fb      	ldr	r3, [r7, #12]
 800673a:	3b04      	subs	r3, #4
 800673c:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800673e:	68fb      	ldr	r3, [r7, #12]
 8006740:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8006744:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006746:	68fb      	ldr	r3, [r7, #12]
 8006748:	3b04      	subs	r3, #4
 800674a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800674c:	68bb      	ldr	r3, [r7, #8]
 800674e:	f023 0201 	bic.w	r2, r3, #1
 8006752:	68fb      	ldr	r3, [r7, #12]
 8006754:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	3b04      	subs	r3, #4
 800675a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800675c:	4a08      	ldr	r2, [pc, #32]	; (8006780 <pxPortInitialiseStack+0x54>)
 800675e:	68fb      	ldr	r3, [r7, #12]
 8006760:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8006762:	68fb      	ldr	r3, [r7, #12]
 8006764:	3b14      	subs	r3, #20
 8006766:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8006768:	687a      	ldr	r2, [r7, #4]
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800676e:	68fb      	ldr	r3, [r7, #12]
 8006770:	3b20      	subs	r3, #32
 8006772:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8006774:	68fb      	ldr	r3, [r7, #12]
}
 8006776:	4618      	mov	r0, r3
 8006778:	3714      	adds	r7, #20
 800677a:	46bd      	mov	sp, r7
 800677c:	bc80      	pop	{r7}
 800677e:	4770      	bx	lr
 8006780:	08006785 	.word	0x08006785

08006784 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8006784:	b480      	push	{r7}
 8006786:	b085      	sub	sp, #20
 8006788:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0UL;
 800678a:	2300      	movs	r3, #0
 800678c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800678e:	4b12      	ldr	r3, [pc, #72]	; (80067d8 <prvTaskExitError+0x54>)
 8006790:	681b      	ldr	r3, [r3, #0]
 8006792:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006796:	d00a      	beq.n	80067ae <prvTaskExitError+0x2a>
	__asm volatile
 8006798:	f04f 0350 	mov.w	r3, #80	; 0x50
 800679c:	f383 8811 	msr	BASEPRI, r3
 80067a0:	f3bf 8f6f 	isb	sy
 80067a4:	f3bf 8f4f 	dsb	sy
 80067a8:	60fb      	str	r3, [r7, #12]
}
 80067aa:	bf00      	nop
 80067ac:	e7fe      	b.n	80067ac <prvTaskExitError+0x28>
	__asm volatile
 80067ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80067b2:	f383 8811 	msr	BASEPRI, r3
 80067b6:	f3bf 8f6f 	isb	sy
 80067ba:	f3bf 8f4f 	dsb	sy
 80067be:	60bb      	str	r3, [r7, #8]
}
 80067c0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80067c2:	bf00      	nop
 80067c4:	687b      	ldr	r3, [r7, #4]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d0fc      	beq.n	80067c4 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80067ca:	bf00      	nop
 80067cc:	bf00      	nop
 80067ce:	3714      	adds	r7, #20
 80067d0:	46bd      	mov	sp, r7
 80067d2:	bc80      	pop	{r7}
 80067d4:	4770      	bx	lr
 80067d6:	bf00      	nop
 80067d8:	2000000c 	.word	0x2000000c
 80067dc:	00000000 	.word	0x00000000

080067e0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80067e0:	4b07      	ldr	r3, [pc, #28]	; (8006800 <pxCurrentTCBConst2>)
 80067e2:	6819      	ldr	r1, [r3, #0]
 80067e4:	6808      	ldr	r0, [r1, #0]
 80067e6:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80067ea:	f380 8809 	msr	PSP, r0
 80067ee:	f3bf 8f6f 	isb	sy
 80067f2:	f04f 0000 	mov.w	r0, #0
 80067f6:	f380 8811 	msr	BASEPRI, r0
 80067fa:	f04e 0e0d 	orr.w	lr, lr, #13
 80067fe:	4770      	bx	lr

08006800 <pxCurrentTCBConst2>:
 8006800:	20000654 	.word	0x20000654
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8006804:	bf00      	nop
 8006806:	bf00      	nop

08006808 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8006808:	4806      	ldr	r0, [pc, #24]	; (8006824 <prvPortStartFirstTask+0x1c>)
 800680a:	6800      	ldr	r0, [r0, #0]
 800680c:	6800      	ldr	r0, [r0, #0]
 800680e:	f380 8808 	msr	MSP, r0
 8006812:	b662      	cpsie	i
 8006814:	b661      	cpsie	f
 8006816:	f3bf 8f4f 	dsb	sy
 800681a:	f3bf 8f6f 	isb	sy
 800681e:	df00      	svc	0
 8006820:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8006822:	bf00      	nop
 8006824:	e000ed08 	.word	0xe000ed08

08006828 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006828:	b580      	push	{r7, lr}
 800682a:	b084      	sub	sp, #16
 800682c:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800682e:	4b32      	ldr	r3, [pc, #200]	; (80068f8 <xPortStartScheduler+0xd0>)
 8006830:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	781b      	ldrb	r3, [r3, #0]
 8006836:	b2db      	uxtb	r3, r3
 8006838:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800683a:	68fb      	ldr	r3, [r7, #12]
 800683c:	22ff      	movs	r2, #255	; 0xff
 800683e:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8006840:	68fb      	ldr	r3, [r7, #12]
 8006842:	781b      	ldrb	r3, [r3, #0]
 8006844:	b2db      	uxtb	r3, r3
 8006846:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006848:	78fb      	ldrb	r3, [r7, #3]
 800684a:	b2db      	uxtb	r3, r3
 800684c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8006850:	b2da      	uxtb	r2, r3
 8006852:	4b2a      	ldr	r3, [pc, #168]	; (80068fc <xPortStartScheduler+0xd4>)
 8006854:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006856:	4b2a      	ldr	r3, [pc, #168]	; (8006900 <xPortStartScheduler+0xd8>)
 8006858:	2207      	movs	r2, #7
 800685a:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800685c:	e009      	b.n	8006872 <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800685e:	4b28      	ldr	r3, [pc, #160]	; (8006900 <xPortStartScheduler+0xd8>)
 8006860:	681b      	ldr	r3, [r3, #0]
 8006862:	3b01      	subs	r3, #1
 8006864:	4a26      	ldr	r2, [pc, #152]	; (8006900 <xPortStartScheduler+0xd8>)
 8006866:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006868:	78fb      	ldrb	r3, [r7, #3]
 800686a:	b2db      	uxtb	r3, r3
 800686c:	005b      	lsls	r3, r3, #1
 800686e:	b2db      	uxtb	r3, r3
 8006870:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006872:	78fb      	ldrb	r3, [r7, #3]
 8006874:	b2db      	uxtb	r3, r3
 8006876:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800687a:	2b80      	cmp	r3, #128	; 0x80
 800687c:	d0ef      	beq.n	800685e <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800687e:	4b20      	ldr	r3, [pc, #128]	; (8006900 <xPortStartScheduler+0xd8>)
 8006880:	681b      	ldr	r3, [r3, #0]
 8006882:	f1c3 0307 	rsb	r3, r3, #7
 8006886:	2b04      	cmp	r3, #4
 8006888:	d00a      	beq.n	80068a0 <xPortStartScheduler+0x78>
	__asm volatile
 800688a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800688e:	f383 8811 	msr	BASEPRI, r3
 8006892:	f3bf 8f6f 	isb	sy
 8006896:	f3bf 8f4f 	dsb	sy
 800689a:	60bb      	str	r3, [r7, #8]
}
 800689c:	bf00      	nop
 800689e:	e7fe      	b.n	800689e <xPortStartScheduler+0x76>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80068a0:	4b17      	ldr	r3, [pc, #92]	; (8006900 <xPortStartScheduler+0xd8>)
 80068a2:	681b      	ldr	r3, [r3, #0]
 80068a4:	021b      	lsls	r3, r3, #8
 80068a6:	4a16      	ldr	r2, [pc, #88]	; (8006900 <xPortStartScheduler+0xd8>)
 80068a8:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80068aa:	4b15      	ldr	r3, [pc, #84]	; (8006900 <xPortStartScheduler+0xd8>)
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80068b2:	4a13      	ldr	r2, [pc, #76]	; (8006900 <xPortStartScheduler+0xd8>)
 80068b4:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	b2da      	uxtb	r2, r3
 80068ba:	68fb      	ldr	r3, [r7, #12]
 80068bc:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80068be:	4b11      	ldr	r3, [pc, #68]	; (8006904 <xPortStartScheduler+0xdc>)
 80068c0:	681b      	ldr	r3, [r3, #0]
 80068c2:	4a10      	ldr	r2, [pc, #64]	; (8006904 <xPortStartScheduler+0xdc>)
 80068c4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80068c8:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80068ca:	4b0e      	ldr	r3, [pc, #56]	; (8006904 <xPortStartScheduler+0xdc>)
 80068cc:	681b      	ldr	r3, [r3, #0]
 80068ce:	4a0d      	ldr	r2, [pc, #52]	; (8006904 <xPortStartScheduler+0xdc>)
 80068d0:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80068d4:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80068d6:	f000 f8b9 	bl	8006a4c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80068da:	4b0b      	ldr	r3, [pc, #44]	; (8006908 <xPortStartScheduler+0xe0>)
 80068dc:	2200      	movs	r2, #0
 80068de:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80068e0:	f7ff ff92 	bl	8006808 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80068e4:	f7ff fd88 	bl	80063f8 <vTaskSwitchContext>
	prvTaskExitError();
 80068e8:	f7ff ff4c 	bl	8006784 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80068ec:	2300      	movs	r3, #0
}
 80068ee:	4618      	mov	r0, r3
 80068f0:	3710      	adds	r7, #16
 80068f2:	46bd      	mov	sp, r7
 80068f4:	bd80      	pop	{r7, pc}
 80068f6:	bf00      	nop
 80068f8:	e000e400 	.word	0xe000e400
 80068fc:	20000780 	.word	0x20000780
 8006900:	20000784 	.word	0x20000784
 8006904:	e000ed20 	.word	0xe000ed20
 8006908:	2000000c 	.word	0x2000000c

0800690c <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800690c:	b480      	push	{r7}
 800690e:	b083      	sub	sp, #12
 8006910:	af00      	add	r7, sp, #0
	__asm volatile
 8006912:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006916:	f383 8811 	msr	BASEPRI, r3
 800691a:	f3bf 8f6f 	isb	sy
 800691e:	f3bf 8f4f 	dsb	sy
 8006922:	607b      	str	r3, [r7, #4]
}
 8006924:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006926:	4b0f      	ldr	r3, [pc, #60]	; (8006964 <vPortEnterCritical+0x58>)
 8006928:	681b      	ldr	r3, [r3, #0]
 800692a:	3301      	adds	r3, #1
 800692c:	4a0d      	ldr	r2, [pc, #52]	; (8006964 <vPortEnterCritical+0x58>)
 800692e:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8006930:	4b0c      	ldr	r3, [pc, #48]	; (8006964 <vPortEnterCritical+0x58>)
 8006932:	681b      	ldr	r3, [r3, #0]
 8006934:	2b01      	cmp	r3, #1
 8006936:	d10f      	bne.n	8006958 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006938:	4b0b      	ldr	r3, [pc, #44]	; (8006968 <vPortEnterCritical+0x5c>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	b2db      	uxtb	r3, r3
 800693e:	2b00      	cmp	r3, #0
 8006940:	d00a      	beq.n	8006958 <vPortEnterCritical+0x4c>
	__asm volatile
 8006942:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006946:	f383 8811 	msr	BASEPRI, r3
 800694a:	f3bf 8f6f 	isb	sy
 800694e:	f3bf 8f4f 	dsb	sy
 8006952:	603b      	str	r3, [r7, #0]
}
 8006954:	bf00      	nop
 8006956:	e7fe      	b.n	8006956 <vPortEnterCritical+0x4a>
	}
}
 8006958:	bf00      	nop
 800695a:	370c      	adds	r7, #12
 800695c:	46bd      	mov	sp, r7
 800695e:	bc80      	pop	{r7}
 8006960:	4770      	bx	lr
 8006962:	bf00      	nop
 8006964:	2000000c 	.word	0x2000000c
 8006968:	e000ed04 	.word	0xe000ed04

0800696c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800696c:	b480      	push	{r7}
 800696e:	b083      	sub	sp, #12
 8006970:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8006972:	4b11      	ldr	r3, [pc, #68]	; (80069b8 <vPortExitCritical+0x4c>)
 8006974:	681b      	ldr	r3, [r3, #0]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d10a      	bne.n	8006990 <vPortExitCritical+0x24>
	__asm volatile
 800697a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800697e:	f383 8811 	msr	BASEPRI, r3
 8006982:	f3bf 8f6f 	isb	sy
 8006986:	f3bf 8f4f 	dsb	sy
 800698a:	607b      	str	r3, [r7, #4]
}
 800698c:	bf00      	nop
 800698e:	e7fe      	b.n	800698e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8006990:	4b09      	ldr	r3, [pc, #36]	; (80069b8 <vPortExitCritical+0x4c>)
 8006992:	681b      	ldr	r3, [r3, #0]
 8006994:	3b01      	subs	r3, #1
 8006996:	4a08      	ldr	r2, [pc, #32]	; (80069b8 <vPortExitCritical+0x4c>)
 8006998:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800699a:	4b07      	ldr	r3, [pc, #28]	; (80069b8 <vPortExitCritical+0x4c>)
 800699c:	681b      	ldr	r3, [r3, #0]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d105      	bne.n	80069ae <vPortExitCritical+0x42>
 80069a2:	2300      	movs	r3, #0
 80069a4:	603b      	str	r3, [r7, #0]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80069a6:	683b      	ldr	r3, [r7, #0]
 80069a8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80069ac:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80069ae:	bf00      	nop
 80069b0:	370c      	adds	r7, #12
 80069b2:	46bd      	mov	sp, r7
 80069b4:	bc80      	pop	{r7}
 80069b6:	4770      	bx	lr
 80069b8:	2000000c 	.word	0x2000000c
 80069bc:	00000000 	.word	0x00000000

080069c0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80069c0:	f3ef 8009 	mrs	r0, PSP
 80069c4:	f3bf 8f6f 	isb	sy
 80069c8:	4b0d      	ldr	r3, [pc, #52]	; (8006a00 <pxCurrentTCBConst>)
 80069ca:	681a      	ldr	r2, [r3, #0]
 80069cc:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80069d0:	6010      	str	r0, [r2, #0]
 80069d2:	e92d 4008 	stmdb	sp!, {r3, lr}
 80069d6:	f04f 0050 	mov.w	r0, #80	; 0x50
 80069da:	f380 8811 	msr	BASEPRI, r0
 80069de:	f7ff fd0b 	bl	80063f8 <vTaskSwitchContext>
 80069e2:	f04f 0000 	mov.w	r0, #0
 80069e6:	f380 8811 	msr	BASEPRI, r0
 80069ea:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 80069ee:	6819      	ldr	r1, [r3, #0]
 80069f0:	6808      	ldr	r0, [r1, #0]
 80069f2:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 80069f6:	f380 8809 	msr	PSP, r0
 80069fa:	f3bf 8f6f 	isb	sy
 80069fe:	4770      	bx	lr

08006a00 <pxCurrentTCBConst>:
 8006a00:	20000654 	.word	0x20000654
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006a04:	bf00      	nop
 8006a06:	bf00      	nop

08006a08 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006a08:	b580      	push	{r7, lr}
 8006a0a:	b082      	sub	sp, #8
 8006a0c:	af00      	add	r7, sp, #0
	__asm volatile
 8006a0e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006a12:	f383 8811 	msr	BASEPRI, r3
 8006a16:	f3bf 8f6f 	isb	sy
 8006a1a:	f3bf 8f4f 	dsb	sy
 8006a1e:	607b      	str	r3, [r7, #4]
}
 8006a20:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006a22:	f7ff fc2b 	bl	800627c <xTaskIncrementTick>
 8006a26:	4603      	mov	r3, r0
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d003      	beq.n	8006a34 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8006a2c:	4b06      	ldr	r3, [pc, #24]	; (8006a48 <SysTick_Handler+0x40>)
 8006a2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8006a32:	601a      	str	r2, [r3, #0]
 8006a34:	2300      	movs	r3, #0
 8006a36:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006a38:	683b      	ldr	r3, [r7, #0]
 8006a3a:	f383 8811 	msr	BASEPRI, r3
}
 8006a3e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8006a40:	bf00      	nop
 8006a42:	3708      	adds	r7, #8
 8006a44:	46bd      	mov	sp, r7
 8006a46:	bd80      	pop	{r7, pc}
 8006a48:	e000ed04 	.word	0xe000ed04

08006a4c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8006a4c:	b480      	push	{r7}
 8006a4e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8006a50:	4b0a      	ldr	r3, [pc, #40]	; (8006a7c <vPortSetupTimerInterrupt+0x30>)
 8006a52:	2200      	movs	r2, #0
 8006a54:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8006a56:	4b0a      	ldr	r3, [pc, #40]	; (8006a80 <vPortSetupTimerInterrupt+0x34>)
 8006a58:	2200      	movs	r2, #0
 8006a5a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8006a5c:	4b09      	ldr	r3, [pc, #36]	; (8006a84 <vPortSetupTimerInterrupt+0x38>)
 8006a5e:	681b      	ldr	r3, [r3, #0]
 8006a60:	4a09      	ldr	r2, [pc, #36]	; (8006a88 <vPortSetupTimerInterrupt+0x3c>)
 8006a62:	fba2 2303 	umull	r2, r3, r2, r3
 8006a66:	099b      	lsrs	r3, r3, #6
 8006a68:	4a08      	ldr	r2, [pc, #32]	; (8006a8c <vPortSetupTimerInterrupt+0x40>)
 8006a6a:	3b01      	subs	r3, #1
 8006a6c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8006a6e:	4b03      	ldr	r3, [pc, #12]	; (8006a7c <vPortSetupTimerInterrupt+0x30>)
 8006a70:	2207      	movs	r2, #7
 8006a72:	601a      	str	r2, [r3, #0]
}
 8006a74:	bf00      	nop
 8006a76:	46bd      	mov	sp, r7
 8006a78:	bc80      	pop	{r7}
 8006a7a:	4770      	bx	lr
 8006a7c:	e000e010 	.word	0xe000e010
 8006a80:	e000e018 	.word	0xe000e018
 8006a84:	20000000 	.word	0x20000000
 8006a88:	10624dd3 	.word	0x10624dd3
 8006a8c:	e000e014 	.word	0xe000e014

08006a90 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8006a90:	b580      	push	{r7, lr}
 8006a92:	b08a      	sub	sp, #40	; 0x28
 8006a94:	af00      	add	r7, sp, #0
 8006a96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006a98:	2300      	movs	r3, #0
 8006a9a:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006a9c:	f7ff fb44 	bl	8006128 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8006aa0:	4b58      	ldr	r3, [pc, #352]	; (8006c04 <pvPortMalloc+0x174>)
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	2b00      	cmp	r3, #0
 8006aa6:	d101      	bne.n	8006aac <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8006aa8:	f000 f910 	bl	8006ccc <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8006aac:	4b56      	ldr	r3, [pc, #344]	; (8006c08 <pvPortMalloc+0x178>)
 8006aae:	681a      	ldr	r2, [r3, #0]
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	4013      	ands	r3, r2
 8006ab4:	2b00      	cmp	r3, #0
 8006ab6:	f040 808e 	bne.w	8006bd6 <pvPortMalloc+0x146>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2b00      	cmp	r3, #0
 8006abe:	d01d      	beq.n	8006afc <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8006ac0:	2208      	movs	r2, #8
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	4413      	add	r3, r2
 8006ac6:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f003 0307 	and.w	r3, r3, #7
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d014      	beq.n	8006afc <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	f023 0307 	bic.w	r3, r3, #7
 8006ad8:	3308      	adds	r3, #8
 8006ada:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	f003 0307 	and.w	r3, r3, #7
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d00a      	beq.n	8006afc <pvPortMalloc+0x6c>
	__asm volatile
 8006ae6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006aea:	f383 8811 	msr	BASEPRI, r3
 8006aee:	f3bf 8f6f 	isb	sy
 8006af2:	f3bf 8f4f 	dsb	sy
 8006af6:	617b      	str	r3, [r7, #20]
}
 8006af8:	bf00      	nop
 8006afa:	e7fe      	b.n	8006afa <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d069      	beq.n	8006bd6 <pvPortMalloc+0x146>
 8006b02:	4b42      	ldr	r3, [pc, #264]	; (8006c0c <pvPortMalloc+0x17c>)
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	429a      	cmp	r2, r3
 8006b0a:	d864      	bhi.n	8006bd6 <pvPortMalloc+0x146>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8006b0c:	4b40      	ldr	r3, [pc, #256]	; (8006c10 <pvPortMalloc+0x180>)
 8006b0e:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8006b10:	4b3f      	ldr	r3, [pc, #252]	; (8006c10 <pvPortMalloc+0x180>)
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b16:	e004      	b.n	8006b22 <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 8006b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1a:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8006b1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b1e:	681b      	ldr	r3, [r3, #0]
 8006b20:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006b22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	687a      	ldr	r2, [r7, #4]
 8006b28:	429a      	cmp	r2, r3
 8006b2a:	d903      	bls.n	8006b34 <pvPortMalloc+0xa4>
 8006b2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	2b00      	cmp	r3, #0
 8006b32:	d1f1      	bne.n	8006b18 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006b34:	4b33      	ldr	r3, [pc, #204]	; (8006c04 <pvPortMalloc+0x174>)
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b3a:	429a      	cmp	r2, r3
 8006b3c:	d04b      	beq.n	8006bd6 <pvPortMalloc+0x146>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8006b3e:	6a3b      	ldr	r3, [r7, #32]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	2208      	movs	r2, #8
 8006b44:	4413      	add	r3, r2
 8006b46:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006b48:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b4a:	681a      	ldr	r2, [r3, #0]
 8006b4c:	6a3b      	ldr	r3, [r7, #32]
 8006b4e:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8006b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b52:	685a      	ldr	r2, [r3, #4]
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	1ad2      	subs	r2, r2, r3
 8006b58:	2308      	movs	r3, #8
 8006b5a:	005b      	lsls	r3, r3, #1
 8006b5c:	429a      	cmp	r2, r3
 8006b5e:	d91f      	bls.n	8006ba0 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8006b60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	4413      	add	r3, r2
 8006b66:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006b68:	69bb      	ldr	r3, [r7, #24]
 8006b6a:	f003 0307 	and.w	r3, r3, #7
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d00a      	beq.n	8006b88 <pvPortMalloc+0xf8>
	__asm volatile
 8006b72:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006b76:	f383 8811 	msr	BASEPRI, r3
 8006b7a:	f3bf 8f6f 	isb	sy
 8006b7e:	f3bf 8f4f 	dsb	sy
 8006b82:	613b      	str	r3, [r7, #16]
}
 8006b84:	bf00      	nop
 8006b86:	e7fe      	b.n	8006b86 <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006b88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b8a:	685a      	ldr	r2, [r3, #4]
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	1ad2      	subs	r2, r2, r3
 8006b90:	69bb      	ldr	r3, [r7, #24]
 8006b92:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8006b9a:	69b8      	ldr	r0, [r7, #24]
 8006b9c:	f000 f8f8 	bl	8006d90 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8006ba0:	4b1a      	ldr	r3, [pc, #104]	; (8006c0c <pvPortMalloc+0x17c>)
 8006ba2:	681a      	ldr	r2, [r3, #0]
 8006ba4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006ba6:	685b      	ldr	r3, [r3, #4]
 8006ba8:	1ad3      	subs	r3, r2, r3
 8006baa:	4a18      	ldr	r2, [pc, #96]	; (8006c0c <pvPortMalloc+0x17c>)
 8006bac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8006bae:	4b17      	ldr	r3, [pc, #92]	; (8006c0c <pvPortMalloc+0x17c>)
 8006bb0:	681a      	ldr	r2, [r3, #0]
 8006bb2:	4b18      	ldr	r3, [pc, #96]	; (8006c14 <pvPortMalloc+0x184>)
 8006bb4:	681b      	ldr	r3, [r3, #0]
 8006bb6:	429a      	cmp	r2, r3
 8006bb8:	d203      	bcs.n	8006bc2 <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8006bba:	4b14      	ldr	r3, [pc, #80]	; (8006c0c <pvPortMalloc+0x17c>)
 8006bbc:	681b      	ldr	r3, [r3, #0]
 8006bbe:	4a15      	ldr	r2, [pc, #84]	; (8006c14 <pvPortMalloc+0x184>)
 8006bc0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8006bc2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bc4:	685a      	ldr	r2, [r3, #4]
 8006bc6:	4b10      	ldr	r3, [pc, #64]	; (8006c08 <pvPortMalloc+0x178>)
 8006bc8:	681b      	ldr	r3, [r3, #0]
 8006bca:	431a      	orrs	r2, r3
 8006bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8006bd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006bd2:	2200      	movs	r2, #0
 8006bd4:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8006bd6:	f7ff fab5 	bl	8006144 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8006bda:	69fb      	ldr	r3, [r7, #28]
 8006bdc:	f003 0307 	and.w	r3, r3, #7
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d00a      	beq.n	8006bfa <pvPortMalloc+0x16a>
	__asm volatile
 8006be4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006be8:	f383 8811 	msr	BASEPRI, r3
 8006bec:	f3bf 8f6f 	isb	sy
 8006bf0:	f3bf 8f4f 	dsb	sy
 8006bf4:	60fb      	str	r3, [r7, #12]
}
 8006bf6:	bf00      	nop
 8006bf8:	e7fe      	b.n	8006bf8 <pvPortMalloc+0x168>
	return pvReturn;
 8006bfa:	69fb      	ldr	r3, [r7, #28]
}
 8006bfc:	4618      	mov	r0, r3
 8006bfe:	3728      	adds	r7, #40	; 0x28
 8006c00:	46bd      	mov	sp, r7
 8006c02:	bd80      	pop	{r7, pc}
 8006c04:	20001390 	.word	0x20001390
 8006c08:	2000139c 	.word	0x2000139c
 8006c0c:	20001394 	.word	0x20001394
 8006c10:	20001388 	.word	0x20001388
 8006c14:	20001398 	.word	0x20001398

08006c18 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006c18:	b580      	push	{r7, lr}
 8006c1a:	b086      	sub	sp, #24
 8006c1c:	af00      	add	r7, sp, #0
 8006c1e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006c20:	687b      	ldr	r3, [r7, #4]
 8006c22:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d048      	beq.n	8006cbc <vPortFree+0xa4>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8006c2a:	2308      	movs	r3, #8
 8006c2c:	425b      	negs	r3, r3
 8006c2e:	697a      	ldr	r2, [r7, #20]
 8006c30:	4413      	add	r3, r2
 8006c32:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006c34:	697b      	ldr	r3, [r7, #20]
 8006c36:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006c38:	693b      	ldr	r3, [r7, #16]
 8006c3a:	685a      	ldr	r2, [r3, #4]
 8006c3c:	4b21      	ldr	r3, [pc, #132]	; (8006cc4 <vPortFree+0xac>)
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	4013      	ands	r3, r2
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10a      	bne.n	8006c5c <vPortFree+0x44>
	__asm volatile
 8006c46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c4a:	f383 8811 	msr	BASEPRI, r3
 8006c4e:	f3bf 8f6f 	isb	sy
 8006c52:	f3bf 8f4f 	dsb	sy
 8006c56:	60fb      	str	r3, [r7, #12]
}
 8006c58:	bf00      	nop
 8006c5a:	e7fe      	b.n	8006c5a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8006c5c:	693b      	ldr	r3, [r7, #16]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d00a      	beq.n	8006c7a <vPortFree+0x62>
	__asm volatile
 8006c64:	f04f 0350 	mov.w	r3, #80	; 0x50
 8006c68:	f383 8811 	msr	BASEPRI, r3
 8006c6c:	f3bf 8f6f 	isb	sy
 8006c70:	f3bf 8f4f 	dsb	sy
 8006c74:	60bb      	str	r3, [r7, #8]
}
 8006c76:	bf00      	nop
 8006c78:	e7fe      	b.n	8006c78 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8006c7a:	693b      	ldr	r3, [r7, #16]
 8006c7c:	685a      	ldr	r2, [r3, #4]
 8006c7e:	4b11      	ldr	r3, [pc, #68]	; (8006cc4 <vPortFree+0xac>)
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	4013      	ands	r3, r2
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d019      	beq.n	8006cbc <vPortFree+0xa4>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8006c88:	693b      	ldr	r3, [r7, #16]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d115      	bne.n	8006cbc <vPortFree+0xa4>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8006c90:	693b      	ldr	r3, [r7, #16]
 8006c92:	685a      	ldr	r2, [r3, #4]
 8006c94:	4b0b      	ldr	r3, [pc, #44]	; (8006cc4 <vPortFree+0xac>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	43db      	mvns	r3, r3
 8006c9a:	401a      	ands	r2, r3
 8006c9c:	693b      	ldr	r3, [r7, #16]
 8006c9e:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8006ca0:	f7ff fa42 	bl	8006128 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8006ca4:	693b      	ldr	r3, [r7, #16]
 8006ca6:	685a      	ldr	r2, [r3, #4]
 8006ca8:	4b07      	ldr	r3, [pc, #28]	; (8006cc8 <vPortFree+0xb0>)
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	4413      	add	r3, r2
 8006cae:	4a06      	ldr	r2, [pc, #24]	; (8006cc8 <vPortFree+0xb0>)
 8006cb0:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8006cb2:	6938      	ldr	r0, [r7, #16]
 8006cb4:	f000 f86c 	bl	8006d90 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 8006cb8:	f7ff fa44 	bl	8006144 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8006cbc:	bf00      	nop
 8006cbe:	3718      	adds	r7, #24
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bd80      	pop	{r7, pc}
 8006cc4:	2000139c 	.word	0x2000139c
 8006cc8:	20001394 	.word	0x20001394

08006ccc <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8006ccc:	b480      	push	{r7}
 8006cce:	b085      	sub	sp, #20
 8006cd0:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8006cd2:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8006cd6:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8006cd8:	4b27      	ldr	r3, [pc, #156]	; (8006d78 <prvHeapInit+0xac>)
 8006cda:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	f003 0307 	and.w	r3, r3, #7
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d00c      	beq.n	8006d00 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8006ce6:	68fb      	ldr	r3, [r7, #12]
 8006ce8:	3307      	adds	r3, #7
 8006cea:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f023 0307 	bic.w	r3, r3, #7
 8006cf2:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006cf4:	68ba      	ldr	r2, [r7, #8]
 8006cf6:	68fb      	ldr	r3, [r7, #12]
 8006cf8:	1ad3      	subs	r3, r2, r3
 8006cfa:	4a1f      	ldr	r2, [pc, #124]	; (8006d78 <prvHeapInit+0xac>)
 8006cfc:	4413      	add	r3, r2
 8006cfe:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006d04:	4a1d      	ldr	r2, [pc, #116]	; (8006d7c <prvHeapInit+0xb0>)
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8006d0a:	4b1c      	ldr	r3, [pc, #112]	; (8006d7c <prvHeapInit+0xb0>)
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006d10:	687b      	ldr	r3, [r7, #4]
 8006d12:	68ba      	ldr	r2, [r7, #8]
 8006d14:	4413      	add	r3, r2
 8006d16:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8006d18:	2208      	movs	r2, #8
 8006d1a:	68fb      	ldr	r3, [r7, #12]
 8006d1c:	1a9b      	subs	r3, r3, r2
 8006d1e:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	f023 0307 	bic.w	r3, r3, #7
 8006d26:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	4a15      	ldr	r2, [pc, #84]	; (8006d80 <prvHeapInit+0xb4>)
 8006d2c:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006d2e:	4b14      	ldr	r3, [pc, #80]	; (8006d80 <prvHeapInit+0xb4>)
 8006d30:	681b      	ldr	r3, [r3, #0]
 8006d32:	2200      	movs	r2, #0
 8006d34:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8006d36:	4b12      	ldr	r3, [pc, #72]	; (8006d80 <prvHeapInit+0xb4>)
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	2200      	movs	r2, #0
 8006d3c:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006d42:	683b      	ldr	r3, [r7, #0]
 8006d44:	68fa      	ldr	r2, [r7, #12]
 8006d46:	1ad2      	subs	r2, r2, r3
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006d4c:	4b0c      	ldr	r3, [pc, #48]	; (8006d80 <prvHeapInit+0xb4>)
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d54:	683b      	ldr	r3, [r7, #0]
 8006d56:	685b      	ldr	r3, [r3, #4]
 8006d58:	4a0a      	ldr	r2, [pc, #40]	; (8006d84 <prvHeapInit+0xb8>)
 8006d5a:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006d5c:	683b      	ldr	r3, [r7, #0]
 8006d5e:	685b      	ldr	r3, [r3, #4]
 8006d60:	4a09      	ldr	r2, [pc, #36]	; (8006d88 <prvHeapInit+0xbc>)
 8006d62:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006d64:	4b09      	ldr	r3, [pc, #36]	; (8006d8c <prvHeapInit+0xc0>)
 8006d66:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8006d6a:	601a      	str	r2, [r3, #0]
}
 8006d6c:	bf00      	nop
 8006d6e:	3714      	adds	r7, #20
 8006d70:	46bd      	mov	sp, r7
 8006d72:	bc80      	pop	{r7}
 8006d74:	4770      	bx	lr
 8006d76:	bf00      	nop
 8006d78:	20000788 	.word	0x20000788
 8006d7c:	20001388 	.word	0x20001388
 8006d80:	20001390 	.word	0x20001390
 8006d84:	20001398 	.word	0x20001398
 8006d88:	20001394 	.word	0x20001394
 8006d8c:	2000139c 	.word	0x2000139c

08006d90 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8006d90:	b480      	push	{r7}
 8006d92:	b085      	sub	sp, #20
 8006d94:	af00      	add	r7, sp, #0
 8006d96:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8006d98:	4b27      	ldr	r3, [pc, #156]	; (8006e38 <prvInsertBlockIntoFreeList+0xa8>)
 8006d9a:	60fb      	str	r3, [r7, #12]
 8006d9c:	e002      	b.n	8006da4 <prvInsertBlockIntoFreeList+0x14>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	681b      	ldr	r3, [r3, #0]
 8006da2:	60fb      	str	r3, [r7, #12]
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	687a      	ldr	r2, [r7, #4]
 8006daa:	429a      	cmp	r2, r3
 8006dac:	d8f7      	bhi.n	8006d9e <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006dae:	68fb      	ldr	r3, [r7, #12]
 8006db0:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	685b      	ldr	r3, [r3, #4]
 8006db6:	68ba      	ldr	r2, [r7, #8]
 8006db8:	4413      	add	r3, r2
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	429a      	cmp	r2, r3
 8006dbe:	d108      	bne.n	8006dd2 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	685a      	ldr	r2, [r3, #4]
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	685b      	ldr	r3, [r3, #4]
 8006dc8:	441a      	add	r2, r3
 8006dca:	68fb      	ldr	r3, [r7, #12]
 8006dcc:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	685b      	ldr	r3, [r3, #4]
 8006dda:	68ba      	ldr	r2, [r7, #8]
 8006ddc:	441a      	add	r2, r3
 8006dde:	68fb      	ldr	r3, [r7, #12]
 8006de0:	681b      	ldr	r3, [r3, #0]
 8006de2:	429a      	cmp	r2, r3
 8006de4:	d118      	bne.n	8006e18 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	681a      	ldr	r2, [r3, #0]
 8006dea:	4b14      	ldr	r3, [pc, #80]	; (8006e3c <prvInsertBlockIntoFreeList+0xac>)
 8006dec:	681b      	ldr	r3, [r3, #0]
 8006dee:	429a      	cmp	r2, r3
 8006df0:	d00d      	beq.n	8006e0e <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	685a      	ldr	r2, [r3, #4]
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	681b      	ldr	r3, [r3, #0]
 8006dfa:	685b      	ldr	r3, [r3, #4]
 8006dfc:	441a      	add	r2, r3
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	681a      	ldr	r2, [r3, #0]
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	601a      	str	r2, [r3, #0]
 8006e0c:	e008      	b.n	8006e20 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006e0e:	4b0b      	ldr	r3, [pc, #44]	; (8006e3c <prvInsertBlockIntoFreeList+0xac>)
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	601a      	str	r2, [r3, #0]
 8006e16:	e003      	b.n	8006e20 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006e20:	68fa      	ldr	r2, [r7, #12]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	429a      	cmp	r2, r3
 8006e26:	d002      	beq.n	8006e2e <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006e2e:	bf00      	nop
 8006e30:	3714      	adds	r7, #20
 8006e32:	46bd      	mov	sp, r7
 8006e34:	bc80      	pop	{r7}
 8006e36:	4770      	bx	lr
 8006e38:	20001388 	.word	0x20001388
 8006e3c:	20001390 	.word	0x20001390

08006e40 <ceilf>:
 8006e40:	b570      	push	{r4, r5, r6, lr}
 8006e42:	f3c0 55c7 	ubfx	r5, r0, #23, #8
 8006e46:	3d7f      	subs	r5, #127	; 0x7f
 8006e48:	2d16      	cmp	r5, #22
 8006e4a:	4601      	mov	r1, r0
 8006e4c:	4604      	mov	r4, r0
 8006e4e:	f020 4600 	bic.w	r6, r0, #2147483648	; 0x80000000
 8006e52:	dc25      	bgt.n	8006ea0 <ceilf+0x60>
 8006e54:	2d00      	cmp	r5, #0
 8006e56:	da0e      	bge.n	8006e76 <ceilf+0x36>
 8006e58:	4917      	ldr	r1, [pc, #92]	; (8006eb8 <ceilf+0x78>)
 8006e5a:	f7f9 fe3b 	bl	8000ad4 <__addsf3>
 8006e5e:	2100      	movs	r1, #0
 8006e60:	f7fa f8fc 	bl	800105c <__aeabi_fcmpgt>
 8006e64:	b128      	cbz	r0, 8006e72 <ceilf+0x32>
 8006e66:	2c00      	cmp	r4, #0
 8006e68:	db22      	blt.n	8006eb0 <ceilf+0x70>
 8006e6a:	2e00      	cmp	r6, #0
 8006e6c:	bf18      	it	ne
 8006e6e:	f04f 547e 	movne.w	r4, #1065353216	; 0x3f800000
 8006e72:	4621      	mov	r1, r4
 8006e74:	e01a      	b.n	8006eac <ceilf+0x6c>
 8006e76:	4e11      	ldr	r6, [pc, #68]	; (8006ebc <ceilf+0x7c>)
 8006e78:	412e      	asrs	r6, r5
 8006e7a:	4230      	tst	r0, r6
 8006e7c:	d016      	beq.n	8006eac <ceilf+0x6c>
 8006e7e:	490e      	ldr	r1, [pc, #56]	; (8006eb8 <ceilf+0x78>)
 8006e80:	f7f9 fe28 	bl	8000ad4 <__addsf3>
 8006e84:	2100      	movs	r1, #0
 8006e86:	f7fa f8e9 	bl	800105c <__aeabi_fcmpgt>
 8006e8a:	2800      	cmp	r0, #0
 8006e8c:	d0f1      	beq.n	8006e72 <ceilf+0x32>
 8006e8e:	2c00      	cmp	r4, #0
 8006e90:	bfc2      	ittt	gt
 8006e92:	f44f 0300 	movgt.w	r3, #8388608	; 0x800000
 8006e96:	412b      	asrgt	r3, r5
 8006e98:	18e4      	addgt	r4, r4, r3
 8006e9a:	ea24 0406 	bic.w	r4, r4, r6
 8006e9e:	e7e8      	b.n	8006e72 <ceilf+0x32>
 8006ea0:	f1b6 4fff 	cmp.w	r6, #2139095040	; 0x7f800000
 8006ea4:	d302      	bcc.n	8006eac <ceilf+0x6c>
 8006ea6:	f7f9 fe15 	bl	8000ad4 <__addsf3>
 8006eaa:	4601      	mov	r1, r0
 8006eac:	4608      	mov	r0, r1
 8006eae:	bd70      	pop	{r4, r5, r6, pc}
 8006eb0:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8006eb4:	e7dd      	b.n	8006e72 <ceilf+0x32>
 8006eb6:	bf00      	nop
 8006eb8:	7149f2ca 	.word	0x7149f2ca
 8006ebc:	007fffff 	.word	0x007fffff

08006ec0 <roundf>:
 8006ec0:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 8006ec4:	3b7f      	subs	r3, #127	; 0x7f
 8006ec6:	2b16      	cmp	r3, #22
 8006ec8:	4601      	mov	r1, r0
 8006eca:	b510      	push	{r4, lr}
 8006ecc:	dc14      	bgt.n	8006ef8 <roundf+0x38>
 8006ece:	2b00      	cmp	r3, #0
 8006ed0:	da07      	bge.n	8006ee2 <roundf+0x22>
 8006ed2:	3301      	adds	r3, #1
 8006ed4:	f000 4100 	and.w	r1, r0, #2147483648	; 0x80000000
 8006ed8:	d101      	bne.n	8006ede <roundf+0x1e>
 8006eda:	f041 517e 	orr.w	r1, r1, #1065353216	; 0x3f800000
 8006ede:	4608      	mov	r0, r1
 8006ee0:	bd10      	pop	{r4, pc}
 8006ee2:	4a08      	ldr	r2, [pc, #32]	; (8006f04 <roundf+0x44>)
 8006ee4:	411a      	asrs	r2, r3
 8006ee6:	4210      	tst	r0, r2
 8006ee8:	d0f9      	beq.n	8006ede <roundf+0x1e>
 8006eea:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006eee:	4119      	asrs	r1, r3
 8006ef0:	4401      	add	r1, r0
 8006ef2:	ea21 0102 	bic.w	r1, r1, r2
 8006ef6:	e7f2      	b.n	8006ede <roundf+0x1e>
 8006ef8:	2b80      	cmp	r3, #128	; 0x80
 8006efa:	d1f0      	bne.n	8006ede <roundf+0x1e>
 8006efc:	f7f9 fdea 	bl	8000ad4 <__addsf3>
 8006f00:	4601      	mov	r1, r0
 8006f02:	e7ec      	b.n	8006ede <roundf+0x1e>
 8006f04:	007fffff 	.word	0x007fffff

08006f08 <__cvt>:
 8006f08:	2b00      	cmp	r3, #0
 8006f0a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006f0e:	461f      	mov	r7, r3
 8006f10:	bfbb      	ittet	lt
 8006f12:	f103 4300 	addlt.w	r3, r3, #2147483648	; 0x80000000
 8006f16:	461f      	movlt	r7, r3
 8006f18:	2300      	movge	r3, #0
 8006f1a:	232d      	movlt	r3, #45	; 0x2d
 8006f1c:	b088      	sub	sp, #32
 8006f1e:	4614      	mov	r4, r2
 8006f20:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8006f22:	9d10      	ldr	r5, [sp, #64]	; 0x40
 8006f24:	7013      	strb	r3, [r2, #0]
 8006f26:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8006f28:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 8006f2c:	f023 0820 	bic.w	r8, r3, #32
 8006f30:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f34:	d005      	beq.n	8006f42 <__cvt+0x3a>
 8006f36:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8006f3a:	d100      	bne.n	8006f3e <__cvt+0x36>
 8006f3c:	3501      	adds	r5, #1
 8006f3e:	2302      	movs	r3, #2
 8006f40:	e000      	b.n	8006f44 <__cvt+0x3c>
 8006f42:	2303      	movs	r3, #3
 8006f44:	aa07      	add	r2, sp, #28
 8006f46:	9204      	str	r2, [sp, #16]
 8006f48:	aa06      	add	r2, sp, #24
 8006f4a:	e9cd a202 	strd	sl, r2, [sp, #8]
 8006f4e:	e9cd 3500 	strd	r3, r5, [sp]
 8006f52:	4622      	mov	r2, r4
 8006f54:	463b      	mov	r3, r7
 8006f56:	f000 fe7f 	bl	8007c58 <_dtoa_r>
 8006f5a:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8006f5e:	4606      	mov	r6, r0
 8006f60:	d102      	bne.n	8006f68 <__cvt+0x60>
 8006f62:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006f64:	07db      	lsls	r3, r3, #31
 8006f66:	d522      	bpl.n	8006fae <__cvt+0xa6>
 8006f68:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8006f6c:	eb06 0905 	add.w	r9, r6, r5
 8006f70:	d110      	bne.n	8006f94 <__cvt+0x8c>
 8006f72:	7833      	ldrb	r3, [r6, #0]
 8006f74:	2b30      	cmp	r3, #48	; 0x30
 8006f76:	d10a      	bne.n	8006f8e <__cvt+0x86>
 8006f78:	2200      	movs	r2, #0
 8006f7a:	2300      	movs	r3, #0
 8006f7c:	4620      	mov	r0, r4
 8006f7e:	4639      	mov	r1, r7
 8006f80:	f7f9 fd12 	bl	80009a8 <__aeabi_dcmpeq>
 8006f84:	b918      	cbnz	r0, 8006f8e <__cvt+0x86>
 8006f86:	f1c5 0501 	rsb	r5, r5, #1
 8006f8a:	f8ca 5000 	str.w	r5, [sl]
 8006f8e:	f8da 3000 	ldr.w	r3, [sl]
 8006f92:	4499      	add	r9, r3
 8006f94:	2200      	movs	r2, #0
 8006f96:	2300      	movs	r3, #0
 8006f98:	4620      	mov	r0, r4
 8006f9a:	4639      	mov	r1, r7
 8006f9c:	f7f9 fd04 	bl	80009a8 <__aeabi_dcmpeq>
 8006fa0:	b108      	cbz	r0, 8006fa6 <__cvt+0x9e>
 8006fa2:	f8cd 901c 	str.w	r9, [sp, #28]
 8006fa6:	2230      	movs	r2, #48	; 0x30
 8006fa8:	9b07      	ldr	r3, [sp, #28]
 8006faa:	454b      	cmp	r3, r9
 8006fac:	d307      	bcc.n	8006fbe <__cvt+0xb6>
 8006fae:	4630      	mov	r0, r6
 8006fb0:	9b07      	ldr	r3, [sp, #28]
 8006fb2:	9a15      	ldr	r2, [sp, #84]	; 0x54
 8006fb4:	1b9b      	subs	r3, r3, r6
 8006fb6:	6013      	str	r3, [r2, #0]
 8006fb8:	b008      	add	sp, #32
 8006fba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006fbe:	1c59      	adds	r1, r3, #1
 8006fc0:	9107      	str	r1, [sp, #28]
 8006fc2:	701a      	strb	r2, [r3, #0]
 8006fc4:	e7f0      	b.n	8006fa8 <__cvt+0xa0>

08006fc6 <__exponent>:
 8006fc6:	4603      	mov	r3, r0
 8006fc8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006fca:	2900      	cmp	r1, #0
 8006fcc:	f803 2b02 	strb.w	r2, [r3], #2
 8006fd0:	bfb6      	itet	lt
 8006fd2:	222d      	movlt	r2, #45	; 0x2d
 8006fd4:	222b      	movge	r2, #43	; 0x2b
 8006fd6:	4249      	neglt	r1, r1
 8006fd8:	2909      	cmp	r1, #9
 8006fda:	7042      	strb	r2, [r0, #1]
 8006fdc:	dd2a      	ble.n	8007034 <__exponent+0x6e>
 8006fde:	f10d 0207 	add.w	r2, sp, #7
 8006fe2:	4617      	mov	r7, r2
 8006fe4:	260a      	movs	r6, #10
 8006fe6:	fb91 f5f6 	sdiv	r5, r1, r6
 8006fea:	4694      	mov	ip, r2
 8006fec:	fb06 1415 	mls	r4, r6, r5, r1
 8006ff0:	3430      	adds	r4, #48	; 0x30
 8006ff2:	f80c 4c01 	strb.w	r4, [ip, #-1]
 8006ff6:	460c      	mov	r4, r1
 8006ff8:	2c63      	cmp	r4, #99	; 0x63
 8006ffa:	4629      	mov	r1, r5
 8006ffc:	f102 32ff 	add.w	r2, r2, #4294967295
 8007000:	dcf1      	bgt.n	8006fe6 <__exponent+0x20>
 8007002:	3130      	adds	r1, #48	; 0x30
 8007004:	f1ac 0402 	sub.w	r4, ip, #2
 8007008:	f802 1c01 	strb.w	r1, [r2, #-1]
 800700c:	4622      	mov	r2, r4
 800700e:	1c41      	adds	r1, r0, #1
 8007010:	42ba      	cmp	r2, r7
 8007012:	d30a      	bcc.n	800702a <__exponent+0x64>
 8007014:	f10d 0209 	add.w	r2, sp, #9
 8007018:	eba2 020c 	sub.w	r2, r2, ip
 800701c:	42bc      	cmp	r4, r7
 800701e:	bf88      	it	hi
 8007020:	2200      	movhi	r2, #0
 8007022:	4413      	add	r3, r2
 8007024:	1a18      	subs	r0, r3, r0
 8007026:	b003      	add	sp, #12
 8007028:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800702a:	f812 5b01 	ldrb.w	r5, [r2], #1
 800702e:	f801 5f01 	strb.w	r5, [r1, #1]!
 8007032:	e7ed      	b.n	8007010 <__exponent+0x4a>
 8007034:	2330      	movs	r3, #48	; 0x30
 8007036:	3130      	adds	r1, #48	; 0x30
 8007038:	7083      	strb	r3, [r0, #2]
 800703a:	70c1      	strb	r1, [r0, #3]
 800703c:	1d03      	adds	r3, r0, #4
 800703e:	e7f1      	b.n	8007024 <__exponent+0x5e>

08007040 <_printf_float>:
 8007040:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007044:	b091      	sub	sp, #68	; 0x44
 8007046:	460c      	mov	r4, r1
 8007048:	f8dd 8068 	ldr.w	r8, [sp, #104]	; 0x68
 800704c:	4616      	mov	r6, r2
 800704e:	461f      	mov	r7, r3
 8007050:	4605      	mov	r5, r0
 8007052:	f000 fce5 	bl	8007a20 <_localeconv_r>
 8007056:	6803      	ldr	r3, [r0, #0]
 8007058:	4618      	mov	r0, r3
 800705a:	9309      	str	r3, [sp, #36]	; 0x24
 800705c:	f7f9 f878 	bl	8000150 <strlen>
 8007060:	2300      	movs	r3, #0
 8007062:	930e      	str	r3, [sp, #56]	; 0x38
 8007064:	f8d8 3000 	ldr.w	r3, [r8]
 8007068:	900a      	str	r0, [sp, #40]	; 0x28
 800706a:	3307      	adds	r3, #7
 800706c:	f023 0307 	bic.w	r3, r3, #7
 8007070:	f103 0208 	add.w	r2, r3, #8
 8007074:	f894 9018 	ldrb.w	r9, [r4, #24]
 8007078:	f8d4 b000 	ldr.w	fp, [r4]
 800707c:	f8c8 2000 	str.w	r2, [r8]
 8007080:	e9d3 a800 	ldrd	sl, r8, [r3]
 8007084:	4652      	mov	r2, sl
 8007086:	4643      	mov	r3, r8
 8007088:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800708c:	f028 4300 	bic.w	r3, r8, #2147483648	; 0x80000000
 8007090:	930b      	str	r3, [sp, #44]	; 0x2c
 8007092:	f04f 32ff 	mov.w	r2, #4294967295
 8007096:	4650      	mov	r0, sl
 8007098:	4b9c      	ldr	r3, [pc, #624]	; (800730c <_printf_float+0x2cc>)
 800709a:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800709c:	f7f9 fcb6 	bl	8000a0c <__aeabi_dcmpun>
 80070a0:	bb70      	cbnz	r0, 8007100 <_printf_float+0xc0>
 80070a2:	f04f 32ff 	mov.w	r2, #4294967295
 80070a6:	4650      	mov	r0, sl
 80070a8:	4b98      	ldr	r3, [pc, #608]	; (800730c <_printf_float+0x2cc>)
 80070aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80070ac:	f7f9 fc90 	bl	80009d0 <__aeabi_dcmple>
 80070b0:	bb30      	cbnz	r0, 8007100 <_printf_float+0xc0>
 80070b2:	2200      	movs	r2, #0
 80070b4:	2300      	movs	r3, #0
 80070b6:	4650      	mov	r0, sl
 80070b8:	4641      	mov	r1, r8
 80070ba:	f7f9 fc7f 	bl	80009bc <__aeabi_dcmplt>
 80070be:	b110      	cbz	r0, 80070c6 <_printf_float+0x86>
 80070c0:	232d      	movs	r3, #45	; 0x2d
 80070c2:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80070c6:	4a92      	ldr	r2, [pc, #584]	; (8007310 <_printf_float+0x2d0>)
 80070c8:	4b92      	ldr	r3, [pc, #584]	; (8007314 <_printf_float+0x2d4>)
 80070ca:	f1b9 0f47 	cmp.w	r9, #71	; 0x47
 80070ce:	bf94      	ite	ls
 80070d0:	4690      	movls	r8, r2
 80070d2:	4698      	movhi	r8, r3
 80070d4:	2303      	movs	r3, #3
 80070d6:	f04f 0a00 	mov.w	sl, #0
 80070da:	6123      	str	r3, [r4, #16]
 80070dc:	f02b 0304 	bic.w	r3, fp, #4
 80070e0:	6023      	str	r3, [r4, #0]
 80070e2:	4633      	mov	r3, r6
 80070e4:	4621      	mov	r1, r4
 80070e6:	4628      	mov	r0, r5
 80070e8:	9700      	str	r7, [sp, #0]
 80070ea:	aa0f      	add	r2, sp, #60	; 0x3c
 80070ec:	f000 f9d6 	bl	800749c <_printf_common>
 80070f0:	3001      	adds	r0, #1
 80070f2:	f040 8090 	bne.w	8007216 <_printf_float+0x1d6>
 80070f6:	f04f 30ff 	mov.w	r0, #4294967295
 80070fa:	b011      	add	sp, #68	; 0x44
 80070fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007100:	4652      	mov	r2, sl
 8007102:	4643      	mov	r3, r8
 8007104:	4650      	mov	r0, sl
 8007106:	4641      	mov	r1, r8
 8007108:	f7f9 fc80 	bl	8000a0c <__aeabi_dcmpun>
 800710c:	b148      	cbz	r0, 8007122 <_printf_float+0xe2>
 800710e:	f1b8 0f00 	cmp.w	r8, #0
 8007112:	bfb8      	it	lt
 8007114:	232d      	movlt	r3, #45	; 0x2d
 8007116:	4a80      	ldr	r2, [pc, #512]	; (8007318 <_printf_float+0x2d8>)
 8007118:	bfb8      	it	lt
 800711a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800711e:	4b7f      	ldr	r3, [pc, #508]	; (800731c <_printf_float+0x2dc>)
 8007120:	e7d3      	b.n	80070ca <_printf_float+0x8a>
 8007122:	6863      	ldr	r3, [r4, #4]
 8007124:	f009 01df 	and.w	r1, r9, #223	; 0xdf
 8007128:	1c5a      	adds	r2, r3, #1
 800712a:	d142      	bne.n	80071b2 <_printf_float+0x172>
 800712c:	2306      	movs	r3, #6
 800712e:	6063      	str	r3, [r4, #4]
 8007130:	2200      	movs	r2, #0
 8007132:	9206      	str	r2, [sp, #24]
 8007134:	aa0e      	add	r2, sp, #56	; 0x38
 8007136:	e9cd 9204 	strd	r9, r2, [sp, #16]
 800713a:	aa0d      	add	r2, sp, #52	; 0x34
 800713c:	f44b 6380 	orr.w	r3, fp, #1024	; 0x400
 8007140:	9203      	str	r2, [sp, #12]
 8007142:	f10d 0233 	add.w	r2, sp, #51	; 0x33
 8007146:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800714a:	6023      	str	r3, [r4, #0]
 800714c:	6863      	ldr	r3, [r4, #4]
 800714e:	4652      	mov	r2, sl
 8007150:	9300      	str	r3, [sp, #0]
 8007152:	4628      	mov	r0, r5
 8007154:	4643      	mov	r3, r8
 8007156:	910b      	str	r1, [sp, #44]	; 0x2c
 8007158:	f7ff fed6 	bl	8006f08 <__cvt>
 800715c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800715e:	4680      	mov	r8, r0
 8007160:	2947      	cmp	r1, #71	; 0x47
 8007162:	990d      	ldr	r1, [sp, #52]	; 0x34
 8007164:	d108      	bne.n	8007178 <_printf_float+0x138>
 8007166:	1cc8      	adds	r0, r1, #3
 8007168:	db02      	blt.n	8007170 <_printf_float+0x130>
 800716a:	6863      	ldr	r3, [r4, #4]
 800716c:	4299      	cmp	r1, r3
 800716e:	dd40      	ble.n	80071f2 <_printf_float+0x1b2>
 8007170:	f1a9 0902 	sub.w	r9, r9, #2
 8007174:	fa5f f989 	uxtb.w	r9, r9
 8007178:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 800717c:	d81f      	bhi.n	80071be <_printf_float+0x17e>
 800717e:	464a      	mov	r2, r9
 8007180:	3901      	subs	r1, #1
 8007182:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8007186:	910d      	str	r1, [sp, #52]	; 0x34
 8007188:	f7ff ff1d 	bl	8006fc6 <__exponent>
 800718c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800718e:	4682      	mov	sl, r0
 8007190:	1813      	adds	r3, r2, r0
 8007192:	2a01      	cmp	r2, #1
 8007194:	6123      	str	r3, [r4, #16]
 8007196:	dc02      	bgt.n	800719e <_printf_float+0x15e>
 8007198:	6822      	ldr	r2, [r4, #0]
 800719a:	07d2      	lsls	r2, r2, #31
 800719c:	d501      	bpl.n	80071a2 <_printf_float+0x162>
 800719e:	3301      	adds	r3, #1
 80071a0:	6123      	str	r3, [r4, #16]
 80071a2:	f89d 3033 	ldrb.w	r3, [sp, #51]	; 0x33
 80071a6:	2b00      	cmp	r3, #0
 80071a8:	d09b      	beq.n	80070e2 <_printf_float+0xa2>
 80071aa:	232d      	movs	r3, #45	; 0x2d
 80071ac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80071b0:	e797      	b.n	80070e2 <_printf_float+0xa2>
 80071b2:	2947      	cmp	r1, #71	; 0x47
 80071b4:	d1bc      	bne.n	8007130 <_printf_float+0xf0>
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d1ba      	bne.n	8007130 <_printf_float+0xf0>
 80071ba:	2301      	movs	r3, #1
 80071bc:	e7b7      	b.n	800712e <_printf_float+0xee>
 80071be:	f1b9 0f66 	cmp.w	r9, #102	; 0x66
 80071c2:	d118      	bne.n	80071f6 <_printf_float+0x1b6>
 80071c4:	2900      	cmp	r1, #0
 80071c6:	6863      	ldr	r3, [r4, #4]
 80071c8:	dd0b      	ble.n	80071e2 <_printf_float+0x1a2>
 80071ca:	6121      	str	r1, [r4, #16]
 80071cc:	b913      	cbnz	r3, 80071d4 <_printf_float+0x194>
 80071ce:	6822      	ldr	r2, [r4, #0]
 80071d0:	07d0      	lsls	r0, r2, #31
 80071d2:	d502      	bpl.n	80071da <_printf_float+0x19a>
 80071d4:	3301      	adds	r3, #1
 80071d6:	440b      	add	r3, r1
 80071d8:	6123      	str	r3, [r4, #16]
 80071da:	f04f 0a00 	mov.w	sl, #0
 80071de:	65a1      	str	r1, [r4, #88]	; 0x58
 80071e0:	e7df      	b.n	80071a2 <_printf_float+0x162>
 80071e2:	b913      	cbnz	r3, 80071ea <_printf_float+0x1aa>
 80071e4:	6822      	ldr	r2, [r4, #0]
 80071e6:	07d2      	lsls	r2, r2, #31
 80071e8:	d501      	bpl.n	80071ee <_printf_float+0x1ae>
 80071ea:	3302      	adds	r3, #2
 80071ec:	e7f4      	b.n	80071d8 <_printf_float+0x198>
 80071ee:	2301      	movs	r3, #1
 80071f0:	e7f2      	b.n	80071d8 <_printf_float+0x198>
 80071f2:	f04f 0967 	mov.w	r9, #103	; 0x67
 80071f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80071f8:	4299      	cmp	r1, r3
 80071fa:	db05      	blt.n	8007208 <_printf_float+0x1c8>
 80071fc:	6823      	ldr	r3, [r4, #0]
 80071fe:	6121      	str	r1, [r4, #16]
 8007200:	07d8      	lsls	r0, r3, #31
 8007202:	d5ea      	bpl.n	80071da <_printf_float+0x19a>
 8007204:	1c4b      	adds	r3, r1, #1
 8007206:	e7e7      	b.n	80071d8 <_printf_float+0x198>
 8007208:	2900      	cmp	r1, #0
 800720a:	bfcc      	ite	gt
 800720c:	2201      	movgt	r2, #1
 800720e:	f1c1 0202 	rsble	r2, r1, #2
 8007212:	4413      	add	r3, r2
 8007214:	e7e0      	b.n	80071d8 <_printf_float+0x198>
 8007216:	6823      	ldr	r3, [r4, #0]
 8007218:	055a      	lsls	r2, r3, #21
 800721a:	d407      	bmi.n	800722c <_printf_float+0x1ec>
 800721c:	6923      	ldr	r3, [r4, #16]
 800721e:	4642      	mov	r2, r8
 8007220:	4631      	mov	r1, r6
 8007222:	4628      	mov	r0, r5
 8007224:	47b8      	blx	r7
 8007226:	3001      	adds	r0, #1
 8007228:	d12b      	bne.n	8007282 <_printf_float+0x242>
 800722a:	e764      	b.n	80070f6 <_printf_float+0xb6>
 800722c:	f1b9 0f65 	cmp.w	r9, #101	; 0x65
 8007230:	f240 80dd 	bls.w	80073ee <_printf_float+0x3ae>
 8007234:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007238:	2200      	movs	r2, #0
 800723a:	2300      	movs	r3, #0
 800723c:	f7f9 fbb4 	bl	80009a8 <__aeabi_dcmpeq>
 8007240:	2800      	cmp	r0, #0
 8007242:	d033      	beq.n	80072ac <_printf_float+0x26c>
 8007244:	2301      	movs	r3, #1
 8007246:	4631      	mov	r1, r6
 8007248:	4628      	mov	r0, r5
 800724a:	4a35      	ldr	r2, [pc, #212]	; (8007320 <_printf_float+0x2e0>)
 800724c:	47b8      	blx	r7
 800724e:	3001      	adds	r0, #1
 8007250:	f43f af51 	beq.w	80070f6 <_printf_float+0xb6>
 8007254:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007258:	429a      	cmp	r2, r3
 800725a:	db02      	blt.n	8007262 <_printf_float+0x222>
 800725c:	6823      	ldr	r3, [r4, #0]
 800725e:	07d8      	lsls	r0, r3, #31
 8007260:	d50f      	bpl.n	8007282 <_printf_float+0x242>
 8007262:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007266:	4631      	mov	r1, r6
 8007268:	4628      	mov	r0, r5
 800726a:	47b8      	blx	r7
 800726c:	3001      	adds	r0, #1
 800726e:	f43f af42 	beq.w	80070f6 <_printf_float+0xb6>
 8007272:	f04f 0800 	mov.w	r8, #0
 8007276:	f104 091a 	add.w	r9, r4, #26
 800727a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800727c:	3b01      	subs	r3, #1
 800727e:	4543      	cmp	r3, r8
 8007280:	dc09      	bgt.n	8007296 <_printf_float+0x256>
 8007282:	6823      	ldr	r3, [r4, #0]
 8007284:	079b      	lsls	r3, r3, #30
 8007286:	f100 8104 	bmi.w	8007492 <_printf_float+0x452>
 800728a:	68e0      	ldr	r0, [r4, #12]
 800728c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800728e:	4298      	cmp	r0, r3
 8007290:	bfb8      	it	lt
 8007292:	4618      	movlt	r0, r3
 8007294:	e731      	b.n	80070fa <_printf_float+0xba>
 8007296:	2301      	movs	r3, #1
 8007298:	464a      	mov	r2, r9
 800729a:	4631      	mov	r1, r6
 800729c:	4628      	mov	r0, r5
 800729e:	47b8      	blx	r7
 80072a0:	3001      	adds	r0, #1
 80072a2:	f43f af28 	beq.w	80070f6 <_printf_float+0xb6>
 80072a6:	f108 0801 	add.w	r8, r8, #1
 80072aa:	e7e6      	b.n	800727a <_printf_float+0x23a>
 80072ac:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072ae:	2b00      	cmp	r3, #0
 80072b0:	dc38      	bgt.n	8007324 <_printf_float+0x2e4>
 80072b2:	2301      	movs	r3, #1
 80072b4:	4631      	mov	r1, r6
 80072b6:	4628      	mov	r0, r5
 80072b8:	4a19      	ldr	r2, [pc, #100]	; (8007320 <_printf_float+0x2e0>)
 80072ba:	47b8      	blx	r7
 80072bc:	3001      	adds	r0, #1
 80072be:	f43f af1a 	beq.w	80070f6 <_printf_float+0xb6>
 80072c2:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 80072c6:	4313      	orrs	r3, r2
 80072c8:	d102      	bne.n	80072d0 <_printf_float+0x290>
 80072ca:	6823      	ldr	r3, [r4, #0]
 80072cc:	07d9      	lsls	r1, r3, #31
 80072ce:	d5d8      	bpl.n	8007282 <_printf_float+0x242>
 80072d0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80072d4:	4631      	mov	r1, r6
 80072d6:	4628      	mov	r0, r5
 80072d8:	47b8      	blx	r7
 80072da:	3001      	adds	r0, #1
 80072dc:	f43f af0b 	beq.w	80070f6 <_printf_float+0xb6>
 80072e0:	f04f 0900 	mov.w	r9, #0
 80072e4:	f104 0a1a 	add.w	sl, r4, #26
 80072e8:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80072ea:	425b      	negs	r3, r3
 80072ec:	454b      	cmp	r3, r9
 80072ee:	dc01      	bgt.n	80072f4 <_printf_float+0x2b4>
 80072f0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80072f2:	e794      	b.n	800721e <_printf_float+0x1de>
 80072f4:	2301      	movs	r3, #1
 80072f6:	4652      	mov	r2, sl
 80072f8:	4631      	mov	r1, r6
 80072fa:	4628      	mov	r0, r5
 80072fc:	47b8      	blx	r7
 80072fe:	3001      	adds	r0, #1
 8007300:	f43f aef9 	beq.w	80070f6 <_printf_float+0xb6>
 8007304:	f109 0901 	add.w	r9, r9, #1
 8007308:	e7ee      	b.n	80072e8 <_printf_float+0x2a8>
 800730a:	bf00      	nop
 800730c:	7fefffff 	.word	0x7fefffff
 8007310:	08009cc2 	.word	0x08009cc2
 8007314:	08009cc6 	.word	0x08009cc6
 8007318:	08009cca 	.word	0x08009cca
 800731c:	08009cce 	.word	0x08009cce
 8007320:	08009cd2 	.word	0x08009cd2
 8007324:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8007326:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007328:	429a      	cmp	r2, r3
 800732a:	bfa8      	it	ge
 800732c:	461a      	movge	r2, r3
 800732e:	2a00      	cmp	r2, #0
 8007330:	4691      	mov	r9, r2
 8007332:	dc37      	bgt.n	80073a4 <_printf_float+0x364>
 8007334:	f04f 0b00 	mov.w	fp, #0
 8007338:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800733c:	f104 021a 	add.w	r2, r4, #26
 8007340:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8007344:	ebaa 0309 	sub.w	r3, sl, r9
 8007348:	455b      	cmp	r3, fp
 800734a:	dc33      	bgt.n	80073b4 <_printf_float+0x374>
 800734c:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007350:	429a      	cmp	r2, r3
 8007352:	db3b      	blt.n	80073cc <_printf_float+0x38c>
 8007354:	6823      	ldr	r3, [r4, #0]
 8007356:	07da      	lsls	r2, r3, #31
 8007358:	d438      	bmi.n	80073cc <_printf_float+0x38c>
 800735a:	e9dd 320d 	ldrd	r3, r2, [sp, #52]	; 0x34
 800735e:	eba2 0903 	sub.w	r9, r2, r3
 8007362:	eba2 020a 	sub.w	r2, r2, sl
 8007366:	4591      	cmp	r9, r2
 8007368:	bfa8      	it	ge
 800736a:	4691      	movge	r9, r2
 800736c:	f1b9 0f00 	cmp.w	r9, #0
 8007370:	dc34      	bgt.n	80073dc <_printf_float+0x39c>
 8007372:	f04f 0800 	mov.w	r8, #0
 8007376:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800737a:	f104 0a1a 	add.w	sl, r4, #26
 800737e:	e9dd 230d 	ldrd	r2, r3, [sp, #52]	; 0x34
 8007382:	1a9b      	subs	r3, r3, r2
 8007384:	eba3 0309 	sub.w	r3, r3, r9
 8007388:	4543      	cmp	r3, r8
 800738a:	f77f af7a 	ble.w	8007282 <_printf_float+0x242>
 800738e:	2301      	movs	r3, #1
 8007390:	4652      	mov	r2, sl
 8007392:	4631      	mov	r1, r6
 8007394:	4628      	mov	r0, r5
 8007396:	47b8      	blx	r7
 8007398:	3001      	adds	r0, #1
 800739a:	f43f aeac 	beq.w	80070f6 <_printf_float+0xb6>
 800739e:	f108 0801 	add.w	r8, r8, #1
 80073a2:	e7ec      	b.n	800737e <_printf_float+0x33e>
 80073a4:	4613      	mov	r3, r2
 80073a6:	4631      	mov	r1, r6
 80073a8:	4642      	mov	r2, r8
 80073aa:	4628      	mov	r0, r5
 80073ac:	47b8      	blx	r7
 80073ae:	3001      	adds	r0, #1
 80073b0:	d1c0      	bne.n	8007334 <_printf_float+0x2f4>
 80073b2:	e6a0      	b.n	80070f6 <_printf_float+0xb6>
 80073b4:	2301      	movs	r3, #1
 80073b6:	4631      	mov	r1, r6
 80073b8:	4628      	mov	r0, r5
 80073ba:	920b      	str	r2, [sp, #44]	; 0x2c
 80073bc:	47b8      	blx	r7
 80073be:	3001      	adds	r0, #1
 80073c0:	f43f ae99 	beq.w	80070f6 <_printf_float+0xb6>
 80073c4:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80073c6:	f10b 0b01 	add.w	fp, fp, #1
 80073ca:	e7b9      	b.n	8007340 <_printf_float+0x300>
 80073cc:	4631      	mov	r1, r6
 80073ce:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80073d2:	4628      	mov	r0, r5
 80073d4:	47b8      	blx	r7
 80073d6:	3001      	adds	r0, #1
 80073d8:	d1bf      	bne.n	800735a <_printf_float+0x31a>
 80073da:	e68c      	b.n	80070f6 <_printf_float+0xb6>
 80073dc:	464b      	mov	r3, r9
 80073de:	4631      	mov	r1, r6
 80073e0:	4628      	mov	r0, r5
 80073e2:	eb08 020a 	add.w	r2, r8, sl
 80073e6:	47b8      	blx	r7
 80073e8:	3001      	adds	r0, #1
 80073ea:	d1c2      	bne.n	8007372 <_printf_float+0x332>
 80073ec:	e683      	b.n	80070f6 <_printf_float+0xb6>
 80073ee:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80073f0:	2a01      	cmp	r2, #1
 80073f2:	dc01      	bgt.n	80073f8 <_printf_float+0x3b8>
 80073f4:	07db      	lsls	r3, r3, #31
 80073f6:	d539      	bpl.n	800746c <_printf_float+0x42c>
 80073f8:	2301      	movs	r3, #1
 80073fa:	4642      	mov	r2, r8
 80073fc:	4631      	mov	r1, r6
 80073fe:	4628      	mov	r0, r5
 8007400:	47b8      	blx	r7
 8007402:	3001      	adds	r0, #1
 8007404:	f43f ae77 	beq.w	80070f6 <_printf_float+0xb6>
 8007408:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800740c:	4631      	mov	r1, r6
 800740e:	4628      	mov	r0, r5
 8007410:	47b8      	blx	r7
 8007412:	3001      	adds	r0, #1
 8007414:	f43f ae6f 	beq.w	80070f6 <_printf_float+0xb6>
 8007418:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800741c:	2200      	movs	r2, #0
 800741e:	2300      	movs	r3, #0
 8007420:	f8dd 9038 	ldr.w	r9, [sp, #56]	; 0x38
 8007424:	f7f9 fac0 	bl	80009a8 <__aeabi_dcmpeq>
 8007428:	b9d8      	cbnz	r0, 8007462 <_printf_float+0x422>
 800742a:	f109 33ff 	add.w	r3, r9, #4294967295
 800742e:	f108 0201 	add.w	r2, r8, #1
 8007432:	4631      	mov	r1, r6
 8007434:	4628      	mov	r0, r5
 8007436:	47b8      	blx	r7
 8007438:	3001      	adds	r0, #1
 800743a:	d10e      	bne.n	800745a <_printf_float+0x41a>
 800743c:	e65b      	b.n	80070f6 <_printf_float+0xb6>
 800743e:	2301      	movs	r3, #1
 8007440:	464a      	mov	r2, r9
 8007442:	4631      	mov	r1, r6
 8007444:	4628      	mov	r0, r5
 8007446:	47b8      	blx	r7
 8007448:	3001      	adds	r0, #1
 800744a:	f43f ae54 	beq.w	80070f6 <_printf_float+0xb6>
 800744e:	f108 0801 	add.w	r8, r8, #1
 8007452:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8007454:	3b01      	subs	r3, #1
 8007456:	4543      	cmp	r3, r8
 8007458:	dcf1      	bgt.n	800743e <_printf_float+0x3fe>
 800745a:	4653      	mov	r3, sl
 800745c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007460:	e6de      	b.n	8007220 <_printf_float+0x1e0>
 8007462:	f04f 0800 	mov.w	r8, #0
 8007466:	f104 091a 	add.w	r9, r4, #26
 800746a:	e7f2      	b.n	8007452 <_printf_float+0x412>
 800746c:	2301      	movs	r3, #1
 800746e:	4642      	mov	r2, r8
 8007470:	e7df      	b.n	8007432 <_printf_float+0x3f2>
 8007472:	2301      	movs	r3, #1
 8007474:	464a      	mov	r2, r9
 8007476:	4631      	mov	r1, r6
 8007478:	4628      	mov	r0, r5
 800747a:	47b8      	blx	r7
 800747c:	3001      	adds	r0, #1
 800747e:	f43f ae3a 	beq.w	80070f6 <_printf_float+0xb6>
 8007482:	f108 0801 	add.w	r8, r8, #1
 8007486:	68e3      	ldr	r3, [r4, #12]
 8007488:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800748a:	1a5b      	subs	r3, r3, r1
 800748c:	4543      	cmp	r3, r8
 800748e:	dcf0      	bgt.n	8007472 <_printf_float+0x432>
 8007490:	e6fb      	b.n	800728a <_printf_float+0x24a>
 8007492:	f04f 0800 	mov.w	r8, #0
 8007496:	f104 0919 	add.w	r9, r4, #25
 800749a:	e7f4      	b.n	8007486 <_printf_float+0x446>

0800749c <_printf_common>:
 800749c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80074a0:	4616      	mov	r6, r2
 80074a2:	4699      	mov	r9, r3
 80074a4:	688a      	ldr	r2, [r1, #8]
 80074a6:	690b      	ldr	r3, [r1, #16]
 80074a8:	4607      	mov	r7, r0
 80074aa:	4293      	cmp	r3, r2
 80074ac:	bfb8      	it	lt
 80074ae:	4613      	movlt	r3, r2
 80074b0:	6033      	str	r3, [r6, #0]
 80074b2:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80074b6:	460c      	mov	r4, r1
 80074b8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80074bc:	b10a      	cbz	r2, 80074c2 <_printf_common+0x26>
 80074be:	3301      	adds	r3, #1
 80074c0:	6033      	str	r3, [r6, #0]
 80074c2:	6823      	ldr	r3, [r4, #0]
 80074c4:	0699      	lsls	r1, r3, #26
 80074c6:	bf42      	ittt	mi
 80074c8:	6833      	ldrmi	r3, [r6, #0]
 80074ca:	3302      	addmi	r3, #2
 80074cc:	6033      	strmi	r3, [r6, #0]
 80074ce:	6825      	ldr	r5, [r4, #0]
 80074d0:	f015 0506 	ands.w	r5, r5, #6
 80074d4:	d106      	bne.n	80074e4 <_printf_common+0x48>
 80074d6:	f104 0a19 	add.w	sl, r4, #25
 80074da:	68e3      	ldr	r3, [r4, #12]
 80074dc:	6832      	ldr	r2, [r6, #0]
 80074de:	1a9b      	subs	r3, r3, r2
 80074e0:	42ab      	cmp	r3, r5
 80074e2:	dc2b      	bgt.n	800753c <_printf_common+0xa0>
 80074e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80074e8:	1e13      	subs	r3, r2, #0
 80074ea:	6822      	ldr	r2, [r4, #0]
 80074ec:	bf18      	it	ne
 80074ee:	2301      	movne	r3, #1
 80074f0:	0692      	lsls	r2, r2, #26
 80074f2:	d430      	bmi.n	8007556 <_printf_common+0xba>
 80074f4:	4649      	mov	r1, r9
 80074f6:	4638      	mov	r0, r7
 80074f8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80074fc:	47c0      	blx	r8
 80074fe:	3001      	adds	r0, #1
 8007500:	d023      	beq.n	800754a <_printf_common+0xae>
 8007502:	6823      	ldr	r3, [r4, #0]
 8007504:	6922      	ldr	r2, [r4, #16]
 8007506:	f003 0306 	and.w	r3, r3, #6
 800750a:	2b04      	cmp	r3, #4
 800750c:	bf14      	ite	ne
 800750e:	2500      	movne	r5, #0
 8007510:	6833      	ldreq	r3, [r6, #0]
 8007512:	f04f 0600 	mov.w	r6, #0
 8007516:	bf08      	it	eq
 8007518:	68e5      	ldreq	r5, [r4, #12]
 800751a:	f104 041a 	add.w	r4, r4, #26
 800751e:	bf08      	it	eq
 8007520:	1aed      	subeq	r5, r5, r3
 8007522:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8007526:	bf08      	it	eq
 8007528:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800752c:	4293      	cmp	r3, r2
 800752e:	bfc4      	itt	gt
 8007530:	1a9b      	subgt	r3, r3, r2
 8007532:	18ed      	addgt	r5, r5, r3
 8007534:	42b5      	cmp	r5, r6
 8007536:	d11a      	bne.n	800756e <_printf_common+0xd2>
 8007538:	2000      	movs	r0, #0
 800753a:	e008      	b.n	800754e <_printf_common+0xb2>
 800753c:	2301      	movs	r3, #1
 800753e:	4652      	mov	r2, sl
 8007540:	4649      	mov	r1, r9
 8007542:	4638      	mov	r0, r7
 8007544:	47c0      	blx	r8
 8007546:	3001      	adds	r0, #1
 8007548:	d103      	bne.n	8007552 <_printf_common+0xb6>
 800754a:	f04f 30ff 	mov.w	r0, #4294967295
 800754e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007552:	3501      	adds	r5, #1
 8007554:	e7c1      	b.n	80074da <_printf_common+0x3e>
 8007556:	2030      	movs	r0, #48	; 0x30
 8007558:	18e1      	adds	r1, r4, r3
 800755a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800755e:	1c5a      	adds	r2, r3, #1
 8007560:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007564:	4422      	add	r2, r4
 8007566:	3302      	adds	r3, #2
 8007568:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800756c:	e7c2      	b.n	80074f4 <_printf_common+0x58>
 800756e:	2301      	movs	r3, #1
 8007570:	4622      	mov	r2, r4
 8007572:	4649      	mov	r1, r9
 8007574:	4638      	mov	r0, r7
 8007576:	47c0      	blx	r8
 8007578:	3001      	adds	r0, #1
 800757a:	d0e6      	beq.n	800754a <_printf_common+0xae>
 800757c:	3601      	adds	r6, #1
 800757e:	e7d9      	b.n	8007534 <_printf_common+0x98>

08007580 <_printf_i>:
 8007580:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007584:	7e0f      	ldrb	r7, [r1, #24]
 8007586:	4691      	mov	r9, r2
 8007588:	2f78      	cmp	r7, #120	; 0x78
 800758a:	4680      	mov	r8, r0
 800758c:	460c      	mov	r4, r1
 800758e:	469a      	mov	sl, r3
 8007590:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007592:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007596:	d807      	bhi.n	80075a8 <_printf_i+0x28>
 8007598:	2f62      	cmp	r7, #98	; 0x62
 800759a:	d80a      	bhi.n	80075b2 <_printf_i+0x32>
 800759c:	2f00      	cmp	r7, #0
 800759e:	f000 80d5 	beq.w	800774c <_printf_i+0x1cc>
 80075a2:	2f58      	cmp	r7, #88	; 0x58
 80075a4:	f000 80c1 	beq.w	800772a <_printf_i+0x1aa>
 80075a8:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80075ac:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80075b0:	e03a      	b.n	8007628 <_printf_i+0xa8>
 80075b2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80075b6:	2b15      	cmp	r3, #21
 80075b8:	d8f6      	bhi.n	80075a8 <_printf_i+0x28>
 80075ba:	a101      	add	r1, pc, #4	; (adr r1, 80075c0 <_printf_i+0x40>)
 80075bc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80075c0:	08007619 	.word	0x08007619
 80075c4:	0800762d 	.word	0x0800762d
 80075c8:	080075a9 	.word	0x080075a9
 80075cc:	080075a9 	.word	0x080075a9
 80075d0:	080075a9 	.word	0x080075a9
 80075d4:	080075a9 	.word	0x080075a9
 80075d8:	0800762d 	.word	0x0800762d
 80075dc:	080075a9 	.word	0x080075a9
 80075e0:	080075a9 	.word	0x080075a9
 80075e4:	080075a9 	.word	0x080075a9
 80075e8:	080075a9 	.word	0x080075a9
 80075ec:	08007733 	.word	0x08007733
 80075f0:	08007659 	.word	0x08007659
 80075f4:	080076ed 	.word	0x080076ed
 80075f8:	080075a9 	.word	0x080075a9
 80075fc:	080075a9 	.word	0x080075a9
 8007600:	08007755 	.word	0x08007755
 8007604:	080075a9 	.word	0x080075a9
 8007608:	08007659 	.word	0x08007659
 800760c:	080075a9 	.word	0x080075a9
 8007610:	080075a9 	.word	0x080075a9
 8007614:	080076f5 	.word	0x080076f5
 8007618:	682b      	ldr	r3, [r5, #0]
 800761a:	1d1a      	adds	r2, r3, #4
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	602a      	str	r2, [r5, #0]
 8007620:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007624:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007628:	2301      	movs	r3, #1
 800762a:	e0a0      	b.n	800776e <_printf_i+0x1ee>
 800762c:	6820      	ldr	r0, [r4, #0]
 800762e:	682b      	ldr	r3, [r5, #0]
 8007630:	0607      	lsls	r7, r0, #24
 8007632:	f103 0104 	add.w	r1, r3, #4
 8007636:	6029      	str	r1, [r5, #0]
 8007638:	d501      	bpl.n	800763e <_printf_i+0xbe>
 800763a:	681e      	ldr	r6, [r3, #0]
 800763c:	e003      	b.n	8007646 <_printf_i+0xc6>
 800763e:	0646      	lsls	r6, r0, #25
 8007640:	d5fb      	bpl.n	800763a <_printf_i+0xba>
 8007642:	f9b3 6000 	ldrsh.w	r6, [r3]
 8007646:	2e00      	cmp	r6, #0
 8007648:	da03      	bge.n	8007652 <_printf_i+0xd2>
 800764a:	232d      	movs	r3, #45	; 0x2d
 800764c:	4276      	negs	r6, r6
 800764e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007652:	230a      	movs	r3, #10
 8007654:	4859      	ldr	r0, [pc, #356]	; (80077bc <_printf_i+0x23c>)
 8007656:	e012      	b.n	800767e <_printf_i+0xfe>
 8007658:	682b      	ldr	r3, [r5, #0]
 800765a:	6820      	ldr	r0, [r4, #0]
 800765c:	1d19      	adds	r1, r3, #4
 800765e:	6029      	str	r1, [r5, #0]
 8007660:	0605      	lsls	r5, r0, #24
 8007662:	d501      	bpl.n	8007668 <_printf_i+0xe8>
 8007664:	681e      	ldr	r6, [r3, #0]
 8007666:	e002      	b.n	800766e <_printf_i+0xee>
 8007668:	0641      	lsls	r1, r0, #25
 800766a:	d5fb      	bpl.n	8007664 <_printf_i+0xe4>
 800766c:	881e      	ldrh	r6, [r3, #0]
 800766e:	2f6f      	cmp	r7, #111	; 0x6f
 8007670:	bf0c      	ite	eq
 8007672:	2308      	moveq	r3, #8
 8007674:	230a      	movne	r3, #10
 8007676:	4851      	ldr	r0, [pc, #324]	; (80077bc <_printf_i+0x23c>)
 8007678:	2100      	movs	r1, #0
 800767a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800767e:	6865      	ldr	r5, [r4, #4]
 8007680:	2d00      	cmp	r5, #0
 8007682:	bfa8      	it	ge
 8007684:	6821      	ldrge	r1, [r4, #0]
 8007686:	60a5      	str	r5, [r4, #8]
 8007688:	bfa4      	itt	ge
 800768a:	f021 0104 	bicge.w	r1, r1, #4
 800768e:	6021      	strge	r1, [r4, #0]
 8007690:	b90e      	cbnz	r6, 8007696 <_printf_i+0x116>
 8007692:	2d00      	cmp	r5, #0
 8007694:	d04b      	beq.n	800772e <_printf_i+0x1ae>
 8007696:	4615      	mov	r5, r2
 8007698:	fbb6 f1f3 	udiv	r1, r6, r3
 800769c:	fb03 6711 	mls	r7, r3, r1, r6
 80076a0:	5dc7      	ldrb	r7, [r0, r7]
 80076a2:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80076a6:	4637      	mov	r7, r6
 80076a8:	42bb      	cmp	r3, r7
 80076aa:	460e      	mov	r6, r1
 80076ac:	d9f4      	bls.n	8007698 <_printf_i+0x118>
 80076ae:	2b08      	cmp	r3, #8
 80076b0:	d10b      	bne.n	80076ca <_printf_i+0x14a>
 80076b2:	6823      	ldr	r3, [r4, #0]
 80076b4:	07de      	lsls	r6, r3, #31
 80076b6:	d508      	bpl.n	80076ca <_printf_i+0x14a>
 80076b8:	6923      	ldr	r3, [r4, #16]
 80076ba:	6861      	ldr	r1, [r4, #4]
 80076bc:	4299      	cmp	r1, r3
 80076be:	bfde      	ittt	le
 80076c0:	2330      	movle	r3, #48	; 0x30
 80076c2:	f805 3c01 	strble.w	r3, [r5, #-1]
 80076c6:	f105 35ff 	addle.w	r5, r5, #4294967295
 80076ca:	1b52      	subs	r2, r2, r5
 80076cc:	6122      	str	r2, [r4, #16]
 80076ce:	464b      	mov	r3, r9
 80076d0:	4621      	mov	r1, r4
 80076d2:	4640      	mov	r0, r8
 80076d4:	f8cd a000 	str.w	sl, [sp]
 80076d8:	aa03      	add	r2, sp, #12
 80076da:	f7ff fedf 	bl	800749c <_printf_common>
 80076de:	3001      	adds	r0, #1
 80076e0:	d14a      	bne.n	8007778 <_printf_i+0x1f8>
 80076e2:	f04f 30ff 	mov.w	r0, #4294967295
 80076e6:	b004      	add	sp, #16
 80076e8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80076ec:	6823      	ldr	r3, [r4, #0]
 80076ee:	f043 0320 	orr.w	r3, r3, #32
 80076f2:	6023      	str	r3, [r4, #0]
 80076f4:	2778      	movs	r7, #120	; 0x78
 80076f6:	4832      	ldr	r0, [pc, #200]	; (80077c0 <_printf_i+0x240>)
 80076f8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80076fc:	6823      	ldr	r3, [r4, #0]
 80076fe:	6829      	ldr	r1, [r5, #0]
 8007700:	061f      	lsls	r7, r3, #24
 8007702:	f851 6b04 	ldr.w	r6, [r1], #4
 8007706:	d402      	bmi.n	800770e <_printf_i+0x18e>
 8007708:	065f      	lsls	r7, r3, #25
 800770a:	bf48      	it	mi
 800770c:	b2b6      	uxthmi	r6, r6
 800770e:	07df      	lsls	r7, r3, #31
 8007710:	bf48      	it	mi
 8007712:	f043 0320 	orrmi.w	r3, r3, #32
 8007716:	6029      	str	r1, [r5, #0]
 8007718:	bf48      	it	mi
 800771a:	6023      	strmi	r3, [r4, #0]
 800771c:	b91e      	cbnz	r6, 8007726 <_printf_i+0x1a6>
 800771e:	6823      	ldr	r3, [r4, #0]
 8007720:	f023 0320 	bic.w	r3, r3, #32
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	2310      	movs	r3, #16
 8007728:	e7a6      	b.n	8007678 <_printf_i+0xf8>
 800772a:	4824      	ldr	r0, [pc, #144]	; (80077bc <_printf_i+0x23c>)
 800772c:	e7e4      	b.n	80076f8 <_printf_i+0x178>
 800772e:	4615      	mov	r5, r2
 8007730:	e7bd      	b.n	80076ae <_printf_i+0x12e>
 8007732:	682b      	ldr	r3, [r5, #0]
 8007734:	6826      	ldr	r6, [r4, #0]
 8007736:	1d18      	adds	r0, r3, #4
 8007738:	6961      	ldr	r1, [r4, #20]
 800773a:	6028      	str	r0, [r5, #0]
 800773c:	0635      	lsls	r5, r6, #24
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	d501      	bpl.n	8007746 <_printf_i+0x1c6>
 8007742:	6019      	str	r1, [r3, #0]
 8007744:	e002      	b.n	800774c <_printf_i+0x1cc>
 8007746:	0670      	lsls	r0, r6, #25
 8007748:	d5fb      	bpl.n	8007742 <_printf_i+0x1c2>
 800774a:	8019      	strh	r1, [r3, #0]
 800774c:	2300      	movs	r3, #0
 800774e:	4615      	mov	r5, r2
 8007750:	6123      	str	r3, [r4, #16]
 8007752:	e7bc      	b.n	80076ce <_printf_i+0x14e>
 8007754:	682b      	ldr	r3, [r5, #0]
 8007756:	2100      	movs	r1, #0
 8007758:	1d1a      	adds	r2, r3, #4
 800775a:	602a      	str	r2, [r5, #0]
 800775c:	681d      	ldr	r5, [r3, #0]
 800775e:	6862      	ldr	r2, [r4, #4]
 8007760:	4628      	mov	r0, r5
 8007762:	f000 f9d4 	bl	8007b0e <memchr>
 8007766:	b108      	cbz	r0, 800776c <_printf_i+0x1ec>
 8007768:	1b40      	subs	r0, r0, r5
 800776a:	6060      	str	r0, [r4, #4]
 800776c:	6863      	ldr	r3, [r4, #4]
 800776e:	6123      	str	r3, [r4, #16]
 8007770:	2300      	movs	r3, #0
 8007772:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007776:	e7aa      	b.n	80076ce <_printf_i+0x14e>
 8007778:	462a      	mov	r2, r5
 800777a:	4649      	mov	r1, r9
 800777c:	4640      	mov	r0, r8
 800777e:	6923      	ldr	r3, [r4, #16]
 8007780:	47d0      	blx	sl
 8007782:	3001      	adds	r0, #1
 8007784:	d0ad      	beq.n	80076e2 <_printf_i+0x162>
 8007786:	6823      	ldr	r3, [r4, #0]
 8007788:	079b      	lsls	r3, r3, #30
 800778a:	d413      	bmi.n	80077b4 <_printf_i+0x234>
 800778c:	68e0      	ldr	r0, [r4, #12]
 800778e:	9b03      	ldr	r3, [sp, #12]
 8007790:	4298      	cmp	r0, r3
 8007792:	bfb8      	it	lt
 8007794:	4618      	movlt	r0, r3
 8007796:	e7a6      	b.n	80076e6 <_printf_i+0x166>
 8007798:	2301      	movs	r3, #1
 800779a:	4632      	mov	r2, r6
 800779c:	4649      	mov	r1, r9
 800779e:	4640      	mov	r0, r8
 80077a0:	47d0      	blx	sl
 80077a2:	3001      	adds	r0, #1
 80077a4:	d09d      	beq.n	80076e2 <_printf_i+0x162>
 80077a6:	3501      	adds	r5, #1
 80077a8:	68e3      	ldr	r3, [r4, #12]
 80077aa:	9903      	ldr	r1, [sp, #12]
 80077ac:	1a5b      	subs	r3, r3, r1
 80077ae:	42ab      	cmp	r3, r5
 80077b0:	dcf2      	bgt.n	8007798 <_printf_i+0x218>
 80077b2:	e7eb      	b.n	800778c <_printf_i+0x20c>
 80077b4:	2500      	movs	r5, #0
 80077b6:	f104 0619 	add.w	r6, r4, #25
 80077ba:	e7f5      	b.n	80077a8 <_printf_i+0x228>
 80077bc:	08009cd4 	.word	0x08009cd4
 80077c0:	08009ce5 	.word	0x08009ce5

080077c4 <std>:
 80077c4:	2300      	movs	r3, #0
 80077c6:	b510      	push	{r4, lr}
 80077c8:	4604      	mov	r4, r0
 80077ca:	e9c0 3300 	strd	r3, r3, [r0]
 80077ce:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80077d2:	6083      	str	r3, [r0, #8]
 80077d4:	8181      	strh	r1, [r0, #12]
 80077d6:	6643      	str	r3, [r0, #100]	; 0x64
 80077d8:	81c2      	strh	r2, [r0, #14]
 80077da:	6183      	str	r3, [r0, #24]
 80077dc:	4619      	mov	r1, r3
 80077de:	2208      	movs	r2, #8
 80077e0:	305c      	adds	r0, #92	; 0x5c
 80077e2:	f000 f914 	bl	8007a0e <memset>
 80077e6:	4b0d      	ldr	r3, [pc, #52]	; (800781c <std+0x58>)
 80077e8:	6224      	str	r4, [r4, #32]
 80077ea:	6263      	str	r3, [r4, #36]	; 0x24
 80077ec:	4b0c      	ldr	r3, [pc, #48]	; (8007820 <std+0x5c>)
 80077ee:	62a3      	str	r3, [r4, #40]	; 0x28
 80077f0:	4b0c      	ldr	r3, [pc, #48]	; (8007824 <std+0x60>)
 80077f2:	62e3      	str	r3, [r4, #44]	; 0x2c
 80077f4:	4b0c      	ldr	r3, [pc, #48]	; (8007828 <std+0x64>)
 80077f6:	6323      	str	r3, [r4, #48]	; 0x30
 80077f8:	4b0c      	ldr	r3, [pc, #48]	; (800782c <std+0x68>)
 80077fa:	429c      	cmp	r4, r3
 80077fc:	d006      	beq.n	800780c <std+0x48>
 80077fe:	f103 0268 	add.w	r2, r3, #104	; 0x68
 8007802:	4294      	cmp	r4, r2
 8007804:	d002      	beq.n	800780c <std+0x48>
 8007806:	33d0      	adds	r3, #208	; 0xd0
 8007808:	429c      	cmp	r4, r3
 800780a:	d105      	bne.n	8007818 <std+0x54>
 800780c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8007810:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007814:	f000 b978 	b.w	8007b08 <__retarget_lock_init_recursive>
 8007818:	bd10      	pop	{r4, pc}
 800781a:	bf00      	nop
 800781c:	08007989 	.word	0x08007989
 8007820:	080079ab 	.word	0x080079ab
 8007824:	080079e3 	.word	0x080079e3
 8007828:	08007a07 	.word	0x08007a07
 800782c:	200013a0 	.word	0x200013a0

08007830 <stdio_exit_handler>:
 8007830:	4a02      	ldr	r2, [pc, #8]	; (800783c <stdio_exit_handler+0xc>)
 8007832:	4903      	ldr	r1, [pc, #12]	; (8007840 <stdio_exit_handler+0x10>)
 8007834:	4803      	ldr	r0, [pc, #12]	; (8007844 <stdio_exit_handler+0x14>)
 8007836:	f000 b869 	b.w	800790c <_fwalk_sglue>
 800783a:	bf00      	nop
 800783c:	20000010 	.word	0x20000010
 8007840:	080094bd 	.word	0x080094bd
 8007844:	2000001c 	.word	0x2000001c

08007848 <cleanup_stdio>:
 8007848:	6841      	ldr	r1, [r0, #4]
 800784a:	4b0c      	ldr	r3, [pc, #48]	; (800787c <cleanup_stdio+0x34>)
 800784c:	b510      	push	{r4, lr}
 800784e:	4299      	cmp	r1, r3
 8007850:	4604      	mov	r4, r0
 8007852:	d001      	beq.n	8007858 <cleanup_stdio+0x10>
 8007854:	f001 fe32 	bl	80094bc <_fflush_r>
 8007858:	68a1      	ldr	r1, [r4, #8]
 800785a:	4b09      	ldr	r3, [pc, #36]	; (8007880 <cleanup_stdio+0x38>)
 800785c:	4299      	cmp	r1, r3
 800785e:	d002      	beq.n	8007866 <cleanup_stdio+0x1e>
 8007860:	4620      	mov	r0, r4
 8007862:	f001 fe2b 	bl	80094bc <_fflush_r>
 8007866:	68e1      	ldr	r1, [r4, #12]
 8007868:	4b06      	ldr	r3, [pc, #24]	; (8007884 <cleanup_stdio+0x3c>)
 800786a:	4299      	cmp	r1, r3
 800786c:	d004      	beq.n	8007878 <cleanup_stdio+0x30>
 800786e:	4620      	mov	r0, r4
 8007870:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007874:	f001 be22 	b.w	80094bc <_fflush_r>
 8007878:	bd10      	pop	{r4, pc}
 800787a:	bf00      	nop
 800787c:	200013a0 	.word	0x200013a0
 8007880:	20001408 	.word	0x20001408
 8007884:	20001470 	.word	0x20001470

08007888 <global_stdio_init.part.0>:
 8007888:	b510      	push	{r4, lr}
 800788a:	4b0b      	ldr	r3, [pc, #44]	; (80078b8 <global_stdio_init.part.0+0x30>)
 800788c:	4c0b      	ldr	r4, [pc, #44]	; (80078bc <global_stdio_init.part.0+0x34>)
 800788e:	4a0c      	ldr	r2, [pc, #48]	; (80078c0 <global_stdio_init.part.0+0x38>)
 8007890:	4620      	mov	r0, r4
 8007892:	601a      	str	r2, [r3, #0]
 8007894:	2104      	movs	r1, #4
 8007896:	2200      	movs	r2, #0
 8007898:	f7ff ff94 	bl	80077c4 <std>
 800789c:	f104 0068 	add.w	r0, r4, #104	; 0x68
 80078a0:	2201      	movs	r2, #1
 80078a2:	2109      	movs	r1, #9
 80078a4:	f7ff ff8e 	bl	80077c4 <std>
 80078a8:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 80078ac:	2202      	movs	r2, #2
 80078ae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078b2:	2112      	movs	r1, #18
 80078b4:	f7ff bf86 	b.w	80077c4 <std>
 80078b8:	200014d8 	.word	0x200014d8
 80078bc:	200013a0 	.word	0x200013a0
 80078c0:	08007831 	.word	0x08007831

080078c4 <__sfp_lock_acquire>:
 80078c4:	4801      	ldr	r0, [pc, #4]	; (80078cc <__sfp_lock_acquire+0x8>)
 80078c6:	f000 b920 	b.w	8007b0a <__retarget_lock_acquire_recursive>
 80078ca:	bf00      	nop
 80078cc:	200014e1 	.word	0x200014e1

080078d0 <__sfp_lock_release>:
 80078d0:	4801      	ldr	r0, [pc, #4]	; (80078d8 <__sfp_lock_release+0x8>)
 80078d2:	f000 b91b 	b.w	8007b0c <__retarget_lock_release_recursive>
 80078d6:	bf00      	nop
 80078d8:	200014e1 	.word	0x200014e1

080078dc <__sinit>:
 80078dc:	b510      	push	{r4, lr}
 80078de:	4604      	mov	r4, r0
 80078e0:	f7ff fff0 	bl	80078c4 <__sfp_lock_acquire>
 80078e4:	6a23      	ldr	r3, [r4, #32]
 80078e6:	b11b      	cbz	r3, 80078f0 <__sinit+0x14>
 80078e8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80078ec:	f7ff bff0 	b.w	80078d0 <__sfp_lock_release>
 80078f0:	4b04      	ldr	r3, [pc, #16]	; (8007904 <__sinit+0x28>)
 80078f2:	6223      	str	r3, [r4, #32]
 80078f4:	4b04      	ldr	r3, [pc, #16]	; (8007908 <__sinit+0x2c>)
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	2b00      	cmp	r3, #0
 80078fa:	d1f5      	bne.n	80078e8 <__sinit+0xc>
 80078fc:	f7ff ffc4 	bl	8007888 <global_stdio_init.part.0>
 8007900:	e7f2      	b.n	80078e8 <__sinit+0xc>
 8007902:	bf00      	nop
 8007904:	08007849 	.word	0x08007849
 8007908:	200014d8 	.word	0x200014d8

0800790c <_fwalk_sglue>:
 800790c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007910:	4607      	mov	r7, r0
 8007912:	4688      	mov	r8, r1
 8007914:	4614      	mov	r4, r2
 8007916:	2600      	movs	r6, #0
 8007918:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800791c:	f1b9 0901 	subs.w	r9, r9, #1
 8007920:	d505      	bpl.n	800792e <_fwalk_sglue+0x22>
 8007922:	6824      	ldr	r4, [r4, #0]
 8007924:	2c00      	cmp	r4, #0
 8007926:	d1f7      	bne.n	8007918 <_fwalk_sglue+0xc>
 8007928:	4630      	mov	r0, r6
 800792a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800792e:	89ab      	ldrh	r3, [r5, #12]
 8007930:	2b01      	cmp	r3, #1
 8007932:	d907      	bls.n	8007944 <_fwalk_sglue+0x38>
 8007934:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007938:	3301      	adds	r3, #1
 800793a:	d003      	beq.n	8007944 <_fwalk_sglue+0x38>
 800793c:	4629      	mov	r1, r5
 800793e:	4638      	mov	r0, r7
 8007940:	47c0      	blx	r8
 8007942:	4306      	orrs	r6, r0
 8007944:	3568      	adds	r5, #104	; 0x68
 8007946:	e7e9      	b.n	800791c <_fwalk_sglue+0x10>

08007948 <siprintf>:
 8007948:	b40e      	push	{r1, r2, r3}
 800794a:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800794e:	b500      	push	{lr}
 8007950:	b09c      	sub	sp, #112	; 0x70
 8007952:	ab1d      	add	r3, sp, #116	; 0x74
 8007954:	9002      	str	r0, [sp, #8]
 8007956:	9006      	str	r0, [sp, #24]
 8007958:	9107      	str	r1, [sp, #28]
 800795a:	9104      	str	r1, [sp, #16]
 800795c:	4808      	ldr	r0, [pc, #32]	; (8007980 <siprintf+0x38>)
 800795e:	4909      	ldr	r1, [pc, #36]	; (8007984 <siprintf+0x3c>)
 8007960:	f853 2b04 	ldr.w	r2, [r3], #4
 8007964:	9105      	str	r1, [sp, #20]
 8007966:	6800      	ldr	r0, [r0, #0]
 8007968:	a902      	add	r1, sp, #8
 800796a:	9301      	str	r3, [sp, #4]
 800796c:	f001 fc26 	bl	80091bc <_svfiprintf_r>
 8007970:	2200      	movs	r2, #0
 8007972:	9b02      	ldr	r3, [sp, #8]
 8007974:	701a      	strb	r2, [r3, #0]
 8007976:	b01c      	add	sp, #112	; 0x70
 8007978:	f85d eb04 	ldr.w	lr, [sp], #4
 800797c:	b003      	add	sp, #12
 800797e:	4770      	bx	lr
 8007980:	20000068 	.word	0x20000068
 8007984:	ffff0208 	.word	0xffff0208

08007988 <__sread>:
 8007988:	b510      	push	{r4, lr}
 800798a:	460c      	mov	r4, r1
 800798c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007990:	f000 f86c 	bl	8007a6c <_read_r>
 8007994:	2800      	cmp	r0, #0
 8007996:	bfab      	itete	ge
 8007998:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800799a:	89a3      	ldrhlt	r3, [r4, #12]
 800799c:	181b      	addge	r3, r3, r0
 800799e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80079a2:	bfac      	ite	ge
 80079a4:	6563      	strge	r3, [r4, #84]	; 0x54
 80079a6:	81a3      	strhlt	r3, [r4, #12]
 80079a8:	bd10      	pop	{r4, pc}

080079aa <__swrite>:
 80079aa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079ae:	461f      	mov	r7, r3
 80079b0:	898b      	ldrh	r3, [r1, #12]
 80079b2:	4605      	mov	r5, r0
 80079b4:	05db      	lsls	r3, r3, #23
 80079b6:	460c      	mov	r4, r1
 80079b8:	4616      	mov	r6, r2
 80079ba:	d505      	bpl.n	80079c8 <__swrite+0x1e>
 80079bc:	2302      	movs	r3, #2
 80079be:	2200      	movs	r2, #0
 80079c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079c4:	f000 f840 	bl	8007a48 <_lseek_r>
 80079c8:	89a3      	ldrh	r3, [r4, #12]
 80079ca:	4632      	mov	r2, r6
 80079cc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80079d0:	81a3      	strh	r3, [r4, #12]
 80079d2:	4628      	mov	r0, r5
 80079d4:	463b      	mov	r3, r7
 80079d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80079da:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80079de:	f000 b857 	b.w	8007a90 <_write_r>

080079e2 <__sseek>:
 80079e2:	b510      	push	{r4, lr}
 80079e4:	460c      	mov	r4, r1
 80079e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80079ea:	f000 f82d 	bl	8007a48 <_lseek_r>
 80079ee:	1c43      	adds	r3, r0, #1
 80079f0:	89a3      	ldrh	r3, [r4, #12]
 80079f2:	bf15      	itete	ne
 80079f4:	6560      	strne	r0, [r4, #84]	; 0x54
 80079f6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80079fa:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80079fe:	81a3      	strheq	r3, [r4, #12]
 8007a00:	bf18      	it	ne
 8007a02:	81a3      	strhne	r3, [r4, #12]
 8007a04:	bd10      	pop	{r4, pc}

08007a06 <__sclose>:
 8007a06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a0a:	f000 b80d 	b.w	8007a28 <_close_r>

08007a0e <memset>:
 8007a0e:	4603      	mov	r3, r0
 8007a10:	4402      	add	r2, r0
 8007a12:	4293      	cmp	r3, r2
 8007a14:	d100      	bne.n	8007a18 <memset+0xa>
 8007a16:	4770      	bx	lr
 8007a18:	f803 1b01 	strb.w	r1, [r3], #1
 8007a1c:	e7f9      	b.n	8007a12 <memset+0x4>
	...

08007a20 <_localeconv_r>:
 8007a20:	4800      	ldr	r0, [pc, #0]	; (8007a24 <_localeconv_r+0x4>)
 8007a22:	4770      	bx	lr
 8007a24:	2000015c 	.word	0x2000015c

08007a28 <_close_r>:
 8007a28:	b538      	push	{r3, r4, r5, lr}
 8007a2a:	2300      	movs	r3, #0
 8007a2c:	4d05      	ldr	r5, [pc, #20]	; (8007a44 <_close_r+0x1c>)
 8007a2e:	4604      	mov	r4, r0
 8007a30:	4608      	mov	r0, r1
 8007a32:	602b      	str	r3, [r5, #0]
 8007a34:	f7fa fe42 	bl	80026bc <_close>
 8007a38:	1c43      	adds	r3, r0, #1
 8007a3a:	d102      	bne.n	8007a42 <_close_r+0x1a>
 8007a3c:	682b      	ldr	r3, [r5, #0]
 8007a3e:	b103      	cbz	r3, 8007a42 <_close_r+0x1a>
 8007a40:	6023      	str	r3, [r4, #0]
 8007a42:	bd38      	pop	{r3, r4, r5, pc}
 8007a44:	200014dc 	.word	0x200014dc

08007a48 <_lseek_r>:
 8007a48:	b538      	push	{r3, r4, r5, lr}
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	4608      	mov	r0, r1
 8007a4e:	4611      	mov	r1, r2
 8007a50:	2200      	movs	r2, #0
 8007a52:	4d05      	ldr	r5, [pc, #20]	; (8007a68 <_lseek_r+0x20>)
 8007a54:	602a      	str	r2, [r5, #0]
 8007a56:	461a      	mov	r2, r3
 8007a58:	f7fa fe54 	bl	8002704 <_lseek>
 8007a5c:	1c43      	adds	r3, r0, #1
 8007a5e:	d102      	bne.n	8007a66 <_lseek_r+0x1e>
 8007a60:	682b      	ldr	r3, [r5, #0]
 8007a62:	b103      	cbz	r3, 8007a66 <_lseek_r+0x1e>
 8007a64:	6023      	str	r3, [r4, #0]
 8007a66:	bd38      	pop	{r3, r4, r5, pc}
 8007a68:	200014dc 	.word	0x200014dc

08007a6c <_read_r>:
 8007a6c:	b538      	push	{r3, r4, r5, lr}
 8007a6e:	4604      	mov	r4, r0
 8007a70:	4608      	mov	r0, r1
 8007a72:	4611      	mov	r1, r2
 8007a74:	2200      	movs	r2, #0
 8007a76:	4d05      	ldr	r5, [pc, #20]	; (8007a8c <_read_r+0x20>)
 8007a78:	602a      	str	r2, [r5, #0]
 8007a7a:	461a      	mov	r2, r3
 8007a7c:	f7fa fde5 	bl	800264a <_read>
 8007a80:	1c43      	adds	r3, r0, #1
 8007a82:	d102      	bne.n	8007a8a <_read_r+0x1e>
 8007a84:	682b      	ldr	r3, [r5, #0]
 8007a86:	b103      	cbz	r3, 8007a8a <_read_r+0x1e>
 8007a88:	6023      	str	r3, [r4, #0]
 8007a8a:	bd38      	pop	{r3, r4, r5, pc}
 8007a8c:	200014dc 	.word	0x200014dc

08007a90 <_write_r>:
 8007a90:	b538      	push	{r3, r4, r5, lr}
 8007a92:	4604      	mov	r4, r0
 8007a94:	4608      	mov	r0, r1
 8007a96:	4611      	mov	r1, r2
 8007a98:	2200      	movs	r2, #0
 8007a9a:	4d05      	ldr	r5, [pc, #20]	; (8007ab0 <_write_r+0x20>)
 8007a9c:	602a      	str	r2, [r5, #0]
 8007a9e:	461a      	mov	r2, r3
 8007aa0:	f7fa fdf0 	bl	8002684 <_write>
 8007aa4:	1c43      	adds	r3, r0, #1
 8007aa6:	d102      	bne.n	8007aae <_write_r+0x1e>
 8007aa8:	682b      	ldr	r3, [r5, #0]
 8007aaa:	b103      	cbz	r3, 8007aae <_write_r+0x1e>
 8007aac:	6023      	str	r3, [r4, #0]
 8007aae:	bd38      	pop	{r3, r4, r5, pc}
 8007ab0:	200014dc 	.word	0x200014dc

08007ab4 <__errno>:
 8007ab4:	4b01      	ldr	r3, [pc, #4]	; (8007abc <__errno+0x8>)
 8007ab6:	6818      	ldr	r0, [r3, #0]
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	20000068 	.word	0x20000068

08007ac0 <__libc_init_array>:
 8007ac0:	b570      	push	{r4, r5, r6, lr}
 8007ac2:	2600      	movs	r6, #0
 8007ac4:	4d0c      	ldr	r5, [pc, #48]	; (8007af8 <__libc_init_array+0x38>)
 8007ac6:	4c0d      	ldr	r4, [pc, #52]	; (8007afc <__libc_init_array+0x3c>)
 8007ac8:	1b64      	subs	r4, r4, r5
 8007aca:	10a4      	asrs	r4, r4, #2
 8007acc:	42a6      	cmp	r6, r4
 8007ace:	d109      	bne.n	8007ae4 <__libc_init_array+0x24>
 8007ad0:	f002 f886 	bl	8009be0 <_init>
 8007ad4:	2600      	movs	r6, #0
 8007ad6:	4d0a      	ldr	r5, [pc, #40]	; (8007b00 <__libc_init_array+0x40>)
 8007ad8:	4c0a      	ldr	r4, [pc, #40]	; (8007b04 <__libc_init_array+0x44>)
 8007ada:	1b64      	subs	r4, r4, r5
 8007adc:	10a4      	asrs	r4, r4, #2
 8007ade:	42a6      	cmp	r6, r4
 8007ae0:	d105      	bne.n	8007aee <__libc_init_array+0x2e>
 8007ae2:	bd70      	pop	{r4, r5, r6, pc}
 8007ae4:	f855 3b04 	ldr.w	r3, [r5], #4
 8007ae8:	4798      	blx	r3
 8007aea:	3601      	adds	r6, #1
 8007aec:	e7ee      	b.n	8007acc <__libc_init_array+0xc>
 8007aee:	f855 3b04 	ldr.w	r3, [r5], #4
 8007af2:	4798      	blx	r3
 8007af4:	3601      	adds	r6, #1
 8007af6:	e7f2      	b.n	8007ade <__libc_init_array+0x1e>
 8007af8:	0800a034 	.word	0x0800a034
 8007afc:	0800a034 	.word	0x0800a034
 8007b00:	0800a034 	.word	0x0800a034
 8007b04:	0800a03c 	.word	0x0800a03c

08007b08 <__retarget_lock_init_recursive>:
 8007b08:	4770      	bx	lr

08007b0a <__retarget_lock_acquire_recursive>:
 8007b0a:	4770      	bx	lr

08007b0c <__retarget_lock_release_recursive>:
 8007b0c:	4770      	bx	lr

08007b0e <memchr>:
 8007b0e:	4603      	mov	r3, r0
 8007b10:	b510      	push	{r4, lr}
 8007b12:	b2c9      	uxtb	r1, r1
 8007b14:	4402      	add	r2, r0
 8007b16:	4293      	cmp	r3, r2
 8007b18:	4618      	mov	r0, r3
 8007b1a:	d101      	bne.n	8007b20 <memchr+0x12>
 8007b1c:	2000      	movs	r0, #0
 8007b1e:	e003      	b.n	8007b28 <memchr+0x1a>
 8007b20:	7804      	ldrb	r4, [r0, #0]
 8007b22:	3301      	adds	r3, #1
 8007b24:	428c      	cmp	r4, r1
 8007b26:	d1f6      	bne.n	8007b16 <memchr+0x8>
 8007b28:	bd10      	pop	{r4, pc}

08007b2a <memcpy>:
 8007b2a:	440a      	add	r2, r1
 8007b2c:	4291      	cmp	r1, r2
 8007b2e:	f100 33ff 	add.w	r3, r0, #4294967295
 8007b32:	d100      	bne.n	8007b36 <memcpy+0xc>
 8007b34:	4770      	bx	lr
 8007b36:	b510      	push	{r4, lr}
 8007b38:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007b3c:	4291      	cmp	r1, r2
 8007b3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007b42:	d1f9      	bne.n	8007b38 <memcpy+0xe>
 8007b44:	bd10      	pop	{r4, pc}

08007b46 <quorem>:
 8007b46:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b4a:	6903      	ldr	r3, [r0, #16]
 8007b4c:	690c      	ldr	r4, [r1, #16]
 8007b4e:	4607      	mov	r7, r0
 8007b50:	42a3      	cmp	r3, r4
 8007b52:	db7f      	blt.n	8007c54 <quorem+0x10e>
 8007b54:	3c01      	subs	r4, #1
 8007b56:	f100 0514 	add.w	r5, r0, #20
 8007b5a:	f101 0814 	add.w	r8, r1, #20
 8007b5e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007b62:	9301      	str	r3, [sp, #4]
 8007b64:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007b68:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007b6c:	3301      	adds	r3, #1
 8007b6e:	429a      	cmp	r2, r3
 8007b70:	fbb2 f6f3 	udiv	r6, r2, r3
 8007b74:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007b78:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007b7c:	d331      	bcc.n	8007be2 <quorem+0x9c>
 8007b7e:	f04f 0e00 	mov.w	lr, #0
 8007b82:	4640      	mov	r0, r8
 8007b84:	46ac      	mov	ip, r5
 8007b86:	46f2      	mov	sl, lr
 8007b88:	f850 2b04 	ldr.w	r2, [r0], #4
 8007b8c:	b293      	uxth	r3, r2
 8007b8e:	fb06 e303 	mla	r3, r6, r3, lr
 8007b92:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007b96:	0c1a      	lsrs	r2, r3, #16
 8007b98:	b29b      	uxth	r3, r3
 8007b9a:	fb06 220e 	mla	r2, r6, lr, r2
 8007b9e:	ebaa 0303 	sub.w	r3, sl, r3
 8007ba2:	f8dc a000 	ldr.w	sl, [ip]
 8007ba6:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007baa:	fa1f fa8a 	uxth.w	sl, sl
 8007bae:	4453      	add	r3, sl
 8007bb0:	f8dc a000 	ldr.w	sl, [ip]
 8007bb4:	b292      	uxth	r2, r2
 8007bb6:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8007bba:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007bc4:	4581      	cmp	r9, r0
 8007bc6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007bca:	f84c 3b04 	str.w	r3, [ip], #4
 8007bce:	d2db      	bcs.n	8007b88 <quorem+0x42>
 8007bd0:	f855 300b 	ldr.w	r3, [r5, fp]
 8007bd4:	b92b      	cbnz	r3, 8007be2 <quorem+0x9c>
 8007bd6:	9b01      	ldr	r3, [sp, #4]
 8007bd8:	3b04      	subs	r3, #4
 8007bda:	429d      	cmp	r5, r3
 8007bdc:	461a      	mov	r2, r3
 8007bde:	d32d      	bcc.n	8007c3c <quorem+0xf6>
 8007be0:	613c      	str	r4, [r7, #16]
 8007be2:	4638      	mov	r0, r7
 8007be4:	f001 f992 	bl	8008f0c <__mcmp>
 8007be8:	2800      	cmp	r0, #0
 8007bea:	db23      	blt.n	8007c34 <quorem+0xee>
 8007bec:	4629      	mov	r1, r5
 8007bee:	2000      	movs	r0, #0
 8007bf0:	3601      	adds	r6, #1
 8007bf2:	f858 2b04 	ldr.w	r2, [r8], #4
 8007bf6:	f8d1 c000 	ldr.w	ip, [r1]
 8007bfa:	b293      	uxth	r3, r2
 8007bfc:	1ac3      	subs	r3, r0, r3
 8007bfe:	0c12      	lsrs	r2, r2, #16
 8007c00:	fa1f f08c 	uxth.w	r0, ip
 8007c04:	4403      	add	r3, r0
 8007c06:	ebc2 421c 	rsb	r2, r2, ip, lsr #16
 8007c0a:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007c0e:	b29b      	uxth	r3, r3
 8007c10:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007c14:	45c1      	cmp	r9, r8
 8007c16:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007c1a:	f841 3b04 	str.w	r3, [r1], #4
 8007c1e:	d2e8      	bcs.n	8007bf2 <quorem+0xac>
 8007c20:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007c24:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007c28:	b922      	cbnz	r2, 8007c34 <quorem+0xee>
 8007c2a:	3b04      	subs	r3, #4
 8007c2c:	429d      	cmp	r5, r3
 8007c2e:	461a      	mov	r2, r3
 8007c30:	d30a      	bcc.n	8007c48 <quorem+0x102>
 8007c32:	613c      	str	r4, [r7, #16]
 8007c34:	4630      	mov	r0, r6
 8007c36:	b003      	add	sp, #12
 8007c38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c3c:	6812      	ldr	r2, [r2, #0]
 8007c3e:	3b04      	subs	r3, #4
 8007c40:	2a00      	cmp	r2, #0
 8007c42:	d1cd      	bne.n	8007be0 <quorem+0x9a>
 8007c44:	3c01      	subs	r4, #1
 8007c46:	e7c8      	b.n	8007bda <quorem+0x94>
 8007c48:	6812      	ldr	r2, [r2, #0]
 8007c4a:	3b04      	subs	r3, #4
 8007c4c:	2a00      	cmp	r2, #0
 8007c4e:	d1f0      	bne.n	8007c32 <quorem+0xec>
 8007c50:	3c01      	subs	r4, #1
 8007c52:	e7eb      	b.n	8007c2c <quorem+0xe6>
 8007c54:	2000      	movs	r0, #0
 8007c56:	e7ee      	b.n	8007c36 <quorem+0xf0>

08007c58 <_dtoa_r>:
 8007c58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007c5c:	4616      	mov	r6, r2
 8007c5e:	461f      	mov	r7, r3
 8007c60:	69c4      	ldr	r4, [r0, #28]
 8007c62:	b099      	sub	sp, #100	; 0x64
 8007c64:	4605      	mov	r5, r0
 8007c66:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8007c6a:	f8dd 8094 	ldr.w	r8, [sp, #148]	; 0x94
 8007c6e:	b974      	cbnz	r4, 8007c8e <_dtoa_r+0x36>
 8007c70:	2010      	movs	r0, #16
 8007c72:	f000 fe1d 	bl	80088b0 <malloc>
 8007c76:	4602      	mov	r2, r0
 8007c78:	61e8      	str	r0, [r5, #28]
 8007c7a:	b920      	cbnz	r0, 8007c86 <_dtoa_r+0x2e>
 8007c7c:	21ef      	movs	r1, #239	; 0xef
 8007c7e:	4bac      	ldr	r3, [pc, #688]	; (8007f30 <_dtoa_r+0x2d8>)
 8007c80:	48ac      	ldr	r0, [pc, #688]	; (8007f34 <_dtoa_r+0x2dc>)
 8007c82:	f001 fc6d 	bl	8009560 <__assert_func>
 8007c86:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007c8a:	6004      	str	r4, [r0, #0]
 8007c8c:	60c4      	str	r4, [r0, #12]
 8007c8e:	69eb      	ldr	r3, [r5, #28]
 8007c90:	6819      	ldr	r1, [r3, #0]
 8007c92:	b151      	cbz	r1, 8007caa <_dtoa_r+0x52>
 8007c94:	685a      	ldr	r2, [r3, #4]
 8007c96:	2301      	movs	r3, #1
 8007c98:	4093      	lsls	r3, r2
 8007c9a:	604a      	str	r2, [r1, #4]
 8007c9c:	608b      	str	r3, [r1, #8]
 8007c9e:	4628      	mov	r0, r5
 8007ca0:	f000 fefa 	bl	8008a98 <_Bfree>
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	69eb      	ldr	r3, [r5, #28]
 8007ca8:	601a      	str	r2, [r3, #0]
 8007caa:	1e3b      	subs	r3, r7, #0
 8007cac:	bfaf      	iteee	ge
 8007cae:	2300      	movge	r3, #0
 8007cb0:	2201      	movlt	r2, #1
 8007cb2:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007cb6:	9305      	strlt	r3, [sp, #20]
 8007cb8:	bfa8      	it	ge
 8007cba:	f8c8 3000 	strge.w	r3, [r8]
 8007cbe:	f8dd 9014 	ldr.w	r9, [sp, #20]
 8007cc2:	4b9d      	ldr	r3, [pc, #628]	; (8007f38 <_dtoa_r+0x2e0>)
 8007cc4:	bfb8      	it	lt
 8007cc6:	f8c8 2000 	strlt.w	r2, [r8]
 8007cca:	ea33 0309 	bics.w	r3, r3, r9
 8007cce:	d119      	bne.n	8007d04 <_dtoa_r+0xac>
 8007cd0:	f242 730f 	movw	r3, #9999	; 0x270f
 8007cd4:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007cd6:	6013      	str	r3, [r2, #0]
 8007cd8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007cdc:	4333      	orrs	r3, r6
 8007cde:	f000 8589 	beq.w	80087f4 <_dtoa_r+0xb9c>
 8007ce2:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007ce4:	b953      	cbnz	r3, 8007cfc <_dtoa_r+0xa4>
 8007ce6:	4b95      	ldr	r3, [pc, #596]	; (8007f3c <_dtoa_r+0x2e4>)
 8007ce8:	e023      	b.n	8007d32 <_dtoa_r+0xda>
 8007cea:	4b95      	ldr	r3, [pc, #596]	; (8007f40 <_dtoa_r+0x2e8>)
 8007cec:	9303      	str	r3, [sp, #12]
 8007cee:	3308      	adds	r3, #8
 8007cf0:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007cf2:	6013      	str	r3, [r2, #0]
 8007cf4:	9803      	ldr	r0, [sp, #12]
 8007cf6:	b019      	add	sp, #100	; 0x64
 8007cf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007cfc:	4b8f      	ldr	r3, [pc, #572]	; (8007f3c <_dtoa_r+0x2e4>)
 8007cfe:	9303      	str	r3, [sp, #12]
 8007d00:	3303      	adds	r3, #3
 8007d02:	e7f5      	b.n	8007cf0 <_dtoa_r+0x98>
 8007d04:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8007d08:	e9cd 340c 	strd	r3, r4, [sp, #48]	; 0x30
 8007d0c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d10:	2200      	movs	r2, #0
 8007d12:	2300      	movs	r3, #0
 8007d14:	f7f8 fe48 	bl	80009a8 <__aeabi_dcmpeq>
 8007d18:	4680      	mov	r8, r0
 8007d1a:	b160      	cbz	r0, 8007d36 <_dtoa_r+0xde>
 8007d1c:	2301      	movs	r3, #1
 8007d1e:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8007d20:	6013      	str	r3, [r2, #0]
 8007d22:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8007d24:	2b00      	cmp	r3, #0
 8007d26:	f000 8562 	beq.w	80087ee <_dtoa_r+0xb96>
 8007d2a:	4b86      	ldr	r3, [pc, #536]	; (8007f44 <_dtoa_r+0x2ec>)
 8007d2c:	9a26      	ldr	r2, [sp, #152]	; 0x98
 8007d2e:	6013      	str	r3, [r2, #0]
 8007d30:	3b01      	subs	r3, #1
 8007d32:	9303      	str	r3, [sp, #12]
 8007d34:	e7de      	b.n	8007cf4 <_dtoa_r+0x9c>
 8007d36:	ab16      	add	r3, sp, #88	; 0x58
 8007d38:	9301      	str	r3, [sp, #4]
 8007d3a:	ab17      	add	r3, sp, #92	; 0x5c
 8007d3c:	9300      	str	r3, [sp, #0]
 8007d3e:	4628      	mov	r0, r5
 8007d40:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8007d44:	f001 f98a 	bl	800905c <__d2b>
 8007d48:	f3c9 540a 	ubfx	r4, r9, #20, #11
 8007d4c:	4682      	mov	sl, r0
 8007d4e:	2c00      	cmp	r4, #0
 8007d50:	d07e      	beq.n	8007e50 <_dtoa_r+0x1f8>
 8007d52:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007d56:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8007d58:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 8007d5c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007d60:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8007d64:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8007d68:	f8cd 804c 	str.w	r8, [sp, #76]	; 0x4c
 8007d6c:	4619      	mov	r1, r3
 8007d6e:	2200      	movs	r2, #0
 8007d70:	4b75      	ldr	r3, [pc, #468]	; (8007f48 <_dtoa_r+0x2f0>)
 8007d72:	f7f8 f9f9 	bl	8000168 <__aeabi_dsub>
 8007d76:	a368      	add	r3, pc, #416	; (adr r3, 8007f18 <_dtoa_r+0x2c0>)
 8007d78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d7c:	f7f8 fbac 	bl	80004d8 <__aeabi_dmul>
 8007d80:	a367      	add	r3, pc, #412	; (adr r3, 8007f20 <_dtoa_r+0x2c8>)
 8007d82:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d86:	f7f8 f9f1 	bl	800016c <__adddf3>
 8007d8a:	4606      	mov	r6, r0
 8007d8c:	4620      	mov	r0, r4
 8007d8e:	460f      	mov	r7, r1
 8007d90:	f7f8 fb38 	bl	8000404 <__aeabi_i2d>
 8007d94:	a364      	add	r3, pc, #400	; (adr r3, 8007f28 <_dtoa_r+0x2d0>)
 8007d96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d9a:	f7f8 fb9d 	bl	80004d8 <__aeabi_dmul>
 8007d9e:	4602      	mov	r2, r0
 8007da0:	460b      	mov	r3, r1
 8007da2:	4630      	mov	r0, r6
 8007da4:	4639      	mov	r1, r7
 8007da6:	f7f8 f9e1 	bl	800016c <__adddf3>
 8007daa:	4606      	mov	r6, r0
 8007dac:	460f      	mov	r7, r1
 8007dae:	f7f8 fe43 	bl	8000a38 <__aeabi_d2iz>
 8007db2:	2200      	movs	r2, #0
 8007db4:	4683      	mov	fp, r0
 8007db6:	2300      	movs	r3, #0
 8007db8:	4630      	mov	r0, r6
 8007dba:	4639      	mov	r1, r7
 8007dbc:	f7f8 fdfe 	bl	80009bc <__aeabi_dcmplt>
 8007dc0:	b148      	cbz	r0, 8007dd6 <_dtoa_r+0x17e>
 8007dc2:	4658      	mov	r0, fp
 8007dc4:	f7f8 fb1e 	bl	8000404 <__aeabi_i2d>
 8007dc8:	4632      	mov	r2, r6
 8007dca:	463b      	mov	r3, r7
 8007dcc:	f7f8 fdec 	bl	80009a8 <__aeabi_dcmpeq>
 8007dd0:	b908      	cbnz	r0, 8007dd6 <_dtoa_r+0x17e>
 8007dd2:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007dd6:	f1bb 0f16 	cmp.w	fp, #22
 8007dda:	d857      	bhi.n	8007e8c <_dtoa_r+0x234>
 8007ddc:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007de0:	4b5a      	ldr	r3, [pc, #360]	; (8007f4c <_dtoa_r+0x2f4>)
 8007de2:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007de6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dea:	f7f8 fde7 	bl	80009bc <__aeabi_dcmplt>
 8007dee:	2800      	cmp	r0, #0
 8007df0:	d04e      	beq.n	8007e90 <_dtoa_r+0x238>
 8007df2:	2300      	movs	r3, #0
 8007df4:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007df8:	930f      	str	r3, [sp, #60]	; 0x3c
 8007dfa:	9b16      	ldr	r3, [sp, #88]	; 0x58
 8007dfc:	1b1b      	subs	r3, r3, r4
 8007dfe:	1e5a      	subs	r2, r3, #1
 8007e00:	bf46      	itte	mi
 8007e02:	f1c3 0901 	rsbmi	r9, r3, #1
 8007e06:	2300      	movmi	r3, #0
 8007e08:	f04f 0900 	movpl.w	r9, #0
 8007e0c:	9209      	str	r2, [sp, #36]	; 0x24
 8007e0e:	bf48      	it	mi
 8007e10:	9309      	strmi	r3, [sp, #36]	; 0x24
 8007e12:	f1bb 0f00 	cmp.w	fp, #0
 8007e16:	db3d      	blt.n	8007e94 <_dtoa_r+0x23c>
 8007e18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007e1a:	f8cd b038 	str.w	fp, [sp, #56]	; 0x38
 8007e1e:	445b      	add	r3, fp
 8007e20:	9309      	str	r3, [sp, #36]	; 0x24
 8007e22:	2300      	movs	r3, #0
 8007e24:	930a      	str	r3, [sp, #40]	; 0x28
 8007e26:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e28:	2b09      	cmp	r3, #9
 8007e2a:	d867      	bhi.n	8007efc <_dtoa_r+0x2a4>
 8007e2c:	2b05      	cmp	r3, #5
 8007e2e:	bfc4      	itt	gt
 8007e30:	3b04      	subgt	r3, #4
 8007e32:	9322      	strgt	r3, [sp, #136]	; 0x88
 8007e34:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8007e36:	bfc8      	it	gt
 8007e38:	2400      	movgt	r4, #0
 8007e3a:	f1a3 0302 	sub.w	r3, r3, #2
 8007e3e:	bfd8      	it	le
 8007e40:	2401      	movle	r4, #1
 8007e42:	2b03      	cmp	r3, #3
 8007e44:	f200 8086 	bhi.w	8007f54 <_dtoa_r+0x2fc>
 8007e48:	e8df f003 	tbb	[pc, r3]
 8007e4c:	5637392c 	.word	0x5637392c
 8007e50:	e9dd 4316 	ldrd	r4, r3, [sp, #88]	; 0x58
 8007e54:	441c      	add	r4, r3
 8007e56:	f204 4332 	addw	r3, r4, #1074	; 0x432
 8007e5a:	2b20      	cmp	r3, #32
 8007e5c:	bfc1      	itttt	gt
 8007e5e:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8007e62:	fa09 f903 	lslgt.w	r9, r9, r3
 8007e66:	f204 4312 	addwgt	r3, r4, #1042	; 0x412
 8007e6a:	fa26 f303 	lsrgt.w	r3, r6, r3
 8007e6e:	bfd6      	itet	le
 8007e70:	f1c3 0320 	rsble	r3, r3, #32
 8007e74:	ea49 0003 	orrgt.w	r0, r9, r3
 8007e78:	fa06 f003 	lslle.w	r0, r6, r3
 8007e7c:	f7f8 fab2 	bl	80003e4 <__aeabi_ui2d>
 8007e80:	2201      	movs	r2, #1
 8007e82:	f1a1 73f8 	sub.w	r3, r1, #32505856	; 0x1f00000
 8007e86:	3c01      	subs	r4, #1
 8007e88:	9213      	str	r2, [sp, #76]	; 0x4c
 8007e8a:	e76f      	b.n	8007d6c <_dtoa_r+0x114>
 8007e8c:	2301      	movs	r3, #1
 8007e8e:	e7b3      	b.n	8007df8 <_dtoa_r+0x1a0>
 8007e90:	900f      	str	r0, [sp, #60]	; 0x3c
 8007e92:	e7b2      	b.n	8007dfa <_dtoa_r+0x1a2>
 8007e94:	f1cb 0300 	rsb	r3, fp, #0
 8007e98:	930a      	str	r3, [sp, #40]	; 0x28
 8007e9a:	2300      	movs	r3, #0
 8007e9c:	eba9 090b 	sub.w	r9, r9, fp
 8007ea0:	930e      	str	r3, [sp, #56]	; 0x38
 8007ea2:	e7c0      	b.n	8007e26 <_dtoa_r+0x1ce>
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ea8:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	dc55      	bgt.n	8007f5a <_dtoa_r+0x302>
 8007eae:	2301      	movs	r3, #1
 8007eb0:	461a      	mov	r2, r3
 8007eb2:	9306      	str	r3, [sp, #24]
 8007eb4:	9308      	str	r3, [sp, #32]
 8007eb6:	9223      	str	r2, [sp, #140]	; 0x8c
 8007eb8:	e00b      	b.n	8007ed2 <_dtoa_r+0x27a>
 8007eba:	2301      	movs	r3, #1
 8007ebc:	e7f3      	b.n	8007ea6 <_dtoa_r+0x24e>
 8007ebe:	2300      	movs	r3, #0
 8007ec0:	930b      	str	r3, [sp, #44]	; 0x2c
 8007ec2:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007ec4:	445b      	add	r3, fp
 8007ec6:	9306      	str	r3, [sp, #24]
 8007ec8:	3301      	adds	r3, #1
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	9308      	str	r3, [sp, #32]
 8007ece:	bfb8      	it	lt
 8007ed0:	2301      	movlt	r3, #1
 8007ed2:	2100      	movs	r1, #0
 8007ed4:	2204      	movs	r2, #4
 8007ed6:	69e8      	ldr	r0, [r5, #28]
 8007ed8:	f102 0614 	add.w	r6, r2, #20
 8007edc:	429e      	cmp	r6, r3
 8007ede:	d940      	bls.n	8007f62 <_dtoa_r+0x30a>
 8007ee0:	6041      	str	r1, [r0, #4]
 8007ee2:	4628      	mov	r0, r5
 8007ee4:	f000 fd98 	bl	8008a18 <_Balloc>
 8007ee8:	9003      	str	r0, [sp, #12]
 8007eea:	2800      	cmp	r0, #0
 8007eec:	d13c      	bne.n	8007f68 <_dtoa_r+0x310>
 8007eee:	4602      	mov	r2, r0
 8007ef0:	f240 11af 	movw	r1, #431	; 0x1af
 8007ef4:	4b16      	ldr	r3, [pc, #88]	; (8007f50 <_dtoa_r+0x2f8>)
 8007ef6:	e6c3      	b.n	8007c80 <_dtoa_r+0x28>
 8007ef8:	2301      	movs	r3, #1
 8007efa:	e7e1      	b.n	8007ec0 <_dtoa_r+0x268>
 8007efc:	2401      	movs	r4, #1
 8007efe:	2300      	movs	r3, #0
 8007f00:	940b      	str	r4, [sp, #44]	; 0x2c
 8007f02:	9322      	str	r3, [sp, #136]	; 0x88
 8007f04:	f04f 33ff 	mov.w	r3, #4294967295
 8007f08:	2200      	movs	r2, #0
 8007f0a:	9306      	str	r3, [sp, #24]
 8007f0c:	9308      	str	r3, [sp, #32]
 8007f0e:	2312      	movs	r3, #18
 8007f10:	e7d1      	b.n	8007eb6 <_dtoa_r+0x25e>
 8007f12:	bf00      	nop
 8007f14:	f3af 8000 	nop.w
 8007f18:	636f4361 	.word	0x636f4361
 8007f1c:	3fd287a7 	.word	0x3fd287a7
 8007f20:	8b60c8b3 	.word	0x8b60c8b3
 8007f24:	3fc68a28 	.word	0x3fc68a28
 8007f28:	509f79fb 	.word	0x509f79fb
 8007f2c:	3fd34413 	.word	0x3fd34413
 8007f30:	08009d03 	.word	0x08009d03
 8007f34:	08009d1a 	.word	0x08009d1a
 8007f38:	7ff00000 	.word	0x7ff00000
 8007f3c:	08009cff 	.word	0x08009cff
 8007f40:	08009cf6 	.word	0x08009cf6
 8007f44:	08009cd3 	.word	0x08009cd3
 8007f48:	3ff80000 	.word	0x3ff80000
 8007f4c:	08009e08 	.word	0x08009e08
 8007f50:	08009d72 	.word	0x08009d72
 8007f54:	2301      	movs	r3, #1
 8007f56:	930b      	str	r3, [sp, #44]	; 0x2c
 8007f58:	e7d4      	b.n	8007f04 <_dtoa_r+0x2ac>
 8007f5a:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 8007f5c:	9306      	str	r3, [sp, #24]
 8007f5e:	9308      	str	r3, [sp, #32]
 8007f60:	e7b7      	b.n	8007ed2 <_dtoa_r+0x27a>
 8007f62:	3101      	adds	r1, #1
 8007f64:	0052      	lsls	r2, r2, #1
 8007f66:	e7b7      	b.n	8007ed8 <_dtoa_r+0x280>
 8007f68:	69eb      	ldr	r3, [r5, #28]
 8007f6a:	9a03      	ldr	r2, [sp, #12]
 8007f6c:	601a      	str	r2, [r3, #0]
 8007f6e:	9b08      	ldr	r3, [sp, #32]
 8007f70:	2b0e      	cmp	r3, #14
 8007f72:	f200 80a8 	bhi.w	80080c6 <_dtoa_r+0x46e>
 8007f76:	2c00      	cmp	r4, #0
 8007f78:	f000 80a5 	beq.w	80080c6 <_dtoa_r+0x46e>
 8007f7c:	f1bb 0f00 	cmp.w	fp, #0
 8007f80:	dd34      	ble.n	8007fec <_dtoa_r+0x394>
 8007f82:	4b9a      	ldr	r3, [pc, #616]	; (80081ec <_dtoa_r+0x594>)
 8007f84:	f00b 020f 	and.w	r2, fp, #15
 8007f88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8007f8c:	f41b 7f80 	tst.w	fp, #256	; 0x100
 8007f90:	e9d3 3400 	ldrd	r3, r4, [r3]
 8007f94:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8007f98:	ea4f 142b 	mov.w	r4, fp, asr #4
 8007f9c:	d016      	beq.n	8007fcc <_dtoa_r+0x374>
 8007f9e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007fa2:	4b93      	ldr	r3, [pc, #588]	; (80081f0 <_dtoa_r+0x598>)
 8007fa4:	2703      	movs	r7, #3
 8007fa6:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8007faa:	f7f8 fbbf 	bl	800072c <__aeabi_ddiv>
 8007fae:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fb2:	f004 040f 	and.w	r4, r4, #15
 8007fb6:	4e8e      	ldr	r6, [pc, #568]	; (80081f0 <_dtoa_r+0x598>)
 8007fb8:	b954      	cbnz	r4, 8007fd0 <_dtoa_r+0x378>
 8007fba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8007fbe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007fc2:	f7f8 fbb3 	bl	800072c <__aeabi_ddiv>
 8007fc6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007fca:	e029      	b.n	8008020 <_dtoa_r+0x3c8>
 8007fcc:	2702      	movs	r7, #2
 8007fce:	e7f2      	b.n	8007fb6 <_dtoa_r+0x35e>
 8007fd0:	07e1      	lsls	r1, r4, #31
 8007fd2:	d508      	bpl.n	8007fe6 <_dtoa_r+0x38e>
 8007fd4:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8007fd8:	e9d6 2300 	ldrd	r2, r3, [r6]
 8007fdc:	f7f8 fa7c 	bl	80004d8 <__aeabi_dmul>
 8007fe0:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8007fe4:	3701      	adds	r7, #1
 8007fe6:	1064      	asrs	r4, r4, #1
 8007fe8:	3608      	adds	r6, #8
 8007fea:	e7e5      	b.n	8007fb8 <_dtoa_r+0x360>
 8007fec:	f000 80a5 	beq.w	800813a <_dtoa_r+0x4e2>
 8007ff0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8007ff4:	f1cb 0400 	rsb	r4, fp, #0
 8007ff8:	4b7c      	ldr	r3, [pc, #496]	; (80081ec <_dtoa_r+0x594>)
 8007ffa:	f004 020f 	and.w	r2, r4, #15
 8007ffe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008002:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008006:	f7f8 fa67 	bl	80004d8 <__aeabi_dmul>
 800800a:	2702      	movs	r7, #2
 800800c:	2300      	movs	r3, #0
 800800e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008012:	4e77      	ldr	r6, [pc, #476]	; (80081f0 <_dtoa_r+0x598>)
 8008014:	1124      	asrs	r4, r4, #4
 8008016:	2c00      	cmp	r4, #0
 8008018:	f040 8084 	bne.w	8008124 <_dtoa_r+0x4cc>
 800801c:	2b00      	cmp	r3, #0
 800801e:	d1d2      	bne.n	8007fc6 <_dtoa_r+0x36e>
 8008020:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8008024:	e9cd 3410 	strd	r3, r4, [sp, #64]	; 0x40
 8008028:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800802a:	2b00      	cmp	r3, #0
 800802c:	f000 8087 	beq.w	800813e <_dtoa_r+0x4e6>
 8008030:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008034:	2200      	movs	r2, #0
 8008036:	4b6f      	ldr	r3, [pc, #444]	; (80081f4 <_dtoa_r+0x59c>)
 8008038:	f7f8 fcc0 	bl	80009bc <__aeabi_dcmplt>
 800803c:	2800      	cmp	r0, #0
 800803e:	d07e      	beq.n	800813e <_dtoa_r+0x4e6>
 8008040:	9b08      	ldr	r3, [sp, #32]
 8008042:	2b00      	cmp	r3, #0
 8008044:	d07b      	beq.n	800813e <_dtoa_r+0x4e6>
 8008046:	9b06      	ldr	r3, [sp, #24]
 8008048:	2b00      	cmp	r3, #0
 800804a:	dd38      	ble.n	80080be <_dtoa_r+0x466>
 800804c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8008050:	2200      	movs	r2, #0
 8008052:	4b69      	ldr	r3, [pc, #420]	; (80081f8 <_dtoa_r+0x5a0>)
 8008054:	f7f8 fa40 	bl	80004d8 <__aeabi_dmul>
 8008058:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800805c:	9c06      	ldr	r4, [sp, #24]
 800805e:	f10b 38ff 	add.w	r8, fp, #4294967295
 8008062:	3701      	adds	r7, #1
 8008064:	4638      	mov	r0, r7
 8008066:	f7f8 f9cd 	bl	8000404 <__aeabi_i2d>
 800806a:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800806e:	f7f8 fa33 	bl	80004d8 <__aeabi_dmul>
 8008072:	2200      	movs	r2, #0
 8008074:	4b61      	ldr	r3, [pc, #388]	; (80081fc <_dtoa_r+0x5a4>)
 8008076:	f7f8 f879 	bl	800016c <__adddf3>
 800807a:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800807e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008082:	9611      	str	r6, [sp, #68]	; 0x44
 8008084:	2c00      	cmp	r4, #0
 8008086:	d15d      	bne.n	8008144 <_dtoa_r+0x4ec>
 8008088:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800808c:	2200      	movs	r2, #0
 800808e:	4b5c      	ldr	r3, [pc, #368]	; (8008200 <_dtoa_r+0x5a8>)
 8008090:	f7f8 f86a 	bl	8000168 <__aeabi_dsub>
 8008094:	4602      	mov	r2, r0
 8008096:	460b      	mov	r3, r1
 8008098:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800809c:	4633      	mov	r3, r6
 800809e:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80080a0:	f7f8 fcaa 	bl	80009f8 <__aeabi_dcmpgt>
 80080a4:	2800      	cmp	r0, #0
 80080a6:	f040 8295 	bne.w	80085d4 <_dtoa_r+0x97c>
 80080aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80080ae:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80080b0:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 80080b4:	f7f8 fc82 	bl	80009bc <__aeabi_dcmplt>
 80080b8:	2800      	cmp	r0, #0
 80080ba:	f040 8289 	bne.w	80085d0 <_dtoa_r+0x978>
 80080be:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	; 0x30
 80080c2:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80080c6:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080c8:	2b00      	cmp	r3, #0
 80080ca:	f2c0 8151 	blt.w	8008370 <_dtoa_r+0x718>
 80080ce:	f1bb 0f0e 	cmp.w	fp, #14
 80080d2:	f300 814d 	bgt.w	8008370 <_dtoa_r+0x718>
 80080d6:	4b45      	ldr	r3, [pc, #276]	; (80081ec <_dtoa_r+0x594>)
 80080d8:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80080dc:	e9d3 3400 	ldrd	r3, r4, [r3]
 80080e0:	e9cd 3406 	strd	r3, r4, [sp, #24]
 80080e4:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	f280 80da 	bge.w	80082a0 <_dtoa_r+0x648>
 80080ec:	9b08      	ldr	r3, [sp, #32]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	f300 80d6 	bgt.w	80082a0 <_dtoa_r+0x648>
 80080f4:	f040 826b 	bne.w	80085ce <_dtoa_r+0x976>
 80080f8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80080fc:	2200      	movs	r2, #0
 80080fe:	4b40      	ldr	r3, [pc, #256]	; (8008200 <_dtoa_r+0x5a8>)
 8008100:	f7f8 f9ea 	bl	80004d8 <__aeabi_dmul>
 8008104:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008108:	f7f8 fc6c 	bl	80009e4 <__aeabi_dcmpge>
 800810c:	9c08      	ldr	r4, [sp, #32]
 800810e:	4626      	mov	r6, r4
 8008110:	2800      	cmp	r0, #0
 8008112:	f040 8241 	bne.w	8008598 <_dtoa_r+0x940>
 8008116:	2331      	movs	r3, #49	; 0x31
 8008118:	9f03      	ldr	r7, [sp, #12]
 800811a:	f10b 0b01 	add.w	fp, fp, #1
 800811e:	f807 3b01 	strb.w	r3, [r7], #1
 8008122:	e23d      	b.n	80085a0 <_dtoa_r+0x948>
 8008124:	07e2      	lsls	r2, r4, #31
 8008126:	d505      	bpl.n	8008134 <_dtoa_r+0x4dc>
 8008128:	e9d6 2300 	ldrd	r2, r3, [r6]
 800812c:	f7f8 f9d4 	bl	80004d8 <__aeabi_dmul>
 8008130:	2301      	movs	r3, #1
 8008132:	3701      	adds	r7, #1
 8008134:	1064      	asrs	r4, r4, #1
 8008136:	3608      	adds	r6, #8
 8008138:	e76d      	b.n	8008016 <_dtoa_r+0x3be>
 800813a:	2702      	movs	r7, #2
 800813c:	e770      	b.n	8008020 <_dtoa_r+0x3c8>
 800813e:	46d8      	mov	r8, fp
 8008140:	9c08      	ldr	r4, [sp, #32]
 8008142:	e78f      	b.n	8008064 <_dtoa_r+0x40c>
 8008144:	9903      	ldr	r1, [sp, #12]
 8008146:	4b29      	ldr	r3, [pc, #164]	; (80081ec <_dtoa_r+0x594>)
 8008148:	4421      	add	r1, r4
 800814a:	9112      	str	r1, [sp, #72]	; 0x48
 800814c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800814e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008152:	e9dd 6710 	ldrd	r6, r7, [sp, #64]	; 0x40
 8008156:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800815a:	2900      	cmp	r1, #0
 800815c:	d054      	beq.n	8008208 <_dtoa_r+0x5b0>
 800815e:	2000      	movs	r0, #0
 8008160:	4928      	ldr	r1, [pc, #160]	; (8008204 <_dtoa_r+0x5ac>)
 8008162:	f7f8 fae3 	bl	800072c <__aeabi_ddiv>
 8008166:	463b      	mov	r3, r7
 8008168:	4632      	mov	r2, r6
 800816a:	f7f7 fffd 	bl	8000168 <__aeabi_dsub>
 800816e:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008172:	9f03      	ldr	r7, [sp, #12]
 8008174:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008178:	f7f8 fc5e 	bl	8000a38 <__aeabi_d2iz>
 800817c:	4604      	mov	r4, r0
 800817e:	f7f8 f941 	bl	8000404 <__aeabi_i2d>
 8008182:	4602      	mov	r2, r0
 8008184:	460b      	mov	r3, r1
 8008186:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800818a:	f7f7 ffed 	bl	8000168 <__aeabi_dsub>
 800818e:	4602      	mov	r2, r0
 8008190:	460b      	mov	r3, r1
 8008192:	3430      	adds	r4, #48	; 0x30
 8008194:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008198:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800819c:	f807 4b01 	strb.w	r4, [r7], #1
 80081a0:	f7f8 fc0c 	bl	80009bc <__aeabi_dcmplt>
 80081a4:	2800      	cmp	r0, #0
 80081a6:	d173      	bne.n	8008290 <_dtoa_r+0x638>
 80081a8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80081ac:	2000      	movs	r0, #0
 80081ae:	4911      	ldr	r1, [pc, #68]	; (80081f4 <_dtoa_r+0x59c>)
 80081b0:	f7f7 ffda 	bl	8000168 <__aeabi_dsub>
 80081b4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 80081b8:	f7f8 fc00 	bl	80009bc <__aeabi_dcmplt>
 80081bc:	2800      	cmp	r0, #0
 80081be:	f040 80b6 	bne.w	800832e <_dtoa_r+0x6d6>
 80081c2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 80081c4:	429f      	cmp	r7, r3
 80081c6:	f43f af7a 	beq.w	80080be <_dtoa_r+0x466>
 80081ca:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 80081ce:	2200      	movs	r2, #0
 80081d0:	4b09      	ldr	r3, [pc, #36]	; (80081f8 <_dtoa_r+0x5a0>)
 80081d2:	f7f8 f981 	bl	80004d8 <__aeabi_dmul>
 80081d6:	2200      	movs	r2, #0
 80081d8:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 80081dc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80081e0:	4b05      	ldr	r3, [pc, #20]	; (80081f8 <_dtoa_r+0x5a0>)
 80081e2:	f7f8 f979 	bl	80004d8 <__aeabi_dmul>
 80081e6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80081ea:	e7c3      	b.n	8008174 <_dtoa_r+0x51c>
 80081ec:	08009e08 	.word	0x08009e08
 80081f0:	08009de0 	.word	0x08009de0
 80081f4:	3ff00000 	.word	0x3ff00000
 80081f8:	40240000 	.word	0x40240000
 80081fc:	401c0000 	.word	0x401c0000
 8008200:	40140000 	.word	0x40140000
 8008204:	3fe00000 	.word	0x3fe00000
 8008208:	4630      	mov	r0, r6
 800820a:	4639      	mov	r1, r7
 800820c:	f7f8 f964 	bl	80004d8 <__aeabi_dmul>
 8008210:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008212:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 8008216:	9c03      	ldr	r4, [sp, #12]
 8008218:	9314      	str	r3, [sp, #80]	; 0x50
 800821a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800821e:	f7f8 fc0b 	bl	8000a38 <__aeabi_d2iz>
 8008222:	9015      	str	r0, [sp, #84]	; 0x54
 8008224:	f7f8 f8ee 	bl	8000404 <__aeabi_i2d>
 8008228:	4602      	mov	r2, r0
 800822a:	460b      	mov	r3, r1
 800822c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008230:	f7f7 ff9a 	bl	8000168 <__aeabi_dsub>
 8008234:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8008236:	4606      	mov	r6, r0
 8008238:	3330      	adds	r3, #48	; 0x30
 800823a:	f804 3b01 	strb.w	r3, [r4], #1
 800823e:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008240:	460f      	mov	r7, r1
 8008242:	429c      	cmp	r4, r3
 8008244:	f04f 0200 	mov.w	r2, #0
 8008248:	d124      	bne.n	8008294 <_dtoa_r+0x63c>
 800824a:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800824e:	4baf      	ldr	r3, [pc, #700]	; (800850c <_dtoa_r+0x8b4>)
 8008250:	f7f7 ff8c 	bl	800016c <__adddf3>
 8008254:	4602      	mov	r2, r0
 8008256:	460b      	mov	r3, r1
 8008258:	4630      	mov	r0, r6
 800825a:	4639      	mov	r1, r7
 800825c:	f7f8 fbcc 	bl	80009f8 <__aeabi_dcmpgt>
 8008260:	2800      	cmp	r0, #0
 8008262:	d163      	bne.n	800832c <_dtoa_r+0x6d4>
 8008264:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008268:	2000      	movs	r0, #0
 800826a:	49a8      	ldr	r1, [pc, #672]	; (800850c <_dtoa_r+0x8b4>)
 800826c:	f7f7 ff7c 	bl	8000168 <__aeabi_dsub>
 8008270:	4602      	mov	r2, r0
 8008272:	460b      	mov	r3, r1
 8008274:	4630      	mov	r0, r6
 8008276:	4639      	mov	r1, r7
 8008278:	f7f8 fba0 	bl	80009bc <__aeabi_dcmplt>
 800827c:	2800      	cmp	r0, #0
 800827e:	f43f af1e 	beq.w	80080be <_dtoa_r+0x466>
 8008282:	9f14      	ldr	r7, [sp, #80]	; 0x50
 8008284:	1e7b      	subs	r3, r7, #1
 8008286:	9314      	str	r3, [sp, #80]	; 0x50
 8008288:	f817 3c01 	ldrb.w	r3, [r7, #-1]
 800828c:	2b30      	cmp	r3, #48	; 0x30
 800828e:	d0f8      	beq.n	8008282 <_dtoa_r+0x62a>
 8008290:	46c3      	mov	fp, r8
 8008292:	e03b      	b.n	800830c <_dtoa_r+0x6b4>
 8008294:	4b9e      	ldr	r3, [pc, #632]	; (8008510 <_dtoa_r+0x8b8>)
 8008296:	f7f8 f91f 	bl	80004d8 <__aeabi_dmul>
 800829a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800829e:	e7bc      	b.n	800821a <_dtoa_r+0x5c2>
 80082a0:	9f03      	ldr	r7, [sp, #12]
 80082a2:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 80082a6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082aa:	4640      	mov	r0, r8
 80082ac:	4649      	mov	r1, r9
 80082ae:	f7f8 fa3d 	bl	800072c <__aeabi_ddiv>
 80082b2:	f7f8 fbc1 	bl	8000a38 <__aeabi_d2iz>
 80082b6:	4604      	mov	r4, r0
 80082b8:	f7f8 f8a4 	bl	8000404 <__aeabi_i2d>
 80082bc:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082c0:	f7f8 f90a 	bl	80004d8 <__aeabi_dmul>
 80082c4:	4602      	mov	r2, r0
 80082c6:	460b      	mov	r3, r1
 80082c8:	4640      	mov	r0, r8
 80082ca:	4649      	mov	r1, r9
 80082cc:	f7f7 ff4c 	bl	8000168 <__aeabi_dsub>
 80082d0:	f104 0630 	add.w	r6, r4, #48	; 0x30
 80082d4:	f807 6b01 	strb.w	r6, [r7], #1
 80082d8:	9e03      	ldr	r6, [sp, #12]
 80082da:	f8dd c020 	ldr.w	ip, [sp, #32]
 80082de:	1bbe      	subs	r6, r7, r6
 80082e0:	45b4      	cmp	ip, r6
 80082e2:	4602      	mov	r2, r0
 80082e4:	460b      	mov	r3, r1
 80082e6:	d136      	bne.n	8008356 <_dtoa_r+0x6fe>
 80082e8:	f7f7 ff40 	bl	800016c <__adddf3>
 80082ec:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082f0:	4680      	mov	r8, r0
 80082f2:	4689      	mov	r9, r1
 80082f4:	f7f8 fb80 	bl	80009f8 <__aeabi_dcmpgt>
 80082f8:	bb58      	cbnz	r0, 8008352 <_dtoa_r+0x6fa>
 80082fa:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80082fe:	4640      	mov	r0, r8
 8008300:	4649      	mov	r1, r9
 8008302:	f7f8 fb51 	bl	80009a8 <__aeabi_dcmpeq>
 8008306:	b108      	cbz	r0, 800830c <_dtoa_r+0x6b4>
 8008308:	07e3      	lsls	r3, r4, #31
 800830a:	d422      	bmi.n	8008352 <_dtoa_r+0x6fa>
 800830c:	4651      	mov	r1, sl
 800830e:	4628      	mov	r0, r5
 8008310:	f000 fbc2 	bl	8008a98 <_Bfree>
 8008314:	2300      	movs	r3, #0
 8008316:	9a24      	ldr	r2, [sp, #144]	; 0x90
 8008318:	703b      	strb	r3, [r7, #0]
 800831a:	f10b 0301 	add.w	r3, fp, #1
 800831e:	6013      	str	r3, [r2, #0]
 8008320:	9b26      	ldr	r3, [sp, #152]	; 0x98
 8008322:	2b00      	cmp	r3, #0
 8008324:	f43f ace6 	beq.w	8007cf4 <_dtoa_r+0x9c>
 8008328:	601f      	str	r7, [r3, #0]
 800832a:	e4e3      	b.n	8007cf4 <_dtoa_r+0x9c>
 800832c:	4627      	mov	r7, r4
 800832e:	463b      	mov	r3, r7
 8008330:	461f      	mov	r7, r3
 8008332:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008336:	2a39      	cmp	r2, #57	; 0x39
 8008338:	d107      	bne.n	800834a <_dtoa_r+0x6f2>
 800833a:	9a03      	ldr	r2, [sp, #12]
 800833c:	429a      	cmp	r2, r3
 800833e:	d1f7      	bne.n	8008330 <_dtoa_r+0x6d8>
 8008340:	2230      	movs	r2, #48	; 0x30
 8008342:	9903      	ldr	r1, [sp, #12]
 8008344:	f108 0801 	add.w	r8, r8, #1
 8008348:	700a      	strb	r2, [r1, #0]
 800834a:	781a      	ldrb	r2, [r3, #0]
 800834c:	3201      	adds	r2, #1
 800834e:	701a      	strb	r2, [r3, #0]
 8008350:	e79e      	b.n	8008290 <_dtoa_r+0x638>
 8008352:	46d8      	mov	r8, fp
 8008354:	e7eb      	b.n	800832e <_dtoa_r+0x6d6>
 8008356:	2200      	movs	r2, #0
 8008358:	4b6d      	ldr	r3, [pc, #436]	; (8008510 <_dtoa_r+0x8b8>)
 800835a:	f7f8 f8bd 	bl	80004d8 <__aeabi_dmul>
 800835e:	2200      	movs	r2, #0
 8008360:	2300      	movs	r3, #0
 8008362:	4680      	mov	r8, r0
 8008364:	4689      	mov	r9, r1
 8008366:	f7f8 fb1f 	bl	80009a8 <__aeabi_dcmpeq>
 800836a:	2800      	cmp	r0, #0
 800836c:	d09b      	beq.n	80082a6 <_dtoa_r+0x64e>
 800836e:	e7cd      	b.n	800830c <_dtoa_r+0x6b4>
 8008370:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008372:	2a00      	cmp	r2, #0
 8008374:	f000 80c4 	beq.w	8008500 <_dtoa_r+0x8a8>
 8008378:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800837a:	2a01      	cmp	r2, #1
 800837c:	f300 80a8 	bgt.w	80084d0 <_dtoa_r+0x878>
 8008380:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008382:	2a00      	cmp	r2, #0
 8008384:	f000 80a0 	beq.w	80084c8 <_dtoa_r+0x870>
 8008388:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800838c:	464f      	mov	r7, r9
 800838e:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008390:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008392:	2101      	movs	r1, #1
 8008394:	441a      	add	r2, r3
 8008396:	4628      	mov	r0, r5
 8008398:	4499      	add	r9, r3
 800839a:	9209      	str	r2, [sp, #36]	; 0x24
 800839c:	f000 fc32 	bl	8008c04 <__i2b>
 80083a0:	4606      	mov	r6, r0
 80083a2:	b15f      	cbz	r7, 80083bc <_dtoa_r+0x764>
 80083a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	dd08      	ble.n	80083bc <_dtoa_r+0x764>
 80083aa:	42bb      	cmp	r3, r7
 80083ac:	bfa8      	it	ge
 80083ae:	463b      	movge	r3, r7
 80083b0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80083b2:	eba9 0903 	sub.w	r9, r9, r3
 80083b6:	1aff      	subs	r7, r7, r3
 80083b8:	1ad3      	subs	r3, r2, r3
 80083ba:	9309      	str	r3, [sp, #36]	; 0x24
 80083bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083be:	b1f3      	cbz	r3, 80083fe <_dtoa_r+0x7a6>
 80083c0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80083c2:	2b00      	cmp	r3, #0
 80083c4:	f000 80a0 	beq.w	8008508 <_dtoa_r+0x8b0>
 80083c8:	2c00      	cmp	r4, #0
 80083ca:	dd10      	ble.n	80083ee <_dtoa_r+0x796>
 80083cc:	4631      	mov	r1, r6
 80083ce:	4622      	mov	r2, r4
 80083d0:	4628      	mov	r0, r5
 80083d2:	f000 fcd5 	bl	8008d80 <__pow5mult>
 80083d6:	4652      	mov	r2, sl
 80083d8:	4601      	mov	r1, r0
 80083da:	4606      	mov	r6, r0
 80083dc:	4628      	mov	r0, r5
 80083de:	f000 fc27 	bl	8008c30 <__multiply>
 80083e2:	4680      	mov	r8, r0
 80083e4:	4651      	mov	r1, sl
 80083e6:	4628      	mov	r0, r5
 80083e8:	f000 fb56 	bl	8008a98 <_Bfree>
 80083ec:	46c2      	mov	sl, r8
 80083ee:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80083f0:	1b1a      	subs	r2, r3, r4
 80083f2:	d004      	beq.n	80083fe <_dtoa_r+0x7a6>
 80083f4:	4651      	mov	r1, sl
 80083f6:	4628      	mov	r0, r5
 80083f8:	f000 fcc2 	bl	8008d80 <__pow5mult>
 80083fc:	4682      	mov	sl, r0
 80083fe:	2101      	movs	r1, #1
 8008400:	4628      	mov	r0, r5
 8008402:	f000 fbff 	bl	8008c04 <__i2b>
 8008406:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008408:	4604      	mov	r4, r0
 800840a:	2b00      	cmp	r3, #0
 800840c:	f340 8082 	ble.w	8008514 <_dtoa_r+0x8bc>
 8008410:	461a      	mov	r2, r3
 8008412:	4601      	mov	r1, r0
 8008414:	4628      	mov	r0, r5
 8008416:	f000 fcb3 	bl	8008d80 <__pow5mult>
 800841a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800841c:	4604      	mov	r4, r0
 800841e:	2b01      	cmp	r3, #1
 8008420:	dd7b      	ble.n	800851a <_dtoa_r+0x8c2>
 8008422:	f04f 0800 	mov.w	r8, #0
 8008426:	6923      	ldr	r3, [r4, #16]
 8008428:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800842c:	6918      	ldr	r0, [r3, #16]
 800842e:	f000 fb9b 	bl	8008b68 <__hi0bits>
 8008432:	f1c0 0020 	rsb	r0, r0, #32
 8008436:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008438:	4418      	add	r0, r3
 800843a:	f010 001f 	ands.w	r0, r0, #31
 800843e:	f000 8092 	beq.w	8008566 <_dtoa_r+0x90e>
 8008442:	f1c0 0320 	rsb	r3, r0, #32
 8008446:	2b04      	cmp	r3, #4
 8008448:	f340 8085 	ble.w	8008556 <_dtoa_r+0x8fe>
 800844c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800844e:	f1c0 001c 	rsb	r0, r0, #28
 8008452:	4403      	add	r3, r0
 8008454:	4481      	add	r9, r0
 8008456:	4407      	add	r7, r0
 8008458:	9309      	str	r3, [sp, #36]	; 0x24
 800845a:	f1b9 0f00 	cmp.w	r9, #0
 800845e:	dd05      	ble.n	800846c <_dtoa_r+0x814>
 8008460:	4651      	mov	r1, sl
 8008462:	464a      	mov	r2, r9
 8008464:	4628      	mov	r0, r5
 8008466:	f000 fce5 	bl	8008e34 <__lshift>
 800846a:	4682      	mov	sl, r0
 800846c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800846e:	2b00      	cmp	r3, #0
 8008470:	dd05      	ble.n	800847e <_dtoa_r+0x826>
 8008472:	4621      	mov	r1, r4
 8008474:	461a      	mov	r2, r3
 8008476:	4628      	mov	r0, r5
 8008478:	f000 fcdc 	bl	8008e34 <__lshift>
 800847c:	4604      	mov	r4, r0
 800847e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8008480:	2b00      	cmp	r3, #0
 8008482:	d072      	beq.n	800856a <_dtoa_r+0x912>
 8008484:	4621      	mov	r1, r4
 8008486:	4650      	mov	r0, sl
 8008488:	f000 fd40 	bl	8008f0c <__mcmp>
 800848c:	2800      	cmp	r0, #0
 800848e:	da6c      	bge.n	800856a <_dtoa_r+0x912>
 8008490:	2300      	movs	r3, #0
 8008492:	4651      	mov	r1, sl
 8008494:	220a      	movs	r2, #10
 8008496:	4628      	mov	r0, r5
 8008498:	f000 fb20 	bl	8008adc <__multadd>
 800849c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800849e:	4682      	mov	sl, r0
 80084a0:	f10b 3bff 	add.w	fp, fp, #4294967295
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	f000 81ac 	beq.w	8008802 <_dtoa_r+0xbaa>
 80084aa:	2300      	movs	r3, #0
 80084ac:	4631      	mov	r1, r6
 80084ae:	220a      	movs	r2, #10
 80084b0:	4628      	mov	r0, r5
 80084b2:	f000 fb13 	bl	8008adc <__multadd>
 80084b6:	9b06      	ldr	r3, [sp, #24]
 80084b8:	4606      	mov	r6, r0
 80084ba:	2b00      	cmp	r3, #0
 80084bc:	f300 8093 	bgt.w	80085e6 <_dtoa_r+0x98e>
 80084c0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 80084c2:	2b02      	cmp	r3, #2
 80084c4:	dc59      	bgt.n	800857a <_dtoa_r+0x922>
 80084c6:	e08e      	b.n	80085e6 <_dtoa_r+0x98e>
 80084c8:	9b16      	ldr	r3, [sp, #88]	; 0x58
 80084ca:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 80084ce:	e75d      	b.n	800838c <_dtoa_r+0x734>
 80084d0:	9b08      	ldr	r3, [sp, #32]
 80084d2:	1e5c      	subs	r4, r3, #1
 80084d4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80084d6:	42a3      	cmp	r3, r4
 80084d8:	bfbf      	itttt	lt
 80084da:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80084dc:	9a0e      	ldrlt	r2, [sp, #56]	; 0x38
 80084de:	1ae3      	sublt	r3, r4, r3
 80084e0:	18d2      	addlt	r2, r2, r3
 80084e2:	bfa8      	it	ge
 80084e4:	1b1c      	subge	r4, r3, r4
 80084e6:	9b08      	ldr	r3, [sp, #32]
 80084e8:	bfbe      	ittt	lt
 80084ea:	940a      	strlt	r4, [sp, #40]	; 0x28
 80084ec:	920e      	strlt	r2, [sp, #56]	; 0x38
 80084ee:	2400      	movlt	r4, #0
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	bfb5      	itete	lt
 80084f4:	eba9 0703 	sublt.w	r7, r9, r3
 80084f8:	464f      	movge	r7, r9
 80084fa:	2300      	movlt	r3, #0
 80084fc:	9b08      	ldrge	r3, [sp, #32]
 80084fe:	e747      	b.n	8008390 <_dtoa_r+0x738>
 8008500:	464f      	mov	r7, r9
 8008502:	9c0a      	ldr	r4, [sp, #40]	; 0x28
 8008504:	9e0b      	ldr	r6, [sp, #44]	; 0x2c
 8008506:	e74c      	b.n	80083a2 <_dtoa_r+0x74a>
 8008508:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800850a:	e773      	b.n	80083f4 <_dtoa_r+0x79c>
 800850c:	3fe00000 	.word	0x3fe00000
 8008510:	40240000 	.word	0x40240000
 8008514:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008516:	2b01      	cmp	r3, #1
 8008518:	dc18      	bgt.n	800854c <_dtoa_r+0x8f4>
 800851a:	9b04      	ldr	r3, [sp, #16]
 800851c:	b9b3      	cbnz	r3, 800854c <_dtoa_r+0x8f4>
 800851e:	9b05      	ldr	r3, [sp, #20]
 8008520:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008524:	b993      	cbnz	r3, 800854c <_dtoa_r+0x8f4>
 8008526:	9b05      	ldr	r3, [sp, #20]
 8008528:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800852c:	0d1b      	lsrs	r3, r3, #20
 800852e:	051b      	lsls	r3, r3, #20
 8008530:	b17b      	cbz	r3, 8008552 <_dtoa_r+0x8fa>
 8008532:	f04f 0801 	mov.w	r8, #1
 8008536:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008538:	f109 0901 	add.w	r9, r9, #1
 800853c:	3301      	adds	r3, #1
 800853e:	9309      	str	r3, [sp, #36]	; 0x24
 8008540:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8008542:	2b00      	cmp	r3, #0
 8008544:	f47f af6f 	bne.w	8008426 <_dtoa_r+0x7ce>
 8008548:	2001      	movs	r0, #1
 800854a:	e774      	b.n	8008436 <_dtoa_r+0x7de>
 800854c:	f04f 0800 	mov.w	r8, #0
 8008550:	e7f6      	b.n	8008540 <_dtoa_r+0x8e8>
 8008552:	4698      	mov	r8, r3
 8008554:	e7f4      	b.n	8008540 <_dtoa_r+0x8e8>
 8008556:	d080      	beq.n	800845a <_dtoa_r+0x802>
 8008558:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800855a:	331c      	adds	r3, #28
 800855c:	441a      	add	r2, r3
 800855e:	4499      	add	r9, r3
 8008560:	441f      	add	r7, r3
 8008562:	9209      	str	r2, [sp, #36]	; 0x24
 8008564:	e779      	b.n	800845a <_dtoa_r+0x802>
 8008566:	4603      	mov	r3, r0
 8008568:	e7f6      	b.n	8008558 <_dtoa_r+0x900>
 800856a:	9b08      	ldr	r3, [sp, #32]
 800856c:	2b00      	cmp	r3, #0
 800856e:	dc34      	bgt.n	80085da <_dtoa_r+0x982>
 8008570:	9b22      	ldr	r3, [sp, #136]	; 0x88
 8008572:	2b02      	cmp	r3, #2
 8008574:	dd31      	ble.n	80085da <_dtoa_r+0x982>
 8008576:	9b08      	ldr	r3, [sp, #32]
 8008578:	9306      	str	r3, [sp, #24]
 800857a:	9b06      	ldr	r3, [sp, #24]
 800857c:	b963      	cbnz	r3, 8008598 <_dtoa_r+0x940>
 800857e:	4621      	mov	r1, r4
 8008580:	2205      	movs	r2, #5
 8008582:	4628      	mov	r0, r5
 8008584:	f000 faaa 	bl	8008adc <__multadd>
 8008588:	4601      	mov	r1, r0
 800858a:	4604      	mov	r4, r0
 800858c:	4650      	mov	r0, sl
 800858e:	f000 fcbd 	bl	8008f0c <__mcmp>
 8008592:	2800      	cmp	r0, #0
 8008594:	f73f adbf 	bgt.w	8008116 <_dtoa_r+0x4be>
 8008598:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800859a:	9f03      	ldr	r7, [sp, #12]
 800859c:	ea6f 0b03 	mvn.w	fp, r3
 80085a0:	f04f 0800 	mov.w	r8, #0
 80085a4:	4621      	mov	r1, r4
 80085a6:	4628      	mov	r0, r5
 80085a8:	f000 fa76 	bl	8008a98 <_Bfree>
 80085ac:	2e00      	cmp	r6, #0
 80085ae:	f43f aead 	beq.w	800830c <_dtoa_r+0x6b4>
 80085b2:	f1b8 0f00 	cmp.w	r8, #0
 80085b6:	d005      	beq.n	80085c4 <_dtoa_r+0x96c>
 80085b8:	45b0      	cmp	r8, r6
 80085ba:	d003      	beq.n	80085c4 <_dtoa_r+0x96c>
 80085bc:	4641      	mov	r1, r8
 80085be:	4628      	mov	r0, r5
 80085c0:	f000 fa6a 	bl	8008a98 <_Bfree>
 80085c4:	4631      	mov	r1, r6
 80085c6:	4628      	mov	r0, r5
 80085c8:	f000 fa66 	bl	8008a98 <_Bfree>
 80085cc:	e69e      	b.n	800830c <_dtoa_r+0x6b4>
 80085ce:	2400      	movs	r4, #0
 80085d0:	4626      	mov	r6, r4
 80085d2:	e7e1      	b.n	8008598 <_dtoa_r+0x940>
 80085d4:	46c3      	mov	fp, r8
 80085d6:	4626      	mov	r6, r4
 80085d8:	e59d      	b.n	8008116 <_dtoa_r+0x4be>
 80085da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f000 80c8 	beq.w	8008772 <_dtoa_r+0xb1a>
 80085e2:	9b08      	ldr	r3, [sp, #32]
 80085e4:	9306      	str	r3, [sp, #24]
 80085e6:	2f00      	cmp	r7, #0
 80085e8:	dd05      	ble.n	80085f6 <_dtoa_r+0x99e>
 80085ea:	4631      	mov	r1, r6
 80085ec:	463a      	mov	r2, r7
 80085ee:	4628      	mov	r0, r5
 80085f0:	f000 fc20 	bl	8008e34 <__lshift>
 80085f4:	4606      	mov	r6, r0
 80085f6:	f1b8 0f00 	cmp.w	r8, #0
 80085fa:	d05b      	beq.n	80086b4 <_dtoa_r+0xa5c>
 80085fc:	4628      	mov	r0, r5
 80085fe:	6871      	ldr	r1, [r6, #4]
 8008600:	f000 fa0a 	bl	8008a18 <_Balloc>
 8008604:	4607      	mov	r7, r0
 8008606:	b928      	cbnz	r0, 8008614 <_dtoa_r+0x9bc>
 8008608:	4602      	mov	r2, r0
 800860a:	f240 21ef 	movw	r1, #751	; 0x2ef
 800860e:	4b81      	ldr	r3, [pc, #516]	; (8008814 <_dtoa_r+0xbbc>)
 8008610:	f7ff bb36 	b.w	8007c80 <_dtoa_r+0x28>
 8008614:	6932      	ldr	r2, [r6, #16]
 8008616:	f106 010c 	add.w	r1, r6, #12
 800861a:	3202      	adds	r2, #2
 800861c:	0092      	lsls	r2, r2, #2
 800861e:	300c      	adds	r0, #12
 8008620:	f7ff fa83 	bl	8007b2a <memcpy>
 8008624:	2201      	movs	r2, #1
 8008626:	4639      	mov	r1, r7
 8008628:	4628      	mov	r0, r5
 800862a:	f000 fc03 	bl	8008e34 <__lshift>
 800862e:	46b0      	mov	r8, r6
 8008630:	4606      	mov	r6, r0
 8008632:	9b03      	ldr	r3, [sp, #12]
 8008634:	9a03      	ldr	r2, [sp, #12]
 8008636:	3301      	adds	r3, #1
 8008638:	9308      	str	r3, [sp, #32]
 800863a:	9b06      	ldr	r3, [sp, #24]
 800863c:	4413      	add	r3, r2
 800863e:	930b      	str	r3, [sp, #44]	; 0x2c
 8008640:	9b04      	ldr	r3, [sp, #16]
 8008642:	f003 0301 	and.w	r3, r3, #1
 8008646:	930a      	str	r3, [sp, #40]	; 0x28
 8008648:	9b08      	ldr	r3, [sp, #32]
 800864a:	4621      	mov	r1, r4
 800864c:	3b01      	subs	r3, #1
 800864e:	4650      	mov	r0, sl
 8008650:	9304      	str	r3, [sp, #16]
 8008652:	f7ff fa78 	bl	8007b46 <quorem>
 8008656:	4641      	mov	r1, r8
 8008658:	9006      	str	r0, [sp, #24]
 800865a:	f100 0930 	add.w	r9, r0, #48	; 0x30
 800865e:	4650      	mov	r0, sl
 8008660:	f000 fc54 	bl	8008f0c <__mcmp>
 8008664:	4632      	mov	r2, r6
 8008666:	9009      	str	r0, [sp, #36]	; 0x24
 8008668:	4621      	mov	r1, r4
 800866a:	4628      	mov	r0, r5
 800866c:	f000 fc6a 	bl	8008f44 <__mdiff>
 8008670:	68c2      	ldr	r2, [r0, #12]
 8008672:	4607      	mov	r7, r0
 8008674:	bb02      	cbnz	r2, 80086b8 <_dtoa_r+0xa60>
 8008676:	4601      	mov	r1, r0
 8008678:	4650      	mov	r0, sl
 800867a:	f000 fc47 	bl	8008f0c <__mcmp>
 800867e:	4602      	mov	r2, r0
 8008680:	4639      	mov	r1, r7
 8008682:	4628      	mov	r0, r5
 8008684:	920c      	str	r2, [sp, #48]	; 0x30
 8008686:	f000 fa07 	bl	8008a98 <_Bfree>
 800868a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800868c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800868e:	9f08      	ldr	r7, [sp, #32]
 8008690:	ea43 0102 	orr.w	r1, r3, r2
 8008694:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008696:	4319      	orrs	r1, r3
 8008698:	d110      	bne.n	80086bc <_dtoa_r+0xa64>
 800869a:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 800869e:	d029      	beq.n	80086f4 <_dtoa_r+0xa9c>
 80086a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	dd02      	ble.n	80086ac <_dtoa_r+0xa54>
 80086a6:	9b06      	ldr	r3, [sp, #24]
 80086a8:	f103 0931 	add.w	r9, r3, #49	; 0x31
 80086ac:	9b04      	ldr	r3, [sp, #16]
 80086ae:	f883 9000 	strb.w	r9, [r3]
 80086b2:	e777      	b.n	80085a4 <_dtoa_r+0x94c>
 80086b4:	4630      	mov	r0, r6
 80086b6:	e7ba      	b.n	800862e <_dtoa_r+0x9d6>
 80086b8:	2201      	movs	r2, #1
 80086ba:	e7e1      	b.n	8008680 <_dtoa_r+0xa28>
 80086bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80086be:	2b00      	cmp	r3, #0
 80086c0:	db04      	blt.n	80086cc <_dtoa_r+0xa74>
 80086c2:	9922      	ldr	r1, [sp, #136]	; 0x88
 80086c4:	430b      	orrs	r3, r1
 80086c6:	990a      	ldr	r1, [sp, #40]	; 0x28
 80086c8:	430b      	orrs	r3, r1
 80086ca:	d120      	bne.n	800870e <_dtoa_r+0xab6>
 80086cc:	2a00      	cmp	r2, #0
 80086ce:	dded      	ble.n	80086ac <_dtoa_r+0xa54>
 80086d0:	4651      	mov	r1, sl
 80086d2:	2201      	movs	r2, #1
 80086d4:	4628      	mov	r0, r5
 80086d6:	f000 fbad 	bl	8008e34 <__lshift>
 80086da:	4621      	mov	r1, r4
 80086dc:	4682      	mov	sl, r0
 80086de:	f000 fc15 	bl	8008f0c <__mcmp>
 80086e2:	2800      	cmp	r0, #0
 80086e4:	dc03      	bgt.n	80086ee <_dtoa_r+0xa96>
 80086e6:	d1e1      	bne.n	80086ac <_dtoa_r+0xa54>
 80086e8:	f019 0f01 	tst.w	r9, #1
 80086ec:	d0de      	beq.n	80086ac <_dtoa_r+0xa54>
 80086ee:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 80086f2:	d1d8      	bne.n	80086a6 <_dtoa_r+0xa4e>
 80086f4:	2339      	movs	r3, #57	; 0x39
 80086f6:	9a04      	ldr	r2, [sp, #16]
 80086f8:	7013      	strb	r3, [r2, #0]
 80086fa:	463b      	mov	r3, r7
 80086fc:	461f      	mov	r7, r3
 80086fe:	f817 2c01 	ldrb.w	r2, [r7, #-1]
 8008702:	3b01      	subs	r3, #1
 8008704:	2a39      	cmp	r2, #57	; 0x39
 8008706:	d06b      	beq.n	80087e0 <_dtoa_r+0xb88>
 8008708:	3201      	adds	r2, #1
 800870a:	701a      	strb	r2, [r3, #0]
 800870c:	e74a      	b.n	80085a4 <_dtoa_r+0x94c>
 800870e:	2a00      	cmp	r2, #0
 8008710:	dd07      	ble.n	8008722 <_dtoa_r+0xaca>
 8008712:	f1b9 0f39 	cmp.w	r9, #57	; 0x39
 8008716:	d0ed      	beq.n	80086f4 <_dtoa_r+0xa9c>
 8008718:	9a04      	ldr	r2, [sp, #16]
 800871a:	f109 0301 	add.w	r3, r9, #1
 800871e:	7013      	strb	r3, [r2, #0]
 8008720:	e740      	b.n	80085a4 <_dtoa_r+0x94c>
 8008722:	9b08      	ldr	r3, [sp, #32]
 8008724:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008726:	f803 9c01 	strb.w	r9, [r3, #-1]
 800872a:	4293      	cmp	r3, r2
 800872c:	d042      	beq.n	80087b4 <_dtoa_r+0xb5c>
 800872e:	4651      	mov	r1, sl
 8008730:	2300      	movs	r3, #0
 8008732:	220a      	movs	r2, #10
 8008734:	4628      	mov	r0, r5
 8008736:	f000 f9d1 	bl	8008adc <__multadd>
 800873a:	45b0      	cmp	r8, r6
 800873c:	4682      	mov	sl, r0
 800873e:	f04f 0300 	mov.w	r3, #0
 8008742:	f04f 020a 	mov.w	r2, #10
 8008746:	4641      	mov	r1, r8
 8008748:	4628      	mov	r0, r5
 800874a:	d107      	bne.n	800875c <_dtoa_r+0xb04>
 800874c:	f000 f9c6 	bl	8008adc <__multadd>
 8008750:	4680      	mov	r8, r0
 8008752:	4606      	mov	r6, r0
 8008754:	9b08      	ldr	r3, [sp, #32]
 8008756:	3301      	adds	r3, #1
 8008758:	9308      	str	r3, [sp, #32]
 800875a:	e775      	b.n	8008648 <_dtoa_r+0x9f0>
 800875c:	f000 f9be 	bl	8008adc <__multadd>
 8008760:	4631      	mov	r1, r6
 8008762:	4680      	mov	r8, r0
 8008764:	2300      	movs	r3, #0
 8008766:	220a      	movs	r2, #10
 8008768:	4628      	mov	r0, r5
 800876a:	f000 f9b7 	bl	8008adc <__multadd>
 800876e:	4606      	mov	r6, r0
 8008770:	e7f0      	b.n	8008754 <_dtoa_r+0xafc>
 8008772:	9b08      	ldr	r3, [sp, #32]
 8008774:	9306      	str	r3, [sp, #24]
 8008776:	9f03      	ldr	r7, [sp, #12]
 8008778:	4621      	mov	r1, r4
 800877a:	4650      	mov	r0, sl
 800877c:	f7ff f9e3 	bl	8007b46 <quorem>
 8008780:	9b03      	ldr	r3, [sp, #12]
 8008782:	f100 0930 	add.w	r9, r0, #48	; 0x30
 8008786:	f807 9b01 	strb.w	r9, [r7], #1
 800878a:	1afa      	subs	r2, r7, r3
 800878c:	9b06      	ldr	r3, [sp, #24]
 800878e:	4293      	cmp	r3, r2
 8008790:	dd07      	ble.n	80087a2 <_dtoa_r+0xb4a>
 8008792:	4651      	mov	r1, sl
 8008794:	2300      	movs	r3, #0
 8008796:	220a      	movs	r2, #10
 8008798:	4628      	mov	r0, r5
 800879a:	f000 f99f 	bl	8008adc <__multadd>
 800879e:	4682      	mov	sl, r0
 80087a0:	e7ea      	b.n	8008778 <_dtoa_r+0xb20>
 80087a2:	9b06      	ldr	r3, [sp, #24]
 80087a4:	f04f 0800 	mov.w	r8, #0
 80087a8:	2b00      	cmp	r3, #0
 80087aa:	bfcc      	ite	gt
 80087ac:	461f      	movgt	r7, r3
 80087ae:	2701      	movle	r7, #1
 80087b0:	9b03      	ldr	r3, [sp, #12]
 80087b2:	441f      	add	r7, r3
 80087b4:	4651      	mov	r1, sl
 80087b6:	2201      	movs	r2, #1
 80087b8:	4628      	mov	r0, r5
 80087ba:	f000 fb3b 	bl	8008e34 <__lshift>
 80087be:	4621      	mov	r1, r4
 80087c0:	4682      	mov	sl, r0
 80087c2:	f000 fba3 	bl	8008f0c <__mcmp>
 80087c6:	2800      	cmp	r0, #0
 80087c8:	dc97      	bgt.n	80086fa <_dtoa_r+0xaa2>
 80087ca:	d102      	bne.n	80087d2 <_dtoa_r+0xb7a>
 80087cc:	f019 0f01 	tst.w	r9, #1
 80087d0:	d193      	bne.n	80086fa <_dtoa_r+0xaa2>
 80087d2:	463b      	mov	r3, r7
 80087d4:	461f      	mov	r7, r3
 80087d6:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80087da:	2a30      	cmp	r2, #48	; 0x30
 80087dc:	d0fa      	beq.n	80087d4 <_dtoa_r+0xb7c>
 80087de:	e6e1      	b.n	80085a4 <_dtoa_r+0x94c>
 80087e0:	9a03      	ldr	r2, [sp, #12]
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d18a      	bne.n	80086fc <_dtoa_r+0xaa4>
 80087e6:	2331      	movs	r3, #49	; 0x31
 80087e8:	f10b 0b01 	add.w	fp, fp, #1
 80087ec:	e797      	b.n	800871e <_dtoa_r+0xac6>
 80087ee:	4b0a      	ldr	r3, [pc, #40]	; (8008818 <_dtoa_r+0xbc0>)
 80087f0:	f7ff ba9f 	b.w	8007d32 <_dtoa_r+0xda>
 80087f4:	9b26      	ldr	r3, [sp, #152]	; 0x98
 80087f6:	2b00      	cmp	r3, #0
 80087f8:	f47f aa77 	bne.w	8007cea <_dtoa_r+0x92>
 80087fc:	4b07      	ldr	r3, [pc, #28]	; (800881c <_dtoa_r+0xbc4>)
 80087fe:	f7ff ba98 	b.w	8007d32 <_dtoa_r+0xda>
 8008802:	9b06      	ldr	r3, [sp, #24]
 8008804:	2b00      	cmp	r3, #0
 8008806:	dcb6      	bgt.n	8008776 <_dtoa_r+0xb1e>
 8008808:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800880a:	2b02      	cmp	r3, #2
 800880c:	f73f aeb5 	bgt.w	800857a <_dtoa_r+0x922>
 8008810:	e7b1      	b.n	8008776 <_dtoa_r+0xb1e>
 8008812:	bf00      	nop
 8008814:	08009d72 	.word	0x08009d72
 8008818:	08009cd2 	.word	0x08009cd2
 800881c:	08009cf6 	.word	0x08009cf6

08008820 <_free_r>:
 8008820:	b538      	push	{r3, r4, r5, lr}
 8008822:	4605      	mov	r5, r0
 8008824:	2900      	cmp	r1, #0
 8008826:	d040      	beq.n	80088aa <_free_r+0x8a>
 8008828:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800882c:	1f0c      	subs	r4, r1, #4
 800882e:	2b00      	cmp	r3, #0
 8008830:	bfb8      	it	lt
 8008832:	18e4      	addlt	r4, r4, r3
 8008834:	f000 f8e4 	bl	8008a00 <__malloc_lock>
 8008838:	4a1c      	ldr	r2, [pc, #112]	; (80088ac <_free_r+0x8c>)
 800883a:	6813      	ldr	r3, [r2, #0]
 800883c:	b933      	cbnz	r3, 800884c <_free_r+0x2c>
 800883e:	6063      	str	r3, [r4, #4]
 8008840:	6014      	str	r4, [r2, #0]
 8008842:	4628      	mov	r0, r5
 8008844:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008848:	f000 b8e0 	b.w	8008a0c <__malloc_unlock>
 800884c:	42a3      	cmp	r3, r4
 800884e:	d908      	bls.n	8008862 <_free_r+0x42>
 8008850:	6820      	ldr	r0, [r4, #0]
 8008852:	1821      	adds	r1, r4, r0
 8008854:	428b      	cmp	r3, r1
 8008856:	bf01      	itttt	eq
 8008858:	6819      	ldreq	r1, [r3, #0]
 800885a:	685b      	ldreq	r3, [r3, #4]
 800885c:	1809      	addeq	r1, r1, r0
 800885e:	6021      	streq	r1, [r4, #0]
 8008860:	e7ed      	b.n	800883e <_free_r+0x1e>
 8008862:	461a      	mov	r2, r3
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	b10b      	cbz	r3, 800886c <_free_r+0x4c>
 8008868:	42a3      	cmp	r3, r4
 800886a:	d9fa      	bls.n	8008862 <_free_r+0x42>
 800886c:	6811      	ldr	r1, [r2, #0]
 800886e:	1850      	adds	r0, r2, r1
 8008870:	42a0      	cmp	r0, r4
 8008872:	d10b      	bne.n	800888c <_free_r+0x6c>
 8008874:	6820      	ldr	r0, [r4, #0]
 8008876:	4401      	add	r1, r0
 8008878:	1850      	adds	r0, r2, r1
 800887a:	4283      	cmp	r3, r0
 800887c:	6011      	str	r1, [r2, #0]
 800887e:	d1e0      	bne.n	8008842 <_free_r+0x22>
 8008880:	6818      	ldr	r0, [r3, #0]
 8008882:	685b      	ldr	r3, [r3, #4]
 8008884:	4408      	add	r0, r1
 8008886:	6010      	str	r0, [r2, #0]
 8008888:	6053      	str	r3, [r2, #4]
 800888a:	e7da      	b.n	8008842 <_free_r+0x22>
 800888c:	d902      	bls.n	8008894 <_free_r+0x74>
 800888e:	230c      	movs	r3, #12
 8008890:	602b      	str	r3, [r5, #0]
 8008892:	e7d6      	b.n	8008842 <_free_r+0x22>
 8008894:	6820      	ldr	r0, [r4, #0]
 8008896:	1821      	adds	r1, r4, r0
 8008898:	428b      	cmp	r3, r1
 800889a:	bf01      	itttt	eq
 800889c:	6819      	ldreq	r1, [r3, #0]
 800889e:	685b      	ldreq	r3, [r3, #4]
 80088a0:	1809      	addeq	r1, r1, r0
 80088a2:	6021      	streq	r1, [r4, #0]
 80088a4:	6063      	str	r3, [r4, #4]
 80088a6:	6054      	str	r4, [r2, #4]
 80088a8:	e7cb      	b.n	8008842 <_free_r+0x22>
 80088aa:	bd38      	pop	{r3, r4, r5, pc}
 80088ac:	200014e4 	.word	0x200014e4

080088b0 <malloc>:
 80088b0:	4b02      	ldr	r3, [pc, #8]	; (80088bc <malloc+0xc>)
 80088b2:	4601      	mov	r1, r0
 80088b4:	6818      	ldr	r0, [r3, #0]
 80088b6:	f000 b823 	b.w	8008900 <_malloc_r>
 80088ba:	bf00      	nop
 80088bc:	20000068 	.word	0x20000068

080088c0 <sbrk_aligned>:
 80088c0:	b570      	push	{r4, r5, r6, lr}
 80088c2:	4e0e      	ldr	r6, [pc, #56]	; (80088fc <sbrk_aligned+0x3c>)
 80088c4:	460c      	mov	r4, r1
 80088c6:	6831      	ldr	r1, [r6, #0]
 80088c8:	4605      	mov	r5, r0
 80088ca:	b911      	cbnz	r1, 80088d2 <sbrk_aligned+0x12>
 80088cc:	f000 fe38 	bl	8009540 <_sbrk_r>
 80088d0:	6030      	str	r0, [r6, #0]
 80088d2:	4621      	mov	r1, r4
 80088d4:	4628      	mov	r0, r5
 80088d6:	f000 fe33 	bl	8009540 <_sbrk_r>
 80088da:	1c43      	adds	r3, r0, #1
 80088dc:	d00a      	beq.n	80088f4 <sbrk_aligned+0x34>
 80088de:	1cc4      	adds	r4, r0, #3
 80088e0:	f024 0403 	bic.w	r4, r4, #3
 80088e4:	42a0      	cmp	r0, r4
 80088e6:	d007      	beq.n	80088f8 <sbrk_aligned+0x38>
 80088e8:	1a21      	subs	r1, r4, r0
 80088ea:	4628      	mov	r0, r5
 80088ec:	f000 fe28 	bl	8009540 <_sbrk_r>
 80088f0:	3001      	adds	r0, #1
 80088f2:	d101      	bne.n	80088f8 <sbrk_aligned+0x38>
 80088f4:	f04f 34ff 	mov.w	r4, #4294967295
 80088f8:	4620      	mov	r0, r4
 80088fa:	bd70      	pop	{r4, r5, r6, pc}
 80088fc:	200014e8 	.word	0x200014e8

08008900 <_malloc_r>:
 8008900:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008904:	1ccd      	adds	r5, r1, #3
 8008906:	f025 0503 	bic.w	r5, r5, #3
 800890a:	3508      	adds	r5, #8
 800890c:	2d0c      	cmp	r5, #12
 800890e:	bf38      	it	cc
 8008910:	250c      	movcc	r5, #12
 8008912:	2d00      	cmp	r5, #0
 8008914:	4607      	mov	r7, r0
 8008916:	db01      	blt.n	800891c <_malloc_r+0x1c>
 8008918:	42a9      	cmp	r1, r5
 800891a:	d905      	bls.n	8008928 <_malloc_r+0x28>
 800891c:	230c      	movs	r3, #12
 800891e:	2600      	movs	r6, #0
 8008920:	603b      	str	r3, [r7, #0]
 8008922:	4630      	mov	r0, r6
 8008924:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008928:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 80089fc <_malloc_r+0xfc>
 800892c:	f000 f868 	bl	8008a00 <__malloc_lock>
 8008930:	f8d8 3000 	ldr.w	r3, [r8]
 8008934:	461c      	mov	r4, r3
 8008936:	bb5c      	cbnz	r4, 8008990 <_malloc_r+0x90>
 8008938:	4629      	mov	r1, r5
 800893a:	4638      	mov	r0, r7
 800893c:	f7ff ffc0 	bl	80088c0 <sbrk_aligned>
 8008940:	1c43      	adds	r3, r0, #1
 8008942:	4604      	mov	r4, r0
 8008944:	d155      	bne.n	80089f2 <_malloc_r+0xf2>
 8008946:	f8d8 4000 	ldr.w	r4, [r8]
 800894a:	4626      	mov	r6, r4
 800894c:	2e00      	cmp	r6, #0
 800894e:	d145      	bne.n	80089dc <_malloc_r+0xdc>
 8008950:	2c00      	cmp	r4, #0
 8008952:	d048      	beq.n	80089e6 <_malloc_r+0xe6>
 8008954:	6823      	ldr	r3, [r4, #0]
 8008956:	4631      	mov	r1, r6
 8008958:	4638      	mov	r0, r7
 800895a:	eb04 0903 	add.w	r9, r4, r3
 800895e:	f000 fdef 	bl	8009540 <_sbrk_r>
 8008962:	4581      	cmp	r9, r0
 8008964:	d13f      	bne.n	80089e6 <_malloc_r+0xe6>
 8008966:	6821      	ldr	r1, [r4, #0]
 8008968:	4638      	mov	r0, r7
 800896a:	1a6d      	subs	r5, r5, r1
 800896c:	4629      	mov	r1, r5
 800896e:	f7ff ffa7 	bl	80088c0 <sbrk_aligned>
 8008972:	3001      	adds	r0, #1
 8008974:	d037      	beq.n	80089e6 <_malloc_r+0xe6>
 8008976:	6823      	ldr	r3, [r4, #0]
 8008978:	442b      	add	r3, r5
 800897a:	6023      	str	r3, [r4, #0]
 800897c:	f8d8 3000 	ldr.w	r3, [r8]
 8008980:	2b00      	cmp	r3, #0
 8008982:	d038      	beq.n	80089f6 <_malloc_r+0xf6>
 8008984:	685a      	ldr	r2, [r3, #4]
 8008986:	42a2      	cmp	r2, r4
 8008988:	d12b      	bne.n	80089e2 <_malloc_r+0xe2>
 800898a:	2200      	movs	r2, #0
 800898c:	605a      	str	r2, [r3, #4]
 800898e:	e00f      	b.n	80089b0 <_malloc_r+0xb0>
 8008990:	6822      	ldr	r2, [r4, #0]
 8008992:	1b52      	subs	r2, r2, r5
 8008994:	d41f      	bmi.n	80089d6 <_malloc_r+0xd6>
 8008996:	2a0b      	cmp	r2, #11
 8008998:	d917      	bls.n	80089ca <_malloc_r+0xca>
 800899a:	1961      	adds	r1, r4, r5
 800899c:	42a3      	cmp	r3, r4
 800899e:	6025      	str	r5, [r4, #0]
 80089a0:	bf18      	it	ne
 80089a2:	6059      	strne	r1, [r3, #4]
 80089a4:	6863      	ldr	r3, [r4, #4]
 80089a6:	bf08      	it	eq
 80089a8:	f8c8 1000 	streq.w	r1, [r8]
 80089ac:	5162      	str	r2, [r4, r5]
 80089ae:	604b      	str	r3, [r1, #4]
 80089b0:	4638      	mov	r0, r7
 80089b2:	f104 060b 	add.w	r6, r4, #11
 80089b6:	f000 f829 	bl	8008a0c <__malloc_unlock>
 80089ba:	f026 0607 	bic.w	r6, r6, #7
 80089be:	1d23      	adds	r3, r4, #4
 80089c0:	1af2      	subs	r2, r6, r3
 80089c2:	d0ae      	beq.n	8008922 <_malloc_r+0x22>
 80089c4:	1b9b      	subs	r3, r3, r6
 80089c6:	50a3      	str	r3, [r4, r2]
 80089c8:	e7ab      	b.n	8008922 <_malloc_r+0x22>
 80089ca:	42a3      	cmp	r3, r4
 80089cc:	6862      	ldr	r2, [r4, #4]
 80089ce:	d1dd      	bne.n	800898c <_malloc_r+0x8c>
 80089d0:	f8c8 2000 	str.w	r2, [r8]
 80089d4:	e7ec      	b.n	80089b0 <_malloc_r+0xb0>
 80089d6:	4623      	mov	r3, r4
 80089d8:	6864      	ldr	r4, [r4, #4]
 80089da:	e7ac      	b.n	8008936 <_malloc_r+0x36>
 80089dc:	4634      	mov	r4, r6
 80089de:	6876      	ldr	r6, [r6, #4]
 80089e0:	e7b4      	b.n	800894c <_malloc_r+0x4c>
 80089e2:	4613      	mov	r3, r2
 80089e4:	e7cc      	b.n	8008980 <_malloc_r+0x80>
 80089e6:	230c      	movs	r3, #12
 80089e8:	4638      	mov	r0, r7
 80089ea:	603b      	str	r3, [r7, #0]
 80089ec:	f000 f80e 	bl	8008a0c <__malloc_unlock>
 80089f0:	e797      	b.n	8008922 <_malloc_r+0x22>
 80089f2:	6025      	str	r5, [r4, #0]
 80089f4:	e7dc      	b.n	80089b0 <_malloc_r+0xb0>
 80089f6:	605b      	str	r3, [r3, #4]
 80089f8:	deff      	udf	#255	; 0xff
 80089fa:	bf00      	nop
 80089fc:	200014e4 	.word	0x200014e4

08008a00 <__malloc_lock>:
 8008a00:	4801      	ldr	r0, [pc, #4]	; (8008a08 <__malloc_lock+0x8>)
 8008a02:	f7ff b882 	b.w	8007b0a <__retarget_lock_acquire_recursive>
 8008a06:	bf00      	nop
 8008a08:	200014e0 	.word	0x200014e0

08008a0c <__malloc_unlock>:
 8008a0c:	4801      	ldr	r0, [pc, #4]	; (8008a14 <__malloc_unlock+0x8>)
 8008a0e:	f7ff b87d 	b.w	8007b0c <__retarget_lock_release_recursive>
 8008a12:	bf00      	nop
 8008a14:	200014e0 	.word	0x200014e0

08008a18 <_Balloc>:
 8008a18:	b570      	push	{r4, r5, r6, lr}
 8008a1a:	69c6      	ldr	r6, [r0, #28]
 8008a1c:	4604      	mov	r4, r0
 8008a1e:	460d      	mov	r5, r1
 8008a20:	b976      	cbnz	r6, 8008a40 <_Balloc+0x28>
 8008a22:	2010      	movs	r0, #16
 8008a24:	f7ff ff44 	bl	80088b0 <malloc>
 8008a28:	4602      	mov	r2, r0
 8008a2a:	61e0      	str	r0, [r4, #28]
 8008a2c:	b920      	cbnz	r0, 8008a38 <_Balloc+0x20>
 8008a2e:	216b      	movs	r1, #107	; 0x6b
 8008a30:	4b17      	ldr	r3, [pc, #92]	; (8008a90 <_Balloc+0x78>)
 8008a32:	4818      	ldr	r0, [pc, #96]	; (8008a94 <_Balloc+0x7c>)
 8008a34:	f000 fd94 	bl	8009560 <__assert_func>
 8008a38:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a3c:	6006      	str	r6, [r0, #0]
 8008a3e:	60c6      	str	r6, [r0, #12]
 8008a40:	69e6      	ldr	r6, [r4, #28]
 8008a42:	68f3      	ldr	r3, [r6, #12]
 8008a44:	b183      	cbz	r3, 8008a68 <_Balloc+0x50>
 8008a46:	69e3      	ldr	r3, [r4, #28]
 8008a48:	68db      	ldr	r3, [r3, #12]
 8008a4a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a4e:	b9b8      	cbnz	r0, 8008a80 <_Balloc+0x68>
 8008a50:	2101      	movs	r1, #1
 8008a52:	fa01 f605 	lsl.w	r6, r1, r5
 8008a56:	1d72      	adds	r2, r6, #5
 8008a58:	4620      	mov	r0, r4
 8008a5a:	0092      	lsls	r2, r2, #2
 8008a5c:	f000 fd9e 	bl	800959c <_calloc_r>
 8008a60:	b160      	cbz	r0, 8008a7c <_Balloc+0x64>
 8008a62:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a66:	e00e      	b.n	8008a86 <_Balloc+0x6e>
 8008a68:	2221      	movs	r2, #33	; 0x21
 8008a6a:	2104      	movs	r1, #4
 8008a6c:	4620      	mov	r0, r4
 8008a6e:	f000 fd95 	bl	800959c <_calloc_r>
 8008a72:	69e3      	ldr	r3, [r4, #28]
 8008a74:	60f0      	str	r0, [r6, #12]
 8008a76:	68db      	ldr	r3, [r3, #12]
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d1e4      	bne.n	8008a46 <_Balloc+0x2e>
 8008a7c:	2000      	movs	r0, #0
 8008a7e:	bd70      	pop	{r4, r5, r6, pc}
 8008a80:	6802      	ldr	r2, [r0, #0]
 8008a82:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a86:	2300      	movs	r3, #0
 8008a88:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a8c:	e7f7      	b.n	8008a7e <_Balloc+0x66>
 8008a8e:	bf00      	nop
 8008a90:	08009d03 	.word	0x08009d03
 8008a94:	08009d83 	.word	0x08009d83

08008a98 <_Bfree>:
 8008a98:	b570      	push	{r4, r5, r6, lr}
 8008a9a:	69c6      	ldr	r6, [r0, #28]
 8008a9c:	4605      	mov	r5, r0
 8008a9e:	460c      	mov	r4, r1
 8008aa0:	b976      	cbnz	r6, 8008ac0 <_Bfree+0x28>
 8008aa2:	2010      	movs	r0, #16
 8008aa4:	f7ff ff04 	bl	80088b0 <malloc>
 8008aa8:	4602      	mov	r2, r0
 8008aaa:	61e8      	str	r0, [r5, #28]
 8008aac:	b920      	cbnz	r0, 8008ab8 <_Bfree+0x20>
 8008aae:	218f      	movs	r1, #143	; 0x8f
 8008ab0:	4b08      	ldr	r3, [pc, #32]	; (8008ad4 <_Bfree+0x3c>)
 8008ab2:	4809      	ldr	r0, [pc, #36]	; (8008ad8 <_Bfree+0x40>)
 8008ab4:	f000 fd54 	bl	8009560 <__assert_func>
 8008ab8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008abc:	6006      	str	r6, [r0, #0]
 8008abe:	60c6      	str	r6, [r0, #12]
 8008ac0:	b13c      	cbz	r4, 8008ad2 <_Bfree+0x3a>
 8008ac2:	69eb      	ldr	r3, [r5, #28]
 8008ac4:	6862      	ldr	r2, [r4, #4]
 8008ac6:	68db      	ldr	r3, [r3, #12]
 8008ac8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008acc:	6021      	str	r1, [r4, #0]
 8008ace:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ad2:	bd70      	pop	{r4, r5, r6, pc}
 8008ad4:	08009d03 	.word	0x08009d03
 8008ad8:	08009d83 	.word	0x08009d83

08008adc <__multadd>:
 8008adc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ae0:	4607      	mov	r7, r0
 8008ae2:	460c      	mov	r4, r1
 8008ae4:	461e      	mov	r6, r3
 8008ae6:	2000      	movs	r0, #0
 8008ae8:	690d      	ldr	r5, [r1, #16]
 8008aea:	f101 0c14 	add.w	ip, r1, #20
 8008aee:	f8dc 3000 	ldr.w	r3, [ip]
 8008af2:	3001      	adds	r0, #1
 8008af4:	b299      	uxth	r1, r3
 8008af6:	fb02 6101 	mla	r1, r2, r1, r6
 8008afa:	0c1e      	lsrs	r6, r3, #16
 8008afc:	0c0b      	lsrs	r3, r1, #16
 8008afe:	fb02 3306 	mla	r3, r2, r6, r3
 8008b02:	b289      	uxth	r1, r1
 8008b04:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008b08:	4285      	cmp	r5, r0
 8008b0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008b0e:	f84c 1b04 	str.w	r1, [ip], #4
 8008b12:	dcec      	bgt.n	8008aee <__multadd+0x12>
 8008b14:	b30e      	cbz	r6, 8008b5a <__multadd+0x7e>
 8008b16:	68a3      	ldr	r3, [r4, #8]
 8008b18:	42ab      	cmp	r3, r5
 8008b1a:	dc19      	bgt.n	8008b50 <__multadd+0x74>
 8008b1c:	6861      	ldr	r1, [r4, #4]
 8008b1e:	4638      	mov	r0, r7
 8008b20:	3101      	adds	r1, #1
 8008b22:	f7ff ff79 	bl	8008a18 <_Balloc>
 8008b26:	4680      	mov	r8, r0
 8008b28:	b928      	cbnz	r0, 8008b36 <__multadd+0x5a>
 8008b2a:	4602      	mov	r2, r0
 8008b2c:	21ba      	movs	r1, #186	; 0xba
 8008b2e:	4b0c      	ldr	r3, [pc, #48]	; (8008b60 <__multadd+0x84>)
 8008b30:	480c      	ldr	r0, [pc, #48]	; (8008b64 <__multadd+0x88>)
 8008b32:	f000 fd15 	bl	8009560 <__assert_func>
 8008b36:	6922      	ldr	r2, [r4, #16]
 8008b38:	f104 010c 	add.w	r1, r4, #12
 8008b3c:	3202      	adds	r2, #2
 8008b3e:	0092      	lsls	r2, r2, #2
 8008b40:	300c      	adds	r0, #12
 8008b42:	f7fe fff2 	bl	8007b2a <memcpy>
 8008b46:	4621      	mov	r1, r4
 8008b48:	4638      	mov	r0, r7
 8008b4a:	f7ff ffa5 	bl	8008a98 <_Bfree>
 8008b4e:	4644      	mov	r4, r8
 8008b50:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8008b54:	3501      	adds	r5, #1
 8008b56:	615e      	str	r6, [r3, #20]
 8008b58:	6125      	str	r5, [r4, #16]
 8008b5a:	4620      	mov	r0, r4
 8008b5c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b60:	08009d72 	.word	0x08009d72
 8008b64:	08009d83 	.word	0x08009d83

08008b68 <__hi0bits>:
 8008b68:	0c02      	lsrs	r2, r0, #16
 8008b6a:	0412      	lsls	r2, r2, #16
 8008b6c:	4603      	mov	r3, r0
 8008b6e:	b9ca      	cbnz	r2, 8008ba4 <__hi0bits+0x3c>
 8008b70:	0403      	lsls	r3, r0, #16
 8008b72:	2010      	movs	r0, #16
 8008b74:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 8008b78:	bf04      	itt	eq
 8008b7a:	021b      	lsleq	r3, r3, #8
 8008b7c:	3008      	addeq	r0, #8
 8008b7e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 8008b82:	bf04      	itt	eq
 8008b84:	011b      	lsleq	r3, r3, #4
 8008b86:	3004      	addeq	r0, #4
 8008b88:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 8008b8c:	bf04      	itt	eq
 8008b8e:	009b      	lsleq	r3, r3, #2
 8008b90:	3002      	addeq	r0, #2
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	db05      	blt.n	8008ba2 <__hi0bits+0x3a>
 8008b96:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 8008b9a:	f100 0001 	add.w	r0, r0, #1
 8008b9e:	bf08      	it	eq
 8008ba0:	2020      	moveq	r0, #32
 8008ba2:	4770      	bx	lr
 8008ba4:	2000      	movs	r0, #0
 8008ba6:	e7e5      	b.n	8008b74 <__hi0bits+0xc>

08008ba8 <__lo0bits>:
 8008ba8:	6803      	ldr	r3, [r0, #0]
 8008baa:	4602      	mov	r2, r0
 8008bac:	f013 0007 	ands.w	r0, r3, #7
 8008bb0:	d00b      	beq.n	8008bca <__lo0bits+0x22>
 8008bb2:	07d9      	lsls	r1, r3, #31
 8008bb4:	d421      	bmi.n	8008bfa <__lo0bits+0x52>
 8008bb6:	0798      	lsls	r0, r3, #30
 8008bb8:	bf49      	itett	mi
 8008bba:	085b      	lsrmi	r3, r3, #1
 8008bbc:	089b      	lsrpl	r3, r3, #2
 8008bbe:	2001      	movmi	r0, #1
 8008bc0:	6013      	strmi	r3, [r2, #0]
 8008bc2:	bf5c      	itt	pl
 8008bc4:	2002      	movpl	r0, #2
 8008bc6:	6013      	strpl	r3, [r2, #0]
 8008bc8:	4770      	bx	lr
 8008bca:	b299      	uxth	r1, r3
 8008bcc:	b909      	cbnz	r1, 8008bd2 <__lo0bits+0x2a>
 8008bce:	2010      	movs	r0, #16
 8008bd0:	0c1b      	lsrs	r3, r3, #16
 8008bd2:	b2d9      	uxtb	r1, r3
 8008bd4:	b909      	cbnz	r1, 8008bda <__lo0bits+0x32>
 8008bd6:	3008      	adds	r0, #8
 8008bd8:	0a1b      	lsrs	r3, r3, #8
 8008bda:	0719      	lsls	r1, r3, #28
 8008bdc:	bf04      	itt	eq
 8008bde:	091b      	lsreq	r3, r3, #4
 8008be0:	3004      	addeq	r0, #4
 8008be2:	0799      	lsls	r1, r3, #30
 8008be4:	bf04      	itt	eq
 8008be6:	089b      	lsreq	r3, r3, #2
 8008be8:	3002      	addeq	r0, #2
 8008bea:	07d9      	lsls	r1, r3, #31
 8008bec:	d403      	bmi.n	8008bf6 <__lo0bits+0x4e>
 8008bee:	085b      	lsrs	r3, r3, #1
 8008bf0:	f100 0001 	add.w	r0, r0, #1
 8008bf4:	d003      	beq.n	8008bfe <__lo0bits+0x56>
 8008bf6:	6013      	str	r3, [r2, #0]
 8008bf8:	4770      	bx	lr
 8008bfa:	2000      	movs	r0, #0
 8008bfc:	4770      	bx	lr
 8008bfe:	2020      	movs	r0, #32
 8008c00:	4770      	bx	lr
	...

08008c04 <__i2b>:
 8008c04:	b510      	push	{r4, lr}
 8008c06:	460c      	mov	r4, r1
 8008c08:	2101      	movs	r1, #1
 8008c0a:	f7ff ff05 	bl	8008a18 <_Balloc>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	b928      	cbnz	r0, 8008c1e <__i2b+0x1a>
 8008c12:	f240 1145 	movw	r1, #325	; 0x145
 8008c16:	4b04      	ldr	r3, [pc, #16]	; (8008c28 <__i2b+0x24>)
 8008c18:	4804      	ldr	r0, [pc, #16]	; (8008c2c <__i2b+0x28>)
 8008c1a:	f000 fca1 	bl	8009560 <__assert_func>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	6144      	str	r4, [r0, #20]
 8008c22:	6103      	str	r3, [r0, #16]
 8008c24:	bd10      	pop	{r4, pc}
 8008c26:	bf00      	nop
 8008c28:	08009d72 	.word	0x08009d72
 8008c2c:	08009d83 	.word	0x08009d83

08008c30 <__multiply>:
 8008c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c34:	4691      	mov	r9, r2
 8008c36:	690a      	ldr	r2, [r1, #16]
 8008c38:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008c3c:	460c      	mov	r4, r1
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	bfbe      	ittt	lt
 8008c42:	460b      	movlt	r3, r1
 8008c44:	464c      	movlt	r4, r9
 8008c46:	4699      	movlt	r9, r3
 8008c48:	6927      	ldr	r7, [r4, #16]
 8008c4a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8008c4e:	68a3      	ldr	r3, [r4, #8]
 8008c50:	6861      	ldr	r1, [r4, #4]
 8008c52:	eb07 060a 	add.w	r6, r7, sl
 8008c56:	42b3      	cmp	r3, r6
 8008c58:	b085      	sub	sp, #20
 8008c5a:	bfb8      	it	lt
 8008c5c:	3101      	addlt	r1, #1
 8008c5e:	f7ff fedb 	bl	8008a18 <_Balloc>
 8008c62:	b930      	cbnz	r0, 8008c72 <__multiply+0x42>
 8008c64:	4602      	mov	r2, r0
 8008c66:	f44f 71b1 	mov.w	r1, #354	; 0x162
 8008c6a:	4b43      	ldr	r3, [pc, #268]	; (8008d78 <__multiply+0x148>)
 8008c6c:	4843      	ldr	r0, [pc, #268]	; (8008d7c <__multiply+0x14c>)
 8008c6e:	f000 fc77 	bl	8009560 <__assert_func>
 8008c72:	f100 0514 	add.w	r5, r0, #20
 8008c76:	462b      	mov	r3, r5
 8008c78:	2200      	movs	r2, #0
 8008c7a:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8008c7e:	4543      	cmp	r3, r8
 8008c80:	d321      	bcc.n	8008cc6 <__multiply+0x96>
 8008c82:	f104 0314 	add.w	r3, r4, #20
 8008c86:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8008c8a:	f109 0314 	add.w	r3, r9, #20
 8008c8e:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8008c92:	9202      	str	r2, [sp, #8]
 8008c94:	1b3a      	subs	r2, r7, r4
 8008c96:	3a15      	subs	r2, #21
 8008c98:	f022 0203 	bic.w	r2, r2, #3
 8008c9c:	3204      	adds	r2, #4
 8008c9e:	f104 0115 	add.w	r1, r4, #21
 8008ca2:	428f      	cmp	r7, r1
 8008ca4:	bf38      	it	cc
 8008ca6:	2204      	movcc	r2, #4
 8008ca8:	9201      	str	r2, [sp, #4]
 8008caa:	9a02      	ldr	r2, [sp, #8]
 8008cac:	9303      	str	r3, [sp, #12]
 8008cae:	429a      	cmp	r2, r3
 8008cb0:	d80c      	bhi.n	8008ccc <__multiply+0x9c>
 8008cb2:	2e00      	cmp	r6, #0
 8008cb4:	dd03      	ble.n	8008cbe <__multiply+0x8e>
 8008cb6:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d05a      	beq.n	8008d74 <__multiply+0x144>
 8008cbe:	6106      	str	r6, [r0, #16]
 8008cc0:	b005      	add	sp, #20
 8008cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc6:	f843 2b04 	str.w	r2, [r3], #4
 8008cca:	e7d8      	b.n	8008c7e <__multiply+0x4e>
 8008ccc:	f8b3 a000 	ldrh.w	sl, [r3]
 8008cd0:	f1ba 0f00 	cmp.w	sl, #0
 8008cd4:	d023      	beq.n	8008d1e <__multiply+0xee>
 8008cd6:	46a9      	mov	r9, r5
 8008cd8:	f04f 0c00 	mov.w	ip, #0
 8008cdc:	f104 0e14 	add.w	lr, r4, #20
 8008ce0:	f85e 2b04 	ldr.w	r2, [lr], #4
 8008ce4:	f8d9 1000 	ldr.w	r1, [r9]
 8008ce8:	fa1f fb82 	uxth.w	fp, r2
 8008cec:	b289      	uxth	r1, r1
 8008cee:	fb0a 110b 	mla	r1, sl, fp, r1
 8008cf2:	4461      	add	r1, ip
 8008cf4:	f8d9 c000 	ldr.w	ip, [r9]
 8008cf8:	0c12      	lsrs	r2, r2, #16
 8008cfa:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 8008cfe:	fb0a c202 	mla	r2, sl, r2, ip
 8008d02:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8008d06:	b289      	uxth	r1, r1
 8008d08:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008d0c:	4577      	cmp	r7, lr
 8008d0e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8008d12:	f849 1b04 	str.w	r1, [r9], #4
 8008d16:	d8e3      	bhi.n	8008ce0 <__multiply+0xb0>
 8008d18:	9a01      	ldr	r2, [sp, #4]
 8008d1a:	f845 c002 	str.w	ip, [r5, r2]
 8008d1e:	9a03      	ldr	r2, [sp, #12]
 8008d20:	3304      	adds	r3, #4
 8008d22:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008d26:	f1b9 0f00 	cmp.w	r9, #0
 8008d2a:	d021      	beq.n	8008d70 <__multiply+0x140>
 8008d2c:	46ae      	mov	lr, r5
 8008d2e:	f04f 0a00 	mov.w	sl, #0
 8008d32:	6829      	ldr	r1, [r5, #0]
 8008d34:	f104 0c14 	add.w	ip, r4, #20
 8008d38:	f8bc b000 	ldrh.w	fp, [ip]
 8008d3c:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8008d40:	b289      	uxth	r1, r1
 8008d42:	fb09 220b 	mla	r2, r9, fp, r2
 8008d46:	4452      	add	r2, sl
 8008d48:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8008d4c:	f84e 1b04 	str.w	r1, [lr], #4
 8008d50:	f85c 1b04 	ldr.w	r1, [ip], #4
 8008d54:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008d58:	f8be 1000 	ldrh.w	r1, [lr]
 8008d5c:	4567      	cmp	r7, ip
 8008d5e:	fb09 110a 	mla	r1, r9, sl, r1
 8008d62:	eb01 4112 	add.w	r1, r1, r2, lsr #16
 8008d66:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8008d6a:	d8e5      	bhi.n	8008d38 <__multiply+0x108>
 8008d6c:	9a01      	ldr	r2, [sp, #4]
 8008d6e:	50a9      	str	r1, [r5, r2]
 8008d70:	3504      	adds	r5, #4
 8008d72:	e79a      	b.n	8008caa <__multiply+0x7a>
 8008d74:	3e01      	subs	r6, #1
 8008d76:	e79c      	b.n	8008cb2 <__multiply+0x82>
 8008d78:	08009d72 	.word	0x08009d72
 8008d7c:	08009d83 	.word	0x08009d83

08008d80 <__pow5mult>:
 8008d80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d84:	4615      	mov	r5, r2
 8008d86:	f012 0203 	ands.w	r2, r2, #3
 8008d8a:	4606      	mov	r6, r0
 8008d8c:	460f      	mov	r7, r1
 8008d8e:	d007      	beq.n	8008da0 <__pow5mult+0x20>
 8008d90:	4c25      	ldr	r4, [pc, #148]	; (8008e28 <__pow5mult+0xa8>)
 8008d92:	3a01      	subs	r2, #1
 8008d94:	2300      	movs	r3, #0
 8008d96:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d9a:	f7ff fe9f 	bl	8008adc <__multadd>
 8008d9e:	4607      	mov	r7, r0
 8008da0:	10ad      	asrs	r5, r5, #2
 8008da2:	d03d      	beq.n	8008e20 <__pow5mult+0xa0>
 8008da4:	69f4      	ldr	r4, [r6, #28]
 8008da6:	b97c      	cbnz	r4, 8008dc8 <__pow5mult+0x48>
 8008da8:	2010      	movs	r0, #16
 8008daa:	f7ff fd81 	bl	80088b0 <malloc>
 8008dae:	4602      	mov	r2, r0
 8008db0:	61f0      	str	r0, [r6, #28]
 8008db2:	b928      	cbnz	r0, 8008dc0 <__pow5mult+0x40>
 8008db4:	f240 11b3 	movw	r1, #435	; 0x1b3
 8008db8:	4b1c      	ldr	r3, [pc, #112]	; (8008e2c <__pow5mult+0xac>)
 8008dba:	481d      	ldr	r0, [pc, #116]	; (8008e30 <__pow5mult+0xb0>)
 8008dbc:	f000 fbd0 	bl	8009560 <__assert_func>
 8008dc0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008dc4:	6004      	str	r4, [r0, #0]
 8008dc6:	60c4      	str	r4, [r0, #12]
 8008dc8:	f8d6 801c 	ldr.w	r8, [r6, #28]
 8008dcc:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008dd0:	b94c      	cbnz	r4, 8008de6 <__pow5mult+0x66>
 8008dd2:	f240 2171 	movw	r1, #625	; 0x271
 8008dd6:	4630      	mov	r0, r6
 8008dd8:	f7ff ff14 	bl	8008c04 <__i2b>
 8008ddc:	2300      	movs	r3, #0
 8008dde:	4604      	mov	r4, r0
 8008de0:	f8c8 0008 	str.w	r0, [r8, #8]
 8008de4:	6003      	str	r3, [r0, #0]
 8008de6:	f04f 0900 	mov.w	r9, #0
 8008dea:	07eb      	lsls	r3, r5, #31
 8008dec:	d50a      	bpl.n	8008e04 <__pow5mult+0x84>
 8008dee:	4639      	mov	r1, r7
 8008df0:	4622      	mov	r2, r4
 8008df2:	4630      	mov	r0, r6
 8008df4:	f7ff ff1c 	bl	8008c30 <__multiply>
 8008df8:	4680      	mov	r8, r0
 8008dfa:	4639      	mov	r1, r7
 8008dfc:	4630      	mov	r0, r6
 8008dfe:	f7ff fe4b 	bl	8008a98 <_Bfree>
 8008e02:	4647      	mov	r7, r8
 8008e04:	106d      	asrs	r5, r5, #1
 8008e06:	d00b      	beq.n	8008e20 <__pow5mult+0xa0>
 8008e08:	6820      	ldr	r0, [r4, #0]
 8008e0a:	b938      	cbnz	r0, 8008e1c <__pow5mult+0x9c>
 8008e0c:	4622      	mov	r2, r4
 8008e0e:	4621      	mov	r1, r4
 8008e10:	4630      	mov	r0, r6
 8008e12:	f7ff ff0d 	bl	8008c30 <__multiply>
 8008e16:	6020      	str	r0, [r4, #0]
 8008e18:	f8c0 9000 	str.w	r9, [r0]
 8008e1c:	4604      	mov	r4, r0
 8008e1e:	e7e4      	b.n	8008dea <__pow5mult+0x6a>
 8008e20:	4638      	mov	r0, r7
 8008e22:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e26:	bf00      	nop
 8008e28:	08009ed0 	.word	0x08009ed0
 8008e2c:	08009d03 	.word	0x08009d03
 8008e30:	08009d83 	.word	0x08009d83

08008e34 <__lshift>:
 8008e34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e38:	460c      	mov	r4, r1
 8008e3a:	4607      	mov	r7, r0
 8008e3c:	4691      	mov	r9, r2
 8008e3e:	6923      	ldr	r3, [r4, #16]
 8008e40:	6849      	ldr	r1, [r1, #4]
 8008e42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e46:	68a3      	ldr	r3, [r4, #8]
 8008e48:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e4c:	f108 0601 	add.w	r6, r8, #1
 8008e50:	42b3      	cmp	r3, r6
 8008e52:	db0b      	blt.n	8008e6c <__lshift+0x38>
 8008e54:	4638      	mov	r0, r7
 8008e56:	f7ff fddf 	bl	8008a18 <_Balloc>
 8008e5a:	4605      	mov	r5, r0
 8008e5c:	b948      	cbnz	r0, 8008e72 <__lshift+0x3e>
 8008e5e:	4602      	mov	r2, r0
 8008e60:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 8008e64:	4b27      	ldr	r3, [pc, #156]	; (8008f04 <__lshift+0xd0>)
 8008e66:	4828      	ldr	r0, [pc, #160]	; (8008f08 <__lshift+0xd4>)
 8008e68:	f000 fb7a 	bl	8009560 <__assert_func>
 8008e6c:	3101      	adds	r1, #1
 8008e6e:	005b      	lsls	r3, r3, #1
 8008e70:	e7ee      	b.n	8008e50 <__lshift+0x1c>
 8008e72:	2300      	movs	r3, #0
 8008e74:	f100 0114 	add.w	r1, r0, #20
 8008e78:	f100 0210 	add.w	r2, r0, #16
 8008e7c:	4618      	mov	r0, r3
 8008e7e:	4553      	cmp	r3, sl
 8008e80:	db33      	blt.n	8008eea <__lshift+0xb6>
 8008e82:	6920      	ldr	r0, [r4, #16]
 8008e84:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e88:	f104 0314 	add.w	r3, r4, #20
 8008e8c:	f019 091f 	ands.w	r9, r9, #31
 8008e90:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e94:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e98:	d02b      	beq.n	8008ef2 <__lshift+0xbe>
 8008e9a:	468a      	mov	sl, r1
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	f1c9 0e20 	rsb	lr, r9, #32
 8008ea2:	6818      	ldr	r0, [r3, #0]
 8008ea4:	fa00 f009 	lsl.w	r0, r0, r9
 8008ea8:	4310      	orrs	r0, r2
 8008eaa:	f84a 0b04 	str.w	r0, [sl], #4
 8008eae:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eb2:	459c      	cmp	ip, r3
 8008eb4:	fa22 f20e 	lsr.w	r2, r2, lr
 8008eb8:	d8f3      	bhi.n	8008ea2 <__lshift+0x6e>
 8008eba:	ebac 0304 	sub.w	r3, ip, r4
 8008ebe:	3b15      	subs	r3, #21
 8008ec0:	f023 0303 	bic.w	r3, r3, #3
 8008ec4:	3304      	adds	r3, #4
 8008ec6:	f104 0015 	add.w	r0, r4, #21
 8008eca:	4584      	cmp	ip, r0
 8008ecc:	bf38      	it	cc
 8008ece:	2304      	movcc	r3, #4
 8008ed0:	50ca      	str	r2, [r1, r3]
 8008ed2:	b10a      	cbz	r2, 8008ed8 <__lshift+0xa4>
 8008ed4:	f108 0602 	add.w	r6, r8, #2
 8008ed8:	3e01      	subs	r6, #1
 8008eda:	4638      	mov	r0, r7
 8008edc:	4621      	mov	r1, r4
 8008ede:	612e      	str	r6, [r5, #16]
 8008ee0:	f7ff fdda 	bl	8008a98 <_Bfree>
 8008ee4:	4628      	mov	r0, r5
 8008ee6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008eea:	f842 0f04 	str.w	r0, [r2, #4]!
 8008eee:	3301      	adds	r3, #1
 8008ef0:	e7c5      	b.n	8008e7e <__lshift+0x4a>
 8008ef2:	3904      	subs	r1, #4
 8008ef4:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ef8:	459c      	cmp	ip, r3
 8008efa:	f841 2f04 	str.w	r2, [r1, #4]!
 8008efe:	d8f9      	bhi.n	8008ef4 <__lshift+0xc0>
 8008f00:	e7ea      	b.n	8008ed8 <__lshift+0xa4>
 8008f02:	bf00      	nop
 8008f04:	08009d72 	.word	0x08009d72
 8008f08:	08009d83 	.word	0x08009d83

08008f0c <__mcmp>:
 8008f0c:	4603      	mov	r3, r0
 8008f0e:	690a      	ldr	r2, [r1, #16]
 8008f10:	6900      	ldr	r0, [r0, #16]
 8008f12:	b530      	push	{r4, r5, lr}
 8008f14:	1a80      	subs	r0, r0, r2
 8008f16:	d10d      	bne.n	8008f34 <__mcmp+0x28>
 8008f18:	3314      	adds	r3, #20
 8008f1a:	3114      	adds	r1, #20
 8008f1c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008f20:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008f24:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008f28:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8008f2c:	4295      	cmp	r5, r2
 8008f2e:	d002      	beq.n	8008f36 <__mcmp+0x2a>
 8008f30:	d304      	bcc.n	8008f3c <__mcmp+0x30>
 8008f32:	2001      	movs	r0, #1
 8008f34:	bd30      	pop	{r4, r5, pc}
 8008f36:	42a3      	cmp	r3, r4
 8008f38:	d3f4      	bcc.n	8008f24 <__mcmp+0x18>
 8008f3a:	e7fb      	b.n	8008f34 <__mcmp+0x28>
 8008f3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008f40:	e7f8      	b.n	8008f34 <__mcmp+0x28>
	...

08008f44 <__mdiff>:
 8008f44:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f48:	460d      	mov	r5, r1
 8008f4a:	4607      	mov	r7, r0
 8008f4c:	4611      	mov	r1, r2
 8008f4e:	4628      	mov	r0, r5
 8008f50:	4614      	mov	r4, r2
 8008f52:	f7ff ffdb 	bl	8008f0c <__mcmp>
 8008f56:	1e06      	subs	r6, r0, #0
 8008f58:	d111      	bne.n	8008f7e <__mdiff+0x3a>
 8008f5a:	4631      	mov	r1, r6
 8008f5c:	4638      	mov	r0, r7
 8008f5e:	f7ff fd5b 	bl	8008a18 <_Balloc>
 8008f62:	4602      	mov	r2, r0
 8008f64:	b928      	cbnz	r0, 8008f72 <__mdiff+0x2e>
 8008f66:	f240 2137 	movw	r1, #567	; 0x237
 8008f6a:	4b3a      	ldr	r3, [pc, #232]	; (8009054 <__mdiff+0x110>)
 8008f6c:	483a      	ldr	r0, [pc, #232]	; (8009058 <__mdiff+0x114>)
 8008f6e:	f000 faf7 	bl	8009560 <__assert_func>
 8008f72:	2301      	movs	r3, #1
 8008f74:	e9c0 3604 	strd	r3, r6, [r0, #16]
 8008f78:	4610      	mov	r0, r2
 8008f7a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f7e:	bfa4      	itt	ge
 8008f80:	4623      	movge	r3, r4
 8008f82:	462c      	movge	r4, r5
 8008f84:	4638      	mov	r0, r7
 8008f86:	6861      	ldr	r1, [r4, #4]
 8008f88:	bfa6      	itte	ge
 8008f8a:	461d      	movge	r5, r3
 8008f8c:	2600      	movge	r6, #0
 8008f8e:	2601      	movlt	r6, #1
 8008f90:	f7ff fd42 	bl	8008a18 <_Balloc>
 8008f94:	4602      	mov	r2, r0
 8008f96:	b918      	cbnz	r0, 8008fa0 <__mdiff+0x5c>
 8008f98:	f240 2145 	movw	r1, #581	; 0x245
 8008f9c:	4b2d      	ldr	r3, [pc, #180]	; (8009054 <__mdiff+0x110>)
 8008f9e:	e7e5      	b.n	8008f6c <__mdiff+0x28>
 8008fa0:	f102 0814 	add.w	r8, r2, #20
 8008fa4:	46c2      	mov	sl, r8
 8008fa6:	f04f 0c00 	mov.w	ip, #0
 8008faa:	6927      	ldr	r7, [r4, #16]
 8008fac:	60c6      	str	r6, [r0, #12]
 8008fae:	692e      	ldr	r6, [r5, #16]
 8008fb0:	f104 0014 	add.w	r0, r4, #20
 8008fb4:	f105 0914 	add.w	r9, r5, #20
 8008fb8:	eb00 0e87 	add.w	lr, r0, r7, lsl #2
 8008fbc:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8008fc0:	3410      	adds	r4, #16
 8008fc2:	f854 bf04 	ldr.w	fp, [r4, #4]!
 8008fc6:	f859 3b04 	ldr.w	r3, [r9], #4
 8008fca:	fa1f f18b 	uxth.w	r1, fp
 8008fce:	4461      	add	r1, ip
 8008fd0:	fa1f fc83 	uxth.w	ip, r3
 8008fd4:	0c1b      	lsrs	r3, r3, #16
 8008fd6:	eba1 010c 	sub.w	r1, r1, ip
 8008fda:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008fde:	eb03 4321 	add.w	r3, r3, r1, asr #16
 8008fe2:	b289      	uxth	r1, r1
 8008fe4:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8008fe8:	454e      	cmp	r6, r9
 8008fea:	ea4f 4c23 	mov.w	ip, r3, asr #16
 8008fee:	f84a 1b04 	str.w	r1, [sl], #4
 8008ff2:	d8e6      	bhi.n	8008fc2 <__mdiff+0x7e>
 8008ff4:	1b73      	subs	r3, r6, r5
 8008ff6:	3b15      	subs	r3, #21
 8008ff8:	f023 0303 	bic.w	r3, r3, #3
 8008ffc:	3515      	adds	r5, #21
 8008ffe:	3304      	adds	r3, #4
 8009000:	42ae      	cmp	r6, r5
 8009002:	bf38      	it	cc
 8009004:	2304      	movcc	r3, #4
 8009006:	4418      	add	r0, r3
 8009008:	4443      	add	r3, r8
 800900a:	461e      	mov	r6, r3
 800900c:	4605      	mov	r5, r0
 800900e:	4575      	cmp	r5, lr
 8009010:	d30e      	bcc.n	8009030 <__mdiff+0xec>
 8009012:	f10e 0103 	add.w	r1, lr, #3
 8009016:	1a09      	subs	r1, r1, r0
 8009018:	f021 0103 	bic.w	r1, r1, #3
 800901c:	3803      	subs	r0, #3
 800901e:	4586      	cmp	lr, r0
 8009020:	bf38      	it	cc
 8009022:	2100      	movcc	r1, #0
 8009024:	440b      	add	r3, r1
 8009026:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800902a:	b189      	cbz	r1, 8009050 <__mdiff+0x10c>
 800902c:	6117      	str	r7, [r2, #16]
 800902e:	e7a3      	b.n	8008f78 <__mdiff+0x34>
 8009030:	f855 8b04 	ldr.w	r8, [r5], #4
 8009034:	fa1f f188 	uxth.w	r1, r8
 8009038:	4461      	add	r1, ip
 800903a:	140c      	asrs	r4, r1, #16
 800903c:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8009040:	b289      	uxth	r1, r1
 8009042:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8009046:	ea4f 4c24 	mov.w	ip, r4, asr #16
 800904a:	f846 1b04 	str.w	r1, [r6], #4
 800904e:	e7de      	b.n	800900e <__mdiff+0xca>
 8009050:	3f01      	subs	r7, #1
 8009052:	e7e8      	b.n	8009026 <__mdiff+0xe2>
 8009054:	08009d72 	.word	0x08009d72
 8009058:	08009d83 	.word	0x08009d83

0800905c <__d2b>:
 800905c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800905e:	2101      	movs	r1, #1
 8009060:	4617      	mov	r7, r2
 8009062:	461c      	mov	r4, r3
 8009064:	9e08      	ldr	r6, [sp, #32]
 8009066:	f7ff fcd7 	bl	8008a18 <_Balloc>
 800906a:	4605      	mov	r5, r0
 800906c:	b930      	cbnz	r0, 800907c <__d2b+0x20>
 800906e:	4602      	mov	r2, r0
 8009070:	f240 310f 	movw	r1, #783	; 0x30f
 8009074:	4b22      	ldr	r3, [pc, #136]	; (8009100 <__d2b+0xa4>)
 8009076:	4823      	ldr	r0, [pc, #140]	; (8009104 <__d2b+0xa8>)
 8009078:	f000 fa72 	bl	8009560 <__assert_func>
 800907c:	f3c4 0313 	ubfx	r3, r4, #0, #20
 8009080:	f3c4 540a 	ubfx	r4, r4, #20, #11
 8009084:	bb24      	cbnz	r4, 80090d0 <__d2b+0x74>
 8009086:	2f00      	cmp	r7, #0
 8009088:	9301      	str	r3, [sp, #4]
 800908a:	d026      	beq.n	80090da <__d2b+0x7e>
 800908c:	4668      	mov	r0, sp
 800908e:	9700      	str	r7, [sp, #0]
 8009090:	f7ff fd8a 	bl	8008ba8 <__lo0bits>
 8009094:	e9dd 1200 	ldrd	r1, r2, [sp]
 8009098:	b1e8      	cbz	r0, 80090d6 <__d2b+0x7a>
 800909a:	f1c0 0320 	rsb	r3, r0, #32
 800909e:	fa02 f303 	lsl.w	r3, r2, r3
 80090a2:	430b      	orrs	r3, r1
 80090a4:	40c2      	lsrs	r2, r0
 80090a6:	616b      	str	r3, [r5, #20]
 80090a8:	9201      	str	r2, [sp, #4]
 80090aa:	9b01      	ldr	r3, [sp, #4]
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	bf14      	ite	ne
 80090b0:	2102      	movne	r1, #2
 80090b2:	2101      	moveq	r1, #1
 80090b4:	61ab      	str	r3, [r5, #24]
 80090b6:	6129      	str	r1, [r5, #16]
 80090b8:	b1bc      	cbz	r4, 80090ea <__d2b+0x8e>
 80090ba:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 80090be:	4404      	add	r4, r0
 80090c0:	6034      	str	r4, [r6, #0]
 80090c2:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80090c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80090c8:	6018      	str	r0, [r3, #0]
 80090ca:	4628      	mov	r0, r5
 80090cc:	b003      	add	sp, #12
 80090ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80090d0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090d4:	e7d7      	b.n	8009086 <__d2b+0x2a>
 80090d6:	6169      	str	r1, [r5, #20]
 80090d8:	e7e7      	b.n	80090aa <__d2b+0x4e>
 80090da:	a801      	add	r0, sp, #4
 80090dc:	f7ff fd64 	bl	8008ba8 <__lo0bits>
 80090e0:	9b01      	ldr	r3, [sp, #4]
 80090e2:	2101      	movs	r1, #1
 80090e4:	616b      	str	r3, [r5, #20]
 80090e6:	3020      	adds	r0, #32
 80090e8:	e7e5      	b.n	80090b6 <__d2b+0x5a>
 80090ea:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80090ee:	eb05 0381 	add.w	r3, r5, r1, lsl #2
 80090f2:	6030      	str	r0, [r6, #0]
 80090f4:	6918      	ldr	r0, [r3, #16]
 80090f6:	f7ff fd37 	bl	8008b68 <__hi0bits>
 80090fa:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 80090fe:	e7e2      	b.n	80090c6 <__d2b+0x6a>
 8009100:	08009d72 	.word	0x08009d72
 8009104:	08009d83 	.word	0x08009d83

08009108 <__ssputs_r>:
 8009108:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800910c:	461f      	mov	r7, r3
 800910e:	688e      	ldr	r6, [r1, #8]
 8009110:	4682      	mov	sl, r0
 8009112:	42be      	cmp	r6, r7
 8009114:	460c      	mov	r4, r1
 8009116:	4690      	mov	r8, r2
 8009118:	680b      	ldr	r3, [r1, #0]
 800911a:	d82c      	bhi.n	8009176 <__ssputs_r+0x6e>
 800911c:	898a      	ldrh	r2, [r1, #12]
 800911e:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009122:	d026      	beq.n	8009172 <__ssputs_r+0x6a>
 8009124:	6965      	ldr	r5, [r4, #20]
 8009126:	6909      	ldr	r1, [r1, #16]
 8009128:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800912c:	eba3 0901 	sub.w	r9, r3, r1
 8009130:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8009134:	1c7b      	adds	r3, r7, #1
 8009136:	444b      	add	r3, r9
 8009138:	106d      	asrs	r5, r5, #1
 800913a:	429d      	cmp	r5, r3
 800913c:	bf38      	it	cc
 800913e:	461d      	movcc	r5, r3
 8009140:	0553      	lsls	r3, r2, #21
 8009142:	d527      	bpl.n	8009194 <__ssputs_r+0x8c>
 8009144:	4629      	mov	r1, r5
 8009146:	f7ff fbdb 	bl	8008900 <_malloc_r>
 800914a:	4606      	mov	r6, r0
 800914c:	b360      	cbz	r0, 80091a8 <__ssputs_r+0xa0>
 800914e:	464a      	mov	r2, r9
 8009150:	6921      	ldr	r1, [r4, #16]
 8009152:	f7fe fcea 	bl	8007b2a <memcpy>
 8009156:	89a3      	ldrh	r3, [r4, #12]
 8009158:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800915c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009160:	81a3      	strh	r3, [r4, #12]
 8009162:	6126      	str	r6, [r4, #16]
 8009164:	444e      	add	r6, r9
 8009166:	6026      	str	r6, [r4, #0]
 8009168:	463e      	mov	r6, r7
 800916a:	6165      	str	r5, [r4, #20]
 800916c:	eba5 0509 	sub.w	r5, r5, r9
 8009170:	60a5      	str	r5, [r4, #8]
 8009172:	42be      	cmp	r6, r7
 8009174:	d900      	bls.n	8009178 <__ssputs_r+0x70>
 8009176:	463e      	mov	r6, r7
 8009178:	4632      	mov	r2, r6
 800917a:	4641      	mov	r1, r8
 800917c:	6820      	ldr	r0, [r4, #0]
 800917e:	f000 f9c5 	bl	800950c <memmove>
 8009182:	2000      	movs	r0, #0
 8009184:	68a3      	ldr	r3, [r4, #8]
 8009186:	1b9b      	subs	r3, r3, r6
 8009188:	60a3      	str	r3, [r4, #8]
 800918a:	6823      	ldr	r3, [r4, #0]
 800918c:	4433      	add	r3, r6
 800918e:	6023      	str	r3, [r4, #0]
 8009190:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009194:	462a      	mov	r2, r5
 8009196:	f000 fa27 	bl	80095e8 <_realloc_r>
 800919a:	4606      	mov	r6, r0
 800919c:	2800      	cmp	r0, #0
 800919e:	d1e0      	bne.n	8009162 <__ssputs_r+0x5a>
 80091a0:	4650      	mov	r0, sl
 80091a2:	6921      	ldr	r1, [r4, #16]
 80091a4:	f7ff fb3c 	bl	8008820 <_free_r>
 80091a8:	230c      	movs	r3, #12
 80091aa:	f8ca 3000 	str.w	r3, [sl]
 80091ae:	89a3      	ldrh	r3, [r4, #12]
 80091b0:	f04f 30ff 	mov.w	r0, #4294967295
 80091b4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80091b8:	81a3      	strh	r3, [r4, #12]
 80091ba:	e7e9      	b.n	8009190 <__ssputs_r+0x88>

080091bc <_svfiprintf_r>:
 80091bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091c0:	4698      	mov	r8, r3
 80091c2:	898b      	ldrh	r3, [r1, #12]
 80091c4:	4607      	mov	r7, r0
 80091c6:	061b      	lsls	r3, r3, #24
 80091c8:	460d      	mov	r5, r1
 80091ca:	4614      	mov	r4, r2
 80091cc:	b09d      	sub	sp, #116	; 0x74
 80091ce:	d50e      	bpl.n	80091ee <_svfiprintf_r+0x32>
 80091d0:	690b      	ldr	r3, [r1, #16]
 80091d2:	b963      	cbnz	r3, 80091ee <_svfiprintf_r+0x32>
 80091d4:	2140      	movs	r1, #64	; 0x40
 80091d6:	f7ff fb93 	bl	8008900 <_malloc_r>
 80091da:	6028      	str	r0, [r5, #0]
 80091dc:	6128      	str	r0, [r5, #16]
 80091de:	b920      	cbnz	r0, 80091ea <_svfiprintf_r+0x2e>
 80091e0:	230c      	movs	r3, #12
 80091e2:	603b      	str	r3, [r7, #0]
 80091e4:	f04f 30ff 	mov.w	r0, #4294967295
 80091e8:	e0d0      	b.n	800938c <_svfiprintf_r+0x1d0>
 80091ea:	2340      	movs	r3, #64	; 0x40
 80091ec:	616b      	str	r3, [r5, #20]
 80091ee:	2300      	movs	r3, #0
 80091f0:	9309      	str	r3, [sp, #36]	; 0x24
 80091f2:	2320      	movs	r3, #32
 80091f4:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80091f8:	2330      	movs	r3, #48	; 0x30
 80091fa:	f04f 0901 	mov.w	r9, #1
 80091fe:	f8cd 800c 	str.w	r8, [sp, #12]
 8009202:	f8df 81a0 	ldr.w	r8, [pc, #416]	; 80093a4 <_svfiprintf_r+0x1e8>
 8009206:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800920a:	4623      	mov	r3, r4
 800920c:	469a      	mov	sl, r3
 800920e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009212:	b10a      	cbz	r2, 8009218 <_svfiprintf_r+0x5c>
 8009214:	2a25      	cmp	r2, #37	; 0x25
 8009216:	d1f9      	bne.n	800920c <_svfiprintf_r+0x50>
 8009218:	ebba 0b04 	subs.w	fp, sl, r4
 800921c:	d00b      	beq.n	8009236 <_svfiprintf_r+0x7a>
 800921e:	465b      	mov	r3, fp
 8009220:	4622      	mov	r2, r4
 8009222:	4629      	mov	r1, r5
 8009224:	4638      	mov	r0, r7
 8009226:	f7ff ff6f 	bl	8009108 <__ssputs_r>
 800922a:	3001      	adds	r0, #1
 800922c:	f000 80a9 	beq.w	8009382 <_svfiprintf_r+0x1c6>
 8009230:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009232:	445a      	add	r2, fp
 8009234:	9209      	str	r2, [sp, #36]	; 0x24
 8009236:	f89a 3000 	ldrb.w	r3, [sl]
 800923a:	2b00      	cmp	r3, #0
 800923c:	f000 80a1 	beq.w	8009382 <_svfiprintf_r+0x1c6>
 8009240:	2300      	movs	r3, #0
 8009242:	f04f 32ff 	mov.w	r2, #4294967295
 8009246:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800924a:	f10a 0a01 	add.w	sl, sl, #1
 800924e:	9304      	str	r3, [sp, #16]
 8009250:	9307      	str	r3, [sp, #28]
 8009252:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8009256:	931a      	str	r3, [sp, #104]	; 0x68
 8009258:	4654      	mov	r4, sl
 800925a:	2205      	movs	r2, #5
 800925c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009260:	4850      	ldr	r0, [pc, #320]	; (80093a4 <_svfiprintf_r+0x1e8>)
 8009262:	f7fe fc54 	bl	8007b0e <memchr>
 8009266:	9a04      	ldr	r2, [sp, #16]
 8009268:	b9d8      	cbnz	r0, 80092a2 <_svfiprintf_r+0xe6>
 800926a:	06d0      	lsls	r0, r2, #27
 800926c:	bf44      	itt	mi
 800926e:	2320      	movmi	r3, #32
 8009270:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8009274:	0711      	lsls	r1, r2, #28
 8009276:	bf44      	itt	mi
 8009278:	232b      	movmi	r3, #43	; 0x2b
 800927a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800927e:	f89a 3000 	ldrb.w	r3, [sl]
 8009282:	2b2a      	cmp	r3, #42	; 0x2a
 8009284:	d015      	beq.n	80092b2 <_svfiprintf_r+0xf6>
 8009286:	4654      	mov	r4, sl
 8009288:	2000      	movs	r0, #0
 800928a:	f04f 0c0a 	mov.w	ip, #10
 800928e:	9a07      	ldr	r2, [sp, #28]
 8009290:	4621      	mov	r1, r4
 8009292:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009296:	3b30      	subs	r3, #48	; 0x30
 8009298:	2b09      	cmp	r3, #9
 800929a:	d94d      	bls.n	8009338 <_svfiprintf_r+0x17c>
 800929c:	b1b0      	cbz	r0, 80092cc <_svfiprintf_r+0x110>
 800929e:	9207      	str	r2, [sp, #28]
 80092a0:	e014      	b.n	80092cc <_svfiprintf_r+0x110>
 80092a2:	eba0 0308 	sub.w	r3, r0, r8
 80092a6:	fa09 f303 	lsl.w	r3, r9, r3
 80092aa:	4313      	orrs	r3, r2
 80092ac:	46a2      	mov	sl, r4
 80092ae:	9304      	str	r3, [sp, #16]
 80092b0:	e7d2      	b.n	8009258 <_svfiprintf_r+0x9c>
 80092b2:	9b03      	ldr	r3, [sp, #12]
 80092b4:	1d19      	adds	r1, r3, #4
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	9103      	str	r1, [sp, #12]
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	bfbb      	ittet	lt
 80092be:	425b      	neglt	r3, r3
 80092c0:	f042 0202 	orrlt.w	r2, r2, #2
 80092c4:	9307      	strge	r3, [sp, #28]
 80092c6:	9307      	strlt	r3, [sp, #28]
 80092c8:	bfb8      	it	lt
 80092ca:	9204      	strlt	r2, [sp, #16]
 80092cc:	7823      	ldrb	r3, [r4, #0]
 80092ce:	2b2e      	cmp	r3, #46	; 0x2e
 80092d0:	d10c      	bne.n	80092ec <_svfiprintf_r+0x130>
 80092d2:	7863      	ldrb	r3, [r4, #1]
 80092d4:	2b2a      	cmp	r3, #42	; 0x2a
 80092d6:	d134      	bne.n	8009342 <_svfiprintf_r+0x186>
 80092d8:	9b03      	ldr	r3, [sp, #12]
 80092da:	3402      	adds	r4, #2
 80092dc:	1d1a      	adds	r2, r3, #4
 80092de:	681b      	ldr	r3, [r3, #0]
 80092e0:	9203      	str	r2, [sp, #12]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	bfb8      	it	lt
 80092e6:	f04f 33ff 	movlt.w	r3, #4294967295
 80092ea:	9305      	str	r3, [sp, #20]
 80092ec:	f8df a0b8 	ldr.w	sl, [pc, #184]	; 80093a8 <_svfiprintf_r+0x1ec>
 80092f0:	2203      	movs	r2, #3
 80092f2:	4650      	mov	r0, sl
 80092f4:	7821      	ldrb	r1, [r4, #0]
 80092f6:	f7fe fc0a 	bl	8007b0e <memchr>
 80092fa:	b138      	cbz	r0, 800930c <_svfiprintf_r+0x150>
 80092fc:	2240      	movs	r2, #64	; 0x40
 80092fe:	9b04      	ldr	r3, [sp, #16]
 8009300:	eba0 000a 	sub.w	r0, r0, sl
 8009304:	4082      	lsls	r2, r0
 8009306:	4313      	orrs	r3, r2
 8009308:	3401      	adds	r4, #1
 800930a:	9304      	str	r3, [sp, #16]
 800930c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009310:	2206      	movs	r2, #6
 8009312:	4826      	ldr	r0, [pc, #152]	; (80093ac <_svfiprintf_r+0x1f0>)
 8009314:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009318:	f7fe fbf9 	bl	8007b0e <memchr>
 800931c:	2800      	cmp	r0, #0
 800931e:	d038      	beq.n	8009392 <_svfiprintf_r+0x1d6>
 8009320:	4b23      	ldr	r3, [pc, #140]	; (80093b0 <_svfiprintf_r+0x1f4>)
 8009322:	bb1b      	cbnz	r3, 800936c <_svfiprintf_r+0x1b0>
 8009324:	9b03      	ldr	r3, [sp, #12]
 8009326:	3307      	adds	r3, #7
 8009328:	f023 0307 	bic.w	r3, r3, #7
 800932c:	3308      	adds	r3, #8
 800932e:	9303      	str	r3, [sp, #12]
 8009330:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009332:	4433      	add	r3, r6
 8009334:	9309      	str	r3, [sp, #36]	; 0x24
 8009336:	e768      	b.n	800920a <_svfiprintf_r+0x4e>
 8009338:	460c      	mov	r4, r1
 800933a:	2001      	movs	r0, #1
 800933c:	fb0c 3202 	mla	r2, ip, r2, r3
 8009340:	e7a6      	b.n	8009290 <_svfiprintf_r+0xd4>
 8009342:	2300      	movs	r3, #0
 8009344:	f04f 0c0a 	mov.w	ip, #10
 8009348:	4619      	mov	r1, r3
 800934a:	3401      	adds	r4, #1
 800934c:	9305      	str	r3, [sp, #20]
 800934e:	4620      	mov	r0, r4
 8009350:	f810 2b01 	ldrb.w	r2, [r0], #1
 8009354:	3a30      	subs	r2, #48	; 0x30
 8009356:	2a09      	cmp	r2, #9
 8009358:	d903      	bls.n	8009362 <_svfiprintf_r+0x1a6>
 800935a:	2b00      	cmp	r3, #0
 800935c:	d0c6      	beq.n	80092ec <_svfiprintf_r+0x130>
 800935e:	9105      	str	r1, [sp, #20]
 8009360:	e7c4      	b.n	80092ec <_svfiprintf_r+0x130>
 8009362:	4604      	mov	r4, r0
 8009364:	2301      	movs	r3, #1
 8009366:	fb0c 2101 	mla	r1, ip, r1, r2
 800936a:	e7f0      	b.n	800934e <_svfiprintf_r+0x192>
 800936c:	ab03      	add	r3, sp, #12
 800936e:	9300      	str	r3, [sp, #0]
 8009370:	462a      	mov	r2, r5
 8009372:	4638      	mov	r0, r7
 8009374:	4b0f      	ldr	r3, [pc, #60]	; (80093b4 <_svfiprintf_r+0x1f8>)
 8009376:	a904      	add	r1, sp, #16
 8009378:	f7fd fe62 	bl	8007040 <_printf_float>
 800937c:	1c42      	adds	r2, r0, #1
 800937e:	4606      	mov	r6, r0
 8009380:	d1d6      	bne.n	8009330 <_svfiprintf_r+0x174>
 8009382:	89ab      	ldrh	r3, [r5, #12]
 8009384:	065b      	lsls	r3, r3, #25
 8009386:	f53f af2d 	bmi.w	80091e4 <_svfiprintf_r+0x28>
 800938a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800938c:	b01d      	add	sp, #116	; 0x74
 800938e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009392:	ab03      	add	r3, sp, #12
 8009394:	9300      	str	r3, [sp, #0]
 8009396:	462a      	mov	r2, r5
 8009398:	4638      	mov	r0, r7
 800939a:	4b06      	ldr	r3, [pc, #24]	; (80093b4 <_svfiprintf_r+0x1f8>)
 800939c:	a904      	add	r1, sp, #16
 800939e:	f7fe f8ef 	bl	8007580 <_printf_i>
 80093a2:	e7eb      	b.n	800937c <_svfiprintf_r+0x1c0>
 80093a4:	08009edc 	.word	0x08009edc
 80093a8:	08009ee2 	.word	0x08009ee2
 80093ac:	08009ee6 	.word	0x08009ee6
 80093b0:	08007041 	.word	0x08007041
 80093b4:	08009109 	.word	0x08009109

080093b8 <__sflush_r>:
 80093b8:	898a      	ldrh	r2, [r1, #12]
 80093ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80093bc:	4605      	mov	r5, r0
 80093be:	0710      	lsls	r0, r2, #28
 80093c0:	460c      	mov	r4, r1
 80093c2:	d457      	bmi.n	8009474 <__sflush_r+0xbc>
 80093c4:	684b      	ldr	r3, [r1, #4]
 80093c6:	2b00      	cmp	r3, #0
 80093c8:	dc04      	bgt.n	80093d4 <__sflush_r+0x1c>
 80093ca:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	dc01      	bgt.n	80093d4 <__sflush_r+0x1c>
 80093d0:	2000      	movs	r0, #0
 80093d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80093d4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80093d6:	2e00      	cmp	r6, #0
 80093d8:	d0fa      	beq.n	80093d0 <__sflush_r+0x18>
 80093da:	2300      	movs	r3, #0
 80093dc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80093e0:	682f      	ldr	r7, [r5, #0]
 80093e2:	6a21      	ldr	r1, [r4, #32]
 80093e4:	602b      	str	r3, [r5, #0]
 80093e6:	d032      	beq.n	800944e <__sflush_r+0x96>
 80093e8:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80093ea:	89a3      	ldrh	r3, [r4, #12]
 80093ec:	075a      	lsls	r2, r3, #29
 80093ee:	d505      	bpl.n	80093fc <__sflush_r+0x44>
 80093f0:	6863      	ldr	r3, [r4, #4]
 80093f2:	1ac0      	subs	r0, r0, r3
 80093f4:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80093f6:	b10b      	cbz	r3, 80093fc <__sflush_r+0x44>
 80093f8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80093fa:	1ac0      	subs	r0, r0, r3
 80093fc:	2300      	movs	r3, #0
 80093fe:	4602      	mov	r2, r0
 8009400:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009402:	4628      	mov	r0, r5
 8009404:	6a21      	ldr	r1, [r4, #32]
 8009406:	47b0      	blx	r6
 8009408:	1c43      	adds	r3, r0, #1
 800940a:	89a3      	ldrh	r3, [r4, #12]
 800940c:	d106      	bne.n	800941c <__sflush_r+0x64>
 800940e:	6829      	ldr	r1, [r5, #0]
 8009410:	291d      	cmp	r1, #29
 8009412:	d82b      	bhi.n	800946c <__sflush_r+0xb4>
 8009414:	4a28      	ldr	r2, [pc, #160]	; (80094b8 <__sflush_r+0x100>)
 8009416:	410a      	asrs	r2, r1
 8009418:	07d6      	lsls	r6, r2, #31
 800941a:	d427      	bmi.n	800946c <__sflush_r+0xb4>
 800941c:	2200      	movs	r2, #0
 800941e:	6062      	str	r2, [r4, #4]
 8009420:	6922      	ldr	r2, [r4, #16]
 8009422:	04d9      	lsls	r1, r3, #19
 8009424:	6022      	str	r2, [r4, #0]
 8009426:	d504      	bpl.n	8009432 <__sflush_r+0x7a>
 8009428:	1c42      	adds	r2, r0, #1
 800942a:	d101      	bne.n	8009430 <__sflush_r+0x78>
 800942c:	682b      	ldr	r3, [r5, #0]
 800942e:	b903      	cbnz	r3, 8009432 <__sflush_r+0x7a>
 8009430:	6560      	str	r0, [r4, #84]	; 0x54
 8009432:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009434:	602f      	str	r7, [r5, #0]
 8009436:	2900      	cmp	r1, #0
 8009438:	d0ca      	beq.n	80093d0 <__sflush_r+0x18>
 800943a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800943e:	4299      	cmp	r1, r3
 8009440:	d002      	beq.n	8009448 <__sflush_r+0x90>
 8009442:	4628      	mov	r0, r5
 8009444:	f7ff f9ec 	bl	8008820 <_free_r>
 8009448:	2000      	movs	r0, #0
 800944a:	6360      	str	r0, [r4, #52]	; 0x34
 800944c:	e7c1      	b.n	80093d2 <__sflush_r+0x1a>
 800944e:	2301      	movs	r3, #1
 8009450:	4628      	mov	r0, r5
 8009452:	47b0      	blx	r6
 8009454:	1c41      	adds	r1, r0, #1
 8009456:	d1c8      	bne.n	80093ea <__sflush_r+0x32>
 8009458:	682b      	ldr	r3, [r5, #0]
 800945a:	2b00      	cmp	r3, #0
 800945c:	d0c5      	beq.n	80093ea <__sflush_r+0x32>
 800945e:	2b1d      	cmp	r3, #29
 8009460:	d001      	beq.n	8009466 <__sflush_r+0xae>
 8009462:	2b16      	cmp	r3, #22
 8009464:	d101      	bne.n	800946a <__sflush_r+0xb2>
 8009466:	602f      	str	r7, [r5, #0]
 8009468:	e7b2      	b.n	80093d0 <__sflush_r+0x18>
 800946a:	89a3      	ldrh	r3, [r4, #12]
 800946c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009470:	81a3      	strh	r3, [r4, #12]
 8009472:	e7ae      	b.n	80093d2 <__sflush_r+0x1a>
 8009474:	690f      	ldr	r7, [r1, #16]
 8009476:	2f00      	cmp	r7, #0
 8009478:	d0aa      	beq.n	80093d0 <__sflush_r+0x18>
 800947a:	0793      	lsls	r3, r2, #30
 800947c:	bf18      	it	ne
 800947e:	2300      	movne	r3, #0
 8009480:	680e      	ldr	r6, [r1, #0]
 8009482:	bf08      	it	eq
 8009484:	694b      	ldreq	r3, [r1, #20]
 8009486:	1bf6      	subs	r6, r6, r7
 8009488:	600f      	str	r7, [r1, #0]
 800948a:	608b      	str	r3, [r1, #8]
 800948c:	2e00      	cmp	r6, #0
 800948e:	dd9f      	ble.n	80093d0 <__sflush_r+0x18>
 8009490:	4633      	mov	r3, r6
 8009492:	463a      	mov	r2, r7
 8009494:	4628      	mov	r0, r5
 8009496:	6a21      	ldr	r1, [r4, #32]
 8009498:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 800949c:	47e0      	blx	ip
 800949e:	2800      	cmp	r0, #0
 80094a0:	dc06      	bgt.n	80094b0 <__sflush_r+0xf8>
 80094a2:	89a3      	ldrh	r3, [r4, #12]
 80094a4:	f04f 30ff 	mov.w	r0, #4294967295
 80094a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80094ac:	81a3      	strh	r3, [r4, #12]
 80094ae:	e790      	b.n	80093d2 <__sflush_r+0x1a>
 80094b0:	4407      	add	r7, r0
 80094b2:	1a36      	subs	r6, r6, r0
 80094b4:	e7ea      	b.n	800948c <__sflush_r+0xd4>
 80094b6:	bf00      	nop
 80094b8:	dfbffffe 	.word	0xdfbffffe

080094bc <_fflush_r>:
 80094bc:	b538      	push	{r3, r4, r5, lr}
 80094be:	690b      	ldr	r3, [r1, #16]
 80094c0:	4605      	mov	r5, r0
 80094c2:	460c      	mov	r4, r1
 80094c4:	b913      	cbnz	r3, 80094cc <_fflush_r+0x10>
 80094c6:	2500      	movs	r5, #0
 80094c8:	4628      	mov	r0, r5
 80094ca:	bd38      	pop	{r3, r4, r5, pc}
 80094cc:	b118      	cbz	r0, 80094d6 <_fflush_r+0x1a>
 80094ce:	6a03      	ldr	r3, [r0, #32]
 80094d0:	b90b      	cbnz	r3, 80094d6 <_fflush_r+0x1a>
 80094d2:	f7fe fa03 	bl	80078dc <__sinit>
 80094d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d0f3      	beq.n	80094c6 <_fflush_r+0xa>
 80094de:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80094e0:	07d0      	lsls	r0, r2, #31
 80094e2:	d404      	bmi.n	80094ee <_fflush_r+0x32>
 80094e4:	0599      	lsls	r1, r3, #22
 80094e6:	d402      	bmi.n	80094ee <_fflush_r+0x32>
 80094e8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80094ea:	f7fe fb0e 	bl	8007b0a <__retarget_lock_acquire_recursive>
 80094ee:	4628      	mov	r0, r5
 80094f0:	4621      	mov	r1, r4
 80094f2:	f7ff ff61 	bl	80093b8 <__sflush_r>
 80094f6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80094f8:	4605      	mov	r5, r0
 80094fa:	07da      	lsls	r2, r3, #31
 80094fc:	d4e4      	bmi.n	80094c8 <_fflush_r+0xc>
 80094fe:	89a3      	ldrh	r3, [r4, #12]
 8009500:	059b      	lsls	r3, r3, #22
 8009502:	d4e1      	bmi.n	80094c8 <_fflush_r+0xc>
 8009504:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009506:	f7fe fb01 	bl	8007b0c <__retarget_lock_release_recursive>
 800950a:	e7dd      	b.n	80094c8 <_fflush_r+0xc>

0800950c <memmove>:
 800950c:	4288      	cmp	r0, r1
 800950e:	b510      	push	{r4, lr}
 8009510:	eb01 0402 	add.w	r4, r1, r2
 8009514:	d902      	bls.n	800951c <memmove+0x10>
 8009516:	4284      	cmp	r4, r0
 8009518:	4623      	mov	r3, r4
 800951a:	d807      	bhi.n	800952c <memmove+0x20>
 800951c:	1e43      	subs	r3, r0, #1
 800951e:	42a1      	cmp	r1, r4
 8009520:	d008      	beq.n	8009534 <memmove+0x28>
 8009522:	f811 2b01 	ldrb.w	r2, [r1], #1
 8009526:	f803 2f01 	strb.w	r2, [r3, #1]!
 800952a:	e7f8      	b.n	800951e <memmove+0x12>
 800952c:	4601      	mov	r1, r0
 800952e:	4402      	add	r2, r0
 8009530:	428a      	cmp	r2, r1
 8009532:	d100      	bne.n	8009536 <memmove+0x2a>
 8009534:	bd10      	pop	{r4, pc}
 8009536:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800953a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800953e:	e7f7      	b.n	8009530 <memmove+0x24>

08009540 <_sbrk_r>:
 8009540:	b538      	push	{r3, r4, r5, lr}
 8009542:	2300      	movs	r3, #0
 8009544:	4d05      	ldr	r5, [pc, #20]	; (800955c <_sbrk_r+0x1c>)
 8009546:	4604      	mov	r4, r0
 8009548:	4608      	mov	r0, r1
 800954a:	602b      	str	r3, [r5, #0]
 800954c:	f7f9 f8e6 	bl	800271c <_sbrk>
 8009550:	1c43      	adds	r3, r0, #1
 8009552:	d102      	bne.n	800955a <_sbrk_r+0x1a>
 8009554:	682b      	ldr	r3, [r5, #0]
 8009556:	b103      	cbz	r3, 800955a <_sbrk_r+0x1a>
 8009558:	6023      	str	r3, [r4, #0]
 800955a:	bd38      	pop	{r3, r4, r5, pc}
 800955c:	200014dc 	.word	0x200014dc

08009560 <__assert_func>:
 8009560:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009562:	4614      	mov	r4, r2
 8009564:	461a      	mov	r2, r3
 8009566:	4b09      	ldr	r3, [pc, #36]	; (800958c <__assert_func+0x2c>)
 8009568:	4605      	mov	r5, r0
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	68d8      	ldr	r0, [r3, #12]
 800956e:	b14c      	cbz	r4, 8009584 <__assert_func+0x24>
 8009570:	4b07      	ldr	r3, [pc, #28]	; (8009590 <__assert_func+0x30>)
 8009572:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8009576:	9100      	str	r1, [sp, #0]
 8009578:	462b      	mov	r3, r5
 800957a:	4906      	ldr	r1, [pc, #24]	; (8009594 <__assert_func+0x34>)
 800957c:	f000 f870 	bl	8009660 <fiprintf>
 8009580:	f000 f880 	bl	8009684 <abort>
 8009584:	4b04      	ldr	r3, [pc, #16]	; (8009598 <__assert_func+0x38>)
 8009586:	461c      	mov	r4, r3
 8009588:	e7f3      	b.n	8009572 <__assert_func+0x12>
 800958a:	bf00      	nop
 800958c:	20000068 	.word	0x20000068
 8009590:	08009ef7 	.word	0x08009ef7
 8009594:	08009f04 	.word	0x08009f04
 8009598:	08009f32 	.word	0x08009f32

0800959c <_calloc_r>:
 800959c:	b570      	push	{r4, r5, r6, lr}
 800959e:	fba1 5402 	umull	r5, r4, r1, r2
 80095a2:	b934      	cbnz	r4, 80095b2 <_calloc_r+0x16>
 80095a4:	4629      	mov	r1, r5
 80095a6:	f7ff f9ab 	bl	8008900 <_malloc_r>
 80095aa:	4606      	mov	r6, r0
 80095ac:	b928      	cbnz	r0, 80095ba <_calloc_r+0x1e>
 80095ae:	4630      	mov	r0, r6
 80095b0:	bd70      	pop	{r4, r5, r6, pc}
 80095b2:	220c      	movs	r2, #12
 80095b4:	2600      	movs	r6, #0
 80095b6:	6002      	str	r2, [r0, #0]
 80095b8:	e7f9      	b.n	80095ae <_calloc_r+0x12>
 80095ba:	462a      	mov	r2, r5
 80095bc:	4621      	mov	r1, r4
 80095be:	f7fe fa26 	bl	8007a0e <memset>
 80095c2:	e7f4      	b.n	80095ae <_calloc_r+0x12>

080095c4 <__ascii_mbtowc>:
 80095c4:	b082      	sub	sp, #8
 80095c6:	b901      	cbnz	r1, 80095ca <__ascii_mbtowc+0x6>
 80095c8:	a901      	add	r1, sp, #4
 80095ca:	b142      	cbz	r2, 80095de <__ascii_mbtowc+0x1a>
 80095cc:	b14b      	cbz	r3, 80095e2 <__ascii_mbtowc+0x1e>
 80095ce:	7813      	ldrb	r3, [r2, #0]
 80095d0:	600b      	str	r3, [r1, #0]
 80095d2:	7812      	ldrb	r2, [r2, #0]
 80095d4:	1e10      	subs	r0, r2, #0
 80095d6:	bf18      	it	ne
 80095d8:	2001      	movne	r0, #1
 80095da:	b002      	add	sp, #8
 80095dc:	4770      	bx	lr
 80095de:	4610      	mov	r0, r2
 80095e0:	e7fb      	b.n	80095da <__ascii_mbtowc+0x16>
 80095e2:	f06f 0001 	mvn.w	r0, #1
 80095e6:	e7f8      	b.n	80095da <__ascii_mbtowc+0x16>

080095e8 <_realloc_r>:
 80095e8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80095ec:	4680      	mov	r8, r0
 80095ee:	4614      	mov	r4, r2
 80095f0:	460e      	mov	r6, r1
 80095f2:	b921      	cbnz	r1, 80095fe <_realloc_r+0x16>
 80095f4:	4611      	mov	r1, r2
 80095f6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80095fa:	f7ff b981 	b.w	8008900 <_malloc_r>
 80095fe:	b92a      	cbnz	r2, 800960c <_realloc_r+0x24>
 8009600:	f7ff f90e 	bl	8008820 <_free_r>
 8009604:	4625      	mov	r5, r4
 8009606:	4628      	mov	r0, r5
 8009608:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800960c:	f000 f841 	bl	8009692 <_malloc_usable_size_r>
 8009610:	4284      	cmp	r4, r0
 8009612:	4607      	mov	r7, r0
 8009614:	d802      	bhi.n	800961c <_realloc_r+0x34>
 8009616:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800961a:	d812      	bhi.n	8009642 <_realloc_r+0x5a>
 800961c:	4621      	mov	r1, r4
 800961e:	4640      	mov	r0, r8
 8009620:	f7ff f96e 	bl	8008900 <_malloc_r>
 8009624:	4605      	mov	r5, r0
 8009626:	2800      	cmp	r0, #0
 8009628:	d0ed      	beq.n	8009606 <_realloc_r+0x1e>
 800962a:	42bc      	cmp	r4, r7
 800962c:	4622      	mov	r2, r4
 800962e:	4631      	mov	r1, r6
 8009630:	bf28      	it	cs
 8009632:	463a      	movcs	r2, r7
 8009634:	f7fe fa79 	bl	8007b2a <memcpy>
 8009638:	4631      	mov	r1, r6
 800963a:	4640      	mov	r0, r8
 800963c:	f7ff f8f0 	bl	8008820 <_free_r>
 8009640:	e7e1      	b.n	8009606 <_realloc_r+0x1e>
 8009642:	4635      	mov	r5, r6
 8009644:	e7df      	b.n	8009606 <_realloc_r+0x1e>

08009646 <__ascii_wctomb>:
 8009646:	4603      	mov	r3, r0
 8009648:	4608      	mov	r0, r1
 800964a:	b141      	cbz	r1, 800965e <__ascii_wctomb+0x18>
 800964c:	2aff      	cmp	r2, #255	; 0xff
 800964e:	d904      	bls.n	800965a <__ascii_wctomb+0x14>
 8009650:	228a      	movs	r2, #138	; 0x8a
 8009652:	f04f 30ff 	mov.w	r0, #4294967295
 8009656:	601a      	str	r2, [r3, #0]
 8009658:	4770      	bx	lr
 800965a:	2001      	movs	r0, #1
 800965c:	700a      	strb	r2, [r1, #0]
 800965e:	4770      	bx	lr

08009660 <fiprintf>:
 8009660:	b40e      	push	{r1, r2, r3}
 8009662:	b503      	push	{r0, r1, lr}
 8009664:	4601      	mov	r1, r0
 8009666:	ab03      	add	r3, sp, #12
 8009668:	4805      	ldr	r0, [pc, #20]	; (8009680 <fiprintf+0x20>)
 800966a:	f853 2b04 	ldr.w	r2, [r3], #4
 800966e:	6800      	ldr	r0, [r0, #0]
 8009670:	9301      	str	r3, [sp, #4]
 8009672:	f000 f83d 	bl	80096f0 <_vfiprintf_r>
 8009676:	b002      	add	sp, #8
 8009678:	f85d eb04 	ldr.w	lr, [sp], #4
 800967c:	b003      	add	sp, #12
 800967e:	4770      	bx	lr
 8009680:	20000068 	.word	0x20000068

08009684 <abort>:
 8009684:	2006      	movs	r0, #6
 8009686:	b508      	push	{r3, lr}
 8009688:	f000 fa0a 	bl	8009aa0 <raise>
 800968c:	2001      	movs	r0, #1
 800968e:	f7f8 ffd2 	bl	8002636 <_exit>

08009692 <_malloc_usable_size_r>:
 8009692:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009696:	1f18      	subs	r0, r3, #4
 8009698:	2b00      	cmp	r3, #0
 800969a:	bfbc      	itt	lt
 800969c:	580b      	ldrlt	r3, [r1, r0]
 800969e:	18c0      	addlt	r0, r0, r3
 80096a0:	4770      	bx	lr

080096a2 <__sfputc_r>:
 80096a2:	6893      	ldr	r3, [r2, #8]
 80096a4:	b410      	push	{r4}
 80096a6:	3b01      	subs	r3, #1
 80096a8:	2b00      	cmp	r3, #0
 80096aa:	6093      	str	r3, [r2, #8]
 80096ac:	da07      	bge.n	80096be <__sfputc_r+0x1c>
 80096ae:	6994      	ldr	r4, [r2, #24]
 80096b0:	42a3      	cmp	r3, r4
 80096b2:	db01      	blt.n	80096b8 <__sfputc_r+0x16>
 80096b4:	290a      	cmp	r1, #10
 80096b6:	d102      	bne.n	80096be <__sfputc_r+0x1c>
 80096b8:	bc10      	pop	{r4}
 80096ba:	f000 b933 	b.w	8009924 <__swbuf_r>
 80096be:	6813      	ldr	r3, [r2, #0]
 80096c0:	1c58      	adds	r0, r3, #1
 80096c2:	6010      	str	r0, [r2, #0]
 80096c4:	7019      	strb	r1, [r3, #0]
 80096c6:	4608      	mov	r0, r1
 80096c8:	bc10      	pop	{r4}
 80096ca:	4770      	bx	lr

080096cc <__sfputs_r>:
 80096cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096ce:	4606      	mov	r6, r0
 80096d0:	460f      	mov	r7, r1
 80096d2:	4614      	mov	r4, r2
 80096d4:	18d5      	adds	r5, r2, r3
 80096d6:	42ac      	cmp	r4, r5
 80096d8:	d101      	bne.n	80096de <__sfputs_r+0x12>
 80096da:	2000      	movs	r0, #0
 80096dc:	e007      	b.n	80096ee <__sfputs_r+0x22>
 80096de:	463a      	mov	r2, r7
 80096e0:	4630      	mov	r0, r6
 80096e2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096e6:	f7ff ffdc 	bl	80096a2 <__sfputc_r>
 80096ea:	1c43      	adds	r3, r0, #1
 80096ec:	d1f3      	bne.n	80096d6 <__sfputs_r+0xa>
 80096ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080096f0 <_vfiprintf_r>:
 80096f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096f4:	460d      	mov	r5, r1
 80096f6:	4614      	mov	r4, r2
 80096f8:	4698      	mov	r8, r3
 80096fa:	4606      	mov	r6, r0
 80096fc:	b09d      	sub	sp, #116	; 0x74
 80096fe:	b118      	cbz	r0, 8009708 <_vfiprintf_r+0x18>
 8009700:	6a03      	ldr	r3, [r0, #32]
 8009702:	b90b      	cbnz	r3, 8009708 <_vfiprintf_r+0x18>
 8009704:	f7fe f8ea 	bl	80078dc <__sinit>
 8009708:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800970a:	07d9      	lsls	r1, r3, #31
 800970c:	d405      	bmi.n	800971a <_vfiprintf_r+0x2a>
 800970e:	89ab      	ldrh	r3, [r5, #12]
 8009710:	059a      	lsls	r2, r3, #22
 8009712:	d402      	bmi.n	800971a <_vfiprintf_r+0x2a>
 8009714:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009716:	f7fe f9f8 	bl	8007b0a <__retarget_lock_acquire_recursive>
 800971a:	89ab      	ldrh	r3, [r5, #12]
 800971c:	071b      	lsls	r3, r3, #28
 800971e:	d501      	bpl.n	8009724 <_vfiprintf_r+0x34>
 8009720:	692b      	ldr	r3, [r5, #16]
 8009722:	b99b      	cbnz	r3, 800974c <_vfiprintf_r+0x5c>
 8009724:	4629      	mov	r1, r5
 8009726:	4630      	mov	r0, r6
 8009728:	f000 f93a 	bl	80099a0 <__swsetup_r>
 800972c:	b170      	cbz	r0, 800974c <_vfiprintf_r+0x5c>
 800972e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8009730:	07dc      	lsls	r4, r3, #31
 8009732:	d504      	bpl.n	800973e <_vfiprintf_r+0x4e>
 8009734:	f04f 30ff 	mov.w	r0, #4294967295
 8009738:	b01d      	add	sp, #116	; 0x74
 800973a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800973e:	89ab      	ldrh	r3, [r5, #12]
 8009740:	0598      	lsls	r0, r3, #22
 8009742:	d4f7      	bmi.n	8009734 <_vfiprintf_r+0x44>
 8009744:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009746:	f7fe f9e1 	bl	8007b0c <__retarget_lock_release_recursive>
 800974a:	e7f3      	b.n	8009734 <_vfiprintf_r+0x44>
 800974c:	2300      	movs	r3, #0
 800974e:	9309      	str	r3, [sp, #36]	; 0x24
 8009750:	2320      	movs	r3, #32
 8009752:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009756:	2330      	movs	r3, #48	; 0x30
 8009758:	f04f 0901 	mov.w	r9, #1
 800975c:	f8cd 800c 	str.w	r8, [sp, #12]
 8009760:	f8df 81ac 	ldr.w	r8, [pc, #428]	; 8009910 <_vfiprintf_r+0x220>
 8009764:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009768:	4623      	mov	r3, r4
 800976a:	469a      	mov	sl, r3
 800976c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009770:	b10a      	cbz	r2, 8009776 <_vfiprintf_r+0x86>
 8009772:	2a25      	cmp	r2, #37	; 0x25
 8009774:	d1f9      	bne.n	800976a <_vfiprintf_r+0x7a>
 8009776:	ebba 0b04 	subs.w	fp, sl, r4
 800977a:	d00b      	beq.n	8009794 <_vfiprintf_r+0xa4>
 800977c:	465b      	mov	r3, fp
 800977e:	4622      	mov	r2, r4
 8009780:	4629      	mov	r1, r5
 8009782:	4630      	mov	r0, r6
 8009784:	f7ff ffa2 	bl	80096cc <__sfputs_r>
 8009788:	3001      	adds	r0, #1
 800978a:	f000 80a9 	beq.w	80098e0 <_vfiprintf_r+0x1f0>
 800978e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009790:	445a      	add	r2, fp
 8009792:	9209      	str	r2, [sp, #36]	; 0x24
 8009794:	f89a 3000 	ldrb.w	r3, [sl]
 8009798:	2b00      	cmp	r3, #0
 800979a:	f000 80a1 	beq.w	80098e0 <_vfiprintf_r+0x1f0>
 800979e:	2300      	movs	r3, #0
 80097a0:	f04f 32ff 	mov.w	r2, #4294967295
 80097a4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80097a8:	f10a 0a01 	add.w	sl, sl, #1
 80097ac:	9304      	str	r3, [sp, #16]
 80097ae:	9307      	str	r3, [sp, #28]
 80097b0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80097b4:	931a      	str	r3, [sp, #104]	; 0x68
 80097b6:	4654      	mov	r4, sl
 80097b8:	2205      	movs	r2, #5
 80097ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097be:	4854      	ldr	r0, [pc, #336]	; (8009910 <_vfiprintf_r+0x220>)
 80097c0:	f7fe f9a5 	bl	8007b0e <memchr>
 80097c4:	9a04      	ldr	r2, [sp, #16]
 80097c6:	b9d8      	cbnz	r0, 8009800 <_vfiprintf_r+0x110>
 80097c8:	06d1      	lsls	r1, r2, #27
 80097ca:	bf44      	itt	mi
 80097cc:	2320      	movmi	r3, #32
 80097ce:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097d2:	0713      	lsls	r3, r2, #28
 80097d4:	bf44      	itt	mi
 80097d6:	232b      	movmi	r3, #43	; 0x2b
 80097d8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097dc:	f89a 3000 	ldrb.w	r3, [sl]
 80097e0:	2b2a      	cmp	r3, #42	; 0x2a
 80097e2:	d015      	beq.n	8009810 <_vfiprintf_r+0x120>
 80097e4:	4654      	mov	r4, sl
 80097e6:	2000      	movs	r0, #0
 80097e8:	f04f 0c0a 	mov.w	ip, #10
 80097ec:	9a07      	ldr	r2, [sp, #28]
 80097ee:	4621      	mov	r1, r4
 80097f0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097f4:	3b30      	subs	r3, #48	; 0x30
 80097f6:	2b09      	cmp	r3, #9
 80097f8:	d94d      	bls.n	8009896 <_vfiprintf_r+0x1a6>
 80097fa:	b1b0      	cbz	r0, 800982a <_vfiprintf_r+0x13a>
 80097fc:	9207      	str	r2, [sp, #28]
 80097fe:	e014      	b.n	800982a <_vfiprintf_r+0x13a>
 8009800:	eba0 0308 	sub.w	r3, r0, r8
 8009804:	fa09 f303 	lsl.w	r3, r9, r3
 8009808:	4313      	orrs	r3, r2
 800980a:	46a2      	mov	sl, r4
 800980c:	9304      	str	r3, [sp, #16]
 800980e:	e7d2      	b.n	80097b6 <_vfiprintf_r+0xc6>
 8009810:	9b03      	ldr	r3, [sp, #12]
 8009812:	1d19      	adds	r1, r3, #4
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	9103      	str	r1, [sp, #12]
 8009818:	2b00      	cmp	r3, #0
 800981a:	bfbb      	ittet	lt
 800981c:	425b      	neglt	r3, r3
 800981e:	f042 0202 	orrlt.w	r2, r2, #2
 8009822:	9307      	strge	r3, [sp, #28]
 8009824:	9307      	strlt	r3, [sp, #28]
 8009826:	bfb8      	it	lt
 8009828:	9204      	strlt	r2, [sp, #16]
 800982a:	7823      	ldrb	r3, [r4, #0]
 800982c:	2b2e      	cmp	r3, #46	; 0x2e
 800982e:	d10c      	bne.n	800984a <_vfiprintf_r+0x15a>
 8009830:	7863      	ldrb	r3, [r4, #1]
 8009832:	2b2a      	cmp	r3, #42	; 0x2a
 8009834:	d134      	bne.n	80098a0 <_vfiprintf_r+0x1b0>
 8009836:	9b03      	ldr	r3, [sp, #12]
 8009838:	3402      	adds	r4, #2
 800983a:	1d1a      	adds	r2, r3, #4
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	9203      	str	r2, [sp, #12]
 8009840:	2b00      	cmp	r3, #0
 8009842:	bfb8      	it	lt
 8009844:	f04f 33ff 	movlt.w	r3, #4294967295
 8009848:	9305      	str	r3, [sp, #20]
 800984a:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009914 <_vfiprintf_r+0x224>
 800984e:	2203      	movs	r2, #3
 8009850:	4650      	mov	r0, sl
 8009852:	7821      	ldrb	r1, [r4, #0]
 8009854:	f7fe f95b 	bl	8007b0e <memchr>
 8009858:	b138      	cbz	r0, 800986a <_vfiprintf_r+0x17a>
 800985a:	2240      	movs	r2, #64	; 0x40
 800985c:	9b04      	ldr	r3, [sp, #16]
 800985e:	eba0 000a 	sub.w	r0, r0, sl
 8009862:	4082      	lsls	r2, r0
 8009864:	4313      	orrs	r3, r2
 8009866:	3401      	adds	r4, #1
 8009868:	9304      	str	r3, [sp, #16]
 800986a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800986e:	2206      	movs	r2, #6
 8009870:	4829      	ldr	r0, [pc, #164]	; (8009918 <_vfiprintf_r+0x228>)
 8009872:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009876:	f7fe f94a 	bl	8007b0e <memchr>
 800987a:	2800      	cmp	r0, #0
 800987c:	d03f      	beq.n	80098fe <_vfiprintf_r+0x20e>
 800987e:	4b27      	ldr	r3, [pc, #156]	; (800991c <_vfiprintf_r+0x22c>)
 8009880:	bb1b      	cbnz	r3, 80098ca <_vfiprintf_r+0x1da>
 8009882:	9b03      	ldr	r3, [sp, #12]
 8009884:	3307      	adds	r3, #7
 8009886:	f023 0307 	bic.w	r3, r3, #7
 800988a:	3308      	adds	r3, #8
 800988c:	9303      	str	r3, [sp, #12]
 800988e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009890:	443b      	add	r3, r7
 8009892:	9309      	str	r3, [sp, #36]	; 0x24
 8009894:	e768      	b.n	8009768 <_vfiprintf_r+0x78>
 8009896:	460c      	mov	r4, r1
 8009898:	2001      	movs	r0, #1
 800989a:	fb0c 3202 	mla	r2, ip, r2, r3
 800989e:	e7a6      	b.n	80097ee <_vfiprintf_r+0xfe>
 80098a0:	2300      	movs	r3, #0
 80098a2:	f04f 0c0a 	mov.w	ip, #10
 80098a6:	4619      	mov	r1, r3
 80098a8:	3401      	adds	r4, #1
 80098aa:	9305      	str	r3, [sp, #20]
 80098ac:	4620      	mov	r0, r4
 80098ae:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098b2:	3a30      	subs	r2, #48	; 0x30
 80098b4:	2a09      	cmp	r2, #9
 80098b6:	d903      	bls.n	80098c0 <_vfiprintf_r+0x1d0>
 80098b8:	2b00      	cmp	r3, #0
 80098ba:	d0c6      	beq.n	800984a <_vfiprintf_r+0x15a>
 80098bc:	9105      	str	r1, [sp, #20]
 80098be:	e7c4      	b.n	800984a <_vfiprintf_r+0x15a>
 80098c0:	4604      	mov	r4, r0
 80098c2:	2301      	movs	r3, #1
 80098c4:	fb0c 2101 	mla	r1, ip, r1, r2
 80098c8:	e7f0      	b.n	80098ac <_vfiprintf_r+0x1bc>
 80098ca:	ab03      	add	r3, sp, #12
 80098cc:	9300      	str	r3, [sp, #0]
 80098ce:	462a      	mov	r2, r5
 80098d0:	4630      	mov	r0, r6
 80098d2:	4b13      	ldr	r3, [pc, #76]	; (8009920 <_vfiprintf_r+0x230>)
 80098d4:	a904      	add	r1, sp, #16
 80098d6:	f7fd fbb3 	bl	8007040 <_printf_float>
 80098da:	4607      	mov	r7, r0
 80098dc:	1c78      	adds	r0, r7, #1
 80098de:	d1d6      	bne.n	800988e <_vfiprintf_r+0x19e>
 80098e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098e2:	07d9      	lsls	r1, r3, #31
 80098e4:	d405      	bmi.n	80098f2 <_vfiprintf_r+0x202>
 80098e6:	89ab      	ldrh	r3, [r5, #12]
 80098e8:	059a      	lsls	r2, r3, #22
 80098ea:	d402      	bmi.n	80098f2 <_vfiprintf_r+0x202>
 80098ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098ee:	f7fe f90d 	bl	8007b0c <__retarget_lock_release_recursive>
 80098f2:	89ab      	ldrh	r3, [r5, #12]
 80098f4:	065b      	lsls	r3, r3, #25
 80098f6:	f53f af1d 	bmi.w	8009734 <_vfiprintf_r+0x44>
 80098fa:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098fc:	e71c      	b.n	8009738 <_vfiprintf_r+0x48>
 80098fe:	ab03      	add	r3, sp, #12
 8009900:	9300      	str	r3, [sp, #0]
 8009902:	462a      	mov	r2, r5
 8009904:	4630      	mov	r0, r6
 8009906:	4b06      	ldr	r3, [pc, #24]	; (8009920 <_vfiprintf_r+0x230>)
 8009908:	a904      	add	r1, sp, #16
 800990a:	f7fd fe39 	bl	8007580 <_printf_i>
 800990e:	e7e4      	b.n	80098da <_vfiprintf_r+0x1ea>
 8009910:	08009edc 	.word	0x08009edc
 8009914:	08009ee2 	.word	0x08009ee2
 8009918:	08009ee6 	.word	0x08009ee6
 800991c:	08007041 	.word	0x08007041
 8009920:	080096cd 	.word	0x080096cd

08009924 <__swbuf_r>:
 8009924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009926:	460e      	mov	r6, r1
 8009928:	4614      	mov	r4, r2
 800992a:	4605      	mov	r5, r0
 800992c:	b118      	cbz	r0, 8009936 <__swbuf_r+0x12>
 800992e:	6a03      	ldr	r3, [r0, #32]
 8009930:	b90b      	cbnz	r3, 8009936 <__swbuf_r+0x12>
 8009932:	f7fd ffd3 	bl	80078dc <__sinit>
 8009936:	69a3      	ldr	r3, [r4, #24]
 8009938:	60a3      	str	r3, [r4, #8]
 800993a:	89a3      	ldrh	r3, [r4, #12]
 800993c:	071a      	lsls	r2, r3, #28
 800993e:	d525      	bpl.n	800998c <__swbuf_r+0x68>
 8009940:	6923      	ldr	r3, [r4, #16]
 8009942:	b31b      	cbz	r3, 800998c <__swbuf_r+0x68>
 8009944:	6823      	ldr	r3, [r4, #0]
 8009946:	6922      	ldr	r2, [r4, #16]
 8009948:	b2f6      	uxtb	r6, r6
 800994a:	1a98      	subs	r0, r3, r2
 800994c:	6963      	ldr	r3, [r4, #20]
 800994e:	4637      	mov	r7, r6
 8009950:	4283      	cmp	r3, r0
 8009952:	dc04      	bgt.n	800995e <__swbuf_r+0x3a>
 8009954:	4621      	mov	r1, r4
 8009956:	4628      	mov	r0, r5
 8009958:	f7ff fdb0 	bl	80094bc <_fflush_r>
 800995c:	b9e0      	cbnz	r0, 8009998 <__swbuf_r+0x74>
 800995e:	68a3      	ldr	r3, [r4, #8]
 8009960:	3b01      	subs	r3, #1
 8009962:	60a3      	str	r3, [r4, #8]
 8009964:	6823      	ldr	r3, [r4, #0]
 8009966:	1c5a      	adds	r2, r3, #1
 8009968:	6022      	str	r2, [r4, #0]
 800996a:	701e      	strb	r6, [r3, #0]
 800996c:	6962      	ldr	r2, [r4, #20]
 800996e:	1c43      	adds	r3, r0, #1
 8009970:	429a      	cmp	r2, r3
 8009972:	d004      	beq.n	800997e <__swbuf_r+0x5a>
 8009974:	89a3      	ldrh	r3, [r4, #12]
 8009976:	07db      	lsls	r3, r3, #31
 8009978:	d506      	bpl.n	8009988 <__swbuf_r+0x64>
 800997a:	2e0a      	cmp	r6, #10
 800997c:	d104      	bne.n	8009988 <__swbuf_r+0x64>
 800997e:	4621      	mov	r1, r4
 8009980:	4628      	mov	r0, r5
 8009982:	f7ff fd9b 	bl	80094bc <_fflush_r>
 8009986:	b938      	cbnz	r0, 8009998 <__swbuf_r+0x74>
 8009988:	4638      	mov	r0, r7
 800998a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800998c:	4621      	mov	r1, r4
 800998e:	4628      	mov	r0, r5
 8009990:	f000 f806 	bl	80099a0 <__swsetup_r>
 8009994:	2800      	cmp	r0, #0
 8009996:	d0d5      	beq.n	8009944 <__swbuf_r+0x20>
 8009998:	f04f 37ff 	mov.w	r7, #4294967295
 800999c:	e7f4      	b.n	8009988 <__swbuf_r+0x64>
	...

080099a0 <__swsetup_r>:
 80099a0:	b538      	push	{r3, r4, r5, lr}
 80099a2:	4b2a      	ldr	r3, [pc, #168]	; (8009a4c <__swsetup_r+0xac>)
 80099a4:	4605      	mov	r5, r0
 80099a6:	6818      	ldr	r0, [r3, #0]
 80099a8:	460c      	mov	r4, r1
 80099aa:	b118      	cbz	r0, 80099b4 <__swsetup_r+0x14>
 80099ac:	6a03      	ldr	r3, [r0, #32]
 80099ae:	b90b      	cbnz	r3, 80099b4 <__swsetup_r+0x14>
 80099b0:	f7fd ff94 	bl	80078dc <__sinit>
 80099b4:	89a3      	ldrh	r3, [r4, #12]
 80099b6:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80099ba:	0718      	lsls	r0, r3, #28
 80099bc:	d422      	bmi.n	8009a04 <__swsetup_r+0x64>
 80099be:	06d9      	lsls	r1, r3, #27
 80099c0:	d407      	bmi.n	80099d2 <__swsetup_r+0x32>
 80099c2:	2309      	movs	r3, #9
 80099c4:	602b      	str	r3, [r5, #0]
 80099c6:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80099ca:	f04f 30ff 	mov.w	r0, #4294967295
 80099ce:	81a3      	strh	r3, [r4, #12]
 80099d0:	e034      	b.n	8009a3c <__swsetup_r+0x9c>
 80099d2:	0758      	lsls	r0, r3, #29
 80099d4:	d512      	bpl.n	80099fc <__swsetup_r+0x5c>
 80099d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80099d8:	b141      	cbz	r1, 80099ec <__swsetup_r+0x4c>
 80099da:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80099de:	4299      	cmp	r1, r3
 80099e0:	d002      	beq.n	80099e8 <__swsetup_r+0x48>
 80099e2:	4628      	mov	r0, r5
 80099e4:	f7fe ff1c 	bl	8008820 <_free_r>
 80099e8:	2300      	movs	r3, #0
 80099ea:	6363      	str	r3, [r4, #52]	; 0x34
 80099ec:	89a3      	ldrh	r3, [r4, #12]
 80099ee:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80099f2:	81a3      	strh	r3, [r4, #12]
 80099f4:	2300      	movs	r3, #0
 80099f6:	6063      	str	r3, [r4, #4]
 80099f8:	6923      	ldr	r3, [r4, #16]
 80099fa:	6023      	str	r3, [r4, #0]
 80099fc:	89a3      	ldrh	r3, [r4, #12]
 80099fe:	f043 0308 	orr.w	r3, r3, #8
 8009a02:	81a3      	strh	r3, [r4, #12]
 8009a04:	6923      	ldr	r3, [r4, #16]
 8009a06:	b94b      	cbnz	r3, 8009a1c <__swsetup_r+0x7c>
 8009a08:	89a3      	ldrh	r3, [r4, #12]
 8009a0a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a0e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a12:	d003      	beq.n	8009a1c <__swsetup_r+0x7c>
 8009a14:	4621      	mov	r1, r4
 8009a16:	4628      	mov	r0, r5
 8009a18:	f000 f883 	bl	8009b22 <__smakebuf_r>
 8009a1c:	89a0      	ldrh	r0, [r4, #12]
 8009a1e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a22:	f010 0301 	ands.w	r3, r0, #1
 8009a26:	d00a      	beq.n	8009a3e <__swsetup_r+0x9e>
 8009a28:	2300      	movs	r3, #0
 8009a2a:	60a3      	str	r3, [r4, #8]
 8009a2c:	6963      	ldr	r3, [r4, #20]
 8009a2e:	425b      	negs	r3, r3
 8009a30:	61a3      	str	r3, [r4, #24]
 8009a32:	6923      	ldr	r3, [r4, #16]
 8009a34:	b943      	cbnz	r3, 8009a48 <__swsetup_r+0xa8>
 8009a36:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a3a:	d1c4      	bne.n	80099c6 <__swsetup_r+0x26>
 8009a3c:	bd38      	pop	{r3, r4, r5, pc}
 8009a3e:	0781      	lsls	r1, r0, #30
 8009a40:	bf58      	it	pl
 8009a42:	6963      	ldrpl	r3, [r4, #20]
 8009a44:	60a3      	str	r3, [r4, #8]
 8009a46:	e7f4      	b.n	8009a32 <__swsetup_r+0x92>
 8009a48:	2000      	movs	r0, #0
 8009a4a:	e7f7      	b.n	8009a3c <__swsetup_r+0x9c>
 8009a4c:	20000068 	.word	0x20000068

08009a50 <_raise_r>:
 8009a50:	291f      	cmp	r1, #31
 8009a52:	b538      	push	{r3, r4, r5, lr}
 8009a54:	4604      	mov	r4, r0
 8009a56:	460d      	mov	r5, r1
 8009a58:	d904      	bls.n	8009a64 <_raise_r+0x14>
 8009a5a:	2316      	movs	r3, #22
 8009a5c:	6003      	str	r3, [r0, #0]
 8009a5e:	f04f 30ff 	mov.w	r0, #4294967295
 8009a62:	bd38      	pop	{r3, r4, r5, pc}
 8009a64:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 8009a66:	b112      	cbz	r2, 8009a6e <_raise_r+0x1e>
 8009a68:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009a6c:	b94b      	cbnz	r3, 8009a82 <_raise_r+0x32>
 8009a6e:	4620      	mov	r0, r4
 8009a70:	f000 f830 	bl	8009ad4 <_getpid_r>
 8009a74:	462a      	mov	r2, r5
 8009a76:	4601      	mov	r1, r0
 8009a78:	4620      	mov	r0, r4
 8009a7a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009a7e:	f000 b817 	b.w	8009ab0 <_kill_r>
 8009a82:	2b01      	cmp	r3, #1
 8009a84:	d00a      	beq.n	8009a9c <_raise_r+0x4c>
 8009a86:	1c59      	adds	r1, r3, #1
 8009a88:	d103      	bne.n	8009a92 <_raise_r+0x42>
 8009a8a:	2316      	movs	r3, #22
 8009a8c:	6003      	str	r3, [r0, #0]
 8009a8e:	2001      	movs	r0, #1
 8009a90:	e7e7      	b.n	8009a62 <_raise_r+0x12>
 8009a92:	2400      	movs	r4, #0
 8009a94:	4628      	mov	r0, r5
 8009a96:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009a9a:	4798      	blx	r3
 8009a9c:	2000      	movs	r0, #0
 8009a9e:	e7e0      	b.n	8009a62 <_raise_r+0x12>

08009aa0 <raise>:
 8009aa0:	4b02      	ldr	r3, [pc, #8]	; (8009aac <raise+0xc>)
 8009aa2:	4601      	mov	r1, r0
 8009aa4:	6818      	ldr	r0, [r3, #0]
 8009aa6:	f7ff bfd3 	b.w	8009a50 <_raise_r>
 8009aaa:	bf00      	nop
 8009aac:	20000068 	.word	0x20000068

08009ab0 <_kill_r>:
 8009ab0:	b538      	push	{r3, r4, r5, lr}
 8009ab2:	2300      	movs	r3, #0
 8009ab4:	4d06      	ldr	r5, [pc, #24]	; (8009ad0 <_kill_r+0x20>)
 8009ab6:	4604      	mov	r4, r0
 8009ab8:	4608      	mov	r0, r1
 8009aba:	4611      	mov	r1, r2
 8009abc:	602b      	str	r3, [r5, #0]
 8009abe:	f7f8 fdaa 	bl	8002616 <_kill>
 8009ac2:	1c43      	adds	r3, r0, #1
 8009ac4:	d102      	bne.n	8009acc <_kill_r+0x1c>
 8009ac6:	682b      	ldr	r3, [r5, #0]
 8009ac8:	b103      	cbz	r3, 8009acc <_kill_r+0x1c>
 8009aca:	6023      	str	r3, [r4, #0]
 8009acc:	bd38      	pop	{r3, r4, r5, pc}
 8009ace:	bf00      	nop
 8009ad0:	200014dc 	.word	0x200014dc

08009ad4 <_getpid_r>:
 8009ad4:	f7f8 bd98 	b.w	8002608 <_getpid>

08009ad8 <__swhatbuf_r>:
 8009ad8:	b570      	push	{r4, r5, r6, lr}
 8009ada:	460c      	mov	r4, r1
 8009adc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009ae0:	4615      	mov	r5, r2
 8009ae2:	2900      	cmp	r1, #0
 8009ae4:	461e      	mov	r6, r3
 8009ae6:	b096      	sub	sp, #88	; 0x58
 8009ae8:	da0c      	bge.n	8009b04 <__swhatbuf_r+0x2c>
 8009aea:	89a3      	ldrh	r3, [r4, #12]
 8009aec:	2100      	movs	r1, #0
 8009aee:	f013 0f80 	tst.w	r3, #128	; 0x80
 8009af2:	bf0c      	ite	eq
 8009af4:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 8009af8:	2340      	movne	r3, #64	; 0x40
 8009afa:	2000      	movs	r0, #0
 8009afc:	6031      	str	r1, [r6, #0]
 8009afe:	602b      	str	r3, [r5, #0]
 8009b00:	b016      	add	sp, #88	; 0x58
 8009b02:	bd70      	pop	{r4, r5, r6, pc}
 8009b04:	466a      	mov	r2, sp
 8009b06:	f000 f849 	bl	8009b9c <_fstat_r>
 8009b0a:	2800      	cmp	r0, #0
 8009b0c:	dbed      	blt.n	8009aea <__swhatbuf_r+0x12>
 8009b0e:	9901      	ldr	r1, [sp, #4]
 8009b10:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 8009b14:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 8009b18:	4259      	negs	r1, r3
 8009b1a:	4159      	adcs	r1, r3
 8009b1c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009b20:	e7eb      	b.n	8009afa <__swhatbuf_r+0x22>

08009b22 <__smakebuf_r>:
 8009b22:	898b      	ldrh	r3, [r1, #12]
 8009b24:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009b26:	079d      	lsls	r5, r3, #30
 8009b28:	4606      	mov	r6, r0
 8009b2a:	460c      	mov	r4, r1
 8009b2c:	d507      	bpl.n	8009b3e <__smakebuf_r+0x1c>
 8009b2e:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009b32:	6023      	str	r3, [r4, #0]
 8009b34:	6123      	str	r3, [r4, #16]
 8009b36:	2301      	movs	r3, #1
 8009b38:	6163      	str	r3, [r4, #20]
 8009b3a:	b002      	add	sp, #8
 8009b3c:	bd70      	pop	{r4, r5, r6, pc}
 8009b3e:	466a      	mov	r2, sp
 8009b40:	ab01      	add	r3, sp, #4
 8009b42:	f7ff ffc9 	bl	8009ad8 <__swhatbuf_r>
 8009b46:	9900      	ldr	r1, [sp, #0]
 8009b48:	4605      	mov	r5, r0
 8009b4a:	4630      	mov	r0, r6
 8009b4c:	f7fe fed8 	bl	8008900 <_malloc_r>
 8009b50:	b948      	cbnz	r0, 8009b66 <__smakebuf_r+0x44>
 8009b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009b56:	059a      	lsls	r2, r3, #22
 8009b58:	d4ef      	bmi.n	8009b3a <__smakebuf_r+0x18>
 8009b5a:	f023 0303 	bic.w	r3, r3, #3
 8009b5e:	f043 0302 	orr.w	r3, r3, #2
 8009b62:	81a3      	strh	r3, [r4, #12]
 8009b64:	e7e3      	b.n	8009b2e <__smakebuf_r+0xc>
 8009b66:	89a3      	ldrh	r3, [r4, #12]
 8009b68:	6020      	str	r0, [r4, #0]
 8009b6a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b6e:	81a3      	strh	r3, [r4, #12]
 8009b70:	9b00      	ldr	r3, [sp, #0]
 8009b72:	6120      	str	r0, [r4, #16]
 8009b74:	6163      	str	r3, [r4, #20]
 8009b76:	9b01      	ldr	r3, [sp, #4]
 8009b78:	b15b      	cbz	r3, 8009b92 <__smakebuf_r+0x70>
 8009b7a:	4630      	mov	r0, r6
 8009b7c:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009b80:	f000 f81e 	bl	8009bc0 <_isatty_r>
 8009b84:	b128      	cbz	r0, 8009b92 <__smakebuf_r+0x70>
 8009b86:	89a3      	ldrh	r3, [r4, #12]
 8009b88:	f023 0303 	bic.w	r3, r3, #3
 8009b8c:	f043 0301 	orr.w	r3, r3, #1
 8009b90:	81a3      	strh	r3, [r4, #12]
 8009b92:	89a3      	ldrh	r3, [r4, #12]
 8009b94:	431d      	orrs	r5, r3
 8009b96:	81a5      	strh	r5, [r4, #12]
 8009b98:	e7cf      	b.n	8009b3a <__smakebuf_r+0x18>
	...

08009b9c <_fstat_r>:
 8009b9c:	b538      	push	{r3, r4, r5, lr}
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	4d06      	ldr	r5, [pc, #24]	; (8009bbc <_fstat_r+0x20>)
 8009ba2:	4604      	mov	r4, r0
 8009ba4:	4608      	mov	r0, r1
 8009ba6:	4611      	mov	r1, r2
 8009ba8:	602b      	str	r3, [r5, #0]
 8009baa:	f7f8 fd92 	bl	80026d2 <_fstat>
 8009bae:	1c43      	adds	r3, r0, #1
 8009bb0:	d102      	bne.n	8009bb8 <_fstat_r+0x1c>
 8009bb2:	682b      	ldr	r3, [r5, #0]
 8009bb4:	b103      	cbz	r3, 8009bb8 <_fstat_r+0x1c>
 8009bb6:	6023      	str	r3, [r4, #0]
 8009bb8:	bd38      	pop	{r3, r4, r5, pc}
 8009bba:	bf00      	nop
 8009bbc:	200014dc 	.word	0x200014dc

08009bc0 <_isatty_r>:
 8009bc0:	b538      	push	{r3, r4, r5, lr}
 8009bc2:	2300      	movs	r3, #0
 8009bc4:	4d05      	ldr	r5, [pc, #20]	; (8009bdc <_isatty_r+0x1c>)
 8009bc6:	4604      	mov	r4, r0
 8009bc8:	4608      	mov	r0, r1
 8009bca:	602b      	str	r3, [r5, #0]
 8009bcc:	f7f8 fd90 	bl	80026f0 <_isatty>
 8009bd0:	1c43      	adds	r3, r0, #1
 8009bd2:	d102      	bne.n	8009bda <_isatty_r+0x1a>
 8009bd4:	682b      	ldr	r3, [r5, #0]
 8009bd6:	b103      	cbz	r3, 8009bda <_isatty_r+0x1a>
 8009bd8:	6023      	str	r3, [r4, #0]
 8009bda:	bd38      	pop	{r3, r4, r5, pc}
 8009bdc:	200014dc 	.word	0x200014dc

08009be0 <_init>:
 8009be0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009be2:	bf00      	nop
 8009be4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009be6:	bc08      	pop	{r3}
 8009be8:	469e      	mov	lr, r3
 8009bea:	4770      	bx	lr

08009bec <_fini>:
 8009bec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009bee:	bf00      	nop
 8009bf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009bf2:	bc08      	pop	{r3}
 8009bf4:	469e      	mov	lr, r3
 8009bf6:	4770      	bx	lr
