Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Tue Apr  3 20:44:23 2018
| Host         : Saldytuvas running 64-bit major release  (build 9200)
| Command      : report_methodology -file zose_wrapper_methodology_drc_routed.rpt -pb zose_wrapper_methodology_drc_routed.pb -rpx zose_wrapper_methodology_drc_routed.rpx
| Design       : zose_wrapper
| Device       : xc7a35ticsg324-1L
| Speed File   : -1L
| Design State : Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 79
+-----------+----------+------------------------------------------------+------------+
| Rule      | Severity | Description                                    | Violations |
+-----------+----------+------------------------------------------------+------------+
| TIMING-6  | Warning  | No common primary clock between related clocks | 8          |
| TIMING-16 | Warning  | Large setup violation                          | 64         |
| TIMING-17 | Warning  | Non-clocked sequential cell                    | 6          |
| TIMING-18 | Warning  | Missing input or output delay                  | 1          |
+-----------+----------+------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-6#1 Warning
No common primary clock between related clocks  
The clocks clk_100_zose_clk_wiz_0_0 and clk_100_zose_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_zose_clk_wiz_0_0] -to [get_clocks clk_100_zose_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#2 Warning
No common primary clock between related clocks  
The clocks clk_100_zose_clk_wiz_0_0 and clk_12288_zose_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_zose_clk_wiz_0_0] -to [get_clocks clk_12288_zose_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#3 Warning
No common primary clock between related clocks  
The clocks clk_100_zose_clk_wiz_0_0_1 and clk_100_zose_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_zose_clk_wiz_0_0_1] -to [get_clocks clk_100_zose_clk_wiz_0_0]
Related violations: <none>

TIMING-6#4 Warning
No common primary clock between related clocks  
The clocks clk_100_zose_clk_wiz_0_0_1 and clk_12288_zose_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_100_zose_clk_wiz_0_0_1] -to [get_clocks clk_12288_zose_clk_wiz_0_0]
Related violations: <none>

TIMING-6#5 Warning
No common primary clock between related clocks  
The clocks clk_12288_zose_clk_wiz_0_0 and clk_100_zose_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_12288_zose_clk_wiz_0_0] -to [get_clocks clk_100_zose_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#6 Warning
No common primary clock between related clocks  
The clocks clk_12288_zose_clk_wiz_0_0 and clk_12288_zose_clk_wiz_0_0_1 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_12288_zose_clk_wiz_0_0] -to [get_clocks clk_12288_zose_clk_wiz_0_0_1]
Related violations: <none>

TIMING-6#7 Warning
No common primary clock between related clocks  
The clocks clk_12288_zose_clk_wiz_0_0_1 and clk_100_zose_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_12288_zose_clk_wiz_0_0_1] -to [get_clocks clk_100_zose_clk_wiz_0_0]
Related violations: <none>

TIMING-6#8 Warning
No common primary clock between related clocks  
The clocks clk_12288_zose_clk_wiz_0_0_1 and clk_12288_zose_clk_wiz_0_0 are related (timed together) but they have no common primary clock. The design could fail in hardware. To find a timing path between these clocks, run the following command: report_timing -from [get_clocks clk_12288_zose_clk_wiz_0_0_1] -to [get_clocks clk_12288_zose_clk_wiz_0_0]
Related violations: <none>

TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -1.824 ns between zose_i/switcher_0/inst/out_R_reg[8]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[8]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -1.832 ns between zose_i/switcher_0/inst/out_L_reg[0]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[16]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -1.833 ns between zose_i/switcher_0/inst/out_L_reg[14]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[30]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -1.846 ns between zose_i/switcher_0/inst/out_L_reg[12]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[28]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -1.848 ns between zose_i/switcher_0/inst/out_L_reg[9]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[25]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -1.854 ns between zose_i/switcher_0/inst/out_R_reg[14]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[14]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -1.860 ns between zose_i/switcher_0/inst/out_R_reg[4]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[4]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -1.871 ns between zose_i/switcher_0/inst/out_L_reg[10]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[26]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -1.875 ns between zose_i/switcher_0/inst/out_L_reg[7]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[23]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -1.878 ns between zose_i/switcher_0/inst/out_R_reg[3]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[3]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -1.880 ns between zose_i/switcher_0/inst/out_L_reg[5]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[21]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -1.880 ns between zose_i/switcher_0/inst/out_R_reg[1]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[1]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -1.888 ns between zose_i/switcher_0/inst/out_R_reg[9]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[9]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -1.893 ns between zose_i/switcher_0/inst/out_L_reg[3]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[19]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -1.913 ns between zose_i/switcher_0/inst/out_L_reg[11]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[27]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -1.916 ns between zose_i/switcher_0/inst/out_L_reg[15]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[31]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -1.922 ns between zose_i/switcher_0/inst/out_R_reg[15]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[15]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -1.922 ns between zose_i/switcher_0/inst/out_R_reg[6]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[6]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#19 Warning
Large setup violation  
There is a large setup violation of -1.941 ns between zose_i/switcher_0/inst/out_L_reg[13]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[29]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#20 Warning
Large setup violation  
There is a large setup violation of -1.944 ns between zose_i/switcher_0/inst/out_R_reg[7]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[7]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#21 Warning
Large setup violation  
There is a large setup violation of -2.048 ns between zose_i/switcher_0/inst/out_R_reg[0]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[0]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#22 Warning
Large setup violation  
There is a large setup violation of -2.075 ns between zose_i/switcher_0/inst/out_L_reg[8]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[24]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#23 Warning
Large setup violation  
There is a large setup violation of -2.077 ns between zose_i/switcher_0/inst/out_R_reg[12]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[12]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#24 Warning
Large setup violation  
There is a large setup violation of -2.086 ns between zose_i/switcher_0/inst/out_R_reg[2]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[2]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#25 Warning
Large setup violation  
There is a large setup violation of -2.093 ns between zose_i/switcher_0/inst/out_R_reg[13]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[13]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#26 Warning
Large setup violation  
There is a large setup violation of -2.098 ns between zose_i/switcher_0/inst/out_L_reg[4]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[20]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#27 Warning
Large setup violation  
There is a large setup violation of -2.134 ns between zose_i/switcher_0/inst/out_L_reg[2]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[18]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#28 Warning
Large setup violation  
There is a large setup violation of -2.138 ns between zose_i/switcher_0/inst/out_R_reg[11]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[11]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#29 Warning
Large setup violation  
There is a large setup violation of -2.140 ns between zose_i/switcher_0/inst/out_L_reg[6]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[22]/D (clocked by clk_100_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#30 Warning
Large setup violation  
There is a large setup violation of -2.140 ns between zose_i/switcher_0/inst/out_R_reg[5]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[5]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#31 Warning
Large setup violation  
There is a large setup violation of -2.142 ns between zose_i/switcher_0/inst/out_L_reg[1]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[17]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#32 Warning
Large setup violation  
There is a large setup violation of -2.215 ns between zose_i/switcher_0/inst/out_R_reg[10]/C (clocked by clk_12288_zose_clk_wiz_0_0) and zose_i/driver_output_0/inst/out_pdata_reg[10]/D (clocked by clk_100_zose_clk_wiz_0_0_1). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#33 Warning
Large setup violation  
There is a large setup violation of -3.274 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[3]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#34 Warning
Large setup violation  
There is a large setup violation of -3.306 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[10]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#35 Warning
Large setup violation  
There is a large setup violation of -3.322 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[0]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#36 Warning
Large setup violation  
There is a large setup violation of -3.334 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[2]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#37 Warning
Large setup violation  
There is a large setup violation of -3.393 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[15]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#38 Warning
Large setup violation  
There is a large setup violation of -3.402 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[11]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#39 Warning
Large setup violation  
There is a large setup violation of -3.402 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[9]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#40 Warning
Large setup violation  
There is a large setup violation of -3.404 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[5]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#41 Warning
Large setup violation  
There is a large setup violation of -3.425 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[12]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#42 Warning
Large setup violation  
There is a large setup violation of -3.433 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[4]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#43 Warning
Large setup violation  
There is a large setup violation of -3.435 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[7]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#44 Warning
Large setup violation  
There is a large setup violation of -3.444 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[5]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#45 Warning
Large setup violation  
There is a large setup violation of -3.445 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[12]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#46 Warning
Large setup violation  
There is a large setup violation of -3.446 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[8]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#47 Warning
Large setup violation  
There is a large setup violation of -3.457 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[9]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#48 Warning
Large setup violation  
There is a large setup violation of -3.458 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[6]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#49 Warning
Large setup violation  
There is a large setup violation of -3.459 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[11]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#50 Warning
Large setup violation  
There is a large setup violation of -3.474 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[1]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#51 Warning
Large setup violation  
There is a large setup violation of -3.476 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[10]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#52 Warning
Large setup violation  
There is a large setup violation of -3.477 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[14]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#53 Warning
Large setup violation  
There is a large setup violation of -3.477 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[0]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#54 Warning
Large setup violation  
There is a large setup violation of -3.485 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[15]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#55 Warning
Large setup violation  
There is a large setup violation of -3.487 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[3]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#56 Warning
Large setup violation  
There is a large setup violation of -3.488 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[1]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#57 Warning
Large setup violation  
There is a large setup violation of -3.489 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[2]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#58 Warning
Large setup violation  
There is a large setup violation of -3.490 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[4]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#59 Warning
Large setup violation  
There is a large setup violation of -3.530 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[13]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#60 Warning
Large setup violation  
There is a large setup violation of -3.540 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[7]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#61 Warning
Large setup violation  
There is a large setup violation of -3.567 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[6]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#62 Warning
Large setup violation  
There is a large setup violation of -3.589 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[13]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#63 Warning
Large setup violation  
There is a large setup violation of -3.617 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_L_reg[8]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#64 Warning
Large setup violation  
There is a large setup violation of -3.678 ns between zose_i/sinus_sampler_0/inst/audio_data_reg/CLKARDCLK (clocked by clk_100_zose_clk_wiz_0_0) and zose_i/switcher_0/inst/out_R_reg[14]/D (clocked by clk_12288_zose_clk_wiz_0_0). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/lrclk_divider_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin zose_i/clocker_0/inst/out_lrclock_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An output delay is missing on sdata relative to clock(s) sys_clk_pin, sys_clock
Related violations: <none>


