Fractional clock divider pipeline implementation