// Seed: 1662890294
module module_0 (
    input wire id_0,
    input tri1 id_1,
    input tri0 id_2,
    input tri id_3,
    input tri id_4,
    input wire id_5,
    input uwire id_6,
    output wor id_7,
    input wand id_8,
    input wire id_9
    , id_21,
    output tri id_10,
    input tri0 id_11,
    output tri id_12,
    input uwire id_13,
    input tri1 id_14,
    output supply1 id_15,
    input tri0 id_16,
    input wor id_17,
    input wor id_18,
    output tri id_19
);
endmodule
module module_1 (
    input supply0 id_0,
    output wor id_1,
    output uwire id_2,
    output supply0 id_3,
    output wor id_4,
    output tri1 id_5,
    input supply0 id_6,
    output tri1 id_7,
    input tri0 id_8
    , id_40,
    output wor id_9,
    input uwire id_10,
    input wire id_11,
    input uwire id_12,
    input tri id_13,
    input supply1 id_14,
    input tri id_15,
    input tri0 id_16,
    input tri id_17,
    input tri1 id_18,
    output wor id_19,
    output supply1 id_20,
    input wor id_21,
    input wire id_22
    , id_41,
    input uwire id_23,
    output supply0 id_24,
    input tri0 id_25,
    output tri0 id_26
    , id_42,
    input wire id_27,
    output wand id_28,
    input wire id_29,
    output tri0 id_30,
    input wand id_31,
    output tri1 id_32,
    input tri0 id_33,
    input wand id_34,
    output tri0 id_35,
    output tri id_36,
    output wire id_37,
    output tri id_38
);
  wire id_43;
  module_0(
      id_6,
      id_23,
      id_12,
      id_21,
      id_34,
      id_15,
      id_27,
      id_4,
      id_25,
      id_15,
      id_36,
      id_22,
      id_38,
      id_17,
      id_31,
      id_37,
      id_10,
      id_25,
      id_8,
      id_2
  );
endmodule
