#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ce4120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1ce42b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1cf70f0 .functor NOT 1, L_0x1d27500, C4<0>, C4<0>, C4<0>;
L_0x1d27260 .functor XOR 1, L_0x1d27100, L_0x1d271c0, C4<0>, C4<0>;
L_0x1d273f0 .functor XOR 1, L_0x1d27260, L_0x1d27320, C4<0>, C4<0>;
v0x1d1fb50_0 .net *"_ivl_10", 0 0, L_0x1d27320;  1 drivers
v0x1d1fc50_0 .net *"_ivl_12", 0 0, L_0x1d273f0;  1 drivers
v0x1d1fd30_0 .net *"_ivl_2", 0 0, L_0x1d21a30;  1 drivers
v0x1d1fdf0_0 .net *"_ivl_4", 0 0, L_0x1d27100;  1 drivers
v0x1d1fed0_0 .net *"_ivl_6", 0 0, L_0x1d271c0;  1 drivers
v0x1d20000_0 .net *"_ivl_8", 0 0, L_0x1d27260;  1 drivers
v0x1d200e0_0 .net "a", 0 0, v0x1d1a920_0;  1 drivers
v0x1d20180_0 .net "b", 0 0, v0x1d1a9c0_0;  1 drivers
v0x1d20220_0 .net "c", 0 0, v0x1d1aa60_0;  1 drivers
v0x1d202c0_0 .var "clk", 0 0;
v0x1d20360_0 .net "d", 0 0, v0x1d1aba0_0;  1 drivers
v0x1d20400_0 .net "q_dut", 0 0, L_0x1d26d60;  1 drivers
v0x1d204a0_0 .net "q_ref", 0 0, L_0x1cf7160;  1 drivers
v0x1d20540_0 .var/2u "stats1", 159 0;
v0x1d205e0_0 .var/2u "strobe", 0 0;
v0x1d20680_0 .net "tb_match", 0 0, L_0x1d27500;  1 drivers
v0x1d20740_0 .net "tb_mismatch", 0 0, L_0x1cf70f0;  1 drivers
v0x1d20800_0 .net "wavedrom_enable", 0 0, v0x1d1ac90_0;  1 drivers
v0x1d208a0_0 .net "wavedrom_title", 511 0, v0x1d1ad30_0;  1 drivers
L_0x1d21a30 .concat [ 1 0 0 0], L_0x1cf7160;
L_0x1d27100 .concat [ 1 0 0 0], L_0x1cf7160;
L_0x1d271c0 .concat [ 1 0 0 0], L_0x1d26d60;
L_0x1d27320 .concat [ 1 0 0 0], L_0x1cf7160;
L_0x1d27500 .cmp/eeq 1, L_0x1d21a30, L_0x1d273f0;
S_0x1ce4440 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1ce42b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1cceea0 .functor OR 1, v0x1d1a920_0, v0x1d1a9c0_0, C4<0>, C4<0>;
L_0x1ce4ba0 .functor OR 1, v0x1d1aa60_0, v0x1d1aba0_0, C4<0>, C4<0>;
L_0x1cf7160 .functor AND 1, L_0x1cceea0, L_0x1ce4ba0, C4<1>, C4<1>;
v0x1cf7360_0 .net *"_ivl_0", 0 0, L_0x1cceea0;  1 drivers
v0x1cf7400_0 .net *"_ivl_2", 0 0, L_0x1ce4ba0;  1 drivers
v0x1cceff0_0 .net "a", 0 0, v0x1d1a920_0;  alias, 1 drivers
v0x1ccf090_0 .net "b", 0 0, v0x1d1a9c0_0;  alias, 1 drivers
v0x1d19da0_0 .net "c", 0 0, v0x1d1aa60_0;  alias, 1 drivers
v0x1d19eb0_0 .net "d", 0 0, v0x1d1aba0_0;  alias, 1 drivers
v0x1d19f70_0 .net "q", 0 0, L_0x1cf7160;  alias, 1 drivers
S_0x1d1a0d0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1ce42b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x1d1a920_0 .var "a", 0 0;
v0x1d1a9c0_0 .var "b", 0 0;
v0x1d1aa60_0 .var "c", 0 0;
v0x1d1ab00_0 .net "clk", 0 0, v0x1d202c0_0;  1 drivers
v0x1d1aba0_0 .var "d", 0 0;
v0x1d1ac90_0 .var "wavedrom_enable", 0 0;
v0x1d1ad30_0 .var "wavedrom_title", 511 0;
E_0x1cdf0c0/0 .event negedge, v0x1d1ab00_0;
E_0x1cdf0c0/1 .event posedge, v0x1d1ab00_0;
E_0x1cdf0c0 .event/or E_0x1cdf0c0/0, E_0x1cdf0c0/1;
E_0x1cdf310 .event posedge, v0x1d1ab00_0;
E_0x1cc79f0 .event negedge, v0x1d1ab00_0;
S_0x1d1a420 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x1d1a0d0;
 .timescale -12 -12;
v0x1d1a620_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1d1a720 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x1d1a0d0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1d1ae90 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1ce42b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1d20bd0 .functor NOT 1, v0x1d1a920_0, C4<0>, C4<0>, C4<0>;
L_0x1d20c60 .functor NOT 1, v0x1d1a9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d20cf0 .functor AND 1, L_0x1d20bd0, L_0x1d20c60, C4<1>, C4<1>;
L_0x1d20d60 .functor NOT 1, v0x1d1aa60_0, C4<0>, C4<0>, C4<0>;
L_0x1d20e00 .functor AND 1, L_0x1d20cf0, L_0x1d20d60, C4<1>, C4<1>;
L_0x1d20f10 .functor AND 1, L_0x1d20e00, v0x1d1aba0_0, C4<1>, C4<1>;
L_0x1d21010 .functor NOT 1, v0x1d1a920_0, C4<0>, C4<0>, C4<0>;
L_0x1d21080 .functor NOT 1, v0x1d1a9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d21140 .functor AND 1, L_0x1d21010, L_0x1d21080, C4<1>, C4<1>;
L_0x1d21250 .functor AND 1, L_0x1d21140, v0x1d1aa60_0, C4<1>, C4<1>;
L_0x1d21370 .functor NOT 1, v0x1d1aba0_0, C4<0>, C4<0>, C4<0>;
L_0x1d213e0 .functor AND 1, L_0x1d21250, L_0x1d21370, C4<1>, C4<1>;
L_0x1d21510 .functor OR 1, L_0x1d20f10, L_0x1d213e0, C4<0>, C4<0>;
L_0x1d21620 .functor NOT 1, v0x1d1a920_0, C4<0>, C4<0>, C4<0>;
L_0x1d214a0 .functor NOT 1, v0x1d1a9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d21710 .functor AND 1, L_0x1d21620, L_0x1d214a0, C4<1>, C4<1>;
L_0x1d218b0 .functor AND 1, L_0x1d21710, v0x1d1aa60_0, C4<1>, C4<1>;
L_0x1d21970 .functor AND 1, L_0x1d218b0, v0x1d1aba0_0, C4<1>, C4<1>;
L_0x1d21ad0 .functor OR 1, L_0x1d21510, L_0x1d21970, C4<0>, C4<0>;
L_0x1d21be0 .functor NOT 1, v0x1d1a920_0, C4<0>, C4<0>, C4<0>;
L_0x1d21e10 .functor AND 1, L_0x1d21be0, v0x1d1a9c0_0, C4<1>, C4<1>;
L_0x1d21fe0 .functor NOT 1, v0x1d1aa60_0, C4<0>, C4<0>, C4<0>;
L_0x1d22220 .functor AND 1, L_0x1d21e10, L_0x1d21fe0, C4<1>, C4<1>;
L_0x1d22330 .functor NOT 1, v0x1d1aba0_0, C4<0>, C4<0>, C4<0>;
L_0x1d22580 .functor AND 1, L_0x1d22220, L_0x1d22330, C4<1>, C4<1>;
L_0x1d22690 .functor OR 1, L_0x1d21ad0, L_0x1d22580, C4<0>, C4<0>;
L_0x1d22880 .functor NOT 1, v0x1d1a920_0, C4<0>, C4<0>, C4<0>;
L_0x1d228f0 .functor AND 1, L_0x1d22880, v0x1d1a9c0_0, C4<1>, C4<1>;
L_0x1d22aa0 .functor NOT 1, v0x1d1aa60_0, C4<0>, C4<0>, C4<0>;
L_0x1d22b10 .functor AND 1, L_0x1d228f0, L_0x1d22aa0, C4<1>, C4<1>;
L_0x1d22d20 .functor AND 1, L_0x1d22b10, v0x1d1aba0_0, C4<1>, C4<1>;
L_0x1d22de0 .functor OR 1, L_0x1d22690, L_0x1d22d20, C4<0>, C4<0>;
L_0x1d23000 .functor NOT 1, v0x1d1a920_0, C4<0>, C4<0>, C4<0>;
L_0x1d23070 .functor AND 1, L_0x1d23000, v0x1d1a9c0_0, C4<1>, C4<1>;
L_0x1d23250 .functor AND 1, L_0x1d23070, v0x1d1aa60_0, C4<1>, C4<1>;
L_0x1d23310 .functor AND 1, L_0x1d23250, v0x1d1aba0_0, C4<1>, C4<1>;
L_0x1d23500 .functor OR 1, L_0x1d22de0, L_0x1d23310, C4<0>, C4<0>;
L_0x1d23610 .functor NOT 1, v0x1d1a9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d237c0 .functor AND 1, v0x1d1a920_0, L_0x1d23610, C4<1>, C4<1>;
L_0x1d23880 .functor NOT 1, v0x1d1aa60_0, C4<0>, C4<0>, C4<0>;
L_0x1d23a40 .functor AND 1, L_0x1d237c0, L_0x1d23880, C4<1>, C4<1>;
L_0x1d23b50 .functor NOT 1, v0x1d1aba0_0, C4<0>, C4<0>, C4<0>;
L_0x1d23d20 .functor AND 1, L_0x1d23a40, L_0x1d23b50, C4<1>, C4<1>;
L_0x1d23e30 .functor OR 1, L_0x1d23500, L_0x1d23d20, C4<0>, C4<0>;
L_0x1d240b0 .functor NOT 1, v0x1d1a9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d24120 .functor AND 1, v0x1d1a920_0, L_0x1d240b0, C4<1>, C4<1>;
L_0x1d24360 .functor AND 1, L_0x1d24120, v0x1d1aa60_0, C4<1>, C4<1>;
L_0x1d24420 .functor NOT 1, v0x1d1aba0_0, C4<0>, C4<0>, C4<0>;
L_0x1d24620 .functor AND 1, L_0x1d24360, L_0x1d24420, C4<1>, C4<1>;
L_0x1d24730 .functor OR 1, L_0x1d23e30, L_0x1d24620, C4<0>, C4<0>;
L_0x1d249e0 .functor NOT 1, v0x1d1a9c0_0, C4<0>, C4<0>, C4<0>;
L_0x1d24a50 .functor AND 1, v0x1d1a920_0, L_0x1d249e0, C4<1>, C4<1>;
L_0x1d24cc0 .functor AND 1, L_0x1d24a50, v0x1d1aa60_0, C4<1>, C4<1>;
L_0x1d24d80 .functor AND 1, L_0x1d24cc0, v0x1d1aba0_0, C4<1>, C4<1>;
L_0x1d25000 .functor OR 1, L_0x1d24730, L_0x1d24d80, C4<0>, C4<0>;
L_0x1d25110 .functor AND 1, v0x1d1a920_0, v0x1d1a9c0_0, C4<1>, C4<1>;
L_0x1d25350 .functor NOT 1, v0x1d1aa60_0, C4<0>, C4<0>, C4<0>;
L_0x1d253c0 .functor AND 1, L_0x1d25110, L_0x1d25350, C4<1>, C4<1>;
L_0x1d256b0 .functor NOT 1, v0x1d1aba0_0, C4<0>, C4<0>, C4<0>;
L_0x1d25720 .functor AND 1, L_0x1d253c0, L_0x1d256b0, C4<1>, C4<1>;
L_0x1d25a20 .functor OR 1, L_0x1d25000, L_0x1d25720, C4<0>, C4<0>;
L_0x1d25b30 .functor AND 1, v0x1d1a920_0, v0x1d1a9c0_0, C4<1>, C4<1>;
L_0x1d25da0 .functor NOT 1, v0x1d1aa60_0, C4<0>, C4<0>, C4<0>;
L_0x1d25e10 .functor AND 1, L_0x1d25b30, L_0x1d25da0, C4<1>, C4<1>;
L_0x1d26130 .functor AND 1, L_0x1d25e10, v0x1d1aba0_0, C4<1>, C4<1>;
L_0x1d261f0 .functor OR 1, L_0x1d25a20, L_0x1d26130, C4<0>, C4<0>;
L_0x1d26520 .functor AND 1, v0x1d1a920_0, v0x1d1a9c0_0, C4<1>, C4<1>;
L_0x1d26590 .functor AND 1, L_0x1d26520, v0x1d1aa60_0, C4<1>, C4<1>;
L_0x1d26a90 .functor AND 1, L_0x1d26590, v0x1d1aba0_0, C4<1>, C4<1>;
L_0x1d26d60 .functor OR 1, L_0x1d261f0, L_0x1d26a90, C4<0>, C4<0>;
v0x1d1b180_0 .net *"_ivl_0", 0 0, L_0x1d20bd0;  1 drivers
v0x1d1b260_0 .net *"_ivl_10", 0 0, L_0x1d20f10;  1 drivers
v0x1d1b340_0 .net *"_ivl_100", 0 0, L_0x1d249e0;  1 drivers
v0x1d1b430_0 .net *"_ivl_102", 0 0, L_0x1d24a50;  1 drivers
v0x1d1b510_0 .net *"_ivl_104", 0 0, L_0x1d24cc0;  1 drivers
v0x1d1b640_0 .net *"_ivl_106", 0 0, L_0x1d24d80;  1 drivers
v0x1d1b720_0 .net *"_ivl_108", 0 0, L_0x1d25000;  1 drivers
v0x1d1b800_0 .net *"_ivl_110", 0 0, L_0x1d25110;  1 drivers
v0x1d1b8e0_0 .net *"_ivl_112", 0 0, L_0x1d25350;  1 drivers
v0x1d1b9c0_0 .net *"_ivl_114", 0 0, L_0x1d253c0;  1 drivers
v0x1d1baa0_0 .net *"_ivl_116", 0 0, L_0x1d256b0;  1 drivers
v0x1d1bb80_0 .net *"_ivl_118", 0 0, L_0x1d25720;  1 drivers
v0x1d1bc60_0 .net *"_ivl_12", 0 0, L_0x1d21010;  1 drivers
v0x1d1bd40_0 .net *"_ivl_120", 0 0, L_0x1d25a20;  1 drivers
v0x1d1be20_0 .net *"_ivl_122", 0 0, L_0x1d25b30;  1 drivers
v0x1d1bf00_0 .net *"_ivl_124", 0 0, L_0x1d25da0;  1 drivers
v0x1d1bfe0_0 .net *"_ivl_126", 0 0, L_0x1d25e10;  1 drivers
v0x1d1c0c0_0 .net *"_ivl_128", 0 0, L_0x1d26130;  1 drivers
v0x1d1c1a0_0 .net *"_ivl_130", 0 0, L_0x1d261f0;  1 drivers
v0x1d1c280_0 .net *"_ivl_132", 0 0, L_0x1d26520;  1 drivers
v0x1d1c360_0 .net *"_ivl_134", 0 0, L_0x1d26590;  1 drivers
v0x1d1c440_0 .net *"_ivl_136", 0 0, L_0x1d26a90;  1 drivers
v0x1d1c520_0 .net *"_ivl_14", 0 0, L_0x1d21080;  1 drivers
v0x1d1c600_0 .net *"_ivl_16", 0 0, L_0x1d21140;  1 drivers
v0x1d1c6e0_0 .net *"_ivl_18", 0 0, L_0x1d21250;  1 drivers
v0x1d1c7c0_0 .net *"_ivl_2", 0 0, L_0x1d20c60;  1 drivers
v0x1d1c8a0_0 .net *"_ivl_20", 0 0, L_0x1d21370;  1 drivers
v0x1d1c980_0 .net *"_ivl_22", 0 0, L_0x1d213e0;  1 drivers
v0x1d1ca60_0 .net *"_ivl_24", 0 0, L_0x1d21510;  1 drivers
v0x1d1cb40_0 .net *"_ivl_26", 0 0, L_0x1d21620;  1 drivers
v0x1d1cc20_0 .net *"_ivl_28", 0 0, L_0x1d214a0;  1 drivers
v0x1d1cd00_0 .net *"_ivl_30", 0 0, L_0x1d21710;  1 drivers
v0x1d1cde0_0 .net *"_ivl_32", 0 0, L_0x1d218b0;  1 drivers
v0x1d1d0d0_0 .net *"_ivl_34", 0 0, L_0x1d21970;  1 drivers
v0x1d1d1b0_0 .net *"_ivl_36", 0 0, L_0x1d21ad0;  1 drivers
v0x1d1d290_0 .net *"_ivl_38", 0 0, L_0x1d21be0;  1 drivers
v0x1d1d370_0 .net *"_ivl_4", 0 0, L_0x1d20cf0;  1 drivers
v0x1d1d450_0 .net *"_ivl_40", 0 0, L_0x1d21e10;  1 drivers
v0x1d1d530_0 .net *"_ivl_42", 0 0, L_0x1d21fe0;  1 drivers
v0x1d1d610_0 .net *"_ivl_44", 0 0, L_0x1d22220;  1 drivers
v0x1d1d6f0_0 .net *"_ivl_46", 0 0, L_0x1d22330;  1 drivers
v0x1d1d7d0_0 .net *"_ivl_48", 0 0, L_0x1d22580;  1 drivers
v0x1d1d8b0_0 .net *"_ivl_50", 0 0, L_0x1d22690;  1 drivers
v0x1d1d990_0 .net *"_ivl_52", 0 0, L_0x1d22880;  1 drivers
v0x1d1da70_0 .net *"_ivl_54", 0 0, L_0x1d228f0;  1 drivers
v0x1d1db50_0 .net *"_ivl_56", 0 0, L_0x1d22aa0;  1 drivers
v0x1d1dc30_0 .net *"_ivl_58", 0 0, L_0x1d22b10;  1 drivers
v0x1d1dd10_0 .net *"_ivl_6", 0 0, L_0x1d20d60;  1 drivers
v0x1d1ddf0_0 .net *"_ivl_60", 0 0, L_0x1d22d20;  1 drivers
v0x1d1ded0_0 .net *"_ivl_62", 0 0, L_0x1d22de0;  1 drivers
v0x1d1dfb0_0 .net *"_ivl_64", 0 0, L_0x1d23000;  1 drivers
v0x1d1e090_0 .net *"_ivl_66", 0 0, L_0x1d23070;  1 drivers
v0x1d1e170_0 .net *"_ivl_68", 0 0, L_0x1d23250;  1 drivers
v0x1d1e250_0 .net *"_ivl_70", 0 0, L_0x1d23310;  1 drivers
v0x1d1e330_0 .net *"_ivl_72", 0 0, L_0x1d23500;  1 drivers
v0x1d1e410_0 .net *"_ivl_74", 0 0, L_0x1d23610;  1 drivers
v0x1d1e4f0_0 .net *"_ivl_76", 0 0, L_0x1d237c0;  1 drivers
v0x1d1e5d0_0 .net *"_ivl_78", 0 0, L_0x1d23880;  1 drivers
v0x1d1e6b0_0 .net *"_ivl_8", 0 0, L_0x1d20e00;  1 drivers
v0x1d1e790_0 .net *"_ivl_80", 0 0, L_0x1d23a40;  1 drivers
v0x1d1e870_0 .net *"_ivl_82", 0 0, L_0x1d23b50;  1 drivers
v0x1d1e950_0 .net *"_ivl_84", 0 0, L_0x1d23d20;  1 drivers
v0x1d1ea30_0 .net *"_ivl_86", 0 0, L_0x1d23e30;  1 drivers
v0x1d1eb10_0 .net *"_ivl_88", 0 0, L_0x1d240b0;  1 drivers
v0x1d1ebf0_0 .net *"_ivl_90", 0 0, L_0x1d24120;  1 drivers
v0x1d1f0e0_0 .net *"_ivl_92", 0 0, L_0x1d24360;  1 drivers
v0x1d1f1c0_0 .net *"_ivl_94", 0 0, L_0x1d24420;  1 drivers
v0x1d1f2a0_0 .net *"_ivl_96", 0 0, L_0x1d24620;  1 drivers
v0x1d1f380_0 .net *"_ivl_98", 0 0, L_0x1d24730;  1 drivers
v0x1d1f460_0 .net "a", 0 0, v0x1d1a920_0;  alias, 1 drivers
v0x1d1f500_0 .net "b", 0 0, v0x1d1a9c0_0;  alias, 1 drivers
v0x1d1f5f0_0 .net "c", 0 0, v0x1d1aa60_0;  alias, 1 drivers
v0x1d1f6e0_0 .net "d", 0 0, v0x1d1aba0_0;  alias, 1 drivers
v0x1d1f7d0_0 .net "q", 0 0, L_0x1d26d60;  alias, 1 drivers
S_0x1d1f930 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1ce42b0;
 .timescale -12 -12;
E_0x1cdee60 .event anyedge, v0x1d205e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1d205e0_0;
    %nor/r;
    %assign/vec4 v0x1d205e0_0, 0;
    %wait E_0x1cdee60;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1d1a0d0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1aba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1aa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1a9c0_0, 0;
    %assign/vec4 v0x1d1a920_0, 0;
    %wait E_0x1cc79f0;
    %wait E_0x1cdf310;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1aba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1aa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1a9c0_0, 0;
    %assign/vec4 v0x1d1a920_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cdf0c0;
    %load/vec4 v0x1d1a920_0;
    %load/vec4 v0x1d1a9c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d1aa60_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x1d1aba0_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1aba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1aa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1a9c0_0, 0;
    %assign/vec4 v0x1d1a920_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1d1a720;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1cdf0c0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x1d1aba0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1aa60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1d1a9c0_0, 0;
    %assign/vec4 v0x1d1a920_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1ce42b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d202c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1d205e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1ce42b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x1d202c0_0;
    %inv;
    %store/vec4 v0x1d202c0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1ce42b0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1d1ab00_0, v0x1d20740_0, v0x1d200e0_0, v0x1d20180_0, v0x1d20220_0, v0x1d20360_0, v0x1d204a0_0, v0x1d20400_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1ce42b0;
T_7 ;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1ce42b0;
T_8 ;
    %wait E_0x1cdf0c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d20540_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d20540_0, 4, 32;
    %load/vec4 v0x1d20680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d20540_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1d20540_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d20540_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x1d204a0_0;
    %load/vec4 v0x1d204a0_0;
    %load/vec4 v0x1d20400_0;
    %xor;
    %load/vec4 v0x1d204a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d20540_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x1d20540_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1d20540_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/circuit3/iter0/response3/top_module.sv";
