{
  "questions": [
    {
      "question": "In digital logic design, what is the primary function of a basic logic gate (e.g., AND, OR, NOT)?",
      "options": [
        "To perform a fundamental Boolean operation on one or more binary inputs to produce a single binary output.",
        "To store multiple bits of data for an extended period.",
        "To amplify an analog signal.",
        "To convert analog signals to digital signals.",
        "To manage memory access permissions."
      ],
      "correct": 0
    },
    {
      "question": "In the context of an Instruction Set Architecture (ISA), what does the \"opcode\" field within an instruction primarily specify?",
      "options": [
        "The memory address of the next instruction to be executed.",
        "The specific operation (e.g., ADD, SUB, LOAD) that the CPU should perform.",
        "The value of the operand to be used in the operation.",
        "The number of clock cycles required to execute the instruction.",
        "The priority level of the instruction for interrupt handling."
      ],
      "correct": 1
    },
    {
      "question": "After the physical layout of an integrated circuit is complete, which verification step is crucial for ensuring that the implemented layout accurately matches the intended circuit schematic (netlist) by comparing connectivity and device properties?",
      "options": [
        "Design Rule Checking (DRC)",
        "Static Timing Analysis (STA)",
        "Power Integrity Analysis (PIA)",
        "Layout Versus Schematic (LVS)",
        "Antenna Rule Checking (ARC)"
      ],
      "correct": 3
    },
    {
      "question": "In a multi-core processor system utilizing the MESI cache coherence protocol, what does the \"Modified\" (M) state for a cache line primarily indicate?",
      "options": [
        "The cache line contains data that is identical to main memory and is present in other caches.",
        "The cache line is invalid and must be reloaded from main memory.",
        "The cache line contains the most up-to-date data, which has been modified by the local processor and is not present in any other cache, nor has it been written back to main memory.",
        "The cache line is exclusive to this cache and is identical to main memory.",
        "The cache line is shared with other caches but is out of date."
      ],
      "correct": 2
    },
    {
      "question": "Which formal verification technique involves exhaustively exploring all reachable states of a finite-state system to verify if a given temporal logic property holds for all execution paths, often used for control logic verification?",
      "options": [
        "Equivalence Checking",
        "Static Timing Analysis (STA)",
        "Regression Testing",
        "Model Checking",
        "Functional Simulation"
      ],
      "correct": 3
    }
  ]
}