
ArtLock.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b700  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001258  0800b890  0800b890  0001b890  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800cae8  0800cae8  000203dc  2**0
                  CONTENTS
  4 .ARM          00000008  0800cae8  0800cae8  0001cae8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800caf0  0800caf0  000203dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800caf0  0800caf0  0001caf0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800caf4  0800caf4  0001caf4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003dc  20000000  0800caf8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000738  200003dc  0800ced4  000203dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b14  0800ced4  00020b14  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001b977  00000000  00000000  0002040c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00003709  00000000  00000000  0003bd83  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016b8  00000000  00000000  0003f490  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000014f0  00000000  00000000  00040b48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  000273cd  00000000  00000000  00042038  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00013a1a  00000000  00000000  00069405  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000e7b96  00000000  00000000  0007ce1f  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  001649b5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006f84  00000000  00000000  00164a30  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003dc 	.word	0x200003dc
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800b878 	.word	0x0800b878

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003e0 	.word	0x200003e0
 80001cc:	0800b878 	.word	0x0800b878

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eae:	463b      	mov	r3, r7
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
 8000ebc:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000ebe:	4b37      	ldr	r3, [pc, #220]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ec0:	4a37      	ldr	r2, [pc, #220]	; (8000fa0 <MX_ADC1_Init+0xf8>)
 8000ec2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ec4:	4b35      	ldr	r3, [pc, #212]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eca:	4b34      	ldr	r3, [pc, #208]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ed0:	4b32      	ldr	r3, [pc, #200]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ed6:	4b31      	ldr	r3, [pc, #196]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000edc:	4b2f      	ldr	r3, [pc, #188]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ede:	2204      	movs	r2, #4
 8000ee0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ee2:	4b2e      	ldr	r3, [pc, #184]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ee8:	4b2c      	ldr	r3, [pc, #176]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8000eee:	4b2b      	ldr	r3, [pc, #172]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ef4:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000efc:	4b27      	ldr	r3, [pc, #156]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f02:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f08:	4b24      	ldr	r3, [pc, #144]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f10:	4b22      	ldr	r3, [pc, #136]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f16:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f1e:	481f      	ldr	r0, [pc, #124]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f20:	f002 ff02 	bl	8003d28 <HAL_ADC_Init>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000f2a:	f000 ffc3 	bl	8001eb4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <MX_ADC1_Init+0xfc>)
 8000f30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f32:	2306      	movs	r3, #6
 8000f34:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f36:	2300      	movs	r3, #0
 8000f38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f3a:	237f      	movs	r3, #127	; 0x7f
 8000f3c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f3e:	2304      	movs	r3, #4
 8000f40:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f46:	463b      	mov	r3, r7
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4814      	ldr	r0, [pc, #80]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f4c:	f003 f908 	bl	8004160 <HAL_ADC_ConfigChannel>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f56:	f000 ffad 	bl	8001eb4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f5a:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <MX_ADC1_Init+0x100>)
 8000f5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f5e:	230c      	movs	r3, #12
 8000f60:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f62:	463b      	mov	r3, r7
 8000f64:	4619      	mov	r1, r3
 8000f66:	480d      	ldr	r0, [pc, #52]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f68:	f003 f8fa 	bl	8004160 <HAL_ADC_ConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8000f72:	f000 ff9f 	bl	8001eb4 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f76:	4b0d      	ldr	r3, [pc, #52]	; (8000fac <MX_ADC1_Init+0x104>)
 8000f78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000f7a:	2312      	movs	r3, #18
 8000f7c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7e:	463b      	mov	r3, r7
 8000f80:	4619      	mov	r1, r3
 8000f82:	4806      	ldr	r0, [pc, #24]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f84:	f003 f8ec 	bl	8004160 <HAL_ADC_ConfigChannel>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8000f8e:	f000 ff91 	bl	8001eb4 <Error_Handler>
  }

}
 8000f92:	bf00      	nop
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	200008d4 	.word	0x200008d4
 8000fa0:	50040000 	.word	0x50040000
 8000fa4:	25b00200 	.word	0x25b00200
 8000fa8:	2e300800 	.word	0x2e300800
 8000fac:	14f00020 	.word	0x14f00020

08000fb0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a2b      	ldr	r2, [pc, #172]	; (800107c <HAL_ADC_MspInit+0xcc>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d14f      	bne.n	8001072 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fd2:	4b2b      	ldr	r3, [pc, #172]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd6:	4a2a      	ldr	r2, [pc, #168]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000fd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fde:	4b28      	ldr	r3, [pc, #160]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fea:	4b25      	ldr	r3, [pc, #148]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	4a24      	ldr	r2, [pc, #144]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff6:	4b22      	ldr	r3, [pc, #136]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PA4     ------> ADC1_IN9
    PA6     ------> ADC1_IN11 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_6;
 8001002:	2351      	movs	r3, #81	; 0x51
 8001004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001006:	230b      	movs	r3, #11
 8001008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001018:	f004 f93a 	bl	8005290 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800101c:	4b19      	ldr	r3, [pc, #100]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800101e:	4a1a      	ldr	r2, [pc, #104]	; (8001088 <HAL_ADC_MspInit+0xd8>)
 8001020:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001022:	4b18      	ldr	r3, [pc, #96]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001024:	2200      	movs	r2, #0
 8001026:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001028:	4b16      	ldr	r3, [pc, #88]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800102e:	4b15      	ldr	r3, [pc, #84]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001036:	2280      	movs	r2, #128	; 0x80
 8001038:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800103a:	4b12      	ldr	r3, [pc, #72]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800103c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001040:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001042:	4b10      	ldr	r3, [pc, #64]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001044:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001048:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800104a:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800104c:	2200      	movs	r2, #0
 800104e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001050:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001052:	2200      	movs	r2, #0
 8001054:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001056:	480b      	ldr	r0, [pc, #44]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001058:	f003 fee2 	bl	8004e20 <HAL_DMA_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8001062:	f000 ff27 	bl	8001eb4 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a06      	ldr	r2, [pc, #24]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800106a:	64da      	str	r2, [r3, #76]	; 0x4c
 800106c:	4a05      	ldr	r2, [pc, #20]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001072:	bf00      	nop
 8001074:	3728      	adds	r7, #40	; 0x28
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	50040000 	.word	0x50040000
 8001080:	40021000 	.word	0x40021000
 8001084:	20000938 	.word	0x20000938
 8001088:	40020008 	.word	0x40020008

0800108c <KE1_ADC_Senser_Get>:
* pusSound : 
* ???
*  0: 
*/
int KE1_ADC_Senser_Get(unsigned short *pusLight, unsigned short *pusSound, unsigned short *pusVoltage)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
	static unsigned short ausAdcDataBuf[3] = {0};
	unsigned short val = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	84fb      	strh	r3, [r7, #38]	; 0x26
	float fVolts = 0.0, fAmps = 0.0, fMicroamps = 0.0, fLux = 0.0;
 800109c:	f04f 0300 	mov.w	r3, #0
 80010a0:	623b      	str	r3, [r7, #32]
 80010a2:	f04f 0300 	mov.w	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
 80010a8:	f04f 0300 	mov.w	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]

	*pusLight = 0;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2200      	movs	r2, #0
 80010b8:	801a      	strh	r2, [r3, #0]
	*pusSound = 0;
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	2200      	movs	r2, #0
 80010be:	801a      	strh	r2, [r3, #0]
	*pusVoltage = 0;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	801a      	strh	r2, [r3, #0]

	HAL_ADC_Start_DMA( &hadc1, (uint32_t *)ausAdcDataBuf, 3); // ???DMA AD
 80010c6:	2203      	movs	r2, #3
 80010c8:	4938      	ldr	r1, [pc, #224]	; (80011ac <KE1_ADC_Senser_Get+0x120>)
 80010ca:	4839      	ldr	r0, [pc, #228]	; (80011b0 <KE1_ADC_Senser_Get+0x124>)
 80010cc:	f002 ffa6 	bl	800401c <HAL_ADC_Start_DMA>
	HAL_Delay(100); //?????????
 80010d0:	2064      	movs	r0, #100	; 0x64
 80010d2:	f002 fbff 	bl	80038d4 <HAL_Delay>
	HAL_ADC_Stop(&hadc1);// DMA AD
 80010d6:	4836      	ldr	r0, [pc, #216]	; (80011b0 <KE1_ADC_Senser_Get+0x124>)
 80010d8:	f002 ff6c 	bl	8003fb4 <HAL_ADC_Stop>

	// AD
	fVolts = ((3.3f*ausAdcDataBuf[0])/4096.0f);
 80010dc:	4b33      	ldr	r3, [pc, #204]	; (80011ac <KE1_ADC_Senser_Get+0x120>)
 80010de:	881b      	ldrh	r3, [r3, #0]
 80010e0:	ee07 3a90 	vmov	s15, r3
 80010e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80011b4 <KE1_ADC_Senser_Get+0x128>
 80010ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010f0:	eddf 6a31 	vldr	s13, [pc, #196]	; 80011b8 <KE1_ADC_Senser_Get+0x12c>
 80010f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010f8:	edc7 7a08 	vstr	s15, [r7, #32]
	fAmps = fVolts / 10000.0f;
 80010fc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001100:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80011bc <KE1_ADC_Senser_Get+0x130>
 8001104:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001108:	edc7 7a07 	vstr	s15, [r7, #28]
	fMicroamps = fAmps * 1000000;
 800110c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001110:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80011c0 <KE1_ADC_Senser_Get+0x134>
 8001114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001118:	edc7 7a06 	vstr	s15, [r7, #24]
	fLux = fMicroamps * 2.0f;
 800111c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001120:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001124:	edc7 7a05 	vstr	s15, [r7, #20]
	//printf("Light:PA4_ADC:%d - %.2fLux\n", ausAdcDataBuf[0], fLux);
	*pusLight = (uint16_t)fLux;
 8001128:	edd7 7a05 	vldr	s15, [r7, #20]
 800112c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001130:	ee17 3a90 	vmov	r3, s15
 8001134:	b29a      	uxth	r2, r3
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	801a      	strh	r2, [r3, #0]

	// AD
	val = ausAdcDataBuf[1];
 800113a:	4b1c      	ldr	r3, [pc, #112]	; (80011ac <KE1_ADC_Senser_Get+0x120>)
 800113c:	885b      	ldrh	r3, [r3, #2]
 800113e:	84fb      	strh	r3, [r7, #38]	; 0x26
	val = (((3.3f*val)/4096.0f)*2*1.5f)*1000;
 8001140:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800114a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80011b4 <KE1_ADC_Senser_Get+0x128>
 800114e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001152:	eddf 6a19 	vldr	s13, [pc, #100]	; 80011b8 <KE1_ADC_Senser_Get+0x12c>
 8001156:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800115e:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001162:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001166:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80011c4 <KE1_ADC_Senser_Get+0x138>
 800116a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001172:	ee17 3a90 	vmov	r3, s15
 8001176:	84fb      	strh	r3, [r7, #38]	; 0x26
	//printf("Sound:PA6_ADC:%d - %d\n", ausAdcDataBuf[1], val);
	*pusSound = val;
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800117c:	801a      	strh	r2, [r3, #0]

	// AD
	val = ausAdcDataBuf[2];
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <KE1_ADC_Senser_Get+0x120>)
 8001180:	889b      	ldrh	r3, [r3, #4]
 8001182:	84fb      	strh	r3, [r7, #38]	; 0x26
	val = ((val * 825)>>10)*3;//(val * 3300)/4096;//(val*2.17f);//(((3.3f*val)/4096.0f)*2.5f)*1000;
 8001184:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001186:	f240 3239 	movw	r2, #825	; 0x339
 800118a:	fb02 f303 	mul.w	r3, r2, r3
 800118e:	129b      	asrs	r3, r3, #10
 8001190:	b29b      	uxth	r3, r3
 8001192:	461a      	mov	r2, r3
 8001194:	0052      	lsls	r2, r2, #1
 8001196:	4413      	add	r3, r2
 8001198:	84fb      	strh	r3, [r7, #38]	; 0x26
	//printf("Sound:PA0_ADC:%d - %d\n", ausAdcDataBuf[1], val);
	*pusVoltage = val;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800119e:	801a      	strh	r2, [r3, #0]
	return 0;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3728      	adds	r7, #40	; 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	200003f8 	.word	0x200003f8
 80011b0:	200008d4 	.word	0x200008d4
 80011b4:	40533333 	.word	0x40533333
 80011b8:	45800000 	.word	0x45800000
 80011bc:	461c4000 	.word	0x461c4000
 80011c0:	49742400 	.word	0x49742400
 80011c4:	447a0000 	.word	0x447a0000

080011c8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <MX_DMA_Init+0x38>)
 80011d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011d2:	4a0b      	ldr	r2, [pc, #44]	; (8001200 <MX_DMA_Init+0x38>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	6493      	str	r3, [r2, #72]	; 0x48
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <MX_DMA_Init+0x38>)
 80011dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2100      	movs	r1, #0
 80011ea:	200b      	movs	r0, #11
 80011ec:	f003 fde1 	bl	8004db2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011f0:	200b      	movs	r0, #11
 80011f2:	f003 fdfa 	bl	8004dea <HAL_NVIC_EnableIRQ>

}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000

08001204 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08a      	sub	sp, #40	; 0x28
 8001208:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800121a:	4b38      	ldr	r3, [pc, #224]	; (80012fc <MX_GPIO_Init+0xf8>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121e:	4a37      	ldr	r2, [pc, #220]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001220:	f043 0304 	orr.w	r3, r3, #4
 8001224:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001226:	4b35      	ldr	r3, [pc, #212]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122a:	f003 0304 	and.w	r3, r3, #4
 800122e:	613b      	str	r3, [r7, #16]
 8001230:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001232:	4b32      	ldr	r3, [pc, #200]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001236:	4a31      	ldr	r2, [pc, #196]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001238:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800123c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800123e:	4b2f      	ldr	r3, [pc, #188]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800124a:	4b2c      	ldr	r3, [pc, #176]	; (80012fc <MX_GPIO_Init+0xf8>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124e:	4a2b      	ldr	r2, [pc, #172]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001256:	4b29      	ldr	r3, [pc, #164]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001262:	4b26      	ldr	r3, [pc, #152]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001266:	4a25      	ldr	r2, [pc, #148]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001268:	f043 0302 	orr.w	r3, r3, #2
 800126c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126e:	4b23      	ldr	r3, [pc, #140]	; (80012fc <MX_GPIO_Init+0xf8>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8 
 800127a:	2200      	movs	r2, #0
 800127c:	f240 311a 	movw	r1, #794	; 0x31a
 8001280:	481f      	ldr	r0, [pc, #124]	; (8001300 <MX_GPIO_Init+0xfc>)
 8001282:	f004 f97f 	bl	8005584 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8001286:	2201      	movs	r2, #1
 8001288:	21e0      	movs	r1, #224	; 0xe0
 800128a:	481d      	ldr	r0, [pc, #116]	; (8001300 <MX_GPIO_Init+0xfc>)
 800128c:	f004 f97a 	bl	8005584 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001290:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001296:	4b1b      	ldr	r3, [pc, #108]	; (8001304 <MX_GPIO_Init+0x100>)
 8001298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800129a:	2301      	movs	r3, #1
 800129c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	4818      	ldr	r0, [pc, #96]	; (8001308 <MX_GPIO_Init+0x104>)
 80012a6:	f003 fff3 	bl	8005290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB3 PB4 PB5 
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 80012aa:	f240 33fa 	movw	r3, #1018	; 0x3fa
 80012ae:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b0:	2301      	movs	r3, #1
 80012b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b8:	2300      	movs	r3, #0
 80012ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	4619      	mov	r1, r3
 80012c2:	480f      	ldr	r0, [pc, #60]	; (8001300 <MX_GPIO_Init+0xfc>)
 80012c4:	f003 ffe4 	bl	8005290 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_15;
 80012c8:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 80012cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ce:	4b0d      	ldr	r3, [pc, #52]	; (8001304 <MX_GPIO_Init+0x100>)
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012d2:	2301      	movs	r3, #1
 80012d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e0:	f003 ffd6 	bl	8005290 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 80012e4:	2200      	movs	r2, #0
 80012e6:	2104      	movs	r1, #4
 80012e8:	2028      	movs	r0, #40	; 0x28
 80012ea:	f003 fd62 	bl	8004db2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80012ee:	2028      	movs	r0, #40	; 0x28
 80012f0:	f003 fd7b 	bl	8004dea <HAL_NVIC_EnableIRQ>

}
 80012f4:	bf00      	nop
 80012f6:	3728      	adds	r7, #40	; 0x28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40021000 	.word	0x40021000
 8001300:	48000400 	.word	0x48000400
 8001304:	10110000 	.word	0x10110000
 8001308:	48000800 	.word	0x48000800

0800130c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
unsigned char key1 = 0, key2 = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	4603      	mov	r3, r0
 8001314:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == GPIO_PIN_11){
 8001316:	88fb      	ldrh	r3, [r7, #6]
 8001318:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800131c:	d103      	bne.n	8001326 <HAL_GPIO_EXTI_Callback+0x1a>
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 800131e:	2120      	movs	r1, #32
 8001320:	480e      	ldr	r0, [pc, #56]	; (800135c <HAL_GPIO_EXTI_Callback+0x50>)
 8001322:	f004 f947 	bl	80055b4 <HAL_GPIO_TogglePin>
	}
	if(GPIO_Pin == GPIO_PIN_13){
 8001326:	88fb      	ldrh	r3, [r7, #6]
 8001328:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800132c:	d107      	bne.n	800133e <HAL_GPIO_EXTI_Callback+0x32>
		key1 = 1;
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <HAL_GPIO_EXTI_Callback+0x54>)
 8001330:	2201      	movs	r2, #1
 8001332:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 8001334:	2120      	movs	r1, #32
 8001336:	4809      	ldr	r0, [pc, #36]	; (800135c <HAL_GPIO_EXTI_Callback+0x50>)
 8001338:	f004 f93c 	bl	80055b4 <HAL_GPIO_TogglePin>
	}else if(GPIO_Pin == GPIO_PIN_15){
		key2 = 1;
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
	}
}
 800133c:	e00a      	b.n	8001354 <HAL_GPIO_EXTI_Callback+0x48>
	}else if(GPIO_Pin == GPIO_PIN_15){
 800133e:	88fb      	ldrh	r3, [r7, #6]
 8001340:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001344:	d106      	bne.n	8001354 <HAL_GPIO_EXTI_Callback+0x48>
		key2 = 1;
 8001346:	4b07      	ldr	r3, [pc, #28]	; (8001364 <HAL_GPIO_EXTI_Callback+0x58>)
 8001348:	2201      	movs	r2, #1
 800134a:	701a      	strb	r2, [r3, #0]
		HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5);
 800134c:	2120      	movs	r1, #32
 800134e:	4803      	ldr	r0, [pc, #12]	; (800135c <HAL_GPIO_EXTI_Callback+0x50>)
 8001350:	f004 f930 	bl	80055b4 <HAL_GPIO_TogglePin>
}
 8001354:	bf00      	nop
 8001356:	3708      	adds	r7, #8
 8001358:	46bd      	mov	sp, r7
 800135a:	bd80      	pop	{r7, pc}
 800135c:	48000400 	.word	0x48000400
 8001360:	200003fe 	.word	0x200003fe
 8001364:	200003ff 	.word	0x200003ff

08001368 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001368:	b580      	push	{r7, lr}
 800136a:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 800136c:	4b1b      	ldr	r3, [pc, #108]	; (80013dc <MX_I2C2_Init+0x74>)
 800136e:	4a1c      	ldr	r2, [pc, #112]	; (80013e0 <MX_I2C2_Init+0x78>)
 8001370:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 8001372:	4b1a      	ldr	r3, [pc, #104]	; (80013dc <MX_I2C2_Init+0x74>)
 8001374:	4a1b      	ldr	r2, [pc, #108]	; (80013e4 <MX_I2C2_Init+0x7c>)
 8001376:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001378:	4b18      	ldr	r3, [pc, #96]	; (80013dc <MX_I2C2_Init+0x74>)
 800137a:	2200      	movs	r2, #0
 800137c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800137e:	4b17      	ldr	r3, [pc, #92]	; (80013dc <MX_I2C2_Init+0x74>)
 8001380:	2201      	movs	r2, #1
 8001382:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001384:	4b15      	ldr	r3, [pc, #84]	; (80013dc <MX_I2C2_Init+0x74>)
 8001386:	2200      	movs	r2, #0
 8001388:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800138a:	4b14      	ldr	r3, [pc, #80]	; (80013dc <MX_I2C2_Init+0x74>)
 800138c:	2200      	movs	r2, #0
 800138e:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001390:	4b12      	ldr	r3, [pc, #72]	; (80013dc <MX_I2C2_Init+0x74>)
 8001392:	2200      	movs	r2, #0
 8001394:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001396:	4b11      	ldr	r3, [pc, #68]	; (80013dc <MX_I2C2_Init+0x74>)
 8001398:	2200      	movs	r2, #0
 800139a:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800139c:	4b0f      	ldr	r3, [pc, #60]	; (80013dc <MX_I2C2_Init+0x74>)
 800139e:	2200      	movs	r2, #0
 80013a0:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80013a2:	480e      	ldr	r0, [pc, #56]	; (80013dc <MX_I2C2_Init+0x74>)
 80013a4:	f004 f938 	bl	8005618 <HAL_I2C_Init>
 80013a8:	4603      	mov	r3, r0
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d001      	beq.n	80013b2 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 80013ae:	f000 fd81 	bl	8001eb4 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013b2:	2100      	movs	r1, #0
 80013b4:	4809      	ldr	r0, [pc, #36]	; (80013dc <MX_I2C2_Init+0x74>)
 80013b6:	f004 fca1 	bl	8005cfc <HAL_I2CEx_ConfigAnalogFilter>
 80013ba:	4603      	mov	r3, r0
 80013bc:	2b00      	cmp	r3, #0
 80013be:	d001      	beq.n	80013c4 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 80013c0:	f000 fd78 	bl	8001eb4 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 80013c4:	2100      	movs	r1, #0
 80013c6:	4805      	ldr	r0, [pc, #20]	; (80013dc <MX_I2C2_Init+0x74>)
 80013c8:	f004 fce3 	bl	8005d92 <HAL_I2CEx_ConfigDigitalFilter>
 80013cc:	4603      	mov	r3, r0
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d001      	beq.n	80013d6 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80013d2:	f000 fd6f 	bl	8001eb4 <Error_Handler>
  }

}
 80013d6:	bf00      	nop
 80013d8:	bd80      	pop	{r7, pc}
 80013da:	bf00      	nop
 80013dc:	20000980 	.word	0x20000980
 80013e0:	40005800 	.word	0x40005800
 80013e4:	00707cbb 	.word	0x00707cbb

080013e8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013e8:	b580      	push	{r7, lr}
 80013ea:	b08a      	sub	sp, #40	; 0x28
 80013ec:	af00      	add	r7, sp, #0
 80013ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013f0:	f107 0314 	add.w	r3, r7, #20
 80013f4:	2200      	movs	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
 80013f8:	605a      	str	r2, [r3, #4]
 80013fa:	609a      	str	r2, [r3, #8]
 80013fc:	60da      	str	r2, [r3, #12]
 80013fe:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	4a17      	ldr	r2, [pc, #92]	; (8001464 <HAL_I2C_MspInit+0x7c>)
 8001406:	4293      	cmp	r3, r2
 8001408:	d128      	bne.n	800145c <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800140a:	4b17      	ldr	r3, [pc, #92]	; (8001468 <HAL_I2C_MspInit+0x80>)
 800140c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800140e:	4a16      	ldr	r2, [pc, #88]	; (8001468 <HAL_I2C_MspInit+0x80>)
 8001410:	f043 0302 	orr.w	r3, r3, #2
 8001414:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001416:	4b14      	ldr	r3, [pc, #80]	; (8001468 <HAL_I2C_MspInit+0x80>)
 8001418:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800141a:	f003 0302 	and.w	r3, r3, #2
 800141e:	613b      	str	r3, [r7, #16]
 8001420:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8001422:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 8001426:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001428:	2312      	movs	r3, #18
 800142a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800142c:	2301      	movs	r3, #1
 800142e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001430:	2303      	movs	r3, #3
 8001432:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001434:	2304      	movs	r3, #4
 8001436:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001438:	f107 0314 	add.w	r3, r7, #20
 800143c:	4619      	mov	r1, r3
 800143e:	480b      	ldr	r0, [pc, #44]	; (800146c <HAL_I2C_MspInit+0x84>)
 8001440:	f003 ff26 	bl	8005290 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001444:	4b08      	ldr	r3, [pc, #32]	; (8001468 <HAL_I2C_MspInit+0x80>)
 8001446:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001448:	4a07      	ldr	r2, [pc, #28]	; (8001468 <HAL_I2C_MspInit+0x80>)
 800144a:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800144e:	6593      	str	r3, [r2, #88]	; 0x58
 8001450:	4b05      	ldr	r3, [pc, #20]	; (8001468 <HAL_I2C_MspInit+0x80>)
 8001452:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001454:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001458:	60fb      	str	r3, [r7, #12]
 800145a:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 800145c:	bf00      	nop
 800145e:	3728      	adds	r7, #40	; 0x28
 8001460:	46bd      	mov	sp, r7
 8001462:	bd80      	pop	{r7, pc}
 8001464:	40005800 	.word	0x40005800
 8001468:	40021000 	.word	0x40021000
 800146c:	48000400 	.word	0x48000400

08001470 <KE1_I2C_SHT31>:
* pfHumi : 
* ??
*  0: 
*/
int KE1_I2C_SHT31(float *pfTemp, float *pfHumi)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b088      	sub	sp, #32
 8001474:	af04      	add	r7, sp, #16
 8001476:	6078      	str	r0, [r7, #4]
 8001478:	6039      	str	r1, [r7, #0]
	unsigned short usVal = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	81fb      	strh	r3, [r7, #14]
	unsigned char dataBuf[6] = {0};
 800147e:	f107 0308 	add.w	r3, r7, #8
 8001482:	2200      	movs	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
 8001486:	809a      	strh	r2, [r3, #4]
	if(NULL == pfTemp || NULL == pfHumi) return -1;
 8001488:	687b      	ldr	r3, [r7, #4]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d002      	beq.n	8001494 <KE1_I2C_SHT31+0x24>
 800148e:	683b      	ldr	r3, [r7, #0]
 8001490:	2b00      	cmp	r3, #0
 8001492:	d102      	bne.n	800149a <KE1_I2C_SHT31+0x2a>
 8001494:	f04f 33ff 	mov.w	r3, #4294967295
 8001498:	e04a      	b.n	8001530 <KE1_I2C_SHT31+0xc0>
	*pfTemp = 0.0;
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	f04f 0200 	mov.w	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
	*pfHumi = 0.0;
 80014a2:	683b      	ldr	r3, [r7, #0]
 80014a4:	f04f 0200 	mov.w	r2, #0
 80014a8:	601a      	str	r2, [r3, #0]
	/*
	
	0x89 -> I2C
	0x240B -> I2C()
	*/
	HAL_I2C_Mem_Read(&hi2c2, 0x89, 0x240B, I2C_MEMADD_SIZE_16BIT, dataBuf, 6, 0xF);
 80014aa:	230f      	movs	r3, #15
 80014ac:	9302      	str	r3, [sp, #8]
 80014ae:	2306      	movs	r3, #6
 80014b0:	9301      	str	r3, [sp, #4]
 80014b2:	f107 0308 	add.w	r3, r7, #8
 80014b6:	9300      	str	r3, [sp, #0]
 80014b8:	2302      	movs	r3, #2
 80014ba:	f242 420b 	movw	r2, #9227	; 0x240b
 80014be:	2189      	movs	r1, #137	; 0x89
 80014c0:	481d      	ldr	r0, [pc, #116]	; (8001538 <KE1_I2C_SHT31+0xc8>)
 80014c2:	f004 f939 	bl	8005738 <HAL_I2C_Mem_Read>

	usVal = (dataBuf[0]<<8)|dataBuf[1];
 80014c6:	7a3b      	ldrb	r3, [r7, #8]
 80014c8:	021b      	lsls	r3, r3, #8
 80014ca:	b21a      	sxth	r2, r3
 80014cc:	7a7b      	ldrb	r3, [r7, #9]
 80014ce:	b21b      	sxth	r3, r3
 80014d0:	4313      	orrs	r3, r2
 80014d2:	b21b      	sxth	r3, r3
 80014d4:	81fb      	strh	r3, [r7, #14]
	*pfTemp = 175.0f*(float)usVal/65535.0f-45.0f;
 80014d6:	89fb      	ldrh	r3, [r7, #14]
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e0:	ed9f 7a16 	vldr	s14, [pc, #88]	; 800153c <KE1_I2C_SHT31+0xcc>
 80014e4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014e8:	eddf 6a15 	vldr	s13, [pc, #84]	; 8001540 <KE1_I2C_SHT31+0xd0>
 80014ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014f0:	ed9f 7a14 	vldr	s14, [pc, #80]	; 8001544 <KE1_I2C_SHT31+0xd4>
 80014f4:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014f8:	687b      	ldr	r3, [r7, #4]
 80014fa:	edc3 7a00 	vstr	s15, [r3]

	usVal = (dataBuf[3]<<8)|dataBuf[4];
 80014fe:	7afb      	ldrb	r3, [r7, #11]
 8001500:	021b      	lsls	r3, r3, #8
 8001502:	b21a      	sxth	r2, r3
 8001504:	7b3b      	ldrb	r3, [r7, #12]
 8001506:	b21b      	sxth	r3, r3
 8001508:	4313      	orrs	r3, r2
 800150a:	b21b      	sxth	r3, r3
 800150c:	81fb      	strh	r3, [r7, #14]
	*pfHumi = 100.0f*(float)usVal/65535.0f;
 800150e:	89fb      	ldrh	r3, [r7, #14]
 8001510:	ee07 3a90 	vmov	s15, r3
 8001514:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001518:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001548 <KE1_I2C_SHT31+0xd8>
 800151c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001520:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001540 <KE1_I2C_SHT31+0xd0>
 8001524:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001528:	683b      	ldr	r3, [r7, #0]
 800152a:	edc3 7a00 	vstr	s15, [r3]

	return 0;
 800152e:	2300      	movs	r3, #0
}
 8001530:	4618      	mov	r0, r3
 8001532:	3710      	adds	r7, #16
 8001534:	46bd      	mov	sp, r7
 8001536:	bd80      	pop	{r7, pc}
 8001538:	20000980 	.word	0x20000980
 800153c:	432f0000 	.word	0x432f0000
 8001540:	477fff00 	.word	0x477fff00
 8001544:	42340000 	.word	0x42340000
 8001548:	42c80000 	.word	0x42c80000

0800154c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800154c:	b480      	push	{r7}
 800154e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001550:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001554:	4b05      	ldr	r3, [pc, #20]	; (800156c <__NVIC_SystemReset+0x20>)
 8001556:	68db      	ldr	r3, [r3, #12]
 8001558:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800155c:	4903      	ldr	r1, [pc, #12]	; (800156c <__NVIC_SystemReset+0x20>)
 800155e:	4b04      	ldr	r3, [pc, #16]	; (8001570 <__NVIC_SystemReset+0x24>)
 8001560:	4313      	orrs	r3, r2
 8001562:	60cb      	str	r3, [r1, #12]
 8001564:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001568:	bf00      	nop
 800156a:	e7fd      	b.n	8001568 <__NVIC_SystemReset+0x1c>
 800156c:	e000ed00 	.word	0xe000ed00
 8001570:	05fa0004 	.word	0x05fa0004

08001574 <KE1_Parse_NNMI>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int KE1_Parse_NNMI(char *pcNNMI, char *pcOut)
{
 8001574:	b580      	push	{r7, lr}
 8001576:	b088      	sub	sp, #32
 8001578:	af00      	add	r7, sp, #0
 800157a:	6078      	str	r0, [r7, #4]
 800157c:	6039      	str	r1, [r7, #0]
	char ch = 0, lenFlag = 0, dataFlag = 0;
 800157e:	2300      	movs	r3, #0
 8001580:	73fb      	strb	r3, [r7, #15]
 8001582:	2300      	movs	r3, #0
 8001584:	77fb      	strb	r3, [r7, #31]
 8001586:	2300      	movs	r3, #0
 8001588:	77bb      	strb	r3, [r7, #30]
	char acLen[5] = {0};
 800158a:	f107 0308 	add.w	r3, r7, #8
 800158e:	2200      	movs	r2, #0
 8001590:	601a      	str	r2, [r3, #0]
 8001592:	711a      	strb	r2, [r3, #4]
	int i = 0, pos = 0, dLen = 0;
 8001594:	2300      	movs	r3, #0
 8001596:	61bb      	str	r3, [r7, #24]
 8001598:	2300      	movs	r3, #0
 800159a:	617b      	str	r3, [r7, #20]
 800159c:	2300      	movs	r3, #0
 800159e:	613b      	str	r3, [r7, #16]
	//+NNMI:6,010009020000
	for(i=0; i<strlen(pcNNMI); i++){
 80015a0:	2300      	movs	r3, #0
 80015a2:	61bb      	str	r3, [r7, #24]
 80015a4:	e03c      	b.n	8001620 <KE1_Parse_NNMI+0xac>
		ch = pcNNMI[i];
 80015a6:	69bb      	ldr	r3, [r7, #24]
 80015a8:	687a      	ldr	r2, [r7, #4]
 80015aa:	4413      	add	r3, r2
 80015ac:	781b      	ldrb	r3, [r3, #0]
 80015ae:	73fb      	strb	r3, [r7, #15]
		if(0x0D == ch && 1 == dataFlag) break;
 80015b0:	7bfb      	ldrb	r3, [r7, #15]
 80015b2:	2b0d      	cmp	r3, #13
 80015b4:	d102      	bne.n	80015bc <KE1_Parse_NNMI+0x48>
 80015b6:	7fbb      	ldrb	r3, [r7, #30]
 80015b8:	2b01      	cmp	r3, #1
 80015ba:	d039      	beq.n	8001630 <KE1_Parse_NNMI+0xbc>

		if(':' == ch){
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	2b3a      	cmp	r3, #58	; 0x3a
 80015c0:	d104      	bne.n	80015cc <KE1_Parse_NNMI+0x58>
			lenFlag = 1; pos = 0;
 80015c2:	2301      	movs	r3, #1
 80015c4:	77fb      	strb	r3, [r7, #31]
 80015c6:	2300      	movs	r3, #0
 80015c8:	617b      	str	r3, [r7, #20]
			continue;
 80015ca:	e026      	b.n	800161a <KE1_Parse_NNMI+0xa6>
		}
		if(',' == ch){
 80015cc:	7bfb      	ldrb	r3, [r7, #15]
 80015ce:	2b2c      	cmp	r3, #44	; 0x2c
 80015d0:	d10c      	bne.n	80015ec <KE1_Parse_NNMI+0x78>
			lenFlag = 0;
 80015d2:	2300      	movs	r3, #0
 80015d4:	77fb      	strb	r3, [r7, #31]
			dataFlag = 1; pos = 0;
 80015d6:	2301      	movs	r3, #1
 80015d8:	77bb      	strb	r3, [r7, #30]
 80015da:	2300      	movs	r3, #0
 80015dc:	617b      	str	r3, [r7, #20]
			dLen = atoi(acLen);
 80015de:	f107 0308 	add.w	r3, r7, #8
 80015e2:	4618      	mov	r0, r3
 80015e4:	f007 fae8 	bl	8008bb8 <atoi>
 80015e8:	6138      	str	r0, [r7, #16]
			continue;
 80015ea:	e016      	b.n	800161a <KE1_Parse_NNMI+0xa6>
		}
		if(1 == lenFlag){
 80015ec:	7ffb      	ldrb	r3, [r7, #31]
 80015ee:	2b01      	cmp	r3, #1
 80015f0:	d108      	bne.n	8001604 <KE1_Parse_NNMI+0x90>
			acLen[pos++] = ch;
 80015f2:	697b      	ldr	r3, [r7, #20]
 80015f4:	1c5a      	adds	r2, r3, #1
 80015f6:	617a      	str	r2, [r7, #20]
 80015f8:	f107 0220 	add.w	r2, r7, #32
 80015fc:	4413      	add	r3, r2
 80015fe:	7bfa      	ldrb	r2, [r7, #15]
 8001600:	f803 2c18 	strb.w	r2, [r3, #-24]
		}
		if(1 == dataFlag){
 8001604:	7fbb      	ldrb	r3, [r7, #30]
 8001606:	2b01      	cmp	r3, #1
 8001608:	d107      	bne.n	800161a <KE1_Parse_NNMI+0xa6>
			pcOut[pos++] = ch;
 800160a:	697b      	ldr	r3, [r7, #20]
 800160c:	1c5a      	adds	r2, r3, #1
 800160e:	617a      	str	r2, [r7, #20]
 8001610:	461a      	mov	r2, r3
 8001612:	683b      	ldr	r3, [r7, #0]
 8001614:	4413      	add	r3, r2
 8001616:	7bfa      	ldrb	r2, [r7, #15]
 8001618:	701a      	strb	r2, [r3, #0]
	for(i=0; i<strlen(pcNNMI); i++){
 800161a:	69bb      	ldr	r3, [r7, #24]
 800161c:	3301      	adds	r3, #1
 800161e:	61bb      	str	r3, [r7, #24]
 8001620:	6878      	ldr	r0, [r7, #4]
 8001622:	f7fe fdd5 	bl	80001d0 <strlen>
 8001626:	4602      	mov	r2, r0
 8001628:	69bb      	ldr	r3, [r7, #24]
 800162a:	429a      	cmp	r2, r3
 800162c:	d8bb      	bhi.n	80015a6 <KE1_Parse_NNMI+0x32>
 800162e:	e000      	b.n	8001632 <KE1_Parse_NNMI+0xbe>
		if(0x0D == ch && 1 == dataFlag) break;
 8001630:	bf00      	nop
		}
	}
	return dLen;
 8001632:	693b      	ldr	r3, [r7, #16]
}
 8001634:	4618      	mov	r0, r3
 8001636:	3720      	adds	r7, #32
 8001638:	46bd      	mov	sp, r7
 800163a:	bd80      	pop	{r7, pc}

0800163c <ascii2hex>:

void ascii2hex(char *pcAscii, char *pcHex)
{
 800163c:	b580      	push	{r7, lr}
 800163e:	b086      	sub	sp, #24
 8001640:	af00      	add	r7, sp, #0
 8001642:	6078      	str	r0, [r7, #4]
 8001644:	6039      	str	r1, [r7, #0]
	int iDlen = 0, i = 0, pos = 0;
 8001646:	2300      	movs	r3, #0
 8001648:	60fb      	str	r3, [r7, #12]
 800164a:	2300      	movs	r3, #0
 800164c:	617b      	str	r3, [r7, #20]
 800164e:	2300      	movs	r3, #0
 8001650:	613b      	str	r3, [r7, #16]
	iDlen = strlen(pcAscii);
 8001652:	6878      	ldr	r0, [r7, #4]
 8001654:	f7fe fdbc 	bl	80001d0 <strlen>
 8001658:	4603      	mov	r3, r0
 800165a:	60fb      	str	r3, [r7, #12]
	if(128 < iDlen) return;
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	2b80      	cmp	r3, #128	; 0x80
 8001660:	dc18      	bgt.n	8001694 <ascii2hex+0x58>
	for(i=0; i<iDlen; i++){
 8001662:	2300      	movs	r3, #0
 8001664:	617b      	str	r3, [r7, #20]
 8001666:	e010      	b.n	800168a <ascii2hex+0x4e>
		sprintf(&pcHex[pos], "%02X", pcAscii[i]);
 8001668:	693b      	ldr	r3, [r7, #16]
 800166a:	683a      	ldr	r2, [r7, #0]
 800166c:	18d0      	adds	r0, r2, r3
 800166e:	697b      	ldr	r3, [r7, #20]
 8001670:	687a      	ldr	r2, [r7, #4]
 8001672:	4413      	add	r3, r2
 8001674:	781b      	ldrb	r3, [r3, #0]
 8001676:	461a      	mov	r2, r3
 8001678:	4908      	ldr	r1, [pc, #32]	; (800169c <ascii2hex+0x60>)
 800167a:	f007 ffeb 	bl	8009654 <siprintf>
		pos += 2;
 800167e:	693b      	ldr	r3, [r7, #16]
 8001680:	3302      	adds	r3, #2
 8001682:	613b      	str	r3, [r7, #16]
	for(i=0; i<iDlen; i++){
 8001684:	697b      	ldr	r3, [r7, #20]
 8001686:	3301      	adds	r3, #1
 8001688:	617b      	str	r3, [r7, #20]
 800168a:	697a      	ldr	r2, [r7, #20]
 800168c:	68fb      	ldr	r3, [r7, #12]
 800168e:	429a      	cmp	r2, r3
 8001690:	dbea      	blt.n	8001668 <ascii2hex+0x2c>
 8001692:	e000      	b.n	8001696 <ascii2hex+0x5a>
	if(128 < iDlen) return;
 8001694:	bf00      	nop
	}
}
 8001696:	3718      	adds	r7, #24
 8001698:	46bd      	mov	sp, r7
 800169a:	bd80      	pop	{r7, pc}
 800169c:	0800b890 	.word	0x0800b890

080016a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80016a2:	b0a1      	sub	sp, #132	; 0x84
 80016a4:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */
	const char *pcVersion = "V0.1.7";
 80016a6:	4bbc      	ldr	r3, [pc, #752]	; (8001998 <main+0x2f8>)
 80016a8:	643b      	str	r3, [r7, #64]	; 0x40
	float fTemp = 34.2, fHumi = 0.0;
 80016aa:	4bbc      	ldr	r3, [pc, #752]	; (800199c <main+0x2fc>)
 80016ac:	633b      	str	r3, [r7, #48]	; 0x30
 80016ae:	f04f 0300 	mov.w	r3, #0
 80016b2:	62fb      	str	r3, [r7, #44]	; 0x2c
	unsigned short usLight = 0, usSound = 0, usVoltage = 0;
 80016b4:	2300      	movs	r3, #0
 80016b6:	857b      	strh	r3, [r7, #42]	; 0x2a
 80016b8:	2300      	movs	r3, #0
 80016ba:	853b      	strh	r3, [r7, #40]	; 0x28
 80016bc:	2300      	movs	r3, #0
 80016be:	84fb      	strh	r3, [r7, #38]	; 0x26

	int iUserCase = 0, iRet = -1, tryCnt = 0, iSigVal = 0;
 80016c0:	2300      	movs	r3, #0
 80016c2:	65fb      	str	r3, [r7, #92]	; 0x5c
 80016c4:	f04f 33ff 	mov.w	r3, #4294967295
 80016c8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016ca:	2300      	movs	r3, #0
 80016cc:	65bb      	str	r3, [r7, #88]	; 0x58
 80016ce:	2300      	movs	r3, #0
 80016d0:	657b      	str	r3, [r7, #84]	; 0x54

	char netFlag = 0, cmdLen = 0, acSigVal[3] = {0};
 80016d2:	2300      	movs	r3, #0
 80016d4:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
 80016d8:	2300      	movs	r3, #0
 80016da:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
 80016de:	f107 0320 	add.w	r3, r7, #32
 80016e2:	2100      	movs	r1, #0
 80016e4:	460a      	mov	r2, r1
 80016e6:	801a      	strh	r2, [r3, #0]
 80016e8:	460a      	mov	r2, r1
 80016ea:	709a      	strb	r2, [r3, #2]

	unsigned int atLen = 0, dLen = 0, timeout = 1000, upDevFreq = 0, upNetFreq = 0;
 80016ec:	2300      	movs	r3, #0
 80016ee:	61fb      	str	r3, [r7, #28]
 80016f0:	2300      	movs	r3, #0
 80016f2:	637b      	str	r3, [r7, #52]	; 0x34
 80016f4:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016f8:	64fb      	str	r3, [r7, #76]	; 0x4c
 80016fa:	2300      	movs	r3, #0
 80016fc:	64bb      	str	r3, [r7, #72]	; 0x48
 80016fe:	2300      	movs	r3, #0
 8001700:	647b      	str	r3, [r7, #68]	; 0x44
	int nbSP = 0, nbCCID = 0, nbSNR = 0;
 8001702:	2300      	movs	r3, #0
 8001704:	61bb      	str	r3, [r7, #24]
 8001706:	2300      	movs	r3, #0
 8001708:	617b      	str	r3, [r7, #20]
 800170a:	2300      	movs	r3, #0
 800170c:	613b      	str	r3, [r7, #16]
	unsigned char nbECL = 0;
 800170e:	2300      	movs	r3, #0
 8001710:	73fb      	strb	r3, [r7, #15]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001712:	f002 f86e 	bl	80037f2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001716:	f000 fb4b 	bl	8001db0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800171a:	f7ff fd73 	bl	8001204 <MX_GPIO_Init>
  MX_DMA_Init();
 800171e:	f7ff fd53 	bl	80011c8 <MX_DMA_Init>
  MX_ADC1_Init();
 8001722:	f7ff fbc1 	bl	8000ea8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8001726:	f001 fd91 	bl	800324c <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 800172a:	f001 fdbf 	bl	80032ac <MX_USART3_UART_Init>
  MX_I2C2_Init();
 800172e:	f7ff fe1b 	bl	8001368 <MX_I2C2_Init>
  MX_TIM2_Init();
 8001732:	f001 fcdf 	bl	80030f4 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
//	Beep_Switch(1);
//	HAL_Delay(500);
//	Beep_Switch(0);

	UART_Enable_Receive_IT();// ???
 8001736:	f001 fea9 	bl	800348c <UART_Enable_Receive_IT>

	OLED_Init(); // OLDE
 800173a:	f001 f9b5 	bl	8002aa8 <OLED_Init>


	OLED_DrawLogo(); // bmplogo
 800173e:	f001 fa19 	bl	8002b74 <OLED_DrawLogo>
	HAL_Delay(2000);
 8001742:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001746:	f002 f8c5 	bl	80038d4 <HAL_Delay>

	OLED_ShowKE1(); //  KE1
 800174a:	f001 fa23 	bl	8002b94 <OLED_ShowKE1>
	OLED_ShowString(0, 3, (uint8_t *)pcVersion, 6);
 800174e:	2306      	movs	r3, #6
 8001750:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001752:	2103      	movs	r1, #3
 8001754:	2000      	movs	r0, #0
 8001756:	f001 f8df 	bl	8002918 <OLED_ShowString>
	HAL_Delay(2000);
 800175a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800175e:	f002 f8b9 	bl	80038d4 <HAL_Delay>
	printf("Hello! i am KE1 south demo %s\r\n",pcVersion);
 8001762:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8001764:	488e      	ldr	r0, [pc, #568]	; (80019a0 <main+0x300>)
 8001766:	f007 fec5 	bl	80094f4 <iprintf>


	KE1_I2C_SHT31(&fTemp, &fHumi);
 800176a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800176e:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001772:	4611      	mov	r1, r2
 8001774:	4618      	mov	r0, r3
 8001776:	f7ff fe7b 	bl	8001470 <KE1_I2C_SHT31>
	printf("T:%0.2f,H:%0.2f\r\n", fTemp, fHumi);
 800177a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800177c:	4618      	mov	r0, r3
 800177e:	f7fe fee3 	bl	8000548 <__aeabi_f2d>
 8001782:	4605      	mov	r5, r0
 8001784:	460e      	mov	r6, r1
 8001786:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001788:	4618      	mov	r0, r3
 800178a:	f7fe fedd 	bl	8000548 <__aeabi_f2d>
 800178e:	4603      	mov	r3, r0
 8001790:	460c      	mov	r4, r1
 8001792:	e9cd 3400 	strd	r3, r4, [sp]
 8001796:	462a      	mov	r2, r5
 8001798:	4633      	mov	r3, r6
 800179a:	4882      	ldr	r0, [pc, #520]	; (80019a4 <main+0x304>)
 800179c:	f007 feaa 	bl	80094f4 <iprintf>

	KE1_Send_AT("AT\r\n"); atLen = sizeof(acAtBuf);
 80017a0:	4881      	ldr	r0, [pc, #516]	; (80019a8 <main+0x308>)
 80017a2:	f001 fed3 	bl	800354c <KE1_Send_AT>
 80017a6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80017aa:	61fb      	str	r3, [r7, #28]
	iRet = KE1_Recv_AT(acAtBuf, &atLen, 1000);
 80017ac:	f107 031c 	add.w	r3, r7, #28
 80017b0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017b4:	4619      	mov	r1, r3
 80017b6:	487d      	ldr	r0, [pc, #500]	; (80019ac <main+0x30c>)
 80017b8:	f001 fef0 	bl	800359c <KE1_Recv_AT>
 80017bc:	63f8      	str	r0, [r7, #60]	; 0x3c

	if(0 == fHumi || 0 == iRet){
 80017be:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80017c2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ca:	d002      	beq.n	80017d2 <main+0x132>
 80017cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d104      	bne.n	80017dc <main+0x13c>
		printf("I2C or AT NVIC_SystemReset\n");
 80017d2:	4877      	ldr	r0, [pc, #476]	; (80019b0 <main+0x310>)
 80017d4:	f007 ff02 	bl	80095dc <puts>
		NVIC_SystemReset();//I2C????ATMCU 
 80017d8:	f7ff feb8 	bl	800154c <__NVIC_SystemReset>
	}

	OLED_Clear();
 80017dc:	f000 fff2 	bl	80027c4 <OLED_Clear>

	tryCnt = 120;
 80017e0:	2378      	movs	r3, #120	; 0x78
 80017e2:	65bb      	str	r3, [r7, #88]	; 0x58
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if(0 == netFlag){
 80017e4:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d11d      	bne.n	8001828 <main+0x188>
			OLED_Show_Note(NULL, 1, tryCnt);
 80017ec:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80017ee:	2101      	movs	r1, #1
 80017f0:	2000      	movs	r0, #0
 80017f2:	f001 fad5 	bl	8002da0 <OLED_Show_Note>
			if(0 != tryCnt) {
 80017f6:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017f8:	2b00      	cmp	r3, #0
 80017fa:	d003      	beq.n	8001804 <main+0x164>
				tryCnt--;
 80017fc:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80017fe:	3b01      	subs	r3, #1
 8001800:	65bb      	str	r3, [r7, #88]	; 0x58
 8001802:	e025      	b.n	8001850 <main+0x1b0>
			}else{
				OLED_Show_Note("reg err", 0, 0);
 8001804:	2200      	movs	r2, #0
 8001806:	2100      	movs	r1, #0
 8001808:	486a      	ldr	r0, [pc, #424]	; (80019b4 <main+0x314>)
 800180a:	f001 fac9 	bl	8002da0 <OLED_Show_Note>
				if(NB_OK == nbiot_reboot(10)){
 800180e:	200a      	movs	r0, #10
 8001810:	f000 fb58 	bl	8001ec4 <nbiot_reboot>
 8001814:	4603      	mov	r3, r0
 8001816:	2b00      	cmp	r3, #0
 8001818:	d104      	bne.n	8001824 <main+0x184>
					iUserCase = NB_STEP_BUFF_CLEAR;tryCnt = 120;
 800181a:	2300      	movs	r3, #0
 800181c:	65fb      	str	r3, [r7, #92]	; 0x5c
 800181e:	2378      	movs	r3, #120	; 0x78
 8001820:	65bb      	str	r3, [r7, #88]	; 0x58
 8001822:	e015      	b.n	8001850 <main+0x1b0>
				}else{
					NVIC_SystemReset();
 8001824:	f7ff fe92 	bl	800154c <__NVIC_SystemReset>
				}
			}
		}else{
			if(0 < iSigVal && 32 > iSigVal){
 8001828:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800182a:	2b00      	cmp	r3, #0
 800182c:	dd08      	ble.n	8001840 <main+0x1a0>
 800182e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001830:	2b1f      	cmp	r3, #31
 8001832:	dc05      	bgt.n	8001840 <main+0x1a0>
				OLED_Show_Note(NULL, 2, iSigVal);
 8001834:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001836:	2102      	movs	r1, #2
 8001838:	2000      	movs	r0, #0
 800183a:	f001 fab1 	bl	8002da0 <OLED_Show_Note>
 800183e:	e007      	b.n	8001850 <main+0x1b0>
			}else if(99 == iSigVal){
 8001840:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001842:	2b63      	cmp	r3, #99	; 0x63
 8001844:	d104      	bne.n	8001850 <main+0x1b0>
				OLED_Show_Note("no net", 0, 0);
 8001846:	2200      	movs	r2, #0
 8001848:	2100      	movs	r1, #0
 800184a:	485b      	ldr	r0, [pc, #364]	; (80019b8 <main+0x318>)
 800184c:	f001 faa8 	bl	8002da0 <OLED_Show_Note>
			}
		}

		KE1_I2C_SHT31(&fTemp, &fHumi); // ??
 8001850:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001854:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001858:	4611      	mov	r1, r2
 800185a:	4618      	mov	r0, r3
 800185c:	f7ff fe08 	bl	8001470 <KE1_I2C_SHT31>
		KE1_ADC_Senser_Get(&usLight, &usSound, &usVoltage);//??
 8001860:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8001864:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001868:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800186c:	4618      	mov	r0, r3
 800186e:	f7ff fc0d 	bl	800108c <KE1_ADC_Senser_Get>
		if(0 < fHumi){
 8001872:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001876:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800187a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800187e:	dd09      	ble.n	8001894 <main+0x1f4>
			OLED_ShowT_H(fTemp, fHumi);
 8001880:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 8001884:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8001888:	eef0 0a47 	vmov.f32	s1, s14
 800188c:	eeb0 0a67 	vmov.f32	s0, s15
 8001890:	f001 f9e0 	bl	8002c54 <OLED_ShowT_H>
		}

		if(1 == key1){
 8001894:	4b49      	ldr	r3, [pc, #292]	; (80019bc <main+0x31c>)
 8001896:	781b      	ldrb	r3, [r3, #0]
 8001898:	2b01      	cmp	r3, #1
 800189a:	d105      	bne.n	80018a8 <main+0x208>
			key1 = 0;
 800189c:	4b47      	ldr	r3, [pc, #284]	; (80019bc <main+0x31c>)
 800189e:	2200      	movs	r2, #0
 80018a0:	701a      	strb	r2, [r3, #0]
			printf("key1 touch!\r\n");
 80018a2:	4847      	ldr	r0, [pc, #284]	; (80019c0 <main+0x320>)
 80018a4:	f007 fe9a 	bl	80095dc <puts>
		}
		if(1 == key2){
 80018a8:	4b46      	ldr	r3, [pc, #280]	; (80019c4 <main+0x324>)
 80018aa:	781b      	ldrb	r3, [r3, #0]
 80018ac:	2b01      	cmp	r3, #1
 80018ae:	d105      	bne.n	80018bc <main+0x21c>
			key2 = 0;
 80018b0:	4b44      	ldr	r3, [pc, #272]	; (80019c4 <main+0x324>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	701a      	strb	r2, [r3, #0]
			printf("key2 touch!\r\n");
 80018b6:	4844      	ldr	r0, [pc, #272]	; (80019c8 <main+0x328>)
 80018b8:	f007 fe90 	bl	80095dc <puts>
		}
		timeout = 500;
 80018bc:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80018c0:	64fb      	str	r3, [r7, #76]	; 0x4c
		printf("case %d - %d - %d - %d\r\n", iUserCase,timeout, upDevFreq, upNetFreq);
 80018c2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80018c4:	9300      	str	r3, [sp, #0]
 80018c6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80018c8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80018ca:	6df9      	ldr	r1, [r7, #92]	; 0x5c
 80018cc:	483f      	ldr	r0, [pc, #252]	; (80019cc <main+0x32c>)
 80018ce:	f007 fe11 	bl	80094f4 <iprintf>
		switch(iUserCase){
 80018d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80018d4:	2b0c      	cmp	r3, #12
 80018d6:	f200 8153 	bhi.w	8001b80 <main+0x4e0>
 80018da:	a201      	add	r2, pc, #4	; (adr r2, 80018e0 <main+0x240>)
 80018dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80018e0:	08001915 	.word	0x08001915
 80018e4:	0800191f 	.word	0x0800191f
 80018e8:	08001927 	.word	0x08001927
 80018ec:	08001945 	.word	0x08001945
 80018f0:	08001953 	.word	0x08001953
 80018f4:	0800195b 	.word	0x0800195b
 80018f8:	08001969 	.word	0x08001969
 80018fc:	08001971 	.word	0x08001971
 8001900:	08001979 	.word	0x08001979
 8001904:	08001981 	.word	0x08001981
 8001908:	08001989 	.word	0x08001989
 800190c:	080019f5 	.word	0x080019f5
 8001910:	08001a89 	.word	0x08001a89
			case NB_STEP_BUFF_CLEAR:
				KE1_Clear_AT_Buf();
 8001914:	f001 fe00 	bl	8003518 <KE1_Clear_AT_Buf>
				iUserCase = NB_STEP_CHECK_AT;
 8001918:	2301      	movs	r3, #1
 800191a:	65fb      	str	r3, [r7, #92]	; 0x5c
				continue;
 800191c:	e23d      	b.n	8001d9a <main+0x6fa>
			case NB_STEP_CHECK_AT:
				KE1_Send_AT("ATE1\r\n");// ??AT
 800191e:	482c      	ldr	r0, [pc, #176]	; (80019d0 <main+0x330>)
 8001920:	f001 fe14 	bl	800354c <KE1_Send_AT>
				break;
 8001924:	e12c      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_CHECK_REG:
				if(NB_OK == nbiot_check_reg(3)){// ????
 8001926:	2003      	movs	r0, #3
 8001928:	f000 fc0a 	bl	8002140 <nbiot_check_reg>
 800192c:	4603      	mov	r3, r0
 800192e:	2b00      	cmp	r3, #0
 8001930:	d105      	bne.n	800193e <main+0x29e>
					iUserCase = NB_STEP_UP_REG_INFO;
 8001932:	230b      	movs	r3, #11
 8001934:	65fb      	str	r3, [r7, #92]	; 0x5c
					netFlag = 1;
 8001936:	2301      	movs	r3, #1
 8001938:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
				}else{
					iUserCase = NB_STEP_STOP_MODULE;
				}
				break;
 800193c:	e120      	b.n	8001b80 <main+0x4e0>
					iUserCase = NB_STEP_STOP_MODULE;
 800193e:	2303      	movs	r3, #3
 8001940:	65fb      	str	r3, [r7, #92]	; 0x5c
				break;
 8001942:	e11d      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_STOP_MODULE:
				KE1_Send_AT("AT+CFUN=0\r\n"); // 
 8001944:	4823      	ldr	r0, [pc, #140]	; (80019d4 <main+0x334>)
 8001946:	f001 fe01 	bl	800354c <KE1_Send_AT>
				timeout = 10000;
 800194a:	f242 7310 	movw	r3, #10000	; 0x2710
 800194e:	64fb      	str	r3, [r7, #76]	; 0x4c
				break;
 8001950:	e116      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_SET_COAP:
				KE1_Send_AT("AT+NCDP=180.101.147.115,5683\r\n"); // ??
 8001952:	4821      	ldr	r0, [pc, #132]	; (80019d8 <main+0x338>)
 8001954:	f001 fdfa 	bl	800354c <KE1_Send_AT>
				break;
 8001958:	e112      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_START_MODULE:
				KE1_Send_AT("AT+CFUN=1\r\n"); // 
 800195a:	4820      	ldr	r0, [pc, #128]	; (80019dc <main+0x33c>)
 800195c:	f001 fdf6 	bl	800354c <KE1_Send_AT>
				timeout = 10000;
 8001960:	f242 7310 	movw	r3, #10000	; 0x2710
 8001964:	64fb      	str	r3, [r7, #76]	; 0x4c
				break;
 8001966:	e10b      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_SET_PDP:
				KE1_Send_AT("AT+CGDCONT=1,\"IP\",\"CTNB\"\r\n"); // PDP
 8001968:	481d      	ldr	r0, [pc, #116]	; (80019e0 <main+0x340>)
 800196a:	f001 fdef 	bl	800354c <KE1_Send_AT>
				break;
 800196e:	e107      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_SIM_CHECK: //??SIM
				KE1_Send_AT("AT+CIMI\r\n");
 8001970:	481c      	ldr	r0, [pc, #112]	; (80019e4 <main+0x344>)
 8001972:	f001 fdeb 	bl	800354c <KE1_Send_AT>
				break;
 8001976:	e103      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_START_REG:
				KE1_Send_AT("AT+CGATT=1\r\n"); // 
 8001978:	481b      	ldr	r0, [pc, #108]	; (80019e8 <main+0x348>)
 800197a:	f001 fde7 	bl	800354c <KE1_Send_AT>
				break;
 800197e:	e0ff      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_SET_AUTO_REG:
				KE1_Send_AT("AT+QREGSWT=1\r\n"); // 
 8001980:	481a      	ldr	r0, [pc, #104]	; (80019ec <main+0x34c>)
 8001982:	f001 fde3 	bl	800354c <KE1_Send_AT>
				break;
 8001986:	e0fb      	b.n	8001b80 <main+0x4e0>
			case NB_STEP_WAITING_REG_OK:
				HAL_Delay(1000);
 8001988:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800198c:	f001 ffa2 	bl	80038d4 <HAL_Delay>
				KE1_Send_AT("AT+CGATT?\r\n"); // ??
 8001990:	4817      	ldr	r0, [pc, #92]	; (80019f0 <main+0x350>)
 8001992:	f001 fddb 	bl	800354c <KE1_Send_AT>
				break;
 8001996:	e0f3      	b.n	8001b80 <main+0x4e0>
 8001998:	0800b898 	.word	0x0800b898
 800199c:	4208cccd 	.word	0x4208cccd
 80019a0:	0800b8a0 	.word	0x0800b8a0
 80019a4:	0800b8c0 	.word	0x0800b8c0
 80019a8:	0800b8d4 	.word	0x0800b8d4
 80019ac:	20000580 	.word	0x20000580
 80019b0:	0800b8dc 	.word	0x0800b8dc
 80019b4:	0800b8f8 	.word	0x0800b8f8
 80019b8:	0800b900 	.word	0x0800b900
 80019bc:	200003fe 	.word	0x200003fe
 80019c0:	0800b908 	.word	0x0800b908
 80019c4:	200003ff 	.word	0x200003ff
 80019c8:	0800b918 	.word	0x0800b918
 80019cc:	0800b928 	.word	0x0800b928
 80019d0:	0800b944 	.word	0x0800b944
 80019d4:	0800b94c 	.word	0x0800b94c
 80019d8:	0800b958 	.word	0x0800b958
 80019dc:	0800b978 	.word	0x0800b978
 80019e0:	0800b984 	.word	0x0800b984
 80019e4:	0800b9a0 	.word	0x0800b9a0
 80019e8:	0800b9ac 	.word	0x0800b9ac
 80019ec:	0800b9bc 	.word	0x0800b9bc
 80019f0:	0800b9cc 	.word	0x0800b9cc
			case NB_STEP_UP_REG_INFO:
				if(1 == netFlag && 0 == upNetFreq){
 80019f4:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 80019f8:	2b01      	cmp	r3, #1
 80019fa:	f040 80be 	bne.w	8001b7a <main+0x4da>
 80019fe:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	f040 80ba 	bne.w	8001b7a <main+0x4da>
					nbiot_get_signl_val(acSigVal);iSigVal = atoi(acSigVal); printf("Signal:%d\r\n", iSigVal);
 8001a06:	f107 0320 	add.w	r3, r7, #32
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	f000 fac0 	bl	8001f90 <nbiot_get_signl_val>
 8001a10:	f107 0320 	add.w	r3, r7, #32
 8001a14:	4618      	mov	r0, r3
 8001a16:	f007 f8cf 	bl	8008bb8 <atoi>
 8001a1a:	6578      	str	r0, [r7, #84]	; 0x54
 8001a1c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001a1e:	48a7      	ldr	r0, [pc, #668]	; (8001cbc <main+0x61c>)
 8001a20:	f007 fd68 	bl	80094f4 <iprintf>

					tryCnt = 0;
 8001a24:	2300      	movs	r3, #0
 8001a26:	65bb      	str	r3, [r7, #88]	; 0x58
					OLED_Show_UP_Flag(1);
 8001a28:	2001      	movs	r0, #1
 8001a2a:	f001 f98d 	bl	8002d48 <OLED_Show_UP_Flag>
						3. -20???30
						4. ID???0???2147483647
					 * AT: AT+NMGS=11,03FFFFFFA608F651550E01
						JSON???: {"SignalPower":-90,"CellID":150360405,"SNR":14,"ECL":1}
					 * */
					memset(acAtBuf, 0, sizeof(acAtBuf));
 8001a2e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a32:	2100      	movs	r1, #0
 8001a34:	48a2      	ldr	r0, [pc, #648]	; (8001cc0 <main+0x620>)
 8001a36:	f007 f8f8 	bl	8008c2a <memset>
					nbiot_get_nuestats(&nbSP, &nbSNR, &nbCCID, &nbECL);
 8001a3a:	f107 030f 	add.w	r3, r7, #15
 8001a3e:	f107 0214 	add.w	r2, r7, #20
 8001a42:	f107 0110 	add.w	r1, r7, #16
 8001a46:	f107 0018 	add.w	r0, r7, #24
 8001a4a:	f000 fc0d 	bl	8002268 <nbiot_get_nuestats>

					printf("Signal:%d, %d, %d, %d\r\n", nbSP, nbCCID, nbSNR, nbECL);
 8001a4e:	69b9      	ldr	r1, [r7, #24]
 8001a50:	697a      	ldr	r2, [r7, #20]
 8001a52:	693b      	ldr	r3, [r7, #16]
 8001a54:	7bf8      	ldrb	r0, [r7, #15]
 8001a56:	9000      	str	r0, [sp, #0]
 8001a58:	489a      	ldr	r0, [pc, #616]	; (8001cc4 <main+0x624>)
 8001a5a:	f007 fd4b 	bl	80094f4 <iprintf>

					snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=14,03%08X%08X%08X%02X\r\n", nbSP, nbCCID, nbSNR, nbECL);// 
 8001a5e:	69b9      	ldr	r1, [r7, #24]
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	693a      	ldr	r2, [r7, #16]
 8001a64:	7bf8      	ldrb	r0, [r7, #15]
 8001a66:	9002      	str	r0, [sp, #8]
 8001a68:	9201      	str	r2, [sp, #4]
 8001a6a:	9300      	str	r3, [sp, #0]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	4a96      	ldr	r2, [pc, #600]	; (8001cc8 <main+0x628>)
 8001a70:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a74:	4892      	ldr	r0, [pc, #584]	; (8001cc0 <main+0x620>)
 8001a76:	f007 fdb9 	bl	80095ec <sniprintf>
					KE1_Send_AT(acAtBuf);// ????????
 8001a7a:	4891      	ldr	r0, [pc, #580]	; (8001cc0 <main+0x620>)
 8001a7c:	f001 fd66 	bl	800354c <KE1_Send_AT>
					upNetFreq = (60*60)*2;
 8001a80:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8001a84:	647b      	str	r3, [r7, #68]	; 0x44
				}

				break;
 8001a86:	e078      	b.n	8001b7a <main+0x4da>
			case NB_STEP_UP_DEV_INFO:
				tryCnt++;
 8001a88:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a8a:	3301      	adds	r3, #1
 8001a8c:	65bb      	str	r3, [r7, #88]	; 0x58
				if(10 == tryCnt || (1 == netFlag && 0 == upDevFreq)){
 8001a8e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001a90:	2b0a      	cmp	r3, #10
 8001a92:	d006      	beq.n	8001aa2 <main+0x402>
 8001a94:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001a98:	2b01      	cmp	r3, #1
 8001a9a:	d113      	bne.n	8001ac4 <main+0x424>
 8001a9c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d110      	bne.n	8001ac4 <main+0x424>
					tryCnt = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	65bb      	str	r3, [r7, #88]	; 0x58
					nbiot_get_signl_val(acSigVal);iSigVal = atoi(acSigVal); printf("Signal:%d\r\n", iSigVal);
 8001aa6:	f107 0320 	add.w	r3, r7, #32
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f000 fa70 	bl	8001f90 <nbiot_get_signl_val>
 8001ab0:	f107 0320 	add.w	r3, r7, #32
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f007 f87f 	bl	8008bb8 <atoi>
 8001aba:	6578      	str	r0, [r7, #84]	; 0x54
 8001abc:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001abe:	487f      	ldr	r0, [pc, #508]	; (8001cbc <main+0x61c>)
 8001ac0:	f007 fd18 	bl	80094f4 <iprintf>
				}

				if(1 == netFlag && 0 == upDevFreq){
 8001ac4:	f897 3053 	ldrb.w	r3, [r7, #83]	; 0x53
 8001ac8:	2b01      	cmp	r3, #1
 8001aca:	d158      	bne.n	8001b7e <main+0x4de>
 8001acc:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ace:	2b00      	cmp	r3, #0
 8001ad0:	d155      	bne.n	8001b7e <main+0x4de>
					memset(acDevInfo, 0, sizeof(acDevInfo));
 8001ad2:	2280      	movs	r2, #128	; 0x80
 8001ad4:	2100      	movs	r1, #0
 8001ad6:	487d      	ldr	r0, [pc, #500]	; (8001ccc <main+0x62c>)
 8001ad8:	f007 f8a7 	bl	8008c2a <memset>
					memset(acAtBuf, 0, sizeof(acAtBuf));
 8001adc:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001ae0:	2100      	movs	r1, #0
 8001ae2:	4877      	ldr	r0, [pc, #476]	; (8001cc0 <main+0x620>)
 8001ae4:	f007 f8a1 	bl	8008c2a <memset>

					dLen = snprintf(acDevInfo, sizeof(acDevInfo), "{\"T\":\"%0.2f\",\"H\":\"%0.2f\",\"L\":\"%d\",\"S\":\"%d\",\"V\":\"%d\",\"NB\":\"%d\"}", fTemp, fHumi, usLight,usSound,usVoltage,iSigVal);// ???
 8001ae8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001aea:	4618      	mov	r0, r3
 8001aec:	f7fe fd2c 	bl	8000548 <__aeabi_f2d>
 8001af0:	4604      	mov	r4, r0
 8001af2:	460d      	mov	r5, r1
 8001af4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001af6:	4618      	mov	r0, r3
 8001af8:	f7fe fd26 	bl	8000548 <__aeabi_f2d>
 8001afc:	4602      	mov	r2, r0
 8001afe:	460b      	mov	r3, r1
 8001b00:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8001b02:	4608      	mov	r0, r1
 8001b04:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001b06:	460e      	mov	r6, r1
 8001b08:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8001b0a:	6079      	str	r1, [r7, #4]
 8001b0c:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8001b0e:	9107      	str	r1, [sp, #28]
 8001b10:	6879      	ldr	r1, [r7, #4]
 8001b12:	9106      	str	r1, [sp, #24]
 8001b14:	9605      	str	r6, [sp, #20]
 8001b16:	9004      	str	r0, [sp, #16]
 8001b18:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001b1c:	e9cd 4500 	strd	r4, r5, [sp]
 8001b20:	4a6b      	ldr	r2, [pc, #428]	; (8001cd0 <main+0x630>)
 8001b22:	2180      	movs	r1, #128	; 0x80
 8001b24:	4869      	ldr	r0, [pc, #420]	; (8001ccc <main+0x62c>)
 8001b26:	f007 fd61 	bl	80095ec <sniprintf>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	637b      	str	r3, [r7, #52]	; 0x34
					printf("%s\r\n", acDevInfo);
 8001b2e:	4967      	ldr	r1, [pc, #412]	; (8001ccc <main+0x62c>)
 8001b30:	4868      	ldr	r0, [pc, #416]	; (8001cd4 <main+0x634>)
 8001b32:	f007 fcdf 	bl	80094f4 <iprintf>
					if(0 < fHumi){
 8001b36:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001b3a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001b3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b42:	dd16      	ble.n	8001b72 <main+0x4d2>
						OLED_Show_UP_Flag(1);
 8001b44:	2001      	movs	r0, #1
 8001b46:	f001 f8ff 	bl	8002d48 <OLED_Show_UP_Flag>
						ascii2hex(acDevInfo, acHexBuf);
 8001b4a:	4963      	ldr	r1, [pc, #396]	; (8001cd8 <main+0x638>)
 8001b4c:	485f      	ldr	r0, [pc, #380]	; (8001ccc <main+0x62c>)
 8001b4e:	f7ff fd75 	bl	800163c <ascii2hex>
						snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=%d,00%04X%s\r\n", (dLen+3), dLen, acHexBuf);// COAPAT
 8001b52:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b54:	1cda      	adds	r2, r3, #3
 8001b56:	4b60      	ldr	r3, [pc, #384]	; (8001cd8 <main+0x638>)
 8001b58:	9301      	str	r3, [sp, #4]
 8001b5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001b5c:	9300      	str	r3, [sp, #0]
 8001b5e:	4613      	mov	r3, r2
 8001b60:	4a5e      	ldr	r2, [pc, #376]	; (8001cdc <main+0x63c>)
 8001b62:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b66:	4856      	ldr	r0, [pc, #344]	; (8001cc0 <main+0x620>)
 8001b68:	f007 fd40 	bl	80095ec <sniprintf>
						//printf("%s\r\n", acAtBuf);
						KE1_Send_AT(acAtBuf);
 8001b6c:	4854      	ldr	r0, [pc, #336]	; (8001cc0 <main+0x620>)
 8001b6e:	f001 fced 	bl	800354c <KE1_Send_AT>
					}
					upDevFreq = (60*60);
 8001b72:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001b76:	64bb      	str	r3, [r7, #72]	; 0x48
				}
				break;
 8001b78:	e001      	b.n	8001b7e <main+0x4de>
				break;
 8001b7a:	bf00      	nop
 8001b7c:	e000      	b.n	8001b80 <main+0x4e0>
				break;
 8001b7e:	bf00      	nop
		}

		atLen = sizeof(acAtBuf);
 8001b80:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b84:	61fb      	str	r3, [r7, #28]
		iRet = KE1_Recv_AT(acAtBuf, &atLen, timeout);
 8001b86:	f107 031c 	add.w	r3, r7, #28
 8001b8a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8001b8c:	4619      	mov	r1, r3
 8001b8e:	484c      	ldr	r0, [pc, #304]	; (8001cc0 <main+0x620>)
 8001b90:	f001 fd04 	bl	800359c <KE1_Recv_AT>
 8001b94:	63f8      	str	r0, [r7, #60]	; 0x3c
		//printf("RAT:%d-%d\r\n",iRet, timeout);

		if(0 == iRet){//AT
 8001b96:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d104      	bne.n	8001ba6 <main+0x506>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8001b9c:	2110      	movs	r1, #16
 8001b9e:	4850      	ldr	r0, [pc, #320]	; (8001ce0 <main+0x640>)
 8001ba0:	f003 fd08 	bl	80055b4 <HAL_GPIO_TogglePin>
 8001ba4:	e0e7      	b.n	8001d76 <main+0x6d6>
		}else if(1 == iRet){//ATOK
 8001ba6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ba8:	2b01      	cmp	r3, #1
 8001baa:	d107      	bne.n	8001bbc <main+0x51c>
			if(NB_STEP_WAITING_REG_OK > iUserCase){
 8001bac:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bae:	2b09      	cmp	r3, #9
 8001bb0:	f300 80e1 	bgt.w	8001d76 <main+0x6d6>
				iUserCase++;
 8001bb4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bb6:	3301      	adds	r3, #1
 8001bb8:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001bba:	e0dc      	b.n	8001d76 <main+0x6d6>
				//HAL_Delay(1000);
			}
		}else if(2 == iRet){//ATERROR
 8001bbc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bbe:	2b02      	cmp	r3, #2
 8001bc0:	d11d      	bne.n	8001bfe <main+0x55e>
			printf("AT error !\r\n");
 8001bc2:	4848      	ldr	r0, [pc, #288]	; (8001ce4 <main+0x644>)
 8001bc4:	f007 fd0a 	bl	80095dc <puts>
			if(NB_STEP_START_MODULE == iUserCase || NB_STEP_SIM_CHECK == iUserCase){
 8001bc8:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bca:	2b05      	cmp	r3, #5
 8001bcc:	d002      	beq.n	8001bd4 <main+0x534>
 8001bce:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001bd0:	2b07      	cmp	r3, #7
 8001bd2:	d104      	bne.n	8001bde <main+0x53e>
				OLED_Show_Note("NO SIM", 0, 0);
 8001bd4:	2200      	movs	r2, #0
 8001bd6:	2100      	movs	r1, #0
 8001bd8:	4843      	ldr	r0, [pc, #268]	; (8001ce8 <main+0x648>)
 8001bda:	f001 f8e1 	bl	8002da0 <OLED_Show_Note>
			}
			if(NB_STEP_UP_REG_INFO == iUserCase){
 8001bde:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001be0:	2b0b      	cmp	r3, #11
 8001be2:	d104      	bne.n	8001bee <main+0x54e>
				OLED_Show_Note("NO Reg", 0, 0);
 8001be4:	2200      	movs	r2, #0
 8001be6:	2100      	movs	r1, #0
 8001be8:	4840      	ldr	r0, [pc, #256]	; (8001cec <main+0x64c>)
 8001bea:	f001 f8d9 	bl	8002da0 <OLED_Show_Note>
			}
			do{ // 
				HAL_Delay(200);
 8001bee:	20c8      	movs	r0, #200	; 0xc8
 8001bf0:	f001 fe70 	bl	80038d4 <HAL_Delay>
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 8001bf4:	2140      	movs	r1, #64	; 0x40
 8001bf6:	483a      	ldr	r0, [pc, #232]	; (8001ce0 <main+0x640>)
 8001bf8:	f003 fcdc 	bl	80055b4 <HAL_GPIO_TogglePin>
				HAL_Delay(200);
 8001bfc:	e7f7      	b.n	8001bee <main+0x54e>
			}while(1);

		}else if(3 == iRet){//
 8001bfe:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c00:	2b03      	cmp	r3, #3
 8001c02:	d111      	bne.n	8001c28 <main+0x588>
			printf("Net ready !\r\n");
 8001c04:	483a      	ldr	r0, [pc, #232]	; (8001cf0 <main+0x650>)
 8001c06:	f007 fce9 	bl	80095dc <puts>
			netFlag = 1;
 8001c0a:	2301      	movs	r3, #1
 8001c0c:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
			OLED_Show_Note("Net OK", 0, 0);
 8001c10:	2200      	movs	r2, #0
 8001c12:	2100      	movs	r1, #0
 8001c14:	4837      	ldr	r0, [pc, #220]	; (8001cf4 <main+0x654>)
 8001c16:	f001 f8c3 	bl	8002da0 <OLED_Show_Note>
			HAL_Delay(3000);
 8001c1a:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001c1e:	f001 fe59 	bl	80038d4 <HAL_Delay>
			iUserCase = NB_STEP_UP_REG_INFO;
 8001c22:	230b      	movs	r3, #11
 8001c24:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001c26:	e0a6      	b.n	8001d76 <main+0x6d6>
		}else if(4 == iRet){//AT
 8001c28:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c2a:	2b04      	cmp	r3, #4
 8001c2c:	f040 809d 	bne.w	8001d6a <main+0x6ca>
			printf("%s", acAtBuf);
 8001c30:	4923      	ldr	r1, [pc, #140]	; (8001cc0 <main+0x620>)
 8001c32:	4831      	ldr	r0, [pc, #196]	; (8001cf8 <main+0x658>)
 8001c34:	f007 fc5e 	bl	80094f4 <iprintf>
			memset(acUserCmd, 0, sizeof(acUserCmd));
 8001c38:	2240      	movs	r2, #64	; 0x40
 8001c3a:	2100      	movs	r1, #0
 8001c3c:	482f      	ldr	r0, [pc, #188]	; (8001cfc <main+0x65c>)
 8001c3e:	f006 fff4 	bl	8008c2a <memset>
			cmdLen = KE1_Parse_NNMI(acAtBuf, acUserCmd);
 8001c42:	492e      	ldr	r1, [pc, #184]	; (8001cfc <main+0x65c>)
 8001c44:	481e      	ldr	r0, [pc, #120]	; (8001cc0 <main+0x620>)
 8001c46:	f7ff fc95 	bl	8001574 <KE1_Parse_NNMI>
 8001c4a:	4603      	mov	r3, r0
 8001c4c:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b

			if(strstr(acUserCmd, "AAAA0000")){
 8001c50:	492b      	ldr	r1, [pc, #172]	; (8001d00 <main+0x660>)
 8001c52:	482a      	ldr	r0, [pc, #168]	; (8001cfc <main+0x65c>)
 8001c54:	f007 fd1e 	bl	8009694 <strstr>
 8001c58:	4603      	mov	r3, r0
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d006      	beq.n	8001c6c <main+0x5cc>
				printf("device info upload successfully\r\n");
 8001c5e:	4829      	ldr	r0, [pc, #164]	; (8001d04 <main+0x664>)
 8001c60:	f007 fcbc 	bl	80095dc <puts>
				OLED_Show_UP_Flag(0);
 8001c64:	2000      	movs	r0, #0
 8001c66:	f001 f86f 	bl	8002d48 <OLED_Show_UP_Flag>
 8001c6a:	e084      	b.n	8001d76 <main+0x6d6>
			}else if(strstr(acUserCmd, "CCCC0000")){
 8001c6c:	4926      	ldr	r1, [pc, #152]	; (8001d08 <main+0x668>)
 8001c6e:	4823      	ldr	r0, [pc, #140]	; (8001cfc <main+0x65c>)
 8001c70:	f007 fd10 	bl	8009694 <strstr>
 8001c74:	4603      	mov	r3, r0
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d008      	beq.n	8001c8c <main+0x5ec>
				printf("Module connectivity upload successfully\r\n");
 8001c7a:	4824      	ldr	r0, [pc, #144]	; (8001d0c <main+0x66c>)
 8001c7c:	f007 fcae 	bl	80095dc <puts>
				iUserCase = NB_STEP_UP_DEV_INFO;
 8001c80:	230c      	movs	r3, #12
 8001c82:	65fb      	str	r3, [r7, #92]	; 0x5c
				OLED_Show_UP_Flag(0);
 8001c84:	2000      	movs	r0, #0
 8001c86:	f001 f85f 	bl	8002d48 <OLED_Show_UP_Flag>
 8001c8a:	e074      	b.n	8001d76 <main+0x6d6>
			}else{
				printf("user data[%d]:%s\r\n", cmdLen, acUserCmd);
 8001c8c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001c90:	4a1a      	ldr	r2, [pc, #104]	; (8001cfc <main+0x65c>)
 8001c92:	4619      	mov	r1, r3
 8001c94:	481e      	ldr	r0, [pc, #120]	; (8001d10 <main+0x670>)
 8001c96:	f007 fc2d 	bl	80094f4 <iprintf>
				/*
				 * 
				 * TO-DO
				 */
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7);
 8001c9a:	21e0      	movs	r1, #224	; 0xe0
 8001c9c:	4810      	ldr	r0, [pc, #64]	; (8001ce0 <main+0x640>)
 8001c9e:	f003 fc89 	bl	80055b4 <HAL_GPIO_TogglePin>
				HAL_Delay(1000);
 8001ca2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001ca6:	f001 fe15 	bl	80038d4 <HAL_Delay>
				if(0x33 == acUserCmd[7]){
 8001caa:	4b14      	ldr	r3, [pc, #80]	; (8001cfc <main+0x65c>)
 8001cac:	79db      	ldrb	r3, [r3, #7]
 8001cae:	2b33      	cmp	r3, #51	; 0x33
 8001cb0:	d130      	bne.n	8001d14 <main+0x674>
					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8001cb2:	2102      	movs	r1, #2
 8001cb4:	480a      	ldr	r0, [pc, #40]	; (8001ce0 <main+0x640>)
 8001cb6:	f003 fc7d 	bl	80055b4 <HAL_GPIO_TogglePin>
 8001cba:	e033      	b.n	8001d24 <main+0x684>
 8001cbc:	0800b9d8 	.word	0x0800b9d8
 8001cc0:	20000580 	.word	0x20000580
 8001cc4:	0800b9e4 	.word	0x0800b9e4
 8001cc8:	0800b9fc 	.word	0x0800b9fc
 8001ccc:	20000400 	.word	0x20000400
 8001cd0:	0800ba1c 	.word	0x0800ba1c
 8001cd4:	0800ba5c 	.word	0x0800ba5c
 8001cd8:	20000480 	.word	0x20000480
 8001cdc:	0800ba64 	.word	0x0800ba64
 8001ce0:	48000400 	.word	0x48000400
 8001ce4:	0800ba7c 	.word	0x0800ba7c
 8001ce8:	0800ba88 	.word	0x0800ba88
 8001cec:	0800ba90 	.word	0x0800ba90
 8001cf0:	0800ba98 	.word	0x0800ba98
 8001cf4:	0800baa8 	.word	0x0800baa8
 8001cf8:	0800bab0 	.word	0x0800bab0
 8001cfc:	20000780 	.word	0x20000780
 8001d00:	0800bab4 	.word	0x0800bab4
 8001d04:	0800bac0 	.word	0x0800bac0
 8001d08:	0800bae4 	.word	0x0800bae4
 8001d0c:	0800baf0 	.word	0x0800baf0
 8001d10:	0800bb1c 	.word	0x0800bb1c
				}else if(0x34 == acUserCmd[7]){
 8001d14:	4b21      	ldr	r3, [pc, #132]	; (8001d9c <main+0x6fc>)
 8001d16:	79db      	ldrb	r3, [r3, #7]
 8001d18:	2b34      	cmp	r3, #52	; 0x34
 8001d1a:	d103      	bne.n	8001d24 <main+0x684>
					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8001d1c:	2108      	movs	r1, #8
 8001d1e:	4820      	ldr	r0, [pc, #128]	; (8001da0 <main+0x700>)
 8001d20:	f003 fc48 	bl	80055b4 <HAL_GPIO_TogglePin>
				}
				/* ????
				 * AT+NMGS=5,02000A000A
				 */
				acUserCmd[1] = '2';
 8001d24:	4b1d      	ldr	r3, [pc, #116]	; (8001d9c <main+0x6fc>)
 8001d26:	2232      	movs	r2, #50	; 0x32
 8001d28:	705a      	strb	r2, [r3, #1]
				acUserCmd[6] = '0';acUserCmd[7] = '0';acUserCmd[8] = '0';acUserCmd[9] = '0';acUserCmd[10] = 0;
 8001d2a:	4b1c      	ldr	r3, [pc, #112]	; (8001d9c <main+0x6fc>)
 8001d2c:	2230      	movs	r2, #48	; 0x30
 8001d2e:	719a      	strb	r2, [r3, #6]
 8001d30:	4b1a      	ldr	r3, [pc, #104]	; (8001d9c <main+0x6fc>)
 8001d32:	2230      	movs	r2, #48	; 0x30
 8001d34:	71da      	strb	r2, [r3, #7]
 8001d36:	4b19      	ldr	r3, [pc, #100]	; (8001d9c <main+0x6fc>)
 8001d38:	2230      	movs	r2, #48	; 0x30
 8001d3a:	721a      	strb	r2, [r3, #8]
 8001d3c:	4b17      	ldr	r3, [pc, #92]	; (8001d9c <main+0x6fc>)
 8001d3e:	2230      	movs	r2, #48	; 0x30
 8001d40:	725a      	strb	r2, [r3, #9]
 8001d42:	4b16      	ldr	r3, [pc, #88]	; (8001d9c <main+0x6fc>)
 8001d44:	2200      	movs	r2, #0
 8001d46:	729a      	strb	r2, [r3, #10]
				printf("CmdResp:%s\r\n", acUserCmd);
 8001d48:	4914      	ldr	r1, [pc, #80]	; (8001d9c <main+0x6fc>)
 8001d4a:	4816      	ldr	r0, [pc, #88]	; (8001da4 <main+0x704>)
 8001d4c:	f007 fbd2 	bl	80094f4 <iprintf>
				snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=%d,%s\r\n", 5, acUserCmd);// COAPAT
 8001d50:	4b12      	ldr	r3, [pc, #72]	; (8001d9c <main+0x6fc>)
 8001d52:	9300      	str	r3, [sp, #0]
 8001d54:	2305      	movs	r3, #5
 8001d56:	4a14      	ldr	r2, [pc, #80]	; (8001da8 <main+0x708>)
 8001d58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d5c:	4813      	ldr	r0, [pc, #76]	; (8001dac <main+0x70c>)
 8001d5e:	f007 fc45 	bl	80095ec <sniprintf>
				KE1_Send_AT(acAtBuf);
 8001d62:	4812      	ldr	r0, [pc, #72]	; (8001dac <main+0x70c>)
 8001d64:	f001 fbf2 	bl	800354c <KE1_Send_AT>
 8001d68:	e005      	b.n	8001d76 <main+0x6d6>
			}

		}else{
			if(-2 == iRet){// UART error
 8001d6a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001d6c:	f113 0f02 	cmn.w	r3, #2
 8001d70:	d101      	bne.n	8001d76 <main+0x6d6>
				NVIC_SystemReset();
 8001d72:	f7ff fbeb 	bl	800154c <__NVIC_SystemReset>
			}
		}
		if(0 != upNetFreq) {
 8001d76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d007      	beq.n	8001d8c <main+0x6ec>
			upNetFreq--;
 8001d7c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d7e:	3b01      	subs	r3, #1
 8001d80:	647b      	str	r3, [r7, #68]	; 0x44
			if(0 == upNetFreq){iUserCase = NB_STEP_UP_REG_INFO;}
 8001d82:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d101      	bne.n	8001d8c <main+0x6ec>
 8001d88:	230b      	movs	r3, #11
 8001d8a:	65fb      	str	r3, [r7, #92]	; 0x5c
		}
		if(0 != upDevFreq) upDevFreq--;
 8001d8c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	f43f ad28 	beq.w	80017e4 <main+0x144>
 8001d94:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001d96:	3b01      	subs	r3, #1
 8001d98:	64bb      	str	r3, [r7, #72]	; 0x48
		if(0 == netFlag){
 8001d9a:	e523      	b.n	80017e4 <main+0x144>
 8001d9c:	20000780 	.word	0x20000780
 8001da0:	48000400 	.word	0x48000400
 8001da4:	0800bb30 	.word	0x0800bb30
 8001da8:	0800bb40 	.word	0x0800bb40
 8001dac:	20000580 	.word	0x20000580

08001db0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b0ae      	sub	sp, #184	; 0xb8
 8001db4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001db6:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001dba:	2244      	movs	r2, #68	; 0x44
 8001dbc:	2100      	movs	r1, #0
 8001dbe:	4618      	mov	r0, r3
 8001dc0:	f006 ff33 	bl	8008c2a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001dc4:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001dc8:	2200      	movs	r2, #0
 8001dca:	601a      	str	r2, [r3, #0]
 8001dcc:	605a      	str	r2, [r3, #4]
 8001dce:	609a      	str	r2, [r3, #8]
 8001dd0:	60da      	str	r2, [r3, #12]
 8001dd2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	2260      	movs	r2, #96	; 0x60
 8001dd8:	2100      	movs	r1, #0
 8001dda:	4618      	mov	r0, r3
 8001ddc:	f006 ff25 	bl	8008c2a <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001de0:	2301      	movs	r3, #1
 8001de2:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001de4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001de8:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dea:	2302      	movs	r3, #2
 8001dec:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001df0:	2303      	movs	r3, #3
 8001df2:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001df6:	2301      	movs	r3, #1
 8001df8:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001dfc:	2308      	movs	r3, #8
 8001dfe:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001e02:	2307      	movs	r3, #7
 8001e04:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001e08:	2302      	movs	r3, #2
 8001e0a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001e0e:	2302      	movs	r3, #2
 8001e10:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e14:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f004 f86b 	bl	8005ef4 <HAL_RCC_OscConfig>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8001e24:	f000 f846 	bl	8001eb4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e28:	230f      	movs	r3, #15
 8001e2a:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e2c:	2303      	movs	r3, #3
 8001e2e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e30:	2300      	movs	r3, #0
 8001e32:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e34:	2300      	movs	r3, #0
 8001e36:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8001e3c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8001e40:	2101      	movs	r1, #1
 8001e42:	4618      	mov	r0, r3
 8001e44:	f004 fc44 	bl	80066d0 <HAL_RCC_ClockConfig>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	2b00      	cmp	r3, #0
 8001e4c:	d001      	beq.n	8001e52 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 8001e4e:	f000 f831 	bl	8001eb4 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 8001e52:	f244 0385 	movw	r3, #16517	; 0x4085
 8001e56:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8001e5c:	2300      	movs	r3, #0
 8001e5e:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001e60:	2300      	movs	r3, #0
 8001e62:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001e64:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001e68:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 8001e6a:	2303      	movs	r3, #3
 8001e6c:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 8001e6e:	2301      	movs	r3, #1
 8001e70:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 8001e72:	2310      	movs	r3, #16
 8001e74:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001e76:	2307      	movs	r3, #7
 8001e78:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001e7a:	2302      	movs	r3, #2
 8001e7c:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001e7e:	2302      	movs	r3, #2
 8001e80:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001e82:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001e86:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	f004 fe24 	bl	8006ad8 <HAL_RCCEx_PeriphCLKConfig>
 8001e90:	4603      	mov	r3, r0
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d001      	beq.n	8001e9a <SystemClock_Config+0xea>
  {
    Error_Handler();
 8001e96:	f000 f80d 	bl	8001eb4 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001e9a:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001e9e:	f003 ffd3 	bl	8005e48 <HAL_PWREx_ControlVoltageScaling>
 8001ea2:	4603      	mov	r3, r0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d001      	beq.n	8001eac <SystemClock_Config+0xfc>
  {
    Error_Handler();
 8001ea8:	f000 f804 	bl	8001eb4 <Error_Handler>
  }
}
 8001eac:	bf00      	nop
 8001eae:	37b8      	adds	r7, #184	; 0xb8
 8001eb0:	46bd      	mov	sp, r7
 8001eb2:	bd80      	pop	{r7, pc}

08001eb4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8001eb8:	bf00      	nop
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec0:	4770      	bx	lr
	...

08001ec4 <nbiot_reboot>:
#include "usart.h"
#include "nbiot.h"

NB_STA nbiot_reboot(int iTimeout)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b088      	sub	sp, #32
 8001ec8:	af00      	add	r7, sp, #0
 8001eca:	6078      	str	r0, [r7, #4]

REBOOT_CAUSE_APPLICATION_AT
Neul
OK
*/
	NB_STA atRet = NB_TIMEOUT;
 8001ecc:	2301      	movs	r3, #1
 8001ece:	77fb      	strb	r3, [r7, #31]
	char *AT_NRB = "AT+NRB\r\n";
 8001ed0:	4b2c      	ldr	r3, [pc, #176]	; (8001f84 <nbiot_reboot+0xc0>)
 8001ed2:	61bb      	str	r3, [r7, #24]
	int ch = 0;//0 ok, 1 error, 2 pending
 8001ed4:	2300      	movs	r3, #0
 8001ed6:	617b      	str	r3, [r7, #20]
	char okFlag = 0, rebootFlag = 0;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	77bb      	strb	r3, [r7, #30]
 8001edc:	2300      	movs	r3, #0
 8001ede:	777b      	strb	r3, [r7, #29]
	char *acREBOOT = "REBOOT_CAUSE_APPLICATION_AT";
 8001ee0:	4b29      	ldr	r3, [pc, #164]	; (8001f88 <nbiot_reboot+0xc4>)
 8001ee2:	613b      	str	r3, [r7, #16]
	char acOK[4] = {'O','K',0x0D,0x0A};
 8001ee4:	4b29      	ldr	r3, [pc, #164]	; (8001f8c <nbiot_reboot+0xc8>)
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	60fb      	str	r3, [r7, #12]

	KE1_Send_AT(AT_NRB);
 8001eea:	69b8      	ldr	r0, [r7, #24]
 8001eec:	f001 fb2e 	bl	800354c <KE1_Send_AT>

	do{
		ch = KE1_Get_NB_Ch();
 8001ef0:	f001 faec 	bl	80034cc <KE1_Get_NB_Ch>
 8001ef4:	6178      	str	r0, [r7, #20]
		if(-1 != ch){
 8001ef6:	697b      	ldr	r3, [r7, #20]
 8001ef8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001efc:	d02c      	beq.n	8001f58 <nbiot_reboot+0x94>
			//printf("%02X:%d - %d\n", ch, okFlag, errFlag);
			KE1_Put_Console_Ch((uint8_t)ch);
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	b2db      	uxtb	r3, r3
 8001f02:	4618      	mov	r0, r3
 8001f04:	f001 fad0 	bl	80034a8 <KE1_Put_Console_Ch>
			if(27 != rebootFlag){
 8001f08:	7f7b      	ldrb	r3, [r7, #29]
 8001f0a:	2b1b      	cmp	r3, #27
 8001f0c:	d00e      	beq.n	8001f2c <nbiot_reboot+0x68>
				if(acREBOOT[rebootFlag] == ch){
 8001f0e:	7f7b      	ldrb	r3, [r7, #29]
 8001f10:	693a      	ldr	r2, [r7, #16]
 8001f12:	4413      	add	r3, r2
 8001f14:	781b      	ldrb	r3, [r3, #0]
 8001f16:	461a      	mov	r2, r3
 8001f18:	697b      	ldr	r3, [r7, #20]
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d103      	bne.n	8001f26 <nbiot_reboot+0x62>
					rebootFlag++;
 8001f1e:	7f7b      	ldrb	r3, [r7, #29]
 8001f20:	3301      	adds	r3, #1
 8001f22:	777b      	strb	r3, [r7, #29]
 8001f24:	e012      	b.n	8001f4c <nbiot_reboot+0x88>
				}else{
					rebootFlag = 0;
 8001f26:	2300      	movs	r3, #0
 8001f28:	777b      	strb	r3, [r7, #29]
 8001f2a:	e00f      	b.n	8001f4c <nbiot_reboot+0x88>
				}
			}else{
				if(acOK[okFlag] == ch){
 8001f2c:	7fbb      	ldrb	r3, [r7, #30]
 8001f2e:	f107 0220 	add.w	r2, r7, #32
 8001f32:	4413      	add	r3, r2
 8001f34:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8001f38:	461a      	mov	r2, r3
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	4293      	cmp	r3, r2
 8001f3e:	d103      	bne.n	8001f48 <nbiot_reboot+0x84>
					okFlag++;
 8001f40:	7fbb      	ldrb	r3, [r7, #30]
 8001f42:	3301      	adds	r3, #1
 8001f44:	77bb      	strb	r3, [r7, #30]
 8001f46:	e001      	b.n	8001f4c <nbiot_reboot+0x88>
				}else{
					okFlag = 0;
 8001f48:	2300      	movs	r3, #0
 8001f4a:	77bb      	strb	r3, [r7, #30]
				}
			}

			if(4 == okFlag){atRet = NB_OK; break;}
 8001f4c:	7fbb      	ldrb	r3, [r7, #30]
 8001f4e:	2b04      	cmp	r3, #4
 8001f50:	d10f      	bne.n	8001f72 <nbiot_reboot+0xae>
 8001f52:	2300      	movs	r3, #0
 8001f54:	77fb      	strb	r3, [r7, #31]
 8001f56:	e00f      	b.n	8001f78 <nbiot_reboot+0xb4>
		}else{
			if(0 != iTimeout) {
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d009      	beq.n	8001f72 <nbiot_reboot+0xae>
				iTimeout--;
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	3b01      	subs	r3, #1
 8001f62:	607b      	str	r3, [r7, #4]
				if(0 != iTimeout){
 8001f64:	687b      	ldr	r3, [r7, #4]
 8001f66:	2b00      	cmp	r3, #0
 8001f68:	d003      	beq.n	8001f72 <nbiot_reboot+0xae>
					HAL_Delay(1000);
 8001f6a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001f6e:	f001 fcb1 	bl	80038d4 <HAL_Delay>
				}
			}
		}
	}while(iTimeout);
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	2b00      	cmp	r3, #0
 8001f76:	d1bb      	bne.n	8001ef0 <nbiot_reboot+0x2c>
	return atRet;
 8001f78:	7ffb      	ldrb	r3, [r7, #31]
}
 8001f7a:	4618      	mov	r0, r3
 8001f7c:	3720      	adds	r7, #32
 8001f7e:	46bd      	mov	sp, r7
 8001f80:	bd80      	pop	{r7, pc}
 8001f82:	bf00      	nop
 8001f84:	0800bb50 	.word	0x0800bb50
 8001f88:	0800bb5c 	.word	0x0800bb5c
 8001f8c:	0800bb78 	.word	0x0800bb78

08001f90 <nbiot_get_signl_val>:

NB_STA nbiot_get_signl_val(char *pcSigVal)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	b08c      	sub	sp, #48	; 0x30
 8001f94:	af00      	add	r7, sp, #0
 8001f96:	6078      	str	r0, [r7, #4]
	//+CSQ:19,xx
	NB_STA atRet = NB_TIMEOUT;
 8001f98:	2301      	movs	r3, #1
 8001f9a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char *AT_CSQ = "AT+CSQ\r\n";
 8001f9e:	4b64      	ldr	r3, [pc, #400]	; (8002130 <nbiot_get_signl_val+0x1a0>)
 8001fa0:	623b      	str	r3, [r7, #32]
	int iTimeout = 3, ch = 0;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	62bb      	str	r3, [r7, #40]	; 0x28
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	61fb      	str	r3, [r7, #28]
	char csqFlag = 0, csqOk = 0, atOK = 0, atErr = 0;
 8001faa:	2300      	movs	r3, #0
 8001fac:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8001fb0:	2300      	movs	r3, #0
 8001fb2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8001fb6:	2300      	movs	r3, #0
 8001fb8:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	char *acCSQ = "+CSQ:";
 8001fc2:	4b5c      	ldr	r3, [pc, #368]	; (8002134 <nbiot_get_signl_val+0x1a4>)
 8001fc4:	61bb      	str	r3, [r7, #24]
	char acOK[] = {'O','K',0x0D,0x0A}, acErr[] = {'E','R','R','O','R',0x0D,0x0A};
 8001fc6:	4b5c      	ldr	r3, [pc, #368]	; (8002138 <nbiot_get_signl_val+0x1a8>)
 8001fc8:	681b      	ldr	r3, [r3, #0]
 8001fca:	617b      	str	r3, [r7, #20]
 8001fcc:	4a5b      	ldr	r2, [pc, #364]	; (800213c <nbiot_get_signl_val+0x1ac>)
 8001fce:	f107 030c 	add.w	r3, r7, #12
 8001fd2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8001fd6:	6018      	str	r0, [r3, #0]
 8001fd8:	3304      	adds	r3, #4
 8001fda:	8019      	strh	r1, [r3, #0]
 8001fdc:	3302      	adds	r3, #2
 8001fde:	0c0a      	lsrs	r2, r1, #16
 8001fe0:	701a      	strb	r2, [r3, #0]
	pcSigVal[0] = 0;pcSigVal[1] = 0;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	2200      	movs	r2, #0
 8001fe6:	701a      	strb	r2, [r3, #0]
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	3301      	adds	r3, #1
 8001fec:	2200      	movs	r2, #0
 8001fee:	701a      	strb	r2, [r3, #0]

	KE1_Send_AT(AT_CSQ);HAL_Delay(500);
 8001ff0:	6a38      	ldr	r0, [r7, #32]
 8001ff2:	f001 faab 	bl	800354c <KE1_Send_AT>
 8001ff6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ffa:	f001 fc6b 	bl	80038d4 <HAL_Delay>
	do{
		ch = KE1_Get_NB_Ch();
 8001ffe:	f001 fa65 	bl	80034cc <KE1_Get_NB_Ch>
 8002002:	61f8      	str	r0, [r7, #28]
		if(-1 != ch){
 8002004:	69fb      	ldr	r3, [r7, #28]
 8002006:	f1b3 3fff 	cmp.w	r3, #4294967295
 800200a:	d077      	beq.n	80020fc <nbiot_get_signl_val+0x16c>
			KE1_Put_Console_Ch((uint8_t)ch);
 800200c:	69fb      	ldr	r3, [r7, #28]
 800200e:	b2db      	uxtb	r3, r3
 8002010:	4618      	mov	r0, r3
 8002012:	f001 fa49 	bl	80034a8 <KE1_Put_Console_Ch>
			if(acOK[atOK] == ch){
 8002016:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800201a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800201e:	4413      	add	r3, r2
 8002020:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002024:	461a      	mov	r2, r3
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	4293      	cmp	r3, r2
 800202a:	d105      	bne.n	8002038 <nbiot_get_signl_val+0xa8>
				atOK++;
 800202c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002030:	3301      	adds	r3, #1
 8002032:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8002036:	e002      	b.n	800203e <nbiot_get_signl_val+0xae>
			}else{
				atOK = 0;
 8002038:	2300      	movs	r3, #0
 800203a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			}
			if(4 == atOK && 1 == csqOk){
 800203e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002042:	2b04      	cmp	r3, #4
 8002044:	d107      	bne.n	8002056 <nbiot_get_signl_val+0xc6>
 8002046:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800204a:	2b01      	cmp	r3, #1
 800204c:	d103      	bne.n	8002056 <nbiot_get_signl_val+0xc6>
				atRet = NB_OK; break;
 800204e:	2300      	movs	r3, #0
 8002050:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8002054:	e065      	b.n	8002122 <nbiot_get_signl_val+0x192>
			}
			if(acErr[atErr] == ch){
 8002056:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 800205a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800205e:	4413      	add	r3, r2
 8002060:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 8002064:	461a      	mov	r2, r3
 8002066:	69fb      	ldr	r3, [r7, #28]
 8002068:	4293      	cmp	r3, r2
 800206a:	d105      	bne.n	8002078 <nbiot_get_signl_val+0xe8>
				atErr++;
 800206c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002070:	3301      	adds	r3, #1
 8002072:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 8002076:	e002      	b.n	800207e <nbiot_get_signl_val+0xee>
			}else{
				atErr = 0;
 8002078:	2300      	movs	r3, #0
 800207a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			}
			if(7 == atErr){
 800207e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002082:	2b07      	cmp	r3, #7
 8002084:	d103      	bne.n	800208e <nbiot_get_signl_val+0xfe>
				atRet = NB_ERROR; break;
 8002086:	2302      	movs	r3, #2
 8002088:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800208c:	e049      	b.n	8002122 <nbiot_get_signl_val+0x192>
			}
			if(1 == csqOk){
 800208e:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8002092:	2b01      	cmp	r3, #1
 8002094:	d115      	bne.n	80020c2 <nbiot_get_signl_val+0x132>
				if(',' == ch) {
 8002096:	69fb      	ldr	r3, [r7, #28]
 8002098:	2b2c      	cmp	r3, #44	; 0x2c
 800209a:	d102      	bne.n	80020a2 <nbiot_get_signl_val+0x112>
					csqFlag = 0x0F;
 800209c:	230f      	movs	r3, #15
 800209e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
				if(3 > csqFlag){
 80020a2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020a6:	2b02      	cmp	r3, #2
 80020a8:	d836      	bhi.n	8002118 <nbiot_get_signl_val+0x188>
					pcSigVal[csqFlag++] = ch;
 80020aa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020ae:	1c5a      	adds	r2, r3, #1
 80020b0:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 80020b4:	461a      	mov	r2, r3
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	4413      	add	r3, r2
 80020ba:	69fa      	ldr	r2, [r7, #28]
 80020bc:	b2d2      	uxtb	r2, r2
 80020be:	701a      	strb	r2, [r3, #0]
				}
				continue;
 80020c0:	e02a      	b.n	8002118 <nbiot_get_signl_val+0x188>
			}
			if(acCSQ[csqFlag] == ch){
 80020c2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020c6:	69ba      	ldr	r2, [r7, #24]
 80020c8:	4413      	add	r3, r2
 80020ca:	781b      	ldrb	r3, [r3, #0]
 80020cc:	461a      	mov	r2, r3
 80020ce:	69fb      	ldr	r3, [r7, #28]
 80020d0:	4293      	cmp	r3, r2
 80020d2:	d105      	bne.n	80020e0 <nbiot_get_signl_val+0x150>
				csqFlag++;
 80020d4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020d8:	3301      	adds	r3, #1
 80020da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020de:	e002      	b.n	80020e6 <nbiot_get_signl_val+0x156>
			}else{
				csqFlag = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			if(5 == csqFlag){csqOk = 1; csqFlag = 0;}
 80020e6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80020ea:	2b05      	cmp	r3, #5
 80020ec:	d115      	bne.n	800211a <nbiot_get_signl_val+0x18a>
 80020ee:	2301      	movs	r3, #1
 80020f0:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 80020f4:	2300      	movs	r3, #0
 80020f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 80020fa:	e00e      	b.n	800211a <nbiot_get_signl_val+0x18a>
		}else{
			if(0 != iTimeout) {
 80020fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d00b      	beq.n	800211a <nbiot_get_signl_val+0x18a>
				iTimeout--;
 8002102:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002104:	3b01      	subs	r3, #1
 8002106:	62bb      	str	r3, [r7, #40]	; 0x28
				if(0 != iTimeout){
 8002108:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800210a:	2b00      	cmp	r3, #0
 800210c:	d005      	beq.n	800211a <nbiot_get_signl_val+0x18a>
					HAL_Delay(500);
 800210e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002112:	f001 fbdf 	bl	80038d4 <HAL_Delay>
 8002116:	e000      	b.n	800211a <nbiot_get_signl_val+0x18a>
				continue;
 8002118:	bf00      	nop
				}
			}
		}
	}while(iTimeout);
 800211a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800211c:	2b00      	cmp	r3, #0
 800211e:	f47f af6e 	bne.w	8001ffe <nbiot_get_signl_val+0x6e>
	return atRet;
 8002122:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002126:	4618      	mov	r0, r3
 8002128:	3730      	adds	r7, #48	; 0x30
 800212a:	46bd      	mov	sp, r7
 800212c:	bd80      	pop	{r7, pc}
 800212e:	bf00      	nop
 8002130:	0800bb7c 	.word	0x0800bb7c
 8002134:	0800bb88 	.word	0x0800bb88
 8002138:	0800bb78 	.word	0x0800bb78
 800213c:	0800bb90 	.word	0x0800bb90

08002140 <nbiot_check_reg>:

NB_STA nbiot_check_reg(int iTimeout)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b088      	sub	sp, #32
 8002144:	af00      	add	r7, sp, #0
 8002146:	6078      	str	r0, [r7, #4]
	+CGATT:1

	OK

	*/
	NB_STA atRet = NB_TIMEOUT;
 8002148:	2301      	movs	r3, #1
 800214a:	77fb      	strb	r3, [r7, #31]
	char *AT_R_CGATT = "AT+CGATT?\r\n";
 800214c:	4b41      	ldr	r3, [pc, #260]	; (8002254 <nbiot_check_reg+0x114>)
 800214e:	61bb      	str	r3, [r7, #24]
	int ch = 0;// atRet = 2;//0 ok, 1 error, 2 pending
 8002150:	2300      	movs	r3, #0
 8002152:	617b      	str	r3, [r7, #20]
	char regFlag = 0, okFlag = 0, regSta = 0;
 8002154:	2300      	movs	r3, #0
 8002156:	77bb      	strb	r3, [r7, #30]
 8002158:	2300      	movs	r3, #0
 800215a:	777b      	strb	r3, [r7, #29]
 800215c:	2300      	movs	r3, #0
 800215e:	773b      	strb	r3, [r7, #28]
	char *acCGATT = "+CGATT:";
 8002160:	4b3d      	ldr	r3, [pc, #244]	; (8002258 <nbiot_check_reg+0x118>)
 8002162:	613b      	str	r3, [r7, #16]
	char acOK[4] = {'O','K',0x0D,0x0A};
 8002164:	4b3d      	ldr	r3, [pc, #244]	; (800225c <nbiot_check_reg+0x11c>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60fb      	str	r3, [r7, #12]
	KE1_Send_AT(AT_R_CGATT);HAL_Delay(1000);
 800216a:	69b8      	ldr	r0, [r7, #24]
 800216c:	f001 f9ee 	bl	800354c <KE1_Send_AT>
 8002170:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002174:	f001 fbae 	bl	80038d4 <HAL_Delay>
	do{
		ch = KE1_Get_NB_Ch();
 8002178:	f001 f9a8 	bl	80034cc <KE1_Get_NB_Ch>
 800217c:	6178      	str	r0, [r7, #20]
		if(-1 != ch){
 800217e:	697b      	ldr	r3, [r7, #20]
 8002180:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002184:	d04b      	beq.n	800221e <nbiot_check_reg+0xde>
			KE1_Put_Console_Ch((uint8_t)ch);
 8002186:	697b      	ldr	r3, [r7, #20]
 8002188:	b2db      	uxtb	r3, r3
 800218a:	4618      	mov	r0, r3
 800218c:	f001 f98c 	bl	80034a8 <KE1_Put_Console_Ch>
			if(7 == regFlag && 0 == regSta){
 8002190:	7fbb      	ldrb	r3, [r7, #30]
 8002192:	2b07      	cmp	r3, #7
 8002194:	d109      	bne.n	80021aa <nbiot_check_reg+0x6a>
 8002196:	7f3b      	ldrb	r3, [r7, #28]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d106      	bne.n	80021aa <nbiot_check_reg+0x6a>
				regSta = ch;
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	773b      	strb	r3, [r7, #28]
				printf("\nRegister regSta:%c\n", regSta);
 80021a0:	7f3b      	ldrb	r3, [r7, #28]
 80021a2:	4619      	mov	r1, r3
 80021a4:	482e      	ldr	r0, [pc, #184]	; (8002260 <nbiot_check_reg+0x120>)
 80021a6:	f007 f9a5 	bl	80094f4 <iprintf>
			}
			if(7 != regFlag){
 80021aa:	7fbb      	ldrb	r3, [r7, #30]
 80021ac:	2b07      	cmp	r3, #7
 80021ae:	d00d      	beq.n	80021cc <nbiot_check_reg+0x8c>
				if(acCGATT[regFlag] == ch){
 80021b0:	7fbb      	ldrb	r3, [r7, #30]
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	4413      	add	r3, r2
 80021b6:	781b      	ldrb	r3, [r3, #0]
 80021b8:	461a      	mov	r2, r3
 80021ba:	697b      	ldr	r3, [r7, #20]
 80021bc:	4293      	cmp	r3, r2
 80021be:	d103      	bne.n	80021c8 <nbiot_check_reg+0x88>
					regFlag++;
 80021c0:	7fbb      	ldrb	r3, [r7, #30]
 80021c2:	3301      	adds	r3, #1
 80021c4:	77bb      	strb	r3, [r7, #30]
 80021c6:	e001      	b.n	80021cc <nbiot_check_reg+0x8c>
				}else{
					regFlag = 0;
 80021c8:	2300      	movs	r3, #0
 80021ca:	77bb      	strb	r3, [r7, #30]
				}
			}
			if(4 != okFlag){
 80021cc:	7f7b      	ldrb	r3, [r7, #29]
 80021ce:	2b04      	cmp	r3, #4
 80021d0:	d00f      	beq.n	80021f2 <nbiot_check_reg+0xb2>
				if(acOK[okFlag] == ch){
 80021d2:	7f7b      	ldrb	r3, [r7, #29]
 80021d4:	f107 0220 	add.w	r2, r7, #32
 80021d8:	4413      	add	r3, r2
 80021da:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 80021de:	461a      	mov	r2, r3
 80021e0:	697b      	ldr	r3, [r7, #20]
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d103      	bne.n	80021ee <nbiot_check_reg+0xae>
					okFlag++;
 80021e6:	7f7b      	ldrb	r3, [r7, #29]
 80021e8:	3301      	adds	r3, #1
 80021ea:	777b      	strb	r3, [r7, #29]
 80021ec:	e001      	b.n	80021f2 <nbiot_check_reg+0xb2>
				}else{
					okFlag = 0;
 80021ee:	2300      	movs	r3, #0
 80021f0:	777b      	strb	r3, [r7, #29]
				}
			}

			if('1' == regSta && 4 == okFlag){
 80021f2:	7f3b      	ldrb	r3, [r7, #28]
 80021f4:	2b31      	cmp	r3, #49	; 0x31
 80021f6:	d105      	bne.n	8002204 <nbiot_check_reg+0xc4>
 80021f8:	7f7b      	ldrb	r3, [r7, #29]
 80021fa:	2b04      	cmp	r3, #4
 80021fc:	d102      	bne.n	8002204 <nbiot_check_reg+0xc4>
				atRet = NB_OK; break;
 80021fe:	2300      	movs	r3, #0
 8002200:	77fb      	strb	r3, [r7, #31]
 8002202:	e019      	b.n	8002238 <nbiot_check_reg+0xf8>
			}
			if('0' == regSta && 4 == okFlag){
 8002204:	7f3b      	ldrb	r3, [r7, #28]
 8002206:	2b30      	cmp	r3, #48	; 0x30
 8002208:	d105      	bne.n	8002216 <nbiot_check_reg+0xd6>
 800220a:	7f7b      	ldrb	r3, [r7, #29]
 800220c:	2b04      	cmp	r3, #4
 800220e:	d102      	bne.n	8002216 <nbiot_check_reg+0xd6>
				atRet = NB_NET_CLOSED; break;
 8002210:	2304      	movs	r3, #4
 8002212:	77fb      	strb	r3, [r7, #31]
 8002214:	e010      	b.n	8002238 <nbiot_check_reg+0xf8>
			}
			HAL_Delay(10);
 8002216:	200a      	movs	r0, #10
 8002218:	f001 fb5c 	bl	80038d4 <HAL_Delay>
 800221c:	e009      	b.n	8002232 <nbiot_check_reg+0xf2>
		}else{
			if(0 != iTimeout) {
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2b00      	cmp	r3, #0
 8002222:	d006      	beq.n	8002232 <nbiot_check_reg+0xf2>
				HAL_Delay(1000);
 8002224:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002228:	f001 fb54 	bl	80038d4 <HAL_Delay>
				iTimeout--;
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	3b01      	subs	r3, #1
 8002230:	607b      	str	r3, [r7, #4]
			}
		}
	}while(iTimeout);
 8002232:	687b      	ldr	r3, [r7, #4]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d19f      	bne.n	8002178 <nbiot_check_reg+0x38>

	if(NB_OK == atRet){
 8002238:	7ffb      	ldrb	r3, [r7, #31]
 800223a:	2b00      	cmp	r3, #0
 800223c:	d104      	bne.n	8002248 <nbiot_check_reg+0x108>
		KE1_Clear_AT_Buf();
 800223e:	f001 f96b 	bl	8003518 <KE1_Clear_AT_Buf>
		printf("\nRegister success!\n");
 8002242:	4808      	ldr	r0, [pc, #32]	; (8002264 <nbiot_check_reg+0x124>)
 8002244:	f007 f9ca 	bl	80095dc <puts>
	}
	return atRet;
 8002248:	7ffb      	ldrb	r3, [r7, #31]
}
 800224a:	4618      	mov	r0, r3
 800224c:	3720      	adds	r7, #32
 800224e:	46bd      	mov	sp, r7
 8002250:	bd80      	pop	{r7, pc}
 8002252:	bf00      	nop
 8002254:	0800bb98 	.word	0x0800bb98
 8002258:	0800bba4 	.word	0x0800bba4
 800225c:	0800bb78 	.word	0x0800bb78
 8002260:	0800bbac 	.word	0x0800bbac
 8002264:	0800bbc4 	.word	0x0800bbc4

08002268 <nbiot_get_nuestats>:

NB_STA nbiot_get_nuestats(int *piRSRP, int *piSNR, int *piCellID, unsigned char *pucECL)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	b096      	sub	sp, #88	; 0x58
 800226c:	af00      	add	r7, sp, #0
 800226e:	60f8      	str	r0, [r7, #12]
 8002270:	60b9      	str	r1, [r7, #8]
 8002272:	607a      	str	r2, [r7, #4]
 8002274:	603b      	str	r3, [r7, #0]
RSRQ:-131
OPERATOR MODE:4

OK
*/
	NB_STA atRet = NB_TIMEOUT;
 8002276:	2301      	movs	r3, #1
 8002278:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	int iTimeout = 3 , ch = 0, i = 0;
 800227c:	2303      	movs	r3, #3
 800227e:	653b      	str	r3, [r7, #80]	; 0x50
 8002280:	2300      	movs	r3, #0
 8002282:	643b      	str	r3, [r7, #64]	; 0x40
 8002284:	2300      	movs	r3, #0
 8002286:	64fb      	str	r3, [r7, #76]	; 0x4c
	char *AT_R_NUESTATS = "AT+NUESTATS\r\n";
 8002288:	4bbc      	ldr	r3, [pc, #752]	; (800257c <nbiot_get_nuestats+0x314>)
 800228a:	63fb      	str	r3, [r7, #60]	; 0x3c

	char *pcRSRP="Signal power:", *pcSNR = "SNR:";
 800228c:	4bbc      	ldr	r3, [pc, #752]	; (8002580 <nbiot_get_nuestats+0x318>)
 800228e:	63bb      	str	r3, [r7, #56]	; 0x38
 8002290:	4bbc      	ldr	r3, [pc, #752]	; (8002584 <nbiot_get_nuestats+0x31c>)
 8002292:	637b      	str	r3, [r7, #52]	; 0x34
	char *pcCellID = "Cell ID:", *pcECL="ECL:";
 8002294:	4bbc      	ldr	r3, [pc, #752]	; (8002588 <nbiot_get_nuestats+0x320>)
 8002296:	633b      	str	r3, [r7, #48]	; 0x30
 8002298:	4bbc      	ldr	r3, [pc, #752]	; (800258c <nbiot_get_nuestats+0x324>)
 800229a:	62fb      	str	r3, [r7, #44]	; 0x2c
	char acVal[15] = {0};
 800229c:	f107 031c 	add.w	r3, r7, #28
 80022a0:	2200      	movs	r2, #0
 80022a2:	601a      	str	r2, [r3, #0]
 80022a4:	605a      	str	r2, [r3, #4]
 80022a6:	609a      	str	r2, [r3, #8]
 80022a8:	f8c3 200b 	str.w	r2, [r3, #11]
	char acOK[] = {'O','K',0x0D,0x0A}, acErr[] = {'E','R','R','O','R',0x0D,0x0A};
 80022ac:	4bb8      	ldr	r3, [pc, #736]	; (8002590 <nbiot_get_nuestats+0x328>)
 80022ae:	681b      	ldr	r3, [r3, #0]
 80022b0:	61bb      	str	r3, [r7, #24]
 80022b2:	4ab8      	ldr	r2, [pc, #736]	; (8002594 <nbiot_get_nuestats+0x32c>)
 80022b4:	f107 0310 	add.w	r3, r7, #16
 80022b8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022bc:	6018      	str	r0, [r3, #0]
 80022be:	3304      	adds	r3, #4
 80022c0:	8019      	strh	r1, [r3, #0]
 80022c2:	3302      	adds	r3, #2
 80022c4:	0c0a      	lsrs	r2, r1, #16
 80022c6:	701a      	strb	r2, [r3, #0]

	char rsrpFlag = 0, snrFlag = 0, cidFlag = 0, eclFlag = 0, atOK = 0, atErr = 0;
 80022c8:	2300      	movs	r3, #0
 80022ca:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 80022ce:	2300      	movs	r3, #0
 80022d0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 80022d4:	2300      	movs	r3, #0
 80022d6:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 80022da:	2300      	movs	r3, #0
 80022dc:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 80022e0:	2300      	movs	r3, #0
 80022e2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80022e6:	2300      	movs	r3, #0
 80022e8:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	*piRSRP = 0; *piSNR = 0; *piCellID = 0; *pucECL = 0;
 80022ec:	68fb      	ldr	r3, [r7, #12]
 80022ee:	2200      	movs	r2, #0
 80022f0:	601a      	str	r2, [r3, #0]
 80022f2:	68bb      	ldr	r3, [r7, #8]
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	2200      	movs	r2, #0
 80022fc:	601a      	str	r2, [r3, #0]
 80022fe:	683b      	ldr	r3, [r7, #0]
 8002300:	2200      	movs	r2, #0
 8002302:	701a      	strb	r2, [r3, #0]
	KE1_Clear_AT_Buf();
 8002304:	f001 f908 	bl	8003518 <KE1_Clear_AT_Buf>
	KE1_Send_AT(AT_R_NUESTATS);
 8002308:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800230a:	f001 f91f 	bl	800354c <KE1_Send_AT>
	HAL_Delay(3000);
 800230e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002312:	f001 fadf 	bl	80038d4 <HAL_Delay>
	do{
		ch = KE1_Get_NB_Ch();
 8002316:	f001 f8d9 	bl	80034cc <KE1_Get_NB_Ch>
 800231a:	6438      	str	r0, [r7, #64]	; 0x40
		if(-1 != ch){
 800231c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800231e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002322:	f000 8139 	beq.w	8002598 <nbiot_get_nuestats+0x330>
			KE1_Put_Console_Ch((uint8_t)ch);
 8002326:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002328:	b2db      	uxtb	r3, r3
 800232a:	4618      	mov	r0, r3
 800232c:	f001 f8bc 	bl	80034a8 <KE1_Put_Console_Ch>
			if(acOK[atOK] == ch){
 8002330:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002334:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002338:	4413      	add	r3, r2
 800233a:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800233e:	461a      	mov	r2, r3
 8002340:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002342:	4293      	cmp	r3, r2
 8002344:	d105      	bne.n	8002352 <nbiot_get_nuestats+0xea>
				atOK++;
 8002346:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800234a:	3301      	adds	r3, #1
 800234c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8002350:	e002      	b.n	8002358 <nbiot_get_nuestats+0xf0>
			}else{
				atOK = 0;
 8002352:	2300      	movs	r3, #0
 8002354:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
			if(4 == atOK){
 8002358:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800235c:	2b04      	cmp	r3, #4
 800235e:	d103      	bne.n	8002368 <nbiot_get_nuestats+0x100>
				atRet = NB_OK; break;
 8002360:	2300      	movs	r3, #0
 8002362:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 8002366:	e128      	b.n	80025ba <nbiot_get_nuestats+0x352>
			}
			if(acErr[atErr] == ch){
 8002368:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 800236c:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002370:	4413      	add	r3, r2
 8002372:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8002376:	461a      	mov	r2, r3
 8002378:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800237a:	4293      	cmp	r3, r2
 800237c:	d105      	bne.n	800238a <nbiot_get_nuestats+0x122>
				atErr++;
 800237e:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002382:	3301      	adds	r3, #1
 8002384:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8002388:	e002      	b.n	8002390 <nbiot_get_nuestats+0x128>
			}else{
				atErr = 0;
 800238a:	2300      	movs	r3, #0
 800238c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
			}
			if(7 == atErr){
 8002390:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8002394:	2b07      	cmp	r3, #7
 8002396:	d103      	bne.n	80023a0 <nbiot_get_nuestats+0x138>
				atRet = NB_ERROR; break;
 8002398:	2302      	movs	r3, #2
 800239a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 800239e:	e10c      	b.n	80025ba <nbiot_get_nuestats+0x352>
			}
			if(13 == rsrpFlag){
 80023a0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80023a4:	2b0d      	cmp	r3, #13
 80023a6:	d120      	bne.n	80023ea <nbiot_get_nuestats+0x182>
				if(0x0D == ch){acVal[i] = 0; *piRSRP = atoi(acVal);  i = 0; rsrpFlag = 0; continue;}
 80023a8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023aa:	2b0d      	cmp	r3, #13
 80023ac:	d113      	bne.n	80023d6 <nbiot_get_nuestats+0x16e>
 80023ae:	f107 021c 	add.w	r2, r7, #28
 80023b2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023b4:	4413      	add	r3, r2
 80023b6:	2200      	movs	r2, #0
 80023b8:	701a      	strb	r2, [r3, #0]
 80023ba:	f107 031c 	add.w	r3, r7, #28
 80023be:	4618      	mov	r0, r3
 80023c0:	f006 fbfa 	bl	8008bb8 <atoi>
 80023c4:	4602      	mov	r2, r0
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	601a      	str	r2, [r3, #0]
 80023ca:	2300      	movs	r3, #0
 80023cc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80023ce:	2300      	movs	r3, #0
 80023d0:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 80023d4:	e0ed      	b.n	80025b2 <nbiot_get_nuestats+0x34a>
				acVal[i++] = ch;
 80023d6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023d8:	1c5a      	adds	r2, r3, #1
 80023da:	64fa      	str	r2, [r7, #76]	; 0x4c
 80023dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80023de:	b2d2      	uxtb	r2, r2
 80023e0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80023e4:	440b      	add	r3, r1
 80023e6:	f803 2c3c 	strb.w	r2, [r3, #-60]
			}

			if(8 == cidFlag){
 80023ea:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80023ee:	2b08      	cmp	r3, #8
 80023f0:	d120      	bne.n	8002434 <nbiot_get_nuestats+0x1cc>
				if(0x0D == ch){acVal[i] = 0; *piCellID = atoi(acVal);  i = 0; cidFlag = 0; continue;}
 80023f2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80023f4:	2b0d      	cmp	r3, #13
 80023f6:	d113      	bne.n	8002420 <nbiot_get_nuestats+0x1b8>
 80023f8:	f107 021c 	add.w	r2, r7, #28
 80023fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80023fe:	4413      	add	r3, r2
 8002400:	2200      	movs	r2, #0
 8002402:	701a      	strb	r2, [r3, #0]
 8002404:	f107 031c 	add.w	r3, r7, #28
 8002408:	4618      	mov	r0, r3
 800240a:	f006 fbd5 	bl	8008bb8 <atoi>
 800240e:	4602      	mov	r2, r0
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	601a      	str	r2, [r3, #0]
 8002414:	2300      	movs	r3, #0
 8002416:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002418:	2300      	movs	r3, #0
 800241a:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 800241e:	e0c8      	b.n	80025b2 <nbiot_get_nuestats+0x34a>
				acVal[i++] = ch;
 8002420:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002422:	1c5a      	adds	r2, r3, #1
 8002424:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002426:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002428:	b2d2      	uxtb	r2, r2
 800242a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800242e:	440b      	add	r3, r1
 8002430:	f803 2c3c 	strb.w	r2, [r3, #-60]
			}

			if(4 == eclFlag){
 8002434:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002438:	2b04      	cmp	r3, #4
 800243a:	d121      	bne.n	8002480 <nbiot_get_nuestats+0x218>
				if(0x0D == ch){acVal[i] = 0; *pucECL = (unsigned char)atoi(acVal);  i = 0; eclFlag = 0; continue;}
 800243c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800243e:	2b0d      	cmp	r3, #13
 8002440:	d114      	bne.n	800246c <nbiot_get_nuestats+0x204>
 8002442:	f107 021c 	add.w	r2, r7, #28
 8002446:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002448:	4413      	add	r3, r2
 800244a:	2200      	movs	r2, #0
 800244c:	701a      	strb	r2, [r3, #0]
 800244e:	f107 031c 	add.w	r3, r7, #28
 8002452:	4618      	mov	r0, r3
 8002454:	f006 fbb0 	bl	8008bb8 <atoi>
 8002458:	4603      	mov	r3, r0
 800245a:	b2da      	uxtb	r2, r3
 800245c:	683b      	ldr	r3, [r7, #0]
 800245e:	701a      	strb	r2, [r3, #0]
 8002460:	2300      	movs	r3, #0
 8002462:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002464:	2300      	movs	r3, #0
 8002466:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 800246a:	e0a2      	b.n	80025b2 <nbiot_get_nuestats+0x34a>
				acVal[i++] = ch;
 800246c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800246e:	1c5a      	adds	r2, r3, #1
 8002470:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002472:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002474:	b2d2      	uxtb	r2, r2
 8002476:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800247a:	440b      	add	r3, r1
 800247c:	f803 2c3c 	strb.w	r2, [r3, #-60]
			}

			if(4 == snrFlag){
 8002480:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8002484:	2b04      	cmp	r3, #4
 8002486:	d120      	bne.n	80024ca <nbiot_get_nuestats+0x262>
				if(0x0D == ch){acVal[i] = 0; *piSNR = atoi(acVal);  i = 0; snrFlag = 0; continue;}
 8002488:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800248a:	2b0d      	cmp	r3, #13
 800248c:	d113      	bne.n	80024b6 <nbiot_get_nuestats+0x24e>
 800248e:	f107 021c 	add.w	r2, r7, #28
 8002492:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002494:	4413      	add	r3, r2
 8002496:	2200      	movs	r2, #0
 8002498:	701a      	strb	r2, [r3, #0]
 800249a:	f107 031c 	add.w	r3, r7, #28
 800249e:	4618      	mov	r0, r3
 80024a0:	f006 fb8a 	bl	8008bb8 <atoi>
 80024a4:	4602      	mov	r2, r0
 80024a6:	68bb      	ldr	r3, [r7, #8]
 80024a8:	601a      	str	r2, [r3, #0]
 80024aa:	2300      	movs	r3, #0
 80024ac:	64fb      	str	r3, [r7, #76]	; 0x4c
 80024ae:	2300      	movs	r3, #0
 80024b0:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 80024b4:	e07d      	b.n	80025b2 <nbiot_get_nuestats+0x34a>
				acVal[i++] = ch;
 80024b6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80024b8:	1c5a      	adds	r2, r3, #1
 80024ba:	64fa      	str	r2, [r7, #76]	; 0x4c
 80024bc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80024be:	b2d2      	uxtb	r2, r2
 80024c0:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80024c4:	440b      	add	r3, r1
 80024c6:	f803 2c3c 	strb.w	r2, [r3, #-60]
			}
			//printf("%c-%d-%d-%d-%d\r\n", ch,rsrpFlag, cidFlag, eclFlag, snrFlag);
			if(13 != rsrpFlag){
 80024ca:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80024ce:	2b0d      	cmp	r3, #13
 80024d0:	d011      	beq.n	80024f6 <nbiot_get_nuestats+0x28e>
				if(pcRSRP[rsrpFlag] == ch){
 80024d2:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80024d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80024d8:	4413      	add	r3, r2
 80024da:	781b      	ldrb	r3, [r3, #0]
 80024dc:	461a      	mov	r2, r3
 80024de:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80024e0:	4293      	cmp	r3, r2
 80024e2:	d105      	bne.n	80024f0 <nbiot_get_nuestats+0x288>
					rsrpFlag++;
 80024e4:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80024e8:	3301      	adds	r3, #1
 80024ea:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 80024ee:	e002      	b.n	80024f6 <nbiot_get_nuestats+0x28e>
				}else{
					rsrpFlag = 0;
 80024f0:	2300      	movs	r3, #0
 80024f2:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
				}
			}
			if(8 != cidFlag){
 80024f6:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 80024fa:	2b08      	cmp	r3, #8
 80024fc:	d011      	beq.n	8002522 <nbiot_get_nuestats+0x2ba>
				if(pcCellID[cidFlag] == ch){
 80024fe:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8002502:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002504:	4413      	add	r3, r2
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	461a      	mov	r2, r3
 800250a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800250c:	4293      	cmp	r3, r2
 800250e:	d105      	bne.n	800251c <nbiot_get_nuestats+0x2b4>
					cidFlag++;
 8002510:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8002514:	3301      	adds	r3, #1
 8002516:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 800251a:	e002      	b.n	8002522 <nbiot_get_nuestats+0x2ba>
				}else{
					cidFlag = 0;
 800251c:	2300      	movs	r3, #0
 800251e:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
				}
			}
			if(4 != eclFlag){
 8002522:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002526:	2b04      	cmp	r3, #4
 8002528:	d011      	beq.n	800254e <nbiot_get_nuestats+0x2e6>
				if(pcECL[eclFlag] == ch){
 800252a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800252e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002530:	4413      	add	r3, r2
 8002532:	781b      	ldrb	r3, [r3, #0]
 8002534:	461a      	mov	r2, r3
 8002536:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002538:	4293      	cmp	r3, r2
 800253a:	d105      	bne.n	8002548 <nbiot_get_nuestats+0x2e0>
					eclFlag++;
 800253c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002540:	3301      	adds	r3, #1
 8002542:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 8002546:	e002      	b.n	800254e <nbiot_get_nuestats+0x2e6>
				}else{
					eclFlag = 0;
 8002548:	2300      	movs	r3, #0
 800254a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
				}
			}
			if(4 != snrFlag){
 800254e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 8002552:	2b04      	cmp	r3, #4
 8002554:	d02d      	beq.n	80025b2 <nbiot_get_nuestats+0x34a>
				if(pcSNR[snrFlag] == ch){
 8002556:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800255a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800255c:	4413      	add	r3, r2
 800255e:	781b      	ldrb	r3, [r3, #0]
 8002560:	461a      	mov	r2, r3
 8002562:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002564:	4293      	cmp	r3, r2
 8002566:	d105      	bne.n	8002574 <nbiot_get_nuestats+0x30c>
					snrFlag++;
 8002568:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 800256c:	3301      	adds	r3, #1
 800256e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8002572:	e01e      	b.n	80025b2 <nbiot_get_nuestats+0x34a>
				}else{
					snrFlag = 0;
 8002574:	2300      	movs	r3, #0
 8002576:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 800257a:	e01a      	b.n	80025b2 <nbiot_get_nuestats+0x34a>
 800257c:	0800bbd8 	.word	0x0800bbd8
 8002580:	0800bbe8 	.word	0x0800bbe8
 8002584:	0800bbf8 	.word	0x0800bbf8
 8002588:	0800bc00 	.word	0x0800bc00
 800258c:	0800bc0c 	.word	0x0800bc0c
 8002590:	0800bb78 	.word	0x0800bb78
 8002594:	0800bb90 	.word	0x0800bb90
				}
			}
		}else{
			if(0 != iTimeout) {
 8002598:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800259a:	2b00      	cmp	r3, #0
 800259c:	d009      	beq.n	80025b2 <nbiot_get_nuestats+0x34a>
				iTimeout--;
 800259e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025a0:	3b01      	subs	r3, #1
 80025a2:	653b      	str	r3, [r7, #80]	; 0x50
				if(0 != iTimeout){
 80025a4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025a6:	2b00      	cmp	r3, #0
 80025a8:	d003      	beq.n	80025b2 <nbiot_get_nuestats+0x34a>
					HAL_Delay(1000);
 80025aa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80025ae:	f001 f991 	bl	80038d4 <HAL_Delay>
				}
			}
		}
	}while(iTimeout);
 80025b2:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	f47f aeae 	bne.w	8002316 <nbiot_get_nuestats+0xae>
	return atRet;
 80025ba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 80025be:	4618      	mov	r0, r3
 80025c0:	3758      	adds	r7, #88	; 0x58
 80025c2:	46bd      	mov	sp, r7
 80025c4:	bd80      	pop	{r7, pc}
 80025c6:	bf00      	nop

080025c8 <IIC_Start>:
//-----------------------------------			   
/**********************************************
//IIC Start
**********************************************/
void IIC_Start(void)
{
 80025c8:	b580      	push	{r7, lr}
 80025ca:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 80025cc:	2201      	movs	r2, #1
 80025ce:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025d2:	480b      	ldr	r0, [pc, #44]	; (8002600 <IIC_Start+0x38>)
 80025d4:	f002 ffd6 	bl	8005584 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 80025d8:	2201      	movs	r2, #1
 80025da:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025de:	4808      	ldr	r0, [pc, #32]	; (8002600 <IIC_Start+0x38>)
 80025e0:	f002 ffd0 	bl	8005584 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 80025e4:	2200      	movs	r2, #0
 80025e6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80025ea:	4805      	ldr	r0, [pc, #20]	; (8002600 <IIC_Start+0x38>)
 80025ec:	f002 ffca 	bl	8005584 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 80025f0:	2200      	movs	r2, #0
 80025f2:	f44f 7180 	mov.w	r1, #256	; 0x100
 80025f6:	4802      	ldr	r0, [pc, #8]	; (8002600 <IIC_Start+0x38>)
 80025f8:	f002 ffc4 	bl	8005584 <HAL_GPIO_WritePin>
}
 80025fc:	bf00      	nop
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	48000400 	.word	0x48000400

08002604 <IIC_Stop>:

/**********************************************
//IIC Stop
**********************************************/
void IIC_Stop(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8002608:	2201      	movs	r2, #1
 800260a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800260e:	4808      	ldr	r0, [pc, #32]	; (8002630 <IIC_Stop+0x2c>)
 8002610:	f002 ffb8 	bl	8005584 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 8002614:	2200      	movs	r2, #0
 8002616:	f44f 7100 	mov.w	r1, #512	; 0x200
 800261a:	4805      	ldr	r0, [pc, #20]	; (8002630 <IIC_Stop+0x2c>)
 800261c:	f002 ffb2 	bl	8005584 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 8002620:	2201      	movs	r2, #1
 8002622:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002626:	4802      	ldr	r0, [pc, #8]	; (8002630 <IIC_Stop+0x2c>)
 8002628:	f002 ffac 	bl	8005584 <HAL_GPIO_WritePin>
}
 800262c:	bf00      	nop
 800262e:	bd80      	pop	{r7, pc}
 8002630:	48000400 	.word	0x48000400

08002634 <IIC_Wait_Ack>:

void IIC_Wait_Ack(void)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8002638:	2201      	movs	r2, #1
 800263a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800263e:	4805      	ldr	r0, [pc, #20]	; (8002654 <IIC_Wait_Ack+0x20>)
 8002640:	f002 ffa0 	bl	8005584 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 8002644:	2200      	movs	r2, #0
 8002646:	f44f 7180 	mov.w	r1, #256	; 0x100
 800264a:	4802      	ldr	r0, [pc, #8]	; (8002654 <IIC_Wait_Ack+0x20>)
 800264c:	f002 ff9a 	bl	8005584 <HAL_GPIO_WritePin>
}
 8002650:	bf00      	nop
 8002652:	bd80      	pop	{r7, pc}
 8002654:	48000400 	.word	0x48000400

08002658 <Write_IIC_Byte>:
/**********************************************
// IIC Write byte
**********************************************/

void Write_IIC_Byte(unsigned char IIC_Byte)
{
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	4603      	mov	r3, r0
 8002660:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char m,da;
	da=IIC_Byte;
 8002662:	79fb      	ldrb	r3, [r7, #7]
 8002664:	73bb      	strb	r3, [r7, #14]
	OLED_SCLK_Clr();
 8002666:	2200      	movs	r2, #0
 8002668:	f44f 7180 	mov.w	r1, #256	; 0x100
 800266c:	481a      	ldr	r0, [pc, #104]	; (80026d8 <Write_IIC_Byte+0x80>)
 800266e:	f002 ff89 	bl	8005584 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 8002672:	2300      	movs	r3, #0
 8002674:	73fb      	strb	r3, [r7, #15]
 8002676:	e027      	b.n	80026c8 <Write_IIC_Byte+0x70>
	{
		m=da;
 8002678:	7bbb      	ldrb	r3, [r7, #14]
 800267a:	737b      	strb	r3, [r7, #13]
		m=m&0x80;
 800267c:	7b7b      	ldrb	r3, [r7, #13]
 800267e:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8002682:	737b      	strb	r3, [r7, #13]
		if(m==0x80)
 8002684:	7b7b      	ldrb	r3, [r7, #13]
 8002686:	2b80      	cmp	r3, #128	; 0x80
 8002688:	d106      	bne.n	8002698 <Write_IIC_Byte+0x40>
		{
			OLED_SDIN_Set();
 800268a:	2201      	movs	r2, #1
 800268c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002690:	4811      	ldr	r0, [pc, #68]	; (80026d8 <Write_IIC_Byte+0x80>)
 8002692:	f002 ff77 	bl	8005584 <HAL_GPIO_WritePin>
 8002696:	e005      	b.n	80026a4 <Write_IIC_Byte+0x4c>
		}
		else 
			OLED_SDIN_Clr();
 8002698:	2200      	movs	r2, #0
 800269a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800269e:	480e      	ldr	r0, [pc, #56]	; (80026d8 <Write_IIC_Byte+0x80>)
 80026a0:	f002 ff70 	bl	8005584 <HAL_GPIO_WritePin>
		da=da<<1;
 80026a4:	7bbb      	ldrb	r3, [r7, #14]
 80026a6:	005b      	lsls	r3, r3, #1
 80026a8:	73bb      	strb	r3, [r7, #14]
		OLED_SCLK_Set();
 80026aa:	2201      	movs	r2, #1
 80026ac:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026b0:	4809      	ldr	r0, [pc, #36]	; (80026d8 <Write_IIC_Byte+0x80>)
 80026b2:	f002 ff67 	bl	8005584 <HAL_GPIO_WritePin>
		OLED_SCLK_Clr();
 80026b6:	2200      	movs	r2, #0
 80026b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80026bc:	4806      	ldr	r0, [pc, #24]	; (80026d8 <Write_IIC_Byte+0x80>)
 80026be:	f002 ff61 	bl	8005584 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	3301      	adds	r3, #1
 80026c6:	73fb      	strb	r3, [r7, #15]
 80026c8:	7bfb      	ldrb	r3, [r7, #15]
 80026ca:	2b07      	cmp	r3, #7
 80026cc:	d9d4      	bls.n	8002678 <Write_IIC_Byte+0x20>
	}
}
 80026ce:	bf00      	nop
 80026d0:	3710      	adds	r7, #16
 80026d2:	46bd      	mov	sp, r7
 80026d4:	bd80      	pop	{r7, pc}
 80026d6:	bf00      	nop
 80026d8:	48000400 	.word	0x48000400

080026dc <Write_IIC_Command>:
/**********************************************
// IIC Write Command
**********************************************/
void Write_IIC_Command(unsigned char IIC_Command)
{
 80026dc:	b580      	push	{r7, lr}
 80026de:	b082      	sub	sp, #8
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	4603      	mov	r3, r0
 80026e4:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 80026e6:	f7ff ff6f 	bl	80025c8 <IIC_Start>
	Write_IIC_Byte(0x78);     //Slave address,SA0=0
 80026ea:	2078      	movs	r0, #120	; 0x78
 80026ec:	f7ff ffb4 	bl	8002658 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 80026f0:	f7ff ffa0 	bl	8002634 <IIC_Wait_Ack>
	Write_IIC_Byte(0x00);			//write command
 80026f4:	2000      	movs	r0, #0
 80026f6:	f7ff ffaf 	bl	8002658 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 80026fa:	f7ff ff9b 	bl	8002634 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Command); 
 80026fe:	79fb      	ldrb	r3, [r7, #7]
 8002700:	4618      	mov	r0, r3
 8002702:	f7ff ffa9 	bl	8002658 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002706:	f7ff ff95 	bl	8002634 <IIC_Wait_Ack>
	IIC_Stop();
 800270a:	f7ff ff7b 	bl	8002604 <IIC_Stop>
}
 800270e:	bf00      	nop
 8002710:	3708      	adds	r7, #8
 8002712:	46bd      	mov	sp, r7
 8002714:	bd80      	pop	{r7, pc}

08002716 <Write_IIC_Data>:
/**********************************************
// IIC Write Data
**********************************************/
void Write_IIC_Data(unsigned char IIC_Data)
{
 8002716:	b580      	push	{r7, lr}
 8002718:	b082      	sub	sp, #8
 800271a:	af00      	add	r7, sp, #0
 800271c:	4603      	mov	r3, r0
 800271e:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 8002720:	f7ff ff52 	bl	80025c8 <IIC_Start>
	Write_IIC_Byte(0x78);			//D/C#=0; R/W#=0
 8002724:	2078      	movs	r0, #120	; 0x78
 8002726:	f7ff ff97 	bl	8002658 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 800272a:	f7ff ff83 	bl	8002634 <IIC_Wait_Ack>
	Write_IIC_Byte(0x40);			//write data
 800272e:	2040      	movs	r0, #64	; 0x40
 8002730:	f7ff ff92 	bl	8002658 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002734:	f7ff ff7e 	bl	8002634 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Data);
 8002738:	79fb      	ldrb	r3, [r7, #7]
 800273a:	4618      	mov	r0, r3
 800273c:	f7ff ff8c 	bl	8002658 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002740:	f7ff ff78 	bl	8002634 <IIC_Wait_Ack>
	IIC_Stop();
 8002744:	f7ff ff5e 	bl	8002604 <IIC_Stop>
}
 8002748:	bf00      	nop
 800274a:	3708      	adds	r7, #8
 800274c:	46bd      	mov	sp, r7
 800274e:	bd80      	pop	{r7, pc}

08002750 <OLED_WR_Byte>:
void OLED_WR_Byte(unsigned dat,unsigned cmd)
{
 8002750:	b580      	push	{r7, lr}
 8002752:	b082      	sub	sp, #8
 8002754:	af00      	add	r7, sp, #0
 8002756:	6078      	str	r0, [r7, #4]
 8002758:	6039      	str	r1, [r7, #0]
	if(cmd)
 800275a:	683b      	ldr	r3, [r7, #0]
 800275c:	2b00      	cmp	r3, #0
 800275e:	d005      	beq.n	800276c <OLED_WR_Byte+0x1c>
	{
		Write_IIC_Data(dat);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	b2db      	uxtb	r3, r3
 8002764:	4618      	mov	r0, r3
 8002766:	f7ff ffd6 	bl	8002716 <Write_IIC_Data>
	}
	else 
	{
		Write_IIC_Command(dat);	
	}
}
 800276a:	e004      	b.n	8002776 <OLED_WR_Byte+0x26>
		Write_IIC_Command(dat);	
 800276c:	687b      	ldr	r3, [r7, #4]
 800276e:	b2db      	uxtb	r3, r3
 8002770:	4618      	mov	r0, r3
 8002772:	f7ff ffb3 	bl	80026dc <Write_IIC_Command>
}
 8002776:	bf00      	nop
 8002778:	3708      	adds	r7, #8
 800277a:	46bd      	mov	sp, r7
 800277c:	bd80      	pop	{r7, pc}

0800277e <OLED_Set_Pos>:
	}
}

//
void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 	
 800277e:	b580      	push	{r7, lr}
 8002780:	b082      	sub	sp, #8
 8002782:	af00      	add	r7, sp, #0
 8002784:	4603      	mov	r3, r0
 8002786:	460a      	mov	r2, r1
 8002788:	71fb      	strb	r3, [r7, #7]
 800278a:	4613      	mov	r3, r2
 800278c:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 800278e:	79bb      	ldrb	r3, [r7, #6]
 8002790:	33b0      	adds	r3, #176	; 0xb0
 8002792:	2100      	movs	r1, #0
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff ffdb 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	091b      	lsrs	r3, r3, #4
 800279e:	b2db      	uxtb	r3, r3
 80027a0:	f043 0310 	orr.w	r3, r3, #16
 80027a4:	b2db      	uxtb	r3, r3
 80027a6:	2100      	movs	r1, #0
 80027a8:	4618      	mov	r0, r3
 80027aa:	f7ff ffd1 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f),OLED_CMD); 
 80027ae:	79fb      	ldrb	r3, [r7, #7]
 80027b0:	f003 030f 	and.w	r3, r3, #15
 80027b4:	2100      	movs	r1, #0
 80027b6:	4618      	mov	r0, r3
 80027b8:	f7ff ffca 	bl	8002750 <OLED_WR_Byte>
}   	  
 80027bc:	bf00      	nop
 80027be:	3708      	adds	r7, #8
 80027c0:	46bd      	mov	sp, r7
 80027c2:	bd80      	pop	{r7, pc}

080027c4 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//,,!!!!	  
void OLED_Clear(void)  
{  
 80027c4:	b580      	push	{r7, lr}
 80027c6:	b082      	sub	sp, #8
 80027c8:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 80027ca:	2300      	movs	r3, #0
 80027cc:	71fb      	strb	r3, [r7, #7]
 80027ce:	e01e      	b.n	800280e <OLED_Clear+0x4a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 80027d0:	79fb      	ldrb	r3, [r7, #7]
 80027d2:	33b0      	adds	r3, #176	; 0xb0
 80027d4:	2100      	movs	r1, #0
 80027d6:	4618      	mov	r0, r3
 80027d8:	f7ff ffba 	bl	8002750 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 80027dc:	2100      	movs	r1, #0
 80027de:	2000      	movs	r0, #0
 80027e0:	f7ff ffb6 	bl	8002750 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 80027e4:	2100      	movs	r1, #0
 80027e6:	2010      	movs	r0, #16
 80027e8:	f7ff ffb2 	bl	8002750 <OLED_WR_Byte>
		for(n=0;n<128;n++)
 80027ec:	2300      	movs	r3, #0
 80027ee:	71bb      	strb	r3, [r7, #6]
 80027f0:	e006      	b.n	8002800 <OLED_Clear+0x3c>
			OLED_WR_Byte(0,OLED_DATA); 
 80027f2:	2101      	movs	r1, #1
 80027f4:	2000      	movs	r0, #0
 80027f6:	f7ff ffab 	bl	8002750 <OLED_WR_Byte>
		for(n=0;n<128;n++)
 80027fa:	79bb      	ldrb	r3, [r7, #6]
 80027fc:	3301      	adds	r3, #1
 80027fe:	71bb      	strb	r3, [r7, #6]
 8002800:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002804:	2b00      	cmp	r3, #0
 8002806:	daf4      	bge.n	80027f2 <OLED_Clear+0x2e>
	for(i=0;i<8;i++)  
 8002808:	79fb      	ldrb	r3, [r7, #7]
 800280a:	3301      	adds	r3, #1
 800280c:	71fb      	strb	r3, [r7, #7]
 800280e:	79fb      	ldrb	r3, [r7, #7]
 8002810:	2b07      	cmp	r3, #7
 8002812:	d9dd      	bls.n	80027d0 <OLED_Clear+0xc>
	} //
}
 8002814:	bf00      	nop
 8002816:	3708      	adds	r7, #8
 8002818:	46bd      	mov	sp, r7
 800281a:	bd80      	pop	{r7, pc}

0800281c <OLED_ShowChar>:
//x:0~127
//y:0~63
//				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 800281c:	b590      	push	{r4, r7, lr}
 800281e:	b085      	sub	sp, #20
 8002820:	af00      	add	r7, sp, #0
 8002822:	4604      	mov	r4, r0
 8002824:	4608      	mov	r0, r1
 8002826:	4611      	mov	r1, r2
 8002828:	461a      	mov	r2, r3
 800282a:	4623      	mov	r3, r4
 800282c:	71fb      	strb	r3, [r7, #7]
 800282e:	4603      	mov	r3, r0
 8002830:	71bb      	strb	r3, [r7, #6]
 8002832:	460b      	mov	r3, r1
 8002834:	717b      	strb	r3, [r7, #5]
 8002836:	4613      	mov	r3, r2
 8002838:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;	
 800283a:	2300      	movs	r3, #0
 800283c:	73bb      	strb	r3, [r7, #14]
 800283e:	2300      	movs	r3, #0
 8002840:	73fb      	strb	r3, [r7, #15]
	c=chr-' ';//			
 8002842:	797b      	ldrb	r3, [r7, #5]
 8002844:	3b20      	subs	r3, #32
 8002846:	73bb      	strb	r3, [r7, #14]
	if(x>Max_Column-1){x=0;y=y+2;}
 8002848:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800284c:	2b00      	cmp	r3, #0
 800284e:	da04      	bge.n	800285a <OLED_ShowChar+0x3e>
 8002850:	2300      	movs	r3, #0
 8002852:	71fb      	strb	r3, [r7, #7]
 8002854:	79bb      	ldrb	r3, [r7, #6]
 8002856:	3302      	adds	r3, #2
 8002858:	71bb      	strb	r3, [r7, #6]
	if(Char_Size ==16)
 800285a:	793b      	ldrb	r3, [r7, #4]
 800285c:	2b10      	cmp	r3, #16
 800285e:	d135      	bne.n	80028cc <OLED_ShowChar+0xb0>
	{
		OLED_Set_Pos(x,y);	
 8002860:	79ba      	ldrb	r2, [r7, #6]
 8002862:	79fb      	ldrb	r3, [r7, #7]
 8002864:	4611      	mov	r1, r2
 8002866:	4618      	mov	r0, r3
 8002868:	f7ff ff89 	bl	800277e <OLED_Set_Pos>
		for(i=0;i<8;i++){
 800286c:	2300      	movs	r3, #0
 800286e:	73fb      	strb	r3, [r7, #15]
 8002870:	e00c      	b.n	800288c <OLED_ShowChar+0x70>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);}
 8002872:	7bbb      	ldrb	r3, [r7, #14]
 8002874:	011a      	lsls	r2, r3, #4
 8002876:	7bfb      	ldrb	r3, [r7, #15]
 8002878:	4413      	add	r3, r2
 800287a:	4a25      	ldr	r2, [pc, #148]	; (8002910 <OLED_ShowChar+0xf4>)
 800287c:	5cd3      	ldrb	r3, [r2, r3]
 800287e:	2101      	movs	r1, #1
 8002880:	4618      	mov	r0, r3
 8002882:	f7ff ff65 	bl	8002750 <OLED_WR_Byte>
		for(i=0;i<8;i++){
 8002886:	7bfb      	ldrb	r3, [r7, #15]
 8002888:	3301      	adds	r3, #1
 800288a:	73fb      	strb	r3, [r7, #15]
 800288c:	7bfb      	ldrb	r3, [r7, #15]
 800288e:	2b07      	cmp	r3, #7
 8002890:	d9ef      	bls.n	8002872 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 8002892:	79bb      	ldrb	r3, [r7, #6]
 8002894:	3301      	adds	r3, #1
 8002896:	b2da      	uxtb	r2, r3
 8002898:	79fb      	ldrb	r3, [r7, #7]
 800289a:	4611      	mov	r1, r2
 800289c:	4618      	mov	r0, r3
 800289e:	f7ff ff6e 	bl	800277e <OLED_Set_Pos>
		for(i=0;i<8;i++){
 80028a2:	2300      	movs	r3, #0
 80028a4:	73fb      	strb	r3, [r7, #15]
 80028a6:	e00d      	b.n	80028c4 <OLED_ShowChar+0xa8>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);}
 80028a8:	7bbb      	ldrb	r3, [r7, #14]
 80028aa:	011a      	lsls	r2, r3, #4
 80028ac:	7bfb      	ldrb	r3, [r7, #15]
 80028ae:	4413      	add	r3, r2
 80028b0:	3308      	adds	r3, #8
 80028b2:	4a17      	ldr	r2, [pc, #92]	; (8002910 <OLED_ShowChar+0xf4>)
 80028b4:	5cd3      	ldrb	r3, [r2, r3]
 80028b6:	2101      	movs	r1, #1
 80028b8:	4618      	mov	r0, r3
 80028ba:	f7ff ff49 	bl	8002750 <OLED_WR_Byte>
		for(i=0;i<8;i++){
 80028be:	7bfb      	ldrb	r3, [r7, #15]
 80028c0:	3301      	adds	r3, #1
 80028c2:	73fb      	strb	r3, [r7, #15]
 80028c4:	7bfb      	ldrb	r3, [r7, #15]
 80028c6:	2b07      	cmp	r3, #7
 80028c8:	d9ee      	bls.n	80028a8 <OLED_ShowChar+0x8c>
	{	
		OLED_Set_Pos(x,y);
		for(i=0;i<6;i++)
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
	}
}
 80028ca:	e01c      	b.n	8002906 <OLED_ShowChar+0xea>
		OLED_Set_Pos(x,y);
 80028cc:	79ba      	ldrb	r2, [r7, #6]
 80028ce:	79fb      	ldrb	r3, [r7, #7]
 80028d0:	4611      	mov	r1, r2
 80028d2:	4618      	mov	r0, r3
 80028d4:	f7ff ff53 	bl	800277e <OLED_Set_Pos>
		for(i=0;i<6;i++)
 80028d8:	2300      	movs	r3, #0
 80028da:	73fb      	strb	r3, [r7, #15]
 80028dc:	e010      	b.n	8002900 <OLED_ShowChar+0xe4>
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
 80028de:	7bba      	ldrb	r2, [r7, #14]
 80028e0:	7bf9      	ldrb	r1, [r7, #15]
 80028e2:	480c      	ldr	r0, [pc, #48]	; (8002914 <OLED_ShowChar+0xf8>)
 80028e4:	4613      	mov	r3, r2
 80028e6:	005b      	lsls	r3, r3, #1
 80028e8:	4413      	add	r3, r2
 80028ea:	005b      	lsls	r3, r3, #1
 80028ec:	4403      	add	r3, r0
 80028ee:	440b      	add	r3, r1
 80028f0:	781b      	ldrb	r3, [r3, #0]
 80028f2:	2101      	movs	r1, #1
 80028f4:	4618      	mov	r0, r3
 80028f6:	f7ff ff2b 	bl	8002750 <OLED_WR_Byte>
		for(i=0;i<6;i++)
 80028fa:	7bfb      	ldrb	r3, [r7, #15]
 80028fc:	3301      	adds	r3, #1
 80028fe:	73fb      	strb	r3, [r7, #15]
 8002900:	7bfb      	ldrb	r3, [r7, #15]
 8002902:	2b05      	cmp	r3, #5
 8002904:	d9eb      	bls.n	80028de <OLED_ShowChar+0xc2>
}
 8002906:	bf00      	nop
 8002908:	3714      	adds	r7, #20
 800290a:	46bd      	mov	sp, r7
 800290c:	bd90      	pop	{r4, r7, pc}
 800290e:	bf00      	nop
 8002910:	0800becc 	.word	0x0800becc
 8002914:	0800bca4 	.word	0x0800bca4

08002918 <OLED_ShowString>:
		OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
	}
} 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr, uint8_t Char_Size)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	b084      	sub	sp, #16
 800291c:	af00      	add	r7, sp, #0
 800291e:	603a      	str	r2, [r7, #0]
 8002920:	461a      	mov	r2, r3
 8002922:	4603      	mov	r3, r0
 8002924:	71fb      	strb	r3, [r7, #7]
 8002926:	460b      	mov	r3, r1
 8002928:	71bb      	strb	r3, [r7, #6]
 800292a:	4613      	mov	r3, r2
 800292c:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 800292e:	2300      	movs	r3, #0
 8002930:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8002932:	e016      	b.n	8002962 <OLED_ShowString+0x4a>
	{		
		OLED_ShowChar(x,y,chr[j],Char_Size);
 8002934:	7bfb      	ldrb	r3, [r7, #15]
 8002936:	683a      	ldr	r2, [r7, #0]
 8002938:	4413      	add	r3, r2
 800293a:	781a      	ldrb	r2, [r3, #0]
 800293c:	797b      	ldrb	r3, [r7, #5]
 800293e:	79b9      	ldrb	r1, [r7, #6]
 8002940:	79f8      	ldrb	r0, [r7, #7]
 8002942:	f7ff ff6b 	bl	800281c <OLED_ShowChar>
		x+=8;
 8002946:	79fb      	ldrb	r3, [r7, #7]
 8002948:	3308      	adds	r3, #8
 800294a:	71fb      	strb	r3, [r7, #7]
		if(x>120)
 800294c:	79fb      	ldrb	r3, [r7, #7]
 800294e:	2b78      	cmp	r3, #120	; 0x78
 8002950:	d904      	bls.n	800295c <OLED_ShowString+0x44>
		{
			x=0;y+=2;
 8002952:	2300      	movs	r3, #0
 8002954:	71fb      	strb	r3, [r7, #7]
 8002956:	79bb      	ldrb	r3, [r7, #6]
 8002958:	3302      	adds	r3, #2
 800295a:	71bb      	strb	r3, [r7, #6]
		}
		j++;
 800295c:	7bfb      	ldrb	r3, [r7, #15]
 800295e:	3301      	adds	r3, #1
 8002960:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8002962:	7bfb      	ldrb	r3, [r7, #15]
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	4413      	add	r3, r2
 8002968:	781b      	ldrb	r3, [r3, #0]
 800296a:	2b00      	cmp	r3, #0
 800296c:	d1e2      	bne.n	8002934 <OLED_ShowString+0x1c>
	}
}
 800296e:	bf00      	nop
 8002970:	3710      	adds	r7, #16
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
	...

08002978 <OLED_ShowCHinese>:
//
void OLED_ShowCHinese(uint8_t x,uint8_t y,uint8_t no)
{      			    
 8002978:	b580      	push	{r7, lr}
 800297a:	b084      	sub	sp, #16
 800297c:	af00      	add	r7, sp, #0
 800297e:	4603      	mov	r3, r0
 8002980:	71fb      	strb	r3, [r7, #7]
 8002982:	460b      	mov	r3, r1
 8002984:	71bb      	strb	r3, [r7, #6]
 8002986:	4613      	mov	r3, r2
 8002988:	717b      	strb	r3, [r7, #5]
	uint8_t t,adder=0;
 800298a:	2300      	movs	r3, #0
 800298c:	73bb      	strb	r3, [r7, #14]
	OLED_Set_Pos(x,y);	
 800298e:	79ba      	ldrb	r2, [r7, #6]
 8002990:	79fb      	ldrb	r3, [r7, #7]
 8002992:	4611      	mov	r1, r2
 8002994:	4618      	mov	r0, r3
 8002996:	f7ff fef2 	bl	800277e <OLED_Set_Pos>
	for(t=0;t<16;t++)
 800299a:	2300      	movs	r3, #0
 800299c:	73fb      	strb	r3, [r7, #15]
 800299e:	e011      	b.n	80029c4 <OLED_ShowCHinese+0x4c>
	{
		OLED_WR_Byte(F_Chx16[2*no][t],OLED_DATA);
 80029a0:	797b      	ldrb	r3, [r7, #5]
 80029a2:	005a      	lsls	r2, r3, #1
 80029a4:	7bfb      	ldrb	r3, [r7, #15]
 80029a6:	491b      	ldr	r1, [pc, #108]	; (8002a14 <OLED_ShowCHinese+0x9c>)
 80029a8:	0112      	lsls	r2, r2, #4
 80029aa:	440a      	add	r2, r1
 80029ac:	4413      	add	r3, r2
 80029ae:	781b      	ldrb	r3, [r3, #0]
 80029b0:	2101      	movs	r1, #1
 80029b2:	4618      	mov	r0, r3
 80029b4:	f7ff fecc 	bl	8002750 <OLED_WR_Byte>
		adder+=1;
 80029b8:	7bbb      	ldrb	r3, [r7, #14]
 80029ba:	3301      	adds	r3, #1
 80029bc:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<16;t++)
 80029be:	7bfb      	ldrb	r3, [r7, #15]
 80029c0:	3301      	adds	r3, #1
 80029c2:	73fb      	strb	r3, [r7, #15]
 80029c4:	7bfb      	ldrb	r3, [r7, #15]
 80029c6:	2b0f      	cmp	r3, #15
 80029c8:	d9ea      	bls.n	80029a0 <OLED_ShowCHinese+0x28>
	}	
	OLED_Set_Pos(x,y+1);	
 80029ca:	79bb      	ldrb	r3, [r7, #6]
 80029cc:	3301      	adds	r3, #1
 80029ce:	b2da      	uxtb	r2, r3
 80029d0:	79fb      	ldrb	r3, [r7, #7]
 80029d2:	4611      	mov	r1, r2
 80029d4:	4618      	mov	r0, r3
 80029d6:	f7ff fed2 	bl	800277e <OLED_Set_Pos>
	for(t=0;t<16;t++)
 80029da:	2300      	movs	r3, #0
 80029dc:	73fb      	strb	r3, [r7, #15]
 80029de:	e012      	b.n	8002a06 <OLED_ShowCHinese+0x8e>
	{	
		OLED_WR_Byte(F_Chx16[2*no+1][t],OLED_DATA);
 80029e0:	797b      	ldrb	r3, [r7, #5]
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	1c5a      	adds	r2, r3, #1
 80029e6:	7bfb      	ldrb	r3, [r7, #15]
 80029e8:	490a      	ldr	r1, [pc, #40]	; (8002a14 <OLED_ShowCHinese+0x9c>)
 80029ea:	0112      	lsls	r2, r2, #4
 80029ec:	440a      	add	r2, r1
 80029ee:	4413      	add	r3, r2
 80029f0:	781b      	ldrb	r3, [r3, #0]
 80029f2:	2101      	movs	r1, #1
 80029f4:	4618      	mov	r0, r3
 80029f6:	f7ff feab 	bl	8002750 <OLED_WR_Byte>
		adder+=1;
 80029fa:	7bbb      	ldrb	r3, [r7, #14]
 80029fc:	3301      	adds	r3, #1
 80029fe:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<16;t++)
 8002a00:	7bfb      	ldrb	r3, [r7, #15]
 8002a02:	3301      	adds	r3, #1
 8002a04:	73fb      	strb	r3, [r7, #15]
 8002a06:	7bfb      	ldrb	r3, [r7, #15]
 8002a08:	2b0f      	cmp	r3, #15
 8002a0a:	d9e9      	bls.n	80029e0 <OLED_ShowCHinese+0x68>
	}
}
 8002a0c:	bf00      	nop
 8002a0e:	3710      	adds	r7, #16
 8002a10:	46bd      	mov	sp, r7
 8002a12:	bd80      	pop	{r7, pc}
 8002a14:	0800c4bc 	.word	0x0800c4bc

08002a18 <OLED_DrawBMP>:
/***********BMP12864(x,y),x0127y07*****************/
void OLED_DrawBMP(unsigned char x0, unsigned char y0,unsigned char x1, unsigned char y1,unsigned char BMP[])
{ 	
 8002a18:	b590      	push	{r4, r7, lr}
 8002a1a:	b085      	sub	sp, #20
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	4604      	mov	r4, r0
 8002a20:	4608      	mov	r0, r1
 8002a22:	4611      	mov	r1, r2
 8002a24:	461a      	mov	r2, r3
 8002a26:	4623      	mov	r3, r4
 8002a28:	71fb      	strb	r3, [r7, #7]
 8002a2a:	4603      	mov	r3, r0
 8002a2c:	71bb      	strb	r3, [r7, #6]
 8002a2e:	460b      	mov	r3, r1
 8002a30:	717b      	strb	r3, [r7, #5]
 8002a32:	4613      	mov	r3, r2
 8002a34:	713b      	strb	r3, [r7, #4]
	unsigned int j=0;
 8002a36:	2300      	movs	r3, #0
 8002a38:	60fb      	str	r3, [r7, #12]
	unsigned char x,y;

	if(y1%8==0) y=y1/8;      
 8002a3a:	793b      	ldrb	r3, [r7, #4]
 8002a3c:	f003 0307 	and.w	r3, r3, #7
 8002a40:	b2db      	uxtb	r3, r3
 8002a42:	2b00      	cmp	r3, #0
 8002a44:	d103      	bne.n	8002a4e <OLED_DrawBMP+0x36>
 8002a46:	793b      	ldrb	r3, [r7, #4]
 8002a48:	08db      	lsrs	r3, r3, #3
 8002a4a:	72bb      	strb	r3, [r7, #10]
 8002a4c:	e004      	b.n	8002a58 <OLED_DrawBMP+0x40>
	else y=y1/8+1;
 8002a4e:	793b      	ldrb	r3, [r7, #4]
 8002a50:	08db      	lsrs	r3, r3, #3
 8002a52:	b2db      	uxtb	r3, r3
 8002a54:	3301      	adds	r3, #1
 8002a56:	72bb      	strb	r3, [r7, #10]
	for(y=y0;y<y1;y++)
 8002a58:	79bb      	ldrb	r3, [r7, #6]
 8002a5a:	72bb      	strb	r3, [r7, #10]
 8002a5c:	e01c      	b.n	8002a98 <OLED_DrawBMP+0x80>
	{
		OLED_Set_Pos(x0,y);
 8002a5e:	7aba      	ldrb	r2, [r7, #10]
 8002a60:	79fb      	ldrb	r3, [r7, #7]
 8002a62:	4611      	mov	r1, r2
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7ff fe8a 	bl	800277e <OLED_Set_Pos>
		for(x=x0;x<x1;x++)
 8002a6a:	79fb      	ldrb	r3, [r7, #7]
 8002a6c:	72fb      	strb	r3, [r7, #11]
 8002a6e:	e00c      	b.n	8002a8a <OLED_DrawBMP+0x72>
		{      
			OLED_WR_Byte(BMP[j++],OLED_DATA);	    	
 8002a70:	68fb      	ldr	r3, [r7, #12]
 8002a72:	1c5a      	adds	r2, r3, #1
 8002a74:	60fa      	str	r2, [r7, #12]
 8002a76:	6a3a      	ldr	r2, [r7, #32]
 8002a78:	4413      	add	r3, r2
 8002a7a:	781b      	ldrb	r3, [r3, #0]
 8002a7c:	2101      	movs	r1, #1
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f7ff fe66 	bl	8002750 <OLED_WR_Byte>
		for(x=x0;x<x1;x++)
 8002a84:	7afb      	ldrb	r3, [r7, #11]
 8002a86:	3301      	adds	r3, #1
 8002a88:	72fb      	strb	r3, [r7, #11]
 8002a8a:	7afa      	ldrb	r2, [r7, #11]
 8002a8c:	797b      	ldrb	r3, [r7, #5]
 8002a8e:	429a      	cmp	r2, r3
 8002a90:	d3ee      	bcc.n	8002a70 <OLED_DrawBMP+0x58>
	for(y=y0;y<y1;y++)
 8002a92:	7abb      	ldrb	r3, [r7, #10]
 8002a94:	3301      	adds	r3, #1
 8002a96:	72bb      	strb	r3, [r7, #10]
 8002a98:	7aba      	ldrb	r2, [r7, #10]
 8002a9a:	793b      	ldrb	r3, [r7, #4]
 8002a9c:	429a      	cmp	r2, r3
 8002a9e:	d3de      	bcc.n	8002a5e <OLED_DrawBMP+0x46>
		}
	}
} 
 8002aa0:	bf00      	nop
 8002aa2:	3714      	adds	r7, #20
 8002aa4:	46bd      	mov	sp, r7
 8002aa6:	bd90      	pop	{r4, r7, pc}

08002aa8 <OLED_Init>:

//OLED			    
void OLED_Init(void)
{ 	
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 8002aac:	20c8      	movs	r0, #200	; 0xc8
 8002aae:	f000 ff11 	bl	80038d4 <HAL_Delay>
	OLED_WR_Byte(0xAE,OLED_CMD);//
 8002ab2:	2100      	movs	r1, #0
 8002ab4:	20ae      	movs	r0, #174	; 0xae
 8002ab6:	f7ff fe4b 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD);//---set low column address
 8002aba:	2100      	movs	r1, #0
 8002abc:	2040      	movs	r0, #64	; 0x40
 8002abe:	f7ff fe47 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0xB0,OLED_CMD);//---set high column address
 8002ac2:	2100      	movs	r1, #0
 8002ac4:	20b0      	movs	r0, #176	; 0xb0
 8002ac6:	f7ff fe43 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xC8,OLED_CMD);//-not offset
 8002aca:	2100      	movs	r1, #0
 8002acc:	20c8      	movs	r0, #200	; 0xc8
 8002ace:	f7ff fe3f 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0x81,OLED_CMD);//
 8002ad2:	2100      	movs	r1, #0
 8002ad4:	2081      	movs	r0, #129	; 0x81
 8002ad6:	f7ff fe3b 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0xff,OLED_CMD);
 8002ada:	2100      	movs	r1, #0
 8002adc:	20ff      	movs	r0, #255	; 0xff
 8002ade:	f7ff fe37 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xa1,OLED_CMD);//
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	20a1      	movs	r0, #161	; 0xa1
 8002ae6:	f7ff fe33 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xa6,OLED_CMD);//
 8002aea:	2100      	movs	r1, #0
 8002aec:	20a6      	movs	r0, #166	; 0xa6
 8002aee:	f7ff fe2f 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xa8,OLED_CMD);//
 8002af2:	2100      	movs	r1, #0
 8002af4:	20a8      	movs	r0, #168	; 0xa8
 8002af6:	f7ff fe2b 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0x1f,OLED_CMD);
 8002afa:	2100      	movs	r1, #0
 8002afc:	201f      	movs	r0, #31
 8002afe:	f7ff fe27 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xd3,OLED_CMD);
 8002b02:	2100      	movs	r1, #0
 8002b04:	20d3      	movs	r0, #211	; 0xd3
 8002b06:	f7ff fe23 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	f7ff fe1f 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xd5,OLED_CMD);
 8002b12:	2100      	movs	r1, #0
 8002b14:	20d5      	movs	r0, #213	; 0xd5
 8002b16:	f7ff fe1b 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0xf0,OLED_CMD);
 8002b1a:	2100      	movs	r1, #0
 8002b1c:	20f0      	movs	r0, #240	; 0xf0
 8002b1e:	f7ff fe17 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xd9,OLED_CMD);
 8002b22:	2100      	movs	r1, #0
 8002b24:	20d9      	movs	r0, #217	; 0xd9
 8002b26:	f7ff fe13 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0x22,OLED_CMD);
 8002b2a:	2100      	movs	r1, #0
 8002b2c:	2022      	movs	r0, #34	; 0x22
 8002b2e:	f7ff fe0f 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xda,OLED_CMD);
 8002b32:	2100      	movs	r1, #0
 8002b34:	20da      	movs	r0, #218	; 0xda
 8002b36:	f7ff fe0b 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);
 8002b3a:	2100      	movs	r1, #0
 8002b3c:	2002      	movs	r0, #2
 8002b3e:	f7ff fe07 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xdb,OLED_CMD);
 8002b42:	2100      	movs	r1, #0
 8002b44:	20db      	movs	r0, #219	; 0xdb
 8002b46:	f7ff fe03 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0x49,OLED_CMD);
 8002b4a:	2100      	movs	r1, #0
 8002b4c:	2049      	movs	r0, #73	; 0x49
 8002b4e:	f7ff fdff 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0x8d,OLED_CMD);
 8002b52:	2100      	movs	r1, #0
 8002b54:	208d      	movs	r0, #141	; 0x8d
 8002b56:	f7ff fdfb 	bl	8002750 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);
 8002b5a:	2100      	movs	r1, #0
 8002b5c:	2014      	movs	r0, #20
 8002b5e:	f7ff fdf7 	bl	8002750 <OLED_WR_Byte>

	OLED_WR_Byte(0xaf,OLED_CMD);
 8002b62:	2100      	movs	r1, #0
 8002b64:	20af      	movs	r0, #175	; 0xaf
 8002b66:	f7ff fdf3 	bl	8002750 <OLED_WR_Byte>
	OLED_Clear();
 8002b6a:	f7ff fe2b 	bl	80027c4 <OLED_Clear>
}  
 8002b6e:	bf00      	nop
 8002b70:	bd80      	pop	{r7, pc}
	...

08002b74 <OLED_DrawLogo>:

void OLED_DrawLogo(void)
{
 8002b74:	b580      	push	{r7, lr}
 8002b76:	b082      	sub	sp, #8
 8002b78:	af02      	add	r7, sp, #8
	OLED_DrawBMP(0,0,128, 7, NBIOT_BMP);
 8002b7a:	4b05      	ldr	r3, [pc, #20]	; (8002b90 <OLED_DrawLogo+0x1c>)
 8002b7c:	9300      	str	r3, [sp, #0]
 8002b7e:	2307      	movs	r3, #7
 8002b80:	2280      	movs	r2, #128	; 0x80
 8002b82:	2100      	movs	r1, #0
 8002b84:	2000      	movs	r0, #0
 8002b86:	f7ff ff47 	bl	8002a18 <OLED_DrawBMP>
}
 8002b8a:	bf00      	nop
 8002b8c:	46bd      	mov	sp, r7
 8002b8e:	bd80      	pop	{r7, pc}
 8002b90:	20000000 	.word	0x20000000

08002b94 <OLED_ShowKE1>:

void OLED_ShowKE1(void)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b082      	sub	sp, #8
 8002b98:	af00      	add	r7, sp, #0
	uint8_t x = 0, y = 0, i = 1;
 8002b9a:	2300      	movs	r3, #0
 8002b9c:	71fb      	strb	r3, [r7, #7]
 8002b9e:	2300      	movs	r3, #0
 8002ba0:	71bb      	strb	r3, [r7, #6]
 8002ba2:	2301      	movs	r3, #1
 8002ba4:	717b      	strb	r3, [r7, #5]
	OLED_Clear();
 8002ba6:	f7ff fe0d 	bl	80027c4 <OLED_Clear>
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002baa:	797a      	ldrb	r2, [r7, #5]
 8002bac:	79b9      	ldrb	r1, [r7, #6]
 8002bae:	79fb      	ldrb	r3, [r7, #7]
 8002bb0:	4618      	mov	r0, r3
 8002bb2:	f7ff fee1 	bl	8002978 <OLED_ShowCHinese>
 8002bb6:	79fb      	ldrb	r3, [r7, #7]
 8002bb8:	3311      	adds	r3, #17
 8002bba:	71fb      	strb	r3, [r7, #7]
 8002bbc:	797b      	ldrb	r3, [r7, #5]
 8002bbe:	3301      	adds	r3, #1
 8002bc0:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002bc2:	797a      	ldrb	r2, [r7, #5]
 8002bc4:	79b9      	ldrb	r1, [r7, #6]
 8002bc6:	79fb      	ldrb	r3, [r7, #7]
 8002bc8:	4618      	mov	r0, r3
 8002bca:	f7ff fed5 	bl	8002978 <OLED_ShowCHinese>
 8002bce:	79fb      	ldrb	r3, [r7, #7]
 8002bd0:	3311      	adds	r3, #17
 8002bd2:	71fb      	strb	r3, [r7, #7]
 8002bd4:	797b      	ldrb	r3, [r7, #5]
 8002bd6:	3301      	adds	r3, #1
 8002bd8:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002bda:	797a      	ldrb	r2, [r7, #5]
 8002bdc:	79b9      	ldrb	r1, [r7, #6]
 8002bde:	79fb      	ldrb	r3, [r7, #7]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f7ff fec9 	bl	8002978 <OLED_ShowCHinese>
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	3311      	adds	r3, #17
 8002bea:	71fb      	strb	r3, [r7, #7]
 8002bec:	797b      	ldrb	r3, [r7, #5]
 8002bee:	3301      	adds	r3, #1
 8002bf0:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002bf2:	797a      	ldrb	r2, [r7, #5]
 8002bf4:	79b9      	ldrb	r1, [r7, #6]
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	f7ff febd 	bl	8002978 <OLED_ShowCHinese>
 8002bfe:	79fb      	ldrb	r3, [r7, #7]
 8002c00:	3311      	adds	r3, #17
 8002c02:	71fb      	strb	r3, [r7, #7]
 8002c04:	797b      	ldrb	r3, [r7, #5]
 8002c06:	3301      	adds	r3, #1
 8002c08:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002c0a:	797a      	ldrb	r2, [r7, #5]
 8002c0c:	79b9      	ldrb	r1, [r7, #6]
 8002c0e:	79fb      	ldrb	r3, [r7, #7]
 8002c10:	4618      	mov	r0, r3
 8002c12:	f7ff feb1 	bl	8002978 <OLED_ShowCHinese>
 8002c16:	79fb      	ldrb	r3, [r7, #7]
 8002c18:	3311      	adds	r3, #17
 8002c1a:	71fb      	strb	r3, [r7, #7]
 8002c1c:	797b      	ldrb	r3, [r7, #5]
 8002c1e:	3301      	adds	r3, #1
 8002c20:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002c22:	797a      	ldrb	r2, [r7, #5]
 8002c24:	79b9      	ldrb	r1, [r7, #6]
 8002c26:	79fb      	ldrb	r3, [r7, #7]
 8002c28:	4618      	mov	r0, r3
 8002c2a:	f7ff fea5 	bl	8002978 <OLED_ShowCHinese>
 8002c2e:	79fb      	ldrb	r3, [r7, #7]
 8002c30:	3311      	adds	r3, #17
 8002c32:	71fb      	strb	r3, [r7, #7]
 8002c34:	797b      	ldrb	r3, [r7, #5]
 8002c36:	3301      	adds	r3, #1
 8002c38:	717b      	strb	r3, [r7, #5]
	
	OLED_ShowString(x, y, (uint8_t *)"KE1", 16);
 8002c3a:	79b9      	ldrb	r1, [r7, #6]
 8002c3c:	79f8      	ldrb	r0, [r7, #7]
 8002c3e:	2310      	movs	r3, #16
 8002c40:	4a03      	ldr	r2, [pc, #12]	; (8002c50 <OLED_ShowKE1+0xbc>)
 8002c42:	f7ff fe69 	bl	8002918 <OLED_ShowString>
}
 8002c46:	bf00      	nop
 8002c48:	3708      	adds	r7, #8
 8002c4a:	46bd      	mov	sp, r7
 8002c4c:	bd80      	pop	{r7, pc}
 8002c4e:	bf00      	nop
 8002c50:	0800bc14 	.word	0x0800bc14

08002c54 <OLED_ShowT_H>:

void OLED_ShowT_H(float T, float H)
{
 8002c54:	b5b0      	push	{r4, r5, r7, lr}
 8002c56:	b08e      	sub	sp, #56	; 0x38
 8002c58:	af04      	add	r7, sp, #16
 8002c5a:	ed87 0a01 	vstr	s0, [r7, #4]
 8002c5e:	edc7 0a00 	vstr	s1, [r7]
	char acOledLineMsg[17] = {0};
 8002c62:	f107 030c 	add.w	r3, r7, #12
 8002c66:	2200      	movs	r2, #0
 8002c68:	601a      	str	r2, [r3, #0]
 8002c6a:	605a      	str	r2, [r3, #4]
 8002c6c:	609a      	str	r2, [r3, #8]
 8002c6e:	60da      	str	r2, [r3, #12]
 8002c70:	741a      	strb	r2, [r3, #16]
	uint8_t x = 0, y = 0, i = 7;
 8002c72:	2300      	movs	r3, #0
 8002c74:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002c78:	2300      	movs	r3, #0
 8002c7a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002c7e:	2307      	movs	r3, #7
 8002c80:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	int len;
	
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002c84:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8002c88:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8002c8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c90:	4618      	mov	r0, r3
 8002c92:	f7ff fe71 	bl	8002978 <OLED_ShowCHinese>
 8002c96:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002c9a:	3311      	adds	r3, #17
 8002c9c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002ca0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002ca4:	3301      	adds	r3, #1
 8002ca6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002caa:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8002cae:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8002cb2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f7ff fe5e 	bl	8002978 <OLED_ShowCHinese>
 8002cbc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cc0:	3311      	adds	r3, #17
 8002cc2:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002cc6:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002cca:	3301      	adds	r3, #1
 8002ccc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	OLED_ShowCHinese(x, y, i); x += (16+1);
 8002cd0:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8002cd4:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8002cd8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002cdc:	4618      	mov	r0, r3
 8002cde:	f7ff fe4b 	bl	8002978 <OLED_ShowCHinese>
 8002ce2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002ce6:	3311      	adds	r3, #17
 8002ce8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
	len = snprintf(acOledLineMsg, sizeof(acOledLineMsg), "%.2f'C %.2f%%", T, H);
 8002cec:	6878      	ldr	r0, [r7, #4]
 8002cee:	f7fd fc2b 	bl	8000548 <__aeabi_f2d>
 8002cf2:	4604      	mov	r4, r0
 8002cf4:	460d      	mov	r5, r1
 8002cf6:	6838      	ldr	r0, [r7, #0]
 8002cf8:	f7fd fc26 	bl	8000548 <__aeabi_f2d>
 8002cfc:	4602      	mov	r2, r0
 8002cfe:	460b      	mov	r3, r1
 8002d00:	f107 000c 	add.w	r0, r7, #12
 8002d04:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002d08:	e9cd 4500 	strd	r4, r5, [sp]
 8002d0c:	4a0d      	ldr	r2, [pc, #52]	; (8002d44 <OLED_ShowT_H+0xf0>)
 8002d0e:	2111      	movs	r1, #17
 8002d10:	f006 fc6c 	bl	80095ec <sniprintf>
 8002d14:	6238      	str	r0, [r7, #32]
	memset(acOledLineMsg+len, 0x20, sizeof(acOledLineMsg)-len-1);
 8002d16:	6a3b      	ldr	r3, [r7, #32]
 8002d18:	f107 020c 	add.w	r2, r7, #12
 8002d1c:	18d0      	adds	r0, r2, r3
 8002d1e:	6a3b      	ldr	r3, [r7, #32]
 8002d20:	f1c3 0310 	rsb	r3, r3, #16
 8002d24:	461a      	mov	r2, r3
 8002d26:	2120      	movs	r1, #32
 8002d28:	f005 ff7f 	bl	8008c2a <memset>
	OLED_ShowString(0, 2, (uint8_t *)acOledLineMsg, 16);
 8002d2c:	f107 020c 	add.w	r2, r7, #12
 8002d30:	2310      	movs	r3, #16
 8002d32:	2102      	movs	r1, #2
 8002d34:	2000      	movs	r0, #0
 8002d36:	f7ff fdef 	bl	8002918 <OLED_ShowString>
}
 8002d3a:	bf00      	nop
 8002d3c:	3728      	adds	r7, #40	; 0x28
 8002d3e:	46bd      	mov	sp, r7
 8002d40:	bdb0      	pop	{r4, r5, r7, pc}
 8002d42:	bf00      	nop
 8002d44:	0800bc18 	.word	0x0800bc18

08002d48 <OLED_Show_UP_Flag>:
	i = 0;
	OLED_ShowCHinese(x, y, i); x += (16+1);
}

void OLED_Show_UP_Flag(char cFlag)
{
 8002d48:	b580      	push	{r7, lr}
 8002d4a:	b082      	sub	sp, #8
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	4603      	mov	r3, r0
 8002d50:	71fb      	strb	r3, [r7, #7]
	if(0 == cFlag){
 8002d52:	79fb      	ldrb	r3, [r7, #7]
 8002d54:	2b00      	cmp	r3, #0
 8002d56:	d106      	bne.n	8002d66 <OLED_Show_UP_Flag+0x1e>
		OLED_ShowString(105, 0, (uint8_t *)"  ", 8);
 8002d58:	2308      	movs	r3, #8
 8002d5a:	4a0e      	ldr	r2, [pc, #56]	; (8002d94 <OLED_Show_UP_Flag+0x4c>)
 8002d5c:	2100      	movs	r1, #0
 8002d5e:	2069      	movs	r0, #105	; 0x69
 8002d60:	f7ff fdda 	bl	8002918 <OLED_ShowString>
	}else if(1 == cFlag){
		OLED_ShowString(105, 0, (uint8_t *)"->", 8);
	}else if(2 == cFlag){
		OLED_ShowString(105, 0, (uint8_t *)"-C", 8);
	}
}
 8002d64:	e012      	b.n	8002d8c <OLED_Show_UP_Flag+0x44>
	}else if(1 == cFlag){
 8002d66:	79fb      	ldrb	r3, [r7, #7]
 8002d68:	2b01      	cmp	r3, #1
 8002d6a:	d106      	bne.n	8002d7a <OLED_Show_UP_Flag+0x32>
		OLED_ShowString(105, 0, (uint8_t *)"->", 8);
 8002d6c:	2308      	movs	r3, #8
 8002d6e:	4a0a      	ldr	r2, [pc, #40]	; (8002d98 <OLED_Show_UP_Flag+0x50>)
 8002d70:	2100      	movs	r1, #0
 8002d72:	2069      	movs	r0, #105	; 0x69
 8002d74:	f7ff fdd0 	bl	8002918 <OLED_ShowString>
}
 8002d78:	e008      	b.n	8002d8c <OLED_Show_UP_Flag+0x44>
	}else if(2 == cFlag){
 8002d7a:	79fb      	ldrb	r3, [r7, #7]
 8002d7c:	2b02      	cmp	r3, #2
 8002d7e:	d105      	bne.n	8002d8c <OLED_Show_UP_Flag+0x44>
		OLED_ShowString(105, 0, (uint8_t *)"-C", 8);
 8002d80:	2308      	movs	r3, #8
 8002d82:	4a06      	ldr	r2, [pc, #24]	; (8002d9c <OLED_Show_UP_Flag+0x54>)
 8002d84:	2100      	movs	r1, #0
 8002d86:	2069      	movs	r0, #105	; 0x69
 8002d88:	f7ff fdc6 	bl	8002918 <OLED_ShowString>
}
 8002d8c:	bf00      	nop
 8002d8e:	3708      	adds	r7, #8
 8002d90:	46bd      	mov	sp, r7
 8002d92:	bd80      	pop	{r7, pc}
 8002d94:	0800bc48 	.word	0x0800bc48
 8002d98:	0800bc4c 	.word	0x0800bc4c
 8002d9c:	0800bc50 	.word	0x0800bc50

08002da0 <OLED_Show_Note>:

void OLED_Show_Note(const char *pcMsg, int type, int val)
{
 8002da0:	b580      	push	{r7, lr}
 8002da2:	b08a      	sub	sp, #40	; 0x28
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	60f8      	str	r0, [r7, #12]
 8002da8:	60b9      	str	r1, [r7, #8]
 8002daa:	607a      	str	r2, [r7, #4]
	char acLCDShow[8] = {0x20,0x20,0x20,0x20,0x20,0x20,0x20,0};
 8002dac:	4a25      	ldr	r2, [pc, #148]	; (8002e44 <OLED_Show_Note+0xa4>)
 8002dae:	f107 031c 	add.w	r3, r7, #28
 8002db2:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002db6:	e883 0003 	stmia.w	r3, {r0, r1}
	char acTemp[8] = {0}, len = 0;
 8002dba:	f107 0314 	add.w	r3, r7, #20
 8002dbe:	2200      	movs	r2, #0
 8002dc0:	601a      	str	r2, [r3, #0]
 8002dc2:	605a      	str	r2, [r3, #4]
 8002dc4:	2300      	movs	r3, #0
 8002dc6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(1 == type){
 8002dca:	68bb      	ldr	r3, [r7, #8]
 8002dcc:	2b01      	cmp	r3, #1
 8002dce:	d10a      	bne.n	8002de6 <OLED_Show_Note+0x46>
		len = snprintf(acTemp, sizeof(acTemp),"Reg:%d", val);
 8002dd0:	f107 0014 	add.w	r0, r7, #20
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	4a1c      	ldr	r2, [pc, #112]	; (8002e48 <OLED_Show_Note+0xa8>)
 8002dd8:	2108      	movs	r1, #8
 8002dda:	f006 fc07 	bl	80095ec <sniprintf>
 8002dde:	4603      	mov	r3, r0
 8002de0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002de4:	e01a      	b.n	8002e1c <OLED_Show_Note+0x7c>
	}else if(2 == type){
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	2b02      	cmp	r3, #2
 8002dea:	d10a      	bne.n	8002e02 <OLED_Show_Note+0x62>
		len = snprintf(acTemp, sizeof(acTemp),"NB:%d", val);
 8002dec:	f107 0014 	add.w	r0, r7, #20
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a16      	ldr	r2, [pc, #88]	; (8002e4c <OLED_Show_Note+0xac>)
 8002df4:	2108      	movs	r1, #8
 8002df6:	f006 fbf9 	bl	80095ec <sniprintf>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002e00:	e00c      	b.n	8002e1c <OLED_Show_Note+0x7c>
	}else if(0 != pcMsg){
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d009      	beq.n	8002e1c <OLED_Show_Note+0x7c>
		len = snprintf(acTemp, sizeof(acTemp),"%s", pcMsg);
 8002e08:	f107 0014 	add.w	r0, r7, #20
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	4a10      	ldr	r2, [pc, #64]	; (8002e50 <OLED_Show_Note+0xb0>)
 8002e10:	2108      	movs	r1, #8
 8002e12:	f006 fbeb 	bl	80095ec <sniprintf>
 8002e16:	4603      	mov	r3, r0
 8002e18:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	memcpy(acLCDShow, acTemp, len);
 8002e1c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8002e20:	f107 0114 	add.w	r1, r7, #20
 8002e24:	f107 031c 	add.w	r3, r7, #28
 8002e28:	4618      	mov	r0, r3
 8002e2a:	f005 fef3 	bl	8008c14 <memcpy>
	OLED_ShowString(60, 0, (uint8_t *)acLCDShow, 6);
 8002e2e:	f107 021c 	add.w	r2, r7, #28
 8002e32:	2306      	movs	r3, #6
 8002e34:	2100      	movs	r1, #0
 8002e36:	203c      	movs	r0, #60	; 0x3c
 8002e38:	f7ff fd6e 	bl	8002918 <OLED_ShowString>
}
 8002e3c:	bf00      	nop
 8002e3e:	3728      	adds	r7, #40	; 0x28
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bd80      	pop	{r7, pc}
 8002e44:	0800bc68 	.word	0x0800bc68
 8002e48:	0800bc54 	.word	0x0800bc54
 8002e4c:	0800bc5c 	.word	0x0800bc5c
 8002e50:	0800bc64 	.word	0x0800bc64

08002e54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	b083      	sub	sp, #12
 8002e58:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e5a:	4b0f      	ldr	r3, [pc, #60]	; (8002e98 <HAL_MspInit+0x44>)
 8002e5c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e5e:	4a0e      	ldr	r2, [pc, #56]	; (8002e98 <HAL_MspInit+0x44>)
 8002e60:	f043 0301 	orr.w	r3, r3, #1
 8002e64:	6613      	str	r3, [r2, #96]	; 0x60
 8002e66:	4b0c      	ldr	r3, [pc, #48]	; (8002e98 <HAL_MspInit+0x44>)
 8002e68:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002e6a:	f003 0301 	and.w	r3, r3, #1
 8002e6e:	607b      	str	r3, [r7, #4]
 8002e70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002e72:	4b09      	ldr	r3, [pc, #36]	; (8002e98 <HAL_MspInit+0x44>)
 8002e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e76:	4a08      	ldr	r2, [pc, #32]	; (8002e98 <HAL_MspInit+0x44>)
 8002e78:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002e7c:	6593      	str	r3, [r2, #88]	; 0x58
 8002e7e:	4b06      	ldr	r3, [pc, #24]	; (8002e98 <HAL_MspInit+0x44>)
 8002e80:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e82:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002e86:	603b      	str	r3, [r7, #0]
 8002e88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002e8a:	bf00      	nop
 8002e8c:	370c      	adds	r7, #12
 8002e8e:	46bd      	mov	sp, r7
 8002e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e94:	4770      	bx	lr
 8002e96:	bf00      	nop
 8002e98:	40021000 	.word	0x40021000

08002e9c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002e9c:	b480      	push	{r7}
 8002e9e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8002ea0:	bf00      	nop
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea8:	4770      	bx	lr

08002eaa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002eaa:	b480      	push	{r7}
 8002eac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002eae:	e7fe      	b.n	8002eae <HardFault_Handler+0x4>

08002eb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002eb0:	b480      	push	{r7}
 8002eb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002eb4:	e7fe      	b.n	8002eb4 <MemManage_Handler+0x4>

08002eb6 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002eb6:	b480      	push	{r7}
 8002eb8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002eba:	e7fe      	b.n	8002eba <BusFault_Handler+0x4>

08002ebc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002ec0:	e7fe      	b.n	8002ec0 <UsageFault_Handler+0x4>

08002ec2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002ec6:	bf00      	nop
 8002ec8:	46bd      	mov	sp, r7
 8002eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ece:	4770      	bx	lr

08002ed0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002ed0:	b480      	push	{r7}
 8002ed2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002ed4:	bf00      	nop
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002ee2:	bf00      	nop
 8002ee4:	46bd      	mov	sp, r7
 8002ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eea:	4770      	bx	lr

08002eec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002eec:	b580      	push	{r7, lr}
 8002eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002ef0:	f000 fcd2 	bl	8003898 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002ef4:	bf00      	nop
 8002ef6:	bd80      	pop	{r7, pc}

08002ef8 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002efc:	4802      	ldr	r0, [pc, #8]	; (8002f08 <DMA1_Channel1_IRQHandler+0x10>)
 8002efe:	f002 f8e8 	bl	80050d2 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002f02:	bf00      	nop
 8002f04:	bd80      	pop	{r7, pc}
 8002f06:	bf00      	nop
 8002f08:	20000938 	.word	0x20000938

08002f0c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8002f0c:	b580      	push	{r7, lr}
 8002f0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002f10:	4802      	ldr	r0, [pc, #8]	; (8002f1c <USART1_IRQHandler+0x10>)
 8002f12:	f004 ff71 	bl	8007df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002f16:	bf00      	nop
 8002f18:	bd80      	pop	{r7, pc}
 8002f1a:	bf00      	nop
 8002f1c:	20000a8c 	.word	0x20000a8c

08002f20 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8002f20:	b580      	push	{r7, lr}
 8002f22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8002f24:	4802      	ldr	r0, [pc, #8]	; (8002f30 <USART3_IRQHandler+0x10>)
 8002f26:	f004 ff67 	bl	8007df8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 8002f2a:	bf00      	nop
 8002f2c:	bd80      	pop	{r7, pc}
 8002f2e:	bf00      	nop
 8002f30:	20000a0c 	.word	0x20000a0c

08002f34 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002f34:	b580      	push	{r7, lr}
 8002f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_11);
 8002f38:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8002f3c:	f002 fb54 	bl	80055e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8002f40:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8002f44:	f002 fb50 	bl	80055e8 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 8002f48:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8002f4c:	f002 fb4c 	bl	80055e8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002f50:	bf00      	nop
 8002f52:	bd80      	pop	{r7, pc}

08002f54 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002f54:	b580      	push	{r7, lr}
 8002f56:	b086      	sub	sp, #24
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	60f8      	str	r0, [r7, #12]
 8002f5c:	60b9      	str	r1, [r7, #8]
 8002f5e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f60:	2300      	movs	r3, #0
 8002f62:	617b      	str	r3, [r7, #20]
 8002f64:	e00a      	b.n	8002f7c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002f66:	f3af 8000 	nop.w
 8002f6a:	4601      	mov	r1, r0
 8002f6c:	68bb      	ldr	r3, [r7, #8]
 8002f6e:	1c5a      	adds	r2, r3, #1
 8002f70:	60ba      	str	r2, [r7, #8]
 8002f72:	b2ca      	uxtb	r2, r1
 8002f74:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f76:	697b      	ldr	r3, [r7, #20]
 8002f78:	3301      	adds	r3, #1
 8002f7a:	617b      	str	r3, [r7, #20]
 8002f7c:	697a      	ldr	r2, [r7, #20]
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	429a      	cmp	r2, r3
 8002f82:	dbf0      	blt.n	8002f66 <_read+0x12>
	}

return len;
 8002f84:	687b      	ldr	r3, [r7, #4]
}
 8002f86:	4618      	mov	r0, r3
 8002f88:	3718      	adds	r7, #24
 8002f8a:	46bd      	mov	sp, r7
 8002f8c:	bd80      	pop	{r7, pc}

08002f8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002f8e:	b580      	push	{r7, lr}
 8002f90:	b086      	sub	sp, #24
 8002f92:	af00      	add	r7, sp, #0
 8002f94:	60f8      	str	r0, [r7, #12]
 8002f96:	60b9      	str	r1, [r7, #8]
 8002f98:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f9a:	2300      	movs	r3, #0
 8002f9c:	617b      	str	r3, [r7, #20]
 8002f9e:	e009      	b.n	8002fb4 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002fa0:	68bb      	ldr	r3, [r7, #8]
 8002fa2:	1c5a      	adds	r2, r3, #1
 8002fa4:	60ba      	str	r2, [r7, #8]
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f000 fa35 	bl	8003418 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002fae:	697b      	ldr	r3, [r7, #20]
 8002fb0:	3301      	adds	r3, #1
 8002fb2:	617b      	str	r3, [r7, #20]
 8002fb4:	697a      	ldr	r2, [r7, #20]
 8002fb6:	687b      	ldr	r3, [r7, #4]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	dbf1      	blt.n	8002fa0 <_write+0x12>
	}
	return len;
 8002fbc:	687b      	ldr	r3, [r7, #4]
}
 8002fbe:	4618      	mov	r0, r3
 8002fc0:	3718      	adds	r7, #24
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}

08002fc6 <_close>:

int _close(int file)
{
 8002fc6:	b480      	push	{r7}
 8002fc8:	b083      	sub	sp, #12
 8002fca:	af00      	add	r7, sp, #0
 8002fcc:	6078      	str	r0, [r7, #4]
	return -1;
 8002fce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002fd2:	4618      	mov	r0, r3
 8002fd4:	370c      	adds	r7, #12
 8002fd6:	46bd      	mov	sp, r7
 8002fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fdc:	4770      	bx	lr

08002fde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002fde:	b480      	push	{r7}
 8002fe0:	b083      	sub	sp, #12
 8002fe2:	af00      	add	r7, sp, #0
 8002fe4:	6078      	str	r0, [r7, #4]
 8002fe6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002fee:	605a      	str	r2, [r3, #4]
	return 0;
 8002ff0:	2300      	movs	r3, #0
}
 8002ff2:	4618      	mov	r0, r3
 8002ff4:	370c      	adds	r7, #12
 8002ff6:	46bd      	mov	sp, r7
 8002ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ffc:	4770      	bx	lr

08002ffe <_isatty>:

int _isatty(int file)
{
 8002ffe:	b480      	push	{r7}
 8003000:	b083      	sub	sp, #12
 8003002:	af00      	add	r7, sp, #0
 8003004:	6078      	str	r0, [r7, #4]
	return 1;
 8003006:	2301      	movs	r3, #1
}
 8003008:	4618      	mov	r0, r3
 800300a:	370c      	adds	r7, #12
 800300c:	46bd      	mov	sp, r7
 800300e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003012:	4770      	bx	lr

08003014 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003014:	b480      	push	{r7}
 8003016:	b085      	sub	sp, #20
 8003018:	af00      	add	r7, sp, #0
 800301a:	60f8      	str	r0, [r7, #12]
 800301c:	60b9      	str	r1, [r7, #8]
 800301e:	607a      	str	r2, [r7, #4]
	return 0;
 8003020:	2300      	movs	r3, #0
}
 8003022:	4618      	mov	r0, r3
 8003024:	3714      	adds	r7, #20
 8003026:	46bd      	mov	sp, r7
 8003028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800302c:	4770      	bx	lr
	...

08003030 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8003030:	b580      	push	{r7, lr}
 8003032:	b084      	sub	sp, #16
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003038:	4b11      	ldr	r3, [pc, #68]	; (8003080 <_sbrk+0x50>)
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2b00      	cmp	r3, #0
 800303e:	d102      	bne.n	8003046 <_sbrk+0x16>
		heap_end = &end;
 8003040:	4b0f      	ldr	r3, [pc, #60]	; (8003080 <_sbrk+0x50>)
 8003042:	4a10      	ldr	r2, [pc, #64]	; (8003084 <_sbrk+0x54>)
 8003044:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8003046:	4b0e      	ldr	r3, [pc, #56]	; (8003080 <_sbrk+0x50>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <_sbrk+0x50>)
 800304e:	681a      	ldr	r2, [r3, #0]
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4413      	add	r3, r2
 8003054:	466a      	mov	r2, sp
 8003056:	4293      	cmp	r3, r2
 8003058:	d907      	bls.n	800306a <_sbrk+0x3a>
	{
		errno = ENOMEM;
 800305a:	f005 fdb1 	bl	8008bc0 <__errno>
 800305e:	4602      	mov	r2, r0
 8003060:	230c      	movs	r3, #12
 8003062:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8003064:	f04f 33ff 	mov.w	r3, #4294967295
 8003068:	e006      	b.n	8003078 <_sbrk+0x48>
	}

	heap_end += incr;
 800306a:	4b05      	ldr	r3, [pc, #20]	; (8003080 <_sbrk+0x50>)
 800306c:	681a      	ldr	r2, [r3, #0]
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	4413      	add	r3, r2
 8003072:	4a03      	ldr	r2, [pc, #12]	; (8003080 <_sbrk+0x50>)
 8003074:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8003076:	68fb      	ldr	r3, [r7, #12]
}
 8003078:	4618      	mov	r0, r3
 800307a:	3710      	adds	r7, #16
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	200007c0 	.word	0x200007c0
 8003084:	20000b18 	.word	0x20000b18

08003088 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8003088:	b480      	push	{r7}
 800308a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800308c:	4b17      	ldr	r3, [pc, #92]	; (80030ec <SystemInit+0x64>)
 800308e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003092:	4a16      	ldr	r2, [pc, #88]	; (80030ec <SystemInit+0x64>)
 8003094:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003098:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800309c:	4b14      	ldr	r3, [pc, #80]	; (80030f0 <SystemInit+0x68>)
 800309e:	681b      	ldr	r3, [r3, #0]
 80030a0:	4a13      	ldr	r2, [pc, #76]	; (80030f0 <SystemInit+0x68>)
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 80030a8:	4b11      	ldr	r3, [pc, #68]	; (80030f0 <SystemInit+0x68>)
 80030aa:	2200      	movs	r2, #0
 80030ac:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 80030ae:	4b10      	ldr	r3, [pc, #64]	; (80030f0 <SystemInit+0x68>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	4a0f      	ldr	r2, [pc, #60]	; (80030f0 <SystemInit+0x68>)
 80030b4:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 80030b8:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 80030bc:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 80030be:	4b0c      	ldr	r3, [pc, #48]	; (80030f0 <SystemInit+0x68>)
 80030c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80030c4:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80030c6:	4b0a      	ldr	r3, [pc, #40]	; (80030f0 <SystemInit+0x68>)
 80030c8:	681b      	ldr	r3, [r3, #0]
 80030ca:	4a09      	ldr	r2, [pc, #36]	; (80030f0 <SystemInit+0x68>)
 80030cc:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80030d0:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 80030d2:	4b07      	ldr	r3, [pc, #28]	; (80030f0 <SystemInit+0x68>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80030d8:	4b04      	ldr	r3, [pc, #16]	; (80030ec <SystemInit+0x64>)
 80030da:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80030de:	609a      	str	r2, [r3, #8]
#endif
}
 80030e0:	bf00      	nop
 80030e2:	46bd      	mov	sp, r7
 80030e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030e8:	4770      	bx	lr
 80030ea:	bf00      	nop
 80030ec:	e000ed00 	.word	0xe000ed00
 80030f0:	40021000 	.word	0x40021000

080030f4 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08a      	sub	sp, #40	; 0x28
 80030f8:	af00      	add	r7, sp, #0
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80030fa:	f107 031c 	add.w	r3, r7, #28
 80030fe:	2200      	movs	r2, #0
 8003100:	601a      	str	r2, [r3, #0]
 8003102:	605a      	str	r2, [r3, #4]
 8003104:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8003106:	463b      	mov	r3, r7
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
 8003112:	611a      	str	r2, [r3, #16]
 8003114:	615a      	str	r2, [r3, #20]
 8003116:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 8003118:	4b22      	ldr	r3, [pc, #136]	; (80031a4 <MX_TIM2_Init+0xb0>)
 800311a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800311e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8003120:	4b20      	ldr	r3, [pc, #128]	; (80031a4 <MX_TIM2_Init+0xb0>)
 8003122:	221f      	movs	r2, #31
 8003124:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003126:	4b1f      	ldr	r3, [pc, #124]	; (80031a4 <MX_TIM2_Init+0xb0>)
 8003128:	2200      	movs	r2, #0
 800312a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 370-1;
 800312c:	4b1d      	ldr	r3, [pc, #116]	; (80031a4 <MX_TIM2_Init+0xb0>)
 800312e:	f240 1271 	movw	r2, #369	; 0x171
 8003132:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003134:	4b1b      	ldr	r3, [pc, #108]	; (80031a4 <MX_TIM2_Init+0xb0>)
 8003136:	2200      	movs	r2, #0
 8003138:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800313a:	4b1a      	ldr	r3, [pc, #104]	; (80031a4 <MX_TIM2_Init+0xb0>)
 800313c:	2200      	movs	r2, #0
 800313e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8003140:	4818      	ldr	r0, [pc, #96]	; (80031a4 <MX_TIM2_Init+0xb0>)
 8003142:	f003 fffd 	bl	8007140 <HAL_TIM_PWM_Init>
 8003146:	4603      	mov	r3, r0
 8003148:	2b00      	cmp	r3, #0
 800314a:	d001      	beq.n	8003150 <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 800314c:	f7fe feb2 	bl	8001eb4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8003150:	2300      	movs	r3, #0
 8003152:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8003154:	2300      	movs	r3, #0
 8003156:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8003158:	f107 031c 	add.w	r3, r7, #28
 800315c:	4619      	mov	r1, r3
 800315e:	4811      	ldr	r0, [pc, #68]	; (80031a4 <MX_TIM2_Init+0xb0>)
 8003160:	f004 fc14 	bl	800798c <HAL_TIMEx_MasterConfigSynchronization>
 8003164:	4603      	mov	r3, r0
 8003166:	2b00      	cmp	r3, #0
 8003168:	d001      	beq.n	800316e <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 800316a:	f7fe fea3 	bl	8001eb4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800316e:	2360      	movs	r3, #96	; 0x60
 8003170:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 180;
 8003172:	23b4      	movs	r3, #180	; 0xb4
 8003174:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8003176:	2300      	movs	r3, #0
 8003178:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800317a:	2300      	movs	r3, #0
 800317c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800317e:	463b      	mov	r3, r7
 8003180:	2204      	movs	r2, #4
 8003182:	4619      	mov	r1, r3
 8003184:	4807      	ldr	r0, [pc, #28]	; (80031a4 <MX_TIM2_Init+0xb0>)
 8003186:	f004 f807 	bl	8007198 <HAL_TIM_PWM_ConfigChannel>
 800318a:	4603      	mov	r3, r0
 800318c:	2b00      	cmp	r3, #0
 800318e:	d001      	beq.n	8003194 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 8003190:	f7fe fe90 	bl	8001eb4 <Error_Handler>
  }
  HAL_TIM_MspPostInit(&htim2);
 8003194:	4803      	ldr	r0, [pc, #12]	; (80031a4 <MX_TIM2_Init+0xb0>)
 8003196:	f000 f825 	bl	80031e4 <HAL_TIM_MspPostInit>

}
 800319a:	bf00      	nop
 800319c:	3728      	adds	r7, #40	; 0x28
 800319e:	46bd      	mov	sp, r7
 80031a0:	bd80      	pop	{r7, pc}
 80031a2:	bf00      	nop
 80031a4:	200009cc 	.word	0x200009cc

080031a8 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80031a8:	b480      	push	{r7}
 80031aa:	b085      	sub	sp, #20
 80031ac:	af00      	add	r7, sp, #0
 80031ae:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80031b8:	d10b      	bne.n	80031d2 <HAL_TIM_PWM_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80031ba:	4b09      	ldr	r3, [pc, #36]	; (80031e0 <HAL_TIM_PWM_MspInit+0x38>)
 80031bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031be:	4a08      	ldr	r2, [pc, #32]	; (80031e0 <HAL_TIM_PWM_MspInit+0x38>)
 80031c0:	f043 0301 	orr.w	r3, r3, #1
 80031c4:	6593      	str	r3, [r2, #88]	; 0x58
 80031c6:	4b06      	ldr	r3, [pc, #24]	; (80031e0 <HAL_TIM_PWM_MspInit+0x38>)
 80031c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031ca:	f003 0301 	and.w	r3, r3, #1
 80031ce:	60fb      	str	r3, [r7, #12]
 80031d0:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80031d2:	bf00      	nop
 80031d4:	3714      	adds	r7, #20
 80031d6:	46bd      	mov	sp, r7
 80031d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031dc:	4770      	bx	lr
 80031de:	bf00      	nop
 80031e0:	40021000 	.word	0x40021000

080031e4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80031e4:	b580      	push	{r7, lr}
 80031e6:	b088      	sub	sp, #32
 80031e8:	af00      	add	r7, sp, #0
 80031ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80031ec:	f107 030c 	add.w	r3, r7, #12
 80031f0:	2200      	movs	r2, #0
 80031f2:	601a      	str	r2, [r3, #0]
 80031f4:	605a      	str	r2, [r3, #4]
 80031f6:	609a      	str	r2, [r3, #8]
 80031f8:	60da      	str	r2, [r3, #12]
 80031fa:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003204:	d11c      	bne.n	8003240 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003206:	4b10      	ldr	r3, [pc, #64]	; (8003248 <HAL_TIM_MspPostInit+0x64>)
 8003208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800320a:	4a0f      	ldr	r2, [pc, #60]	; (8003248 <HAL_TIM_MspPostInit+0x64>)
 800320c:	f043 0301 	orr.w	r3, r3, #1
 8003210:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003212:	4b0d      	ldr	r3, [pc, #52]	; (8003248 <HAL_TIM_MspPostInit+0x64>)
 8003214:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003216:	f003 0301 	and.w	r3, r3, #1
 800321a:	60bb      	str	r3, [r7, #8]
 800321c:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800321e:	2302      	movs	r3, #2
 8003220:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003222:	2302      	movs	r3, #2
 8003224:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003226:	2300      	movs	r3, #0
 8003228:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800322a:	2300      	movs	r3, #0
 800322c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800322e:	2301      	movs	r3, #1
 8003230:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003232:	f107 030c 	add.w	r3, r7, #12
 8003236:	4619      	mov	r1, r3
 8003238:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800323c:	f002 f828 	bl	8005290 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003240:	bf00      	nop
 8003242:	3720      	adds	r7, #32
 8003244:	46bd      	mov	sp, r7
 8003246:	bd80      	pop	{r7, pc}
 8003248:	40021000 	.word	0x40021000

0800324c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800324c:	b580      	push	{r7, lr}
 800324e:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 8003250:	4b14      	ldr	r3, [pc, #80]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 8003252:	4a15      	ldr	r2, [pc, #84]	; (80032a8 <MX_USART1_UART_Init+0x5c>)
 8003254:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8003256:	4b13      	ldr	r3, [pc, #76]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 8003258:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800325c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800325e:	4b11      	ldr	r3, [pc, #68]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 8003260:	2200      	movs	r2, #0
 8003262:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8003264:	4b0f      	ldr	r3, [pc, #60]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 8003266:	2200      	movs	r2, #0
 8003268:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800326a:	4b0e      	ldr	r3, [pc, #56]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 800326c:	2200      	movs	r2, #0
 800326e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8003270:	4b0c      	ldr	r3, [pc, #48]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 8003272:	220c      	movs	r2, #12
 8003274:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003276:	4b0b      	ldr	r3, [pc, #44]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 8003278:	2200      	movs	r2, #0
 800327a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800327c:	4b09      	ldr	r3, [pc, #36]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 800327e:	2200      	movs	r2, #0
 8003280:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003282:	4b08      	ldr	r3, [pc, #32]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 8003284:	2200      	movs	r2, #0
 8003286:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003288:	4b06      	ldr	r3, [pc, #24]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 800328a:	2200      	movs	r2, #0
 800328c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800328e:	4805      	ldr	r0, [pc, #20]	; (80032a4 <MX_USART1_UART_Init+0x58>)
 8003290:	f004 fbd2 	bl	8007a38 <HAL_UART_Init>
 8003294:	4603      	mov	r3, r0
 8003296:	2b00      	cmp	r3, #0
 8003298:	d001      	beq.n	800329e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800329a:	f7fe fe0b 	bl	8001eb4 <Error_Handler>
  }

}
 800329e:	bf00      	nop
 80032a0:	bd80      	pop	{r7, pc}
 80032a2:	bf00      	nop
 80032a4:	20000a8c 	.word	0x20000a8c
 80032a8:	40013800 	.word	0x40013800

080032ac <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80032ac:	b580      	push	{r7, lr}
 80032ae:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 80032b0:	4b14      	ldr	r3, [pc, #80]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032b2:	4a15      	ldr	r2, [pc, #84]	; (8003308 <MX_USART3_UART_Init+0x5c>)
 80032b4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 80032b6:	4b13      	ldr	r3, [pc, #76]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032b8:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 80032bc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80032be:	4b11      	ldr	r3, [pc, #68]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032c0:	2200      	movs	r2, #0
 80032c2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80032c4:	4b0f      	ldr	r3, [pc, #60]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032c6:	2200      	movs	r2, #0
 80032c8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80032ca:	4b0e      	ldr	r3, [pc, #56]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032cc:	2200      	movs	r2, #0
 80032ce:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80032d0:	4b0c      	ldr	r3, [pc, #48]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032d2:	220c      	movs	r2, #12
 80032d4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80032d6:	4b0b      	ldr	r3, [pc, #44]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032d8:	2200      	movs	r2, #0
 80032da:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80032dc:	4b09      	ldr	r3, [pc, #36]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032de:	2200      	movs	r2, #0
 80032e0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80032e2:	4b08      	ldr	r3, [pc, #32]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032e4:	2200      	movs	r2, #0
 80032e6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80032e8:	4b06      	ldr	r3, [pc, #24]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032ea:	2200      	movs	r2, #0
 80032ec:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80032ee:	4805      	ldr	r0, [pc, #20]	; (8003304 <MX_USART3_UART_Init+0x58>)
 80032f0:	f004 fba2 	bl	8007a38 <HAL_UART_Init>
 80032f4:	4603      	mov	r3, r0
 80032f6:	2b00      	cmp	r3, #0
 80032f8:	d001      	beq.n	80032fe <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 80032fa:	f7fe fddb 	bl	8001eb4 <Error_Handler>
  }

}
 80032fe:	bf00      	nop
 8003300:	bd80      	pop	{r7, pc}
 8003302:	bf00      	nop
 8003304:	20000a0c 	.word	0x20000a0c
 8003308:	40004800 	.word	0x40004800

0800330c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b08c      	sub	sp, #48	; 0x30
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003314:	f107 031c 	add.w	r3, r7, #28
 8003318:	2200      	movs	r2, #0
 800331a:	601a      	str	r2, [r3, #0]
 800331c:	605a      	str	r2, [r3, #4]
 800331e:	609a      	str	r2, [r3, #8]
 8003320:	60da      	str	r2, [r3, #12]
 8003322:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	4a37      	ldr	r2, [pc, #220]	; (8003408 <HAL_UART_MspInit+0xfc>)
 800332a:	4293      	cmp	r3, r2
 800332c:	d132      	bne.n	8003394 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800332e:	4b37      	ldr	r3, [pc, #220]	; (800340c <HAL_UART_MspInit+0x100>)
 8003330:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003332:	4a36      	ldr	r2, [pc, #216]	; (800340c <HAL_UART_MspInit+0x100>)
 8003334:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003338:	6613      	str	r3, [r2, #96]	; 0x60
 800333a:	4b34      	ldr	r3, [pc, #208]	; (800340c <HAL_UART_MspInit+0x100>)
 800333c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800333e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003342:	61bb      	str	r3, [r7, #24]
 8003344:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003346:	4b31      	ldr	r3, [pc, #196]	; (800340c <HAL_UART_MspInit+0x100>)
 8003348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800334a:	4a30      	ldr	r2, [pc, #192]	; (800340c <HAL_UART_MspInit+0x100>)
 800334c:	f043 0301 	orr.w	r3, r3, #1
 8003350:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003352:	4b2e      	ldr	r3, [pc, #184]	; (800340c <HAL_UART_MspInit+0x100>)
 8003354:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003356:	f003 0301 	and.w	r3, r3, #1
 800335a:	617b      	str	r3, [r7, #20]
 800335c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800335e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8003362:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003364:	2302      	movs	r3, #2
 8003366:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003368:	2300      	movs	r3, #0
 800336a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800336c:	2303      	movs	r3, #3
 800336e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003370:	2307      	movs	r3, #7
 8003372:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003374:	f107 031c 	add.w	r3, r7, #28
 8003378:	4619      	mov	r1, r3
 800337a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800337e:	f001 ff87 	bl	8005290 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8003382:	2200      	movs	r2, #0
 8003384:	2103      	movs	r1, #3
 8003386:	2025      	movs	r0, #37	; 0x25
 8003388:	f001 fd13 	bl	8004db2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800338c:	2025      	movs	r0, #37	; 0x25
 800338e:	f001 fd2c 	bl	8004dea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003392:	e035      	b.n	8003400 <HAL_UART_MspInit+0xf4>
  else if(uartHandle->Instance==USART3)
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	4a1d      	ldr	r2, [pc, #116]	; (8003410 <HAL_UART_MspInit+0x104>)
 800339a:	4293      	cmp	r3, r2
 800339c:	d130      	bne.n	8003400 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 800339e:	4b1b      	ldr	r3, [pc, #108]	; (800340c <HAL_UART_MspInit+0x100>)
 80033a0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033a2:	4a1a      	ldr	r2, [pc, #104]	; (800340c <HAL_UART_MspInit+0x100>)
 80033a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80033a8:	6593      	str	r3, [r2, #88]	; 0x58
 80033aa:	4b18      	ldr	r3, [pc, #96]	; (800340c <HAL_UART_MspInit+0x100>)
 80033ac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80033ae:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80033b2:	613b      	str	r3, [r7, #16]
 80033b4:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80033b6:	4b15      	ldr	r3, [pc, #84]	; (800340c <HAL_UART_MspInit+0x100>)
 80033b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033ba:	4a14      	ldr	r2, [pc, #80]	; (800340c <HAL_UART_MspInit+0x100>)
 80033bc:	f043 0302 	orr.w	r3, r3, #2
 80033c0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80033c2:	4b12      	ldr	r3, [pc, #72]	; (800340c <HAL_UART_MspInit+0x100>)
 80033c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033c6:	f003 0302 	and.w	r3, r3, #2
 80033ca:	60fb      	str	r3, [r7, #12]
 80033cc:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80033ce:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80033d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033d4:	2302      	movs	r3, #2
 80033d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033d8:	2300      	movs	r3, #0
 80033da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033dc:	2303      	movs	r3, #3
 80033de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 80033e0:	2307      	movs	r3, #7
 80033e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80033e4:	f107 031c 	add.w	r3, r7, #28
 80033e8:	4619      	mov	r1, r3
 80033ea:	480a      	ldr	r0, [pc, #40]	; (8003414 <HAL_UART_MspInit+0x108>)
 80033ec:	f001 ff50 	bl	8005290 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 80033f0:	2200      	movs	r2, #0
 80033f2:	2101      	movs	r1, #1
 80033f4:	2027      	movs	r0, #39	; 0x27
 80033f6:	f001 fcdc 	bl	8004db2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 80033fa:	2027      	movs	r0, #39	; 0x27
 80033fc:	f001 fcf5 	bl	8004dea <HAL_NVIC_EnableIRQ>
}
 8003400:	bf00      	nop
 8003402:	3730      	adds	r7, #48	; 0x30
 8003404:	46bd      	mov	sp, r7
 8003406:	bd80      	pop	{r7, pc}
 8003408:	40013800 	.word	0x40013800
 800340c:	40021000 	.word	0x40021000
 8003410:	40004800 	.word	0x40004800
 8003414:	48000400 	.word	0x48000400

08003418 <__io_putchar>:
#include <stdio.h>
#include <string.h>
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 8003418:	b580      	push	{r7, lr}
 800341a:	b082      	sub	sp, #8
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
  // &huart1cubemx????1????
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 8003420:	1d39      	adds	r1, r7, #4
 8003422:	f04f 33ff 	mov.w	r3, #4294967295
 8003426:	2201      	movs	r2, #1
 8003428:	4803      	ldr	r0, [pc, #12]	; (8003438 <__io_putchar+0x20>)
 800342a:	f004 fb53 	bl	8007ad4 <HAL_UART_Transmit>
  return ch;
 800342e:	687b      	ldr	r3, [r7, #4]
}
 8003430:	4618      	mov	r0, r3
 8003432:	3708      	adds	r7, #8
 8003434:	46bd      	mov	sp, r7
 8003436:	bd80      	pop	{r7, pc}
 8003438:	20000a8c 	.word	0x20000a8c

0800343c <HAL_UART_RxCpltCallback>:
uint8_t aucUsart3_Rev_Buf[256] = {0};
volatile uint8_t ucUsart3_In = 0, ucUsart3_Out = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 800343c:	b580      	push	{r7, lr}
 800343e:	b082      	sub	sp, #8
 8003440:	af00      	add	r7, sp, #0
 8003442:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  //printf("T\r\n");
  if(USART3 == UartHandle->Instance) {
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a0b      	ldr	r2, [pc, #44]	; (8003478 <HAL_UART_RxCpltCallback+0x3c>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d110      	bne.n	8003470 <HAL_UART_RxCpltCallback+0x34>
		aucUsart3_Rev_Buf[ucUsart3_In++] = ucUart3Ch;
 800344e:	4b0b      	ldr	r3, [pc, #44]	; (800347c <HAL_UART_RxCpltCallback+0x40>)
 8003450:	781b      	ldrb	r3, [r3, #0]
 8003452:	b2db      	uxtb	r3, r3
 8003454:	1c5a      	adds	r2, r3, #1
 8003456:	b2d1      	uxtb	r1, r2
 8003458:	4a08      	ldr	r2, [pc, #32]	; (800347c <HAL_UART_RxCpltCallback+0x40>)
 800345a:	7011      	strb	r1, [r2, #0]
 800345c:	461a      	mov	r2, r3
 800345e:	4b08      	ldr	r3, [pc, #32]	; (8003480 <HAL_UART_RxCpltCallback+0x44>)
 8003460:	7819      	ldrb	r1, [r3, #0]
 8003462:	4b08      	ldr	r3, [pc, #32]	; (8003484 <HAL_UART_RxCpltCallback+0x48>)
 8003464:	5499      	strb	r1, [r3, r2]

		HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 8003466:	2201      	movs	r2, #1
 8003468:	4905      	ldr	r1, [pc, #20]	; (8003480 <HAL_UART_RxCpltCallback+0x44>)
 800346a:	4807      	ldr	r0, [pc, #28]	; (8003488 <HAL_UART_RxCpltCallback+0x4c>)
 800346c:	f004 fc22 	bl	8007cb4 <HAL_UART_Receive_IT>
	}
}
 8003470:	bf00      	nop
 8003472:	3708      	adds	r7, #8
 8003474:	46bd      	mov	sp, r7
 8003476:	bd80      	pop	{r7, pc}
 8003478:	40004800 	.word	0x40004800
 800347c:	200008c8 	.word	0x200008c8
 8003480:	200007c4 	.word	0x200007c4
 8003484:	200007c8 	.word	0x200007c8
 8003488:	20000a0c 	.word	0x20000a0c

0800348c <UART_Enable_Receive_IT>:

void UART_Enable_Receive_IT(void)
{
 800348c:	b580      	push	{r7, lr}
 800348e:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 8003490:	2201      	movs	r2, #1
 8003492:	4903      	ldr	r1, [pc, #12]	; (80034a0 <UART_Enable_Receive_IT+0x14>)
 8003494:	4803      	ldr	r0, [pc, #12]	; (80034a4 <UART_Enable_Receive_IT+0x18>)
 8003496:	f004 fc0d 	bl	8007cb4 <HAL_UART_Receive_IT>
}
 800349a:	bf00      	nop
 800349c:	bd80      	pop	{r7, pc}
 800349e:	bf00      	nop
 80034a0:	200007c4 	.word	0x200007c4
 80034a4:	20000a0c 	.word	0x20000a0c

080034a8 <KE1_Put_Console_Ch>:

void KE1_Put_Console_Ch(uint8_t ch)
{
 80034a8:	b580      	push	{r7, lr}
 80034aa:	b082      	sub	sp, #8
 80034ac:	af00      	add	r7, sp, #0
 80034ae:	4603      	mov	r3, r0
 80034b0:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFF);
 80034b2:	1df9      	adds	r1, r7, #7
 80034b4:	23ff      	movs	r3, #255	; 0xff
 80034b6:	2201      	movs	r2, #1
 80034b8:	4803      	ldr	r0, [pc, #12]	; (80034c8 <KE1_Put_Console_Ch+0x20>)
 80034ba:	f004 fb0b 	bl	8007ad4 <HAL_UART_Transmit>
}
 80034be:	bf00      	nop
 80034c0:	3708      	adds	r7, #8
 80034c2:	46bd      	mov	sp, r7
 80034c4:	bd80      	pop	{r7, pc}
 80034c6:	bf00      	nop
 80034c8:	20000a8c 	.word	0x20000a8c

080034cc <KE1_Get_NB_Ch>:

int KE1_Get_NB_Ch(void)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
	int ch = -1;
 80034d2:	f04f 33ff 	mov.w	r3, #4294967295
 80034d6:	607b      	str	r3, [r7, #4]
	if(ucUsart3_In != ucUsart3_Out){
 80034d8:	4b0c      	ldr	r3, [pc, #48]	; (800350c <KE1_Get_NB_Ch+0x40>)
 80034da:	781b      	ldrb	r3, [r3, #0]
 80034dc:	b2da      	uxtb	r2, r3
 80034de:	4b0c      	ldr	r3, [pc, #48]	; (8003510 <KE1_Get_NB_Ch+0x44>)
 80034e0:	781b      	ldrb	r3, [r3, #0]
 80034e2:	b2db      	uxtb	r3, r3
 80034e4:	429a      	cmp	r2, r3
 80034e6:	d00a      	beq.n	80034fe <KE1_Get_NB_Ch+0x32>
		ch = aucUsart3_Rev_Buf[ucUsart3_Out++];
 80034e8:	4b09      	ldr	r3, [pc, #36]	; (8003510 <KE1_Get_NB_Ch+0x44>)
 80034ea:	781b      	ldrb	r3, [r3, #0]
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	1c5a      	adds	r2, r3, #1
 80034f0:	b2d1      	uxtb	r1, r2
 80034f2:	4a07      	ldr	r2, [pc, #28]	; (8003510 <KE1_Get_NB_Ch+0x44>)
 80034f4:	7011      	strb	r1, [r2, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	4b06      	ldr	r3, [pc, #24]	; (8003514 <KE1_Get_NB_Ch+0x48>)
 80034fa:	5c9b      	ldrb	r3, [r3, r2]
 80034fc:	607b      	str	r3, [r7, #4]
	}
	return ch;
 80034fe:	687b      	ldr	r3, [r7, #4]
}
 8003500:	4618      	mov	r0, r3
 8003502:	370c      	adds	r7, #12
 8003504:	46bd      	mov	sp, r7
 8003506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800350a:	4770      	bx	lr
 800350c:	200008c8 	.word	0x200008c8
 8003510:	200008c9 	.word	0x200008c9
 8003514:	200007c8 	.word	0x200007c8

08003518 <KE1_Clear_AT_Buf>:

void KE1_Clear_AT_Buf(void)
{
 8003518:	b580      	push	{r7, lr}
 800351a:	b082      	sub	sp, #8
 800351c:	af00      	add	r7, sp, #0
	int ch = 0;
 800351e:	2300      	movs	r3, #0
 8003520:	607b      	str	r3, [r7, #4]
	do{
		ch = KE1_Get_NB_Ch();
 8003522:	f7ff ffd3 	bl	80034cc <KE1_Get_NB_Ch>
 8003526:	6078      	str	r0, [r7, #4]
		if(-1 != ch) {
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800352e:	d004      	beq.n	800353a <KE1_Clear_AT_Buf+0x22>
      KE1_Put_Console_Ch(ch);
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	b2db      	uxtb	r3, r3
 8003534:	4618      	mov	r0, r3
 8003536:	f7ff ffb7 	bl	80034a8 <KE1_Put_Console_Ch>
    }
	}while(-1 != ch);
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003540:	d1ef      	bne.n	8003522 <KE1_Clear_AT_Buf+0xa>
}
 8003542:	bf00      	nop
 8003544:	3708      	adds	r7, #8
 8003546:	46bd      	mov	sp, r7
 8003548:	bd80      	pop	{r7, pc}
	...

0800354c <KE1_Send_AT>:
* 
* pcAt : AT
*  int 0  , 
*/
int KE1_Send_AT(char *pcAt)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b084      	sub	sp, #16
 8003550:	af00      	add	r7, sp, #0
 8003552:	6078      	str	r0, [r7, #4]
	//uart3_refresh_buf();  //buff
	int ret = -1;
 8003554:	f04f 33ff 	mov.w	r3, #4294967295
 8003558:	60fb      	str	r3, [r7, #12]
	HAL_StatusTypeDef sta;
	sta = HAL_UART_Transmit_IT(&huart3, (uint8_t *)pcAt, strlen(pcAt));
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7fc fe38 	bl	80001d0 <strlen>
 8003560:	4603      	mov	r3, r0
 8003562:	b29b      	uxth	r3, r3
 8003564:	461a      	mov	r2, r3
 8003566:	6879      	ldr	r1, [r7, #4]
 8003568:	480a      	ldr	r0, [pc, #40]	; (8003594 <KE1_Send_AT+0x48>)
 800356a:	f004 fb47 	bl	8007bfc <HAL_UART_Transmit_IT>
 800356e:	4603      	mov	r3, r0
 8003570:	72fb      	strb	r3, [r7, #11]
	if(HAL_OK != sta){
 8003572:	7afb      	ldrb	r3, [r7, #11]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <KE1_Send_AT+0x38>
		printf("uart3 err:%d\n", sta);
 8003578:	7afb      	ldrb	r3, [r7, #11]
 800357a:	4619      	mov	r1, r3
 800357c:	4806      	ldr	r0, [pc, #24]	; (8003598 <KE1_Send_AT+0x4c>)
 800357e:	f005 ffb9 	bl	80094f4 <iprintf>
 8003582:	e001      	b.n	8003588 <KE1_Send_AT+0x3c>
	}else{
		ret = 0;
 8003584:	2300      	movs	r3, #0
 8003586:	60fb      	str	r3, [r7, #12]
	}
	//printf("\n%s",pcAt); //Console
	return ret;
 8003588:	68fb      	ldr	r3, [r7, #12]
}
 800358a:	4618      	mov	r0, r3
 800358c:	3710      	adds	r7, #16
 800358e:	46bd      	mov	sp, r7
 8003590:	bd80      	pop	{r7, pc}
 8003592:	bf00      	nop
 8003594:	20000a0c 	.word	0x20000a0c
 8003598:	0800bc70 	.word	0x0800bc70

0800359c <KE1_Recv_AT>:
* 2 ATERROR
* 3 
* 4 ???
*/
int KE1_Recv_AT(char *pcOut, unsigned int *puiSz, unsigned int uiTimeoutMs)
{
 800359c:	b580      	push	{r7, lr}
 800359e:	b092      	sub	sp, #72	; 0x48
 80035a0:	af00      	add	r7, sp, #0
 80035a2:	60f8      	str	r0, [r7, #12]
 80035a4:	60b9      	str	r1, [r7, #8]
 80035a6:	607a      	str	r2, [r7, #4]
	unsigned char OK[] = "OK\r\n", okT = 0, ERROR[] = "ERROR\r\n", errT = 0;
 80035a8:	4a79      	ldr	r2, [pc, #484]	; (8003790 <KE1_Recv_AT+0x1f4>)
 80035aa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80035ae:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035b2:	6018      	str	r0, [r3, #0]
 80035b4:	3304      	adds	r3, #4
 80035b6:	7019      	strb	r1, [r3, #0]
 80035b8:	2300      	movs	r3, #0
 80035ba:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80035be:	4a75      	ldr	r2, [pc, #468]	; (8003794 <KE1_Recv_AT+0x1f8>)
 80035c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80035c4:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035c8:	e883 0003 	stmia.w	r3, {r0, r1}
 80035cc:	2300      	movs	r3, #0
 80035ce:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
	unsigned char NNMI[] = "+NNMI:", nnmiT = 0;
 80035d2:	4a71      	ldr	r2, [pc, #452]	; (8003798 <KE1_Recv_AT+0x1fc>)
 80035d4:	f107 0320 	add.w	r3, r7, #32
 80035d8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80035dc:	6018      	str	r0, [r3, #0]
 80035de:	3304      	adds	r3, #4
 80035e0:	8019      	strh	r1, [r3, #0]
 80035e2:	3302      	adds	r3, #2
 80035e4:	0c0a      	lsrs	r2, r1, #16
 80035e6:	701a      	strb	r2, [r3, #0]
 80035e8:	2300      	movs	r3, #0
 80035ea:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	//unsigned char QLWEVTIND[]="+QLWEVTIND:3\r\n", qlwev = 0;
	unsigned char CGATT[]="+CGATT:1\r\n", cgattT = 0;
 80035ee:	4a6b      	ldr	r2, [pc, #428]	; (800379c <KE1_Recv_AT+0x200>)
 80035f0:	f107 0314 	add.w	r3, r7, #20
 80035f4:	ca07      	ldmia	r2, {r0, r1, r2}
 80035f6:	c303      	stmia	r3!, {r0, r1}
 80035f8:	801a      	strh	r2, [r3, #0]
 80035fa:	3302      	adds	r3, #2
 80035fc:	0c12      	lsrs	r2, r2, #16
 80035fe:	701a      	strb	r2, [r3, #0]
 8003600:	2300      	movs	r3, #0
 8003602:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

	int ch = -1, len = 0;
 8003606:	f04f 33ff 	mov.w	r3, #4294967295
 800360a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800360c:	2300      	movs	r3, #0
 800360e:	643b      	str	r3, [r7, #64]	; 0x40
	unsigned int uiSz = *puiSz;
 8003610:	68bb      	ldr	r3, [r7, #8]
 8003612:	681b      	ldr	r3, [r3, #0]
 8003614:	63bb      	str	r3, [r7, #56]	; 0x38
	*puiSz = 0;
 8003616:	68bb      	ldr	r3, [r7, #8]
 8003618:	2200      	movs	r2, #0
 800361a:	601a      	str	r2, [r3, #0]
	if(NULL == pcOut || NULL == puiSz) return -1;
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d002      	beq.n	8003628 <KE1_Recv_AT+0x8c>
 8003622:	68bb      	ldr	r3, [r7, #8]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d102      	bne.n	800362e <KE1_Recv_AT+0x92>
 8003628:	f04f 33ff 	mov.w	r3, #4294967295
 800362c:	e0ab      	b.n	8003786 <KE1_Recv_AT+0x1ea>
	do{
		ch = KE1_Get_NB_Ch();
 800362e:	f7ff ff4d 	bl	80034cc <KE1_Get_NB_Ch>
 8003632:	63f8      	str	r0, [r7, #60]	; 0x3c
		if(-1 != ch){
 8003634:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003636:	f1b3 3fff 	cmp.w	r3, #4294967295
 800363a:	f000 8095 	beq.w	8003768 <KE1_Recv_AT+0x1cc>
			if(0xFF == ch) return -2;
 800363e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003640:	2bff      	cmp	r3, #255	; 0xff
 8003642:	d102      	bne.n	800364a <KE1_Recv_AT+0xae>
 8003644:	f06f 0301 	mvn.w	r3, #1
 8003648:	e09d      	b.n	8003786 <KE1_Recv_AT+0x1ea>

			KE1_Put_Console_Ch(ch);
 800364a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800364c:	b2db      	uxtb	r3, r3
 800364e:	4618      	mov	r0, r3
 8003650:	f7ff ff2a 	bl	80034a8 <KE1_Put_Console_Ch>

			if(len != uiSz){
 8003654:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003656:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8003658:	429a      	cmp	r2, r3
 800365a:	d010      	beq.n	800367e <KE1_Recv_AT+0xe2>
				pcOut[len++] = ch;
 800365c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800365e:	1c5a      	adds	r2, r3, #1
 8003660:	643a      	str	r2, [r7, #64]	; 0x40
 8003662:	461a      	mov	r2, r3
 8003664:	68fb      	ldr	r3, [r7, #12]
 8003666:	4413      	add	r3, r2
 8003668:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800366a:	b2d2      	uxtb	r2, r2
 800366c:	701a      	strb	r2, [r3, #0]
				*puiSz = len;
 800366e:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8003670:	68bb      	ldr	r3, [r7, #8]
 8003672:	601a      	str	r2, [r3, #0]
				pcOut[len] = 0;
 8003674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003676:	68fa      	ldr	r2, [r7, #12]
 8003678:	4413      	add	r3, r2
 800367a:	2200      	movs	r2, #0
 800367c:	701a      	strb	r2, [r3, #0]
			}

			if(4 != okT){
 800367e:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003682:	2b04      	cmp	r3, #4
 8003684:	d018      	beq.n	80036b8 <KE1_Recv_AT+0x11c>
				if(OK[okT] == ch){
 8003686:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800368a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800368e:	4413      	add	r3, r2
 8003690:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003694:	461a      	mov	r2, r3
 8003696:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003698:	4293      	cmp	r3, r2
 800369a:	d10a      	bne.n	80036b2 <KE1_Recv_AT+0x116>
					okT++; if(4 == okT){return 1;}
 800369c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80036a0:	3301      	adds	r3, #1
 80036a2:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80036a6:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80036aa:	2b04      	cmp	r3, #4
 80036ac:	d104      	bne.n	80036b8 <KE1_Recv_AT+0x11c>
 80036ae:	2301      	movs	r3, #1
 80036b0:	e069      	b.n	8003786 <KE1_Recv_AT+0x1ea>
				}else{
					okT = 0;
 80036b2:	2300      	movs	r3, #0
 80036b4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}

			if(7 != errT){
 80036b8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80036bc:	2b07      	cmp	r3, #7
 80036be:	d018      	beq.n	80036f2 <KE1_Recv_AT+0x156>
				if(ERROR[errT] == ch){
 80036c0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80036c4:	f107 0248 	add.w	r2, r7, #72	; 0x48
 80036c8:	4413      	add	r3, r2
 80036ca:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 80036ce:	461a      	mov	r2, r3
 80036d0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d10a      	bne.n	80036ec <KE1_Recv_AT+0x150>
					errT++; if(7 == errT){return 2;}
 80036d6:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80036da:	3301      	adds	r3, #1
 80036dc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80036e0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80036e4:	2b07      	cmp	r3, #7
 80036e6:	d104      	bne.n	80036f2 <KE1_Recv_AT+0x156>
 80036e8:	2302      	movs	r3, #2
 80036ea:	e04c      	b.n	8003786 <KE1_Recv_AT+0x1ea>
				}else{
					errT = 0;
 80036ec:	2300      	movs	r3, #0
 80036ee:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
				}
			}

			if(10 != cgattT){
 80036f2:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80036f6:	2b0a      	cmp	r3, #10
 80036f8:	d018      	beq.n	800372c <KE1_Recv_AT+0x190>
				if(CGATT[cgattT] == ch){
 80036fa:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80036fe:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003702:	4413      	add	r3, r2
 8003704:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8003708:	461a      	mov	r2, r3
 800370a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800370c:	4293      	cmp	r3, r2
 800370e:	d10a      	bne.n	8003726 <KE1_Recv_AT+0x18a>
					cgattT++; if(10 == cgattT){return 3;}
 8003710:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003714:	3301      	adds	r3, #1
 8003716:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 800371a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800371e:	2b0a      	cmp	r3, #10
 8003720:	d104      	bne.n	800372c <KE1_Recv_AT+0x190>
 8003722:	2303      	movs	r3, #3
 8003724:	e02f      	b.n	8003786 <KE1_Recv_AT+0x1ea>
				}else{
					cgattT = 0;
 8003726:	2300      	movs	r3, #0
 8003728:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
					qlwev = 0;
				}
			}*/


			if(6 != nnmiT){
 800372c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003730:	2b06      	cmp	r3, #6
 8003732:	d014      	beq.n	800375e <KE1_Recv_AT+0x1c2>
				if(NNMI[nnmiT] == ch){
 8003734:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003738:	f107 0248 	add.w	r2, r7, #72	; 0x48
 800373c:	4413      	add	r3, r2
 800373e:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003742:	461a      	mov	r2, r3
 8003744:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003746:	4293      	cmp	r3, r2
 8003748:	d105      	bne.n	8003756 <KE1_Recv_AT+0x1ba>
					nnmiT++;
 800374a:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 800374e:	3301      	adds	r3, #1
 8003750:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8003754:	e012      	b.n	800377c <KE1_Recv_AT+0x1e0>
				}else{
					nnmiT = 0;
 8003756:	2300      	movs	r3, #0
 8003758:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 800375c:	e00e      	b.n	800377c <KE1_Recv_AT+0x1e0>
				}
			}else{
				if(0x0A == ch){
 800375e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003760:	2b0a      	cmp	r3, #10
 8003762:	d10b      	bne.n	800377c <KE1_Recv_AT+0x1e0>
					return 4;
 8003764:	2304      	movs	r3, #4
 8003766:	e00e      	b.n	8003786 <KE1_Recv_AT+0x1ea>
				}
			}

		}else{
			if(0 != uiTimeoutMs) {
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d006      	beq.n	800377c <KE1_Recv_AT+0x1e0>
				uiTimeoutMs--;
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	3b01      	subs	r3, #1
 8003772:	607b      	str	r3, [r7, #4]
				HAL_Delay(1);
 8003774:	2001      	movs	r0, #1
 8003776:	f000 f8ad 	bl	80038d4 <HAL_Delay>
				continue;
 800377a:	bf00      	nop
			}
		}
	}while(uiTimeoutMs);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	2b00      	cmp	r3, #0
 8003780:	f47f af55 	bne.w	800362e <KE1_Recv_AT+0x92>
	return 0;
 8003784:	2300      	movs	r3, #0
}
 8003786:	4618      	mov	r0, r3
 8003788:	3748      	adds	r7, #72	; 0x48
 800378a:	46bd      	mov	sp, r7
 800378c:	bd80      	pop	{r7, pc}
 800378e:	bf00      	nop
 8003790:	0800bc80 	.word	0x0800bc80
 8003794:	0800bc88 	.word	0x0800bc88
 8003798:	0800bc90 	.word	0x0800bc90
 800379c:	0800bc98 	.word	0x0800bc98

080037a0 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80037a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80037d8 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 80037a4:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 80037a6:	e003      	b.n	80037b0 <LoopCopyDataInit>

080037a8 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 80037a8:	4b0c      	ldr	r3, [pc, #48]	; (80037dc <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 80037aa:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 80037ac:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 80037ae:	3104      	adds	r1, #4

080037b0 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 80037b0:	480b      	ldr	r0, [pc, #44]	; (80037e0 <LoopForever+0xa>)
	ldr	r3, =_edata
 80037b2:	4b0c      	ldr	r3, [pc, #48]	; (80037e4 <LoopForever+0xe>)
	adds	r2, r0, r1
 80037b4:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 80037b6:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 80037b8:	d3f6      	bcc.n	80037a8 <CopyDataInit>
	ldr	r2, =_sbss
 80037ba:	4a0b      	ldr	r2, [pc, #44]	; (80037e8 <LoopForever+0x12>)
	b	LoopFillZerobss
 80037bc:	e002      	b.n	80037c4 <LoopFillZerobss>

080037be <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 80037be:	2300      	movs	r3, #0
	str	r3, [r2], #4
 80037c0:	f842 3b04 	str.w	r3, [r2], #4

080037c4 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 80037c4:	4b09      	ldr	r3, [pc, #36]	; (80037ec <LoopForever+0x16>)
	cmp	r2, r3
 80037c6:	429a      	cmp	r2, r3
	bcc	FillZerobss
 80037c8:	d3f9      	bcc.n	80037be <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80037ca:	f7ff fc5d 	bl	8003088 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80037ce:	f005 f9fd 	bl	8008bcc <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80037d2:	f7fd ff65 	bl	80016a0 <main>

080037d6 <LoopForever>:

LoopForever:
    b LoopForever
 80037d6:	e7fe      	b.n	80037d6 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80037d8:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80037dc:	0800caf8 	.word	0x0800caf8
	ldr	r0, =_sdata
 80037e0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80037e4:	200003dc 	.word	0x200003dc
	ldr	r2, =_sbss
 80037e8:	200003dc 	.word	0x200003dc
	ldr	r3, = _ebss
 80037ec:	20000b14 	.word	0x20000b14

080037f0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80037f0:	e7fe      	b.n	80037f0 <ADC1_IRQHandler>

080037f2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b082      	sub	sp, #8
 80037f6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80037f8:	2300      	movs	r3, #0
 80037fa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80037fc:	2003      	movs	r0, #3
 80037fe:	f001 facd 	bl	8004d9c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003802:	2000      	movs	r0, #0
 8003804:	f000 f80e 	bl	8003824 <HAL_InitTick>
 8003808:	4603      	mov	r3, r0
 800380a:	2b00      	cmp	r3, #0
 800380c:	d002      	beq.n	8003814 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 800380e:	2301      	movs	r3, #1
 8003810:	71fb      	strb	r3, [r7, #7]
 8003812:	e001      	b.n	8003818 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003814:	f7ff fb1e 	bl	8002e54 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003818:	79fb      	ldrb	r3, [r7, #7]
}
 800381a:	4618      	mov	r0, r3
 800381c:	3708      	adds	r7, #8
 800381e:	46bd      	mov	sp, r7
 8003820:	bd80      	pop	{r7, pc}
	...

08003824 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b084      	sub	sp, #16
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 800382c:	2300      	movs	r3, #0
 800382e:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003830:	4b16      	ldr	r3, [pc, #88]	; (800388c <HAL_InitTick+0x68>)
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	2b00      	cmp	r3, #0
 8003836:	d022      	beq.n	800387e <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003838:	4b15      	ldr	r3, [pc, #84]	; (8003890 <HAL_InitTick+0x6c>)
 800383a:	681a      	ldr	r2, [r3, #0]
 800383c:	4b13      	ldr	r3, [pc, #76]	; (800388c <HAL_InitTick+0x68>)
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003844:	fbb1 f3f3 	udiv	r3, r1, r3
 8003848:	fbb2 f3f3 	udiv	r3, r2, r3
 800384c:	4618      	mov	r0, r3
 800384e:	f001 fada 	bl	8004e06 <HAL_SYSTICK_Config>
 8003852:	4603      	mov	r3, r0
 8003854:	2b00      	cmp	r3, #0
 8003856:	d10f      	bne.n	8003878 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	2b0f      	cmp	r3, #15
 800385c:	d809      	bhi.n	8003872 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800385e:	2200      	movs	r2, #0
 8003860:	6879      	ldr	r1, [r7, #4]
 8003862:	f04f 30ff 	mov.w	r0, #4294967295
 8003866:	f001 faa4 	bl	8004db2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800386a:	4a0a      	ldr	r2, [pc, #40]	; (8003894 <HAL_InitTick+0x70>)
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6013      	str	r3, [r2, #0]
 8003870:	e007      	b.n	8003882 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003872:	2301      	movs	r3, #1
 8003874:	73fb      	strb	r3, [r7, #15]
 8003876:	e004      	b.n	8003882 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003878:	2301      	movs	r3, #1
 800387a:	73fb      	strb	r3, [r7, #15]
 800387c:	e001      	b.n	8003882 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800387e:	2301      	movs	r3, #1
 8003880:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003882:	7bfb      	ldrb	r3, [r7, #15]
}
 8003884:	4618      	mov	r0, r3
 8003886:	3710      	adds	r7, #16
 8003888:	46bd      	mov	sp, r7
 800388a:	bd80      	pop	{r7, pc}
 800388c:	20000208 	.word	0x20000208
 8003890:	20000200 	.word	0x20000200
 8003894:	20000204 	.word	0x20000204

08003898 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003898:	b480      	push	{r7}
 800389a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800389c:	4b05      	ldr	r3, [pc, #20]	; (80038b4 <HAL_IncTick+0x1c>)
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	4b05      	ldr	r3, [pc, #20]	; (80038b8 <HAL_IncTick+0x20>)
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	4413      	add	r3, r2
 80038a6:	4a03      	ldr	r2, [pc, #12]	; (80038b4 <HAL_IncTick+0x1c>)
 80038a8:	6013      	str	r3, [r2, #0]
}
 80038aa:	bf00      	nop
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr
 80038b4:	20000b0c 	.word	0x20000b0c
 80038b8:	20000208 	.word	0x20000208

080038bc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80038bc:	b480      	push	{r7}
 80038be:	af00      	add	r7, sp, #0
  return uwTick;
 80038c0:	4b03      	ldr	r3, [pc, #12]	; (80038d0 <HAL_GetTick+0x14>)
 80038c2:	681b      	ldr	r3, [r3, #0]
}
 80038c4:	4618      	mov	r0, r3
 80038c6:	46bd      	mov	sp, r7
 80038c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038cc:	4770      	bx	lr
 80038ce:	bf00      	nop
 80038d0:	20000b0c 	.word	0x20000b0c

080038d4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b084      	sub	sp, #16
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80038dc:	f7ff ffee 	bl	80038bc <HAL_GetTick>
 80038e0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ec:	d004      	beq.n	80038f8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80038ee:	4b09      	ldr	r3, [pc, #36]	; (8003914 <HAL_Delay+0x40>)
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	68fa      	ldr	r2, [r7, #12]
 80038f4:	4413      	add	r3, r2
 80038f6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80038f8:	bf00      	nop
 80038fa:	f7ff ffdf 	bl	80038bc <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	68bb      	ldr	r3, [r7, #8]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	68fa      	ldr	r2, [r7, #12]
 8003906:	429a      	cmp	r2, r3
 8003908:	d8f7      	bhi.n	80038fa <HAL_Delay+0x26>
  {
  }
}
 800390a:	bf00      	nop
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000208 	.word	0x20000208

08003918 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
 8003920:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	689b      	ldr	r3, [r3, #8]
 8003926:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 800392a:	683b      	ldr	r3, [r7, #0]
 800392c:	431a      	orrs	r2, r3
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	609a      	str	r2, [r3, #8]
}
 8003932:	bf00      	nop
 8003934:	370c      	adds	r7, #12
 8003936:	46bd      	mov	sp, r7
 8003938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800393c:	4770      	bx	lr

0800393e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800393e:	b480      	push	{r7}
 8003940:	b083      	sub	sp, #12
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
 8003946:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	689b      	ldr	r3, [r3, #8]
 800394c:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003950:	683b      	ldr	r3, [r7, #0]
 8003952:	431a      	orrs	r2, r3
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	609a      	str	r2, [r3, #8]
}
 8003958:	bf00      	nop
 800395a:	370c      	adds	r7, #12
 800395c:	46bd      	mov	sp, r7
 800395e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003962:	4770      	bx	lr

08003964 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003964:	b480      	push	{r7}
 8003966:	b083      	sub	sp, #12
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	689b      	ldr	r3, [r3, #8]
 8003970:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003974:	4618      	mov	r0, r3
 8003976:	370c      	adds	r7, #12
 8003978:	46bd      	mov	sp, r7
 800397a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800397e:	4770      	bx	lr

08003980 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003980:	b490      	push	{r4, r7}
 8003982:	b084      	sub	sp, #16
 8003984:	af00      	add	r7, sp, #0
 8003986:	60f8      	str	r0, [r7, #12]
 8003988:	60b9      	str	r1, [r7, #8]
 800398a:	607a      	str	r2, [r7, #4]
 800398c:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	3360      	adds	r3, #96	; 0x60
 8003992:	461a      	mov	r2, r3
 8003994:	68bb      	ldr	r3, [r7, #8]
 8003996:	009b      	lsls	r3, r3, #2
 8003998:	4413      	add	r3, r2
 800399a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 800399c:	6822      	ldr	r2, [r4, #0]
 800399e:	4b08      	ldr	r3, [pc, #32]	; (80039c0 <LL_ADC_SetOffset+0x40>)
 80039a0:	4013      	ands	r3, r2
 80039a2:	687a      	ldr	r2, [r7, #4]
 80039a4:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80039a8:	683a      	ldr	r2, [r7, #0]
 80039aa:	430a      	orrs	r2, r1
 80039ac:	4313      	orrs	r3, r2
 80039ae:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80039b2:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80039b4:	bf00      	nop
 80039b6:	3710      	adds	r7, #16
 80039b8:	46bd      	mov	sp, r7
 80039ba:	bc90      	pop	{r4, r7}
 80039bc:	4770      	bx	lr
 80039be:	bf00      	nop
 80039c0:	03fff000 	.word	0x03fff000

080039c4 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80039c4:	b490      	push	{r4, r7}
 80039c6:	b082      	sub	sp, #8
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
 80039cc:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039ce:	687b      	ldr	r3, [r7, #4]
 80039d0:	3360      	adds	r3, #96	; 0x60
 80039d2:	461a      	mov	r2, r3
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	009b      	lsls	r3, r3, #2
 80039d8:	4413      	add	r3, r2
 80039da:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80039dc:	6823      	ldr	r3, [r4, #0]
 80039de:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80039e2:	4618      	mov	r0, r3
 80039e4:	3708      	adds	r7, #8
 80039e6:	46bd      	mov	sp, r7
 80039e8:	bc90      	pop	{r4, r7}
 80039ea:	4770      	bx	lr

080039ec <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80039ec:	b490      	push	{r4, r7}
 80039ee:	b084      	sub	sp, #16
 80039f0:	af00      	add	r7, sp, #0
 80039f2:	60f8      	str	r0, [r7, #12]
 80039f4:	60b9      	str	r1, [r7, #8]
 80039f6:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	3360      	adds	r3, #96	; 0x60
 80039fc:	461a      	mov	r2, r3
 80039fe:	68bb      	ldr	r3, [r7, #8]
 8003a00:	009b      	lsls	r3, r3, #2
 8003a02:	4413      	add	r3, r2
 8003a04:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003a06:	6823      	ldr	r3, [r4, #0]
 8003a08:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003a12:	bf00      	nop
 8003a14:	3710      	adds	r7, #16
 8003a16:	46bd      	mov	sp, r7
 8003a18:	bc90      	pop	{r4, r7}
 8003a1a:	4770      	bx	lr

08003a1c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003a1c:	b480      	push	{r7}
 8003a1e:	b083      	sub	sp, #12
 8003a20:	af00      	add	r7, sp, #0
 8003a22:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003a24:	687b      	ldr	r3, [r7, #4]
 8003a26:	68db      	ldr	r3, [r3, #12]
 8003a28:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d101      	bne.n	8003a34 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003a30:	2301      	movs	r3, #1
 8003a32:	e000      	b.n	8003a36 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003a34:	2300      	movs	r3, #0
}
 8003a36:	4618      	mov	r0, r3
 8003a38:	370c      	adds	r7, #12
 8003a3a:	46bd      	mov	sp, r7
 8003a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a40:	4770      	bx	lr

08003a42 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003a42:	b490      	push	{r4, r7}
 8003a44:	b084      	sub	sp, #16
 8003a46:	af00      	add	r7, sp, #0
 8003a48:	60f8      	str	r0, [r7, #12]
 8003a4a:	60b9      	str	r1, [r7, #8]
 8003a4c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	3330      	adds	r3, #48	; 0x30
 8003a52:	461a      	mov	r2, r3
 8003a54:	68bb      	ldr	r3, [r7, #8]
 8003a56:	0a1b      	lsrs	r3, r3, #8
 8003a58:	009b      	lsls	r3, r3, #2
 8003a5a:	f003 030c 	and.w	r3, r3, #12
 8003a5e:	4413      	add	r3, r2
 8003a60:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003a62:	6822      	ldr	r2, [r4, #0]
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f003 031f 	and.w	r3, r3, #31
 8003a6a:	211f      	movs	r1, #31
 8003a6c:	fa01 f303 	lsl.w	r3, r1, r3
 8003a70:	43db      	mvns	r3, r3
 8003a72:	401a      	ands	r2, r3
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	0e9b      	lsrs	r3, r3, #26
 8003a78:	f003 011f 	and.w	r1, r3, #31
 8003a7c:	68bb      	ldr	r3, [r7, #8]
 8003a7e:	f003 031f 	and.w	r3, r3, #31
 8003a82:	fa01 f303 	lsl.w	r3, r1, r3
 8003a86:	4313      	orrs	r3, r2
 8003a88:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003a8a:	bf00      	nop
 8003a8c:	3710      	adds	r7, #16
 8003a8e:	46bd      	mov	sp, r7
 8003a90:	bc90      	pop	{r4, r7}
 8003a92:	4770      	bx	lr

08003a94 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003a94:	b490      	push	{r4, r7}
 8003a96:	b084      	sub	sp, #16
 8003a98:	af00      	add	r7, sp, #0
 8003a9a:	60f8      	str	r0, [r7, #12]
 8003a9c:	60b9      	str	r1, [r7, #8]
 8003a9e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	3314      	adds	r3, #20
 8003aa4:	461a      	mov	r2, r3
 8003aa6:	68bb      	ldr	r3, [r7, #8]
 8003aa8:	0e5b      	lsrs	r3, r3, #25
 8003aaa:	009b      	lsls	r3, r3, #2
 8003aac:	f003 0304 	and.w	r3, r3, #4
 8003ab0:	4413      	add	r3, r2
 8003ab2:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003ab4:	6822      	ldr	r2, [r4, #0]
 8003ab6:	68bb      	ldr	r3, [r7, #8]
 8003ab8:	0d1b      	lsrs	r3, r3, #20
 8003aba:	f003 031f 	and.w	r3, r3, #31
 8003abe:	2107      	movs	r1, #7
 8003ac0:	fa01 f303 	lsl.w	r3, r1, r3
 8003ac4:	43db      	mvns	r3, r3
 8003ac6:	401a      	ands	r2, r3
 8003ac8:	68bb      	ldr	r3, [r7, #8]
 8003aca:	0d1b      	lsrs	r3, r3, #20
 8003acc:	f003 031f 	and.w	r3, r3, #31
 8003ad0:	6879      	ldr	r1, [r7, #4]
 8003ad2:	fa01 f303 	lsl.w	r3, r1, r3
 8003ad6:	4313      	orrs	r3, r2
 8003ad8:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003ada:	bf00      	nop
 8003adc:	3710      	adds	r7, #16
 8003ade:	46bd      	mov	sp, r7
 8003ae0:	bc90      	pop	{r4, r7}
 8003ae2:	4770      	bx	lr

08003ae4 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	b085      	sub	sp, #20
 8003ae8:	af00      	add	r7, sp, #0
 8003aea:	60f8      	str	r0, [r7, #12]
 8003aec:	60b9      	str	r1, [r7, #8]
 8003aee:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003af6:	68bb      	ldr	r3, [r7, #8]
 8003af8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003afc:	43db      	mvns	r3, r3
 8003afe:	401a      	ands	r2, r3
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	f003 0318 	and.w	r3, r3, #24
 8003b06:	4908      	ldr	r1, [pc, #32]	; (8003b28 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003b08:	40d9      	lsrs	r1, r3
 8003b0a:	68bb      	ldr	r3, [r7, #8]
 8003b0c:	400b      	ands	r3, r1
 8003b0e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b12:	431a      	orrs	r2, r3
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003b1a:	bf00      	nop
 8003b1c:	3714      	adds	r7, #20
 8003b1e:	46bd      	mov	sp, r7
 8003b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b24:	4770      	bx	lr
 8003b26:	bf00      	nop
 8003b28:	0007ffff 	.word	0x0007ffff

08003b2c <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003b2c:	b480      	push	{r7}
 8003b2e:	b083      	sub	sp, #12
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	689b      	ldr	r3, [r3, #8]
 8003b38:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003b3c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b40:	687a      	ldr	r2, [r7, #4]
 8003b42:	6093      	str	r3, [r2, #8]
}
 8003b44:	bf00      	nop
 8003b46:	370c      	adds	r7, #12
 8003b48:	46bd      	mov	sp, r7
 8003b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b4e:	4770      	bx	lr

08003b50 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003b50:	b480      	push	{r7}
 8003b52:	b083      	sub	sp, #12
 8003b54:	af00      	add	r7, sp, #0
 8003b56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	689b      	ldr	r3, [r3, #8]
 8003b5c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003b60:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003b64:	d101      	bne.n	8003b6a <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003b66:	2301      	movs	r3, #1
 8003b68:	e000      	b.n	8003b6c <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003b6a:	2300      	movs	r3, #0
}
 8003b6c:	4618      	mov	r0, r3
 8003b6e:	370c      	adds	r7, #12
 8003b70:	46bd      	mov	sp, r7
 8003b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b76:	4770      	bx	lr

08003b78 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003b78:	b480      	push	{r7}
 8003b7a:	b083      	sub	sp, #12
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	689b      	ldr	r3, [r3, #8]
 8003b84:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003b88:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003b8c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003b94:	bf00      	nop
 8003b96:	370c      	adds	r7, #12
 8003b98:	46bd      	mov	sp, r7
 8003b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b9e:	4770      	bx	lr

08003ba0 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003ba0:	b480      	push	{r7}
 8003ba2:	b083      	sub	sp, #12
 8003ba4:	af00      	add	r7, sp, #0
 8003ba6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bb0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bb4:	d101      	bne.n	8003bba <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	e000      	b.n	8003bbc <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003bba:	2300      	movs	r3, #0
}
 8003bbc:	4618      	mov	r0, r3
 8003bbe:	370c      	adds	r7, #12
 8003bc0:	46bd      	mov	sp, r7
 8003bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bc6:	4770      	bx	lr

08003bc8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003bc8:	b480      	push	{r7}
 8003bca:	b083      	sub	sp, #12
 8003bcc:	af00      	add	r7, sp, #0
 8003bce:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	689b      	ldr	r3, [r3, #8]
 8003bd4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003bd8:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003bdc:	f043 0201 	orr.w	r2, r3, #1
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	689b      	ldr	r3, [r3, #8]
 8003bfc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c00:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c04:	f043 0202 	orr.w	r2, r3, #2
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003c0c:	bf00      	nop
 8003c0e:	370c      	adds	r7, #12
 8003c10:	46bd      	mov	sp, r7
 8003c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c16:	4770      	bx	lr

08003c18 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	b083      	sub	sp, #12
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	689b      	ldr	r3, [r3, #8]
 8003c24:	f003 0301 	and.w	r3, r3, #1
 8003c28:	2b01      	cmp	r3, #1
 8003c2a:	d101      	bne.n	8003c30 <LL_ADC_IsEnabled+0x18>
 8003c2c:	2301      	movs	r3, #1
 8003c2e:	e000      	b.n	8003c32 <LL_ADC_IsEnabled+0x1a>
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	370c      	adds	r7, #12
 8003c36:	46bd      	mov	sp, r7
 8003c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c3c:	4770      	bx	lr

08003c3e <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003c3e:	b480      	push	{r7}
 8003c40:	b083      	sub	sp, #12
 8003c42:	af00      	add	r7, sp, #0
 8003c44:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003c46:	687b      	ldr	r3, [r7, #4]
 8003c48:	689b      	ldr	r3, [r3, #8]
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d101      	bne.n	8003c56 <LL_ADC_IsDisableOngoing+0x18>
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <LL_ADC_IsDisableOngoing+0x1a>
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	370c      	adds	r7, #12
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c62:	4770      	bx	lr

08003c64 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003c64:	b480      	push	{r7}
 8003c66:	b083      	sub	sp, #12
 8003c68:	af00      	add	r7, sp, #0
 8003c6a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	689b      	ldr	r3, [r3, #8]
 8003c70:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c74:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003c78:	f043 0204 	orr.w	r2, r3, #4
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8003c80:	bf00      	nop
 8003c82:	370c      	adds	r7, #12
 8003c84:	46bd      	mov	sp, r7
 8003c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c8a:	4770      	bx	lr

08003c8c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003c94:	687b      	ldr	r3, [r7, #4]
 8003c96:	689b      	ldr	r3, [r3, #8]
 8003c98:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003c9c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ca0:	f043 0210 	orr.w	r2, r3, #16
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8003ca8:	bf00      	nop
 8003caa:	370c      	adds	r7, #12
 8003cac:	46bd      	mov	sp, r7
 8003cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb2:	4770      	bx	lr

08003cb4 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003cb4:	b480      	push	{r7}
 8003cb6:	b083      	sub	sp, #12
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	689b      	ldr	r3, [r3, #8]
 8003cc0:	f003 0304 	and.w	r3, r3, #4
 8003cc4:	2b04      	cmp	r3, #4
 8003cc6:	d101      	bne.n	8003ccc <LL_ADC_REG_IsConversionOngoing+0x18>
 8003cc8:	2301      	movs	r3, #1
 8003cca:	e000      	b.n	8003cce <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003ccc:	2300      	movs	r3, #0
}
 8003cce:	4618      	mov	r0, r3
 8003cd0:	370c      	adds	r7, #12
 8003cd2:	46bd      	mov	sp, r7
 8003cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd8:	4770      	bx	lr

08003cda <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 8003cda:	b480      	push	{r7}
 8003cdc:	b083      	sub	sp, #12
 8003cde:	af00      	add	r7, sp, #0
 8003ce0:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689b      	ldr	r3, [r3, #8]
 8003ce6:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003cea:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003cee:	f043 0220 	orr.w	r2, r3, #32
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8003cf6:	bf00      	nop
 8003cf8:	370c      	adds	r7, #12
 8003cfa:	46bd      	mov	sp, r7
 8003cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d00:	4770      	bx	lr

08003d02 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	689b      	ldr	r3, [r3, #8]
 8003d0e:	f003 0308 	and.w	r3, r3, #8
 8003d12:	2b08      	cmp	r3, #8
 8003d14:	d101      	bne.n	8003d1a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003d16:	2301      	movs	r3, #1
 8003d18:	e000      	b.n	8003d1c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003d1a:	2300      	movs	r3, #0
}
 8003d1c:	4618      	mov	r0, r3
 8003d1e:	370c      	adds	r7, #12
 8003d20:	46bd      	mov	sp, r7
 8003d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d26:	4770      	bx	lr

08003d28 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003d28:	b580      	push	{r7, lr}
 8003d2a:	b088      	sub	sp, #32
 8003d2c:	af00      	add	r7, sp, #0
 8003d2e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003d30:	2300      	movs	r3, #0
 8003d32:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003d34:	2300      	movs	r3, #0
 8003d36:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d101      	bne.n	8003d42 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8003d3e:	2301      	movs	r3, #1
 8003d40:	e12a      	b.n	8003f98 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003d4c:	2b00      	cmp	r3, #0
 8003d4e:	d109      	bne.n	8003d64 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003d50:	6878      	ldr	r0, [r7, #4]
 8003d52:	f7fd f92d 	bl	8000fb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	2200      	movs	r2, #0
 8003d5a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	2200      	movs	r2, #0
 8003d60:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	681b      	ldr	r3, [r3, #0]
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f7ff fef1 	bl	8003b50 <LL_ADC_IsDeepPowerDownEnabled>
 8003d6e:	4603      	mov	r3, r0
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d004      	beq.n	8003d7e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	681b      	ldr	r3, [r3, #0]
 8003d78:	4618      	mov	r0, r3
 8003d7a:	f7ff fed7 	bl	8003b2c <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	4618      	mov	r0, r3
 8003d84:	f7ff ff0c 	bl	8003ba0 <LL_ADC_IsInternalRegulatorEnabled>
 8003d88:	4603      	mov	r3, r0
 8003d8a:	2b00      	cmp	r3, #0
 8003d8c:	d113      	bne.n	8003db6 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	4618      	mov	r0, r3
 8003d94:	f7ff fef0 	bl	8003b78 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003d98:	4b81      	ldr	r3, [pc, #516]	; (8003fa0 <HAL_ADC_Init+0x278>)
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	099b      	lsrs	r3, r3, #6
 8003d9e:	4a81      	ldr	r2, [pc, #516]	; (8003fa4 <HAL_ADC_Init+0x27c>)
 8003da0:	fba2 2303 	umull	r2, r3, r2, r3
 8003da4:	099b      	lsrs	r3, r3, #6
 8003da6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003da8:	e002      	b.n	8003db0 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8003daa:	68bb      	ldr	r3, [r7, #8]
 8003dac:	3b01      	subs	r3, #1
 8003dae:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003db0:	68bb      	ldr	r3, [r7, #8]
 8003db2:	2b00      	cmp	r3, #0
 8003db4:	d1f9      	bne.n	8003daa <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	681b      	ldr	r3, [r3, #0]
 8003dba:	4618      	mov	r0, r3
 8003dbc:	f7ff fef0 	bl	8003ba0 <LL_ADC_IsInternalRegulatorEnabled>
 8003dc0:	4603      	mov	r3, r0
 8003dc2:	2b00      	cmp	r3, #0
 8003dc4:	d10d      	bne.n	8003de2 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003dca:	f043 0210 	orr.w	r2, r3, #16
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dd6:	f043 0201 	orr.w	r2, r3, #1
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003dde:	2301      	movs	r3, #1
 8003de0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	4618      	mov	r0, r3
 8003de8:	f7ff ff64 	bl	8003cb4 <LL_ADC_REG_IsConversionOngoing>
 8003dec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003df2:	f003 0310 	and.w	r3, r3, #16
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	f040 80c5 	bne.w	8003f86 <HAL_ADC_Init+0x25e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003dfc:	697b      	ldr	r3, [r7, #20]
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	f040 80c1 	bne.w	8003f86 <HAL_ADC_Init+0x25e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e08:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003e0c:	f043 0202 	orr.w	r2, r3, #2
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	4618      	mov	r0, r3
 8003e1a:	f7ff fefd 	bl	8003c18 <LL_ADC_IsEnabled>
 8003e1e:	4603      	mov	r3, r0
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d10b      	bne.n	8003e3c <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003e24:	4860      	ldr	r0, [pc, #384]	; (8003fa8 <HAL_ADC_Init+0x280>)
 8003e26:	f7ff fef7 	bl	8003c18 <LL_ADC_IsEnabled>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d105      	bne.n	8003e3c <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	685b      	ldr	r3, [r3, #4]
 8003e34:	4619      	mov	r1, r3
 8003e36:	485d      	ldr	r0, [pc, #372]	; (8003fac <HAL_ADC_Init+0x284>)
 8003e38:	f7ff fd6e 	bl	8003918 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	7e5b      	ldrb	r3, [r3, #25]
 8003e40:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e46:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003e4c:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003e4e:	687b      	ldr	r3, [r7, #4]
 8003e50:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003e52:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e5a:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003e5c:	4313      	orrs	r3, r2
 8003e5e:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003e60:	687b      	ldr	r3, [r7, #4]
 8003e62:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003e66:	2b01      	cmp	r3, #1
 8003e68:	d106      	bne.n	8003e78 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e6e:	3b01      	subs	r3, #1
 8003e70:	045b      	lsls	r3, r3, #17
 8003e72:	69ba      	ldr	r2, [r7, #24]
 8003e74:	4313      	orrs	r3, r2
 8003e76:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d009      	beq.n	8003e94 <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e84:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8003e88:	687b      	ldr	r3, [r7, #4]
 8003e8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e8c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8003e8e:	69ba      	ldr	r2, [r7, #24]
 8003e90:	4313      	orrs	r3, r2
 8003e92:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	68da      	ldr	r2, [r3, #12]
 8003e9a:	4b45      	ldr	r3, [pc, #276]	; (8003fb0 <HAL_ADC_Init+0x288>)
 8003e9c:	4013      	ands	r3, r2
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	6812      	ldr	r2, [r2, #0]
 8003ea2:	69b9      	ldr	r1, [r7, #24]
 8003ea4:	430b      	orrs	r3, r1
 8003ea6:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4618      	mov	r0, r3
 8003eae:	f7ff ff01 	bl	8003cb4 <LL_ADC_REG_IsConversionOngoing>
 8003eb2:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	4618      	mov	r0, r3
 8003eba:	f7ff ff22 	bl	8003d02 <LL_ADC_INJ_IsConversionOngoing>
 8003ebe:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003ec0:	693b      	ldr	r3, [r7, #16]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d13d      	bne.n	8003f42 <HAL_ADC_Init+0x21a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d13a      	bne.n	8003f42 <HAL_ADC_Init+0x21a>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003ed0:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003ed8:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8003eda:	4313      	orrs	r3, r2
 8003edc:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	68db      	ldr	r3, [r3, #12]
 8003ee4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003ee8:	f023 0302 	bic.w	r3, r3, #2
 8003eec:	687a      	ldr	r2, [r7, #4]
 8003eee:	6812      	ldr	r2, [r2, #0]
 8003ef0:	69b9      	ldr	r1, [r7, #24]
 8003ef2:	430b      	orrs	r3, r1
 8003ef4:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003efc:	2b01      	cmp	r3, #1
 8003efe:	d118      	bne.n	8003f32 <HAL_ADC_Init+0x20a>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	681b      	ldr	r3, [r3, #0]
 8003f04:	691b      	ldr	r3, [r3, #16]
 8003f06:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8003f0a:	f023 0304 	bic.w	r3, r3, #4
 8003f0e:	687a      	ldr	r2, [r7, #4]
 8003f10:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003f12:	687a      	ldr	r2, [r7, #4]
 8003f14:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003f16:	4311      	orrs	r1, r2
 8003f18:	687a      	ldr	r2, [r7, #4]
 8003f1a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003f1c:	4311      	orrs	r1, r2
 8003f1e:	687a      	ldr	r2, [r7, #4]
 8003f20:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003f22:	430a      	orrs	r2, r1
 8003f24:	431a      	orrs	r2, r3
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f042 0201 	orr.w	r2, r2, #1
 8003f2e:	611a      	str	r2, [r3, #16]
 8003f30:	e007      	b.n	8003f42 <HAL_ADC_Init+0x21a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003f32:	687b      	ldr	r3, [r7, #4]
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	691a      	ldr	r2, [r3, #16]
 8003f38:	687b      	ldr	r3, [r7, #4]
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f022 0201 	bic.w	r2, r2, #1
 8003f40:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	691b      	ldr	r3, [r3, #16]
 8003f46:	2b01      	cmp	r3, #1
 8003f48:	d10c      	bne.n	8003f64 <HAL_ADC_Init+0x23c>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003f50:	f023 010f 	bic.w	r1, r3, #15
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	69db      	ldr	r3, [r3, #28]
 8003f58:	1e5a      	subs	r2, r3, #1
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	430a      	orrs	r2, r1
 8003f60:	631a      	str	r2, [r3, #48]	; 0x30
 8003f62:	e007      	b.n	8003f74 <HAL_ADC_Init+0x24c>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003f64:	687b      	ldr	r3, [r7, #4]
 8003f66:	681b      	ldr	r3, [r3, #0]
 8003f68:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	f022 020f 	bic.w	r2, r2, #15
 8003f72:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f78:	f023 0303 	bic.w	r3, r3, #3
 8003f7c:	f043 0201 	orr.w	r2, r3, #1
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	655a      	str	r2, [r3, #84]	; 0x54
 8003f84:	e007      	b.n	8003f96 <HAL_ADC_Init+0x26e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8a:	f043 0210 	orr.w	r2, r3, #16
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003f92:	2301      	movs	r3, #1
 8003f94:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8003f96:	7ffb      	ldrb	r3, [r7, #31]
}
 8003f98:	4618      	mov	r0, r3
 8003f9a:	3720      	adds	r7, #32
 8003f9c:	46bd      	mov	sp, r7
 8003f9e:	bd80      	pop	{r7, pc}
 8003fa0:	20000200 	.word	0x20000200
 8003fa4:	053e2d63 	.word	0x053e2d63
 8003fa8:	50040000 	.word	0x50040000
 8003fac:	50040300 	.word	0x50040300
 8003fb0:	fff0c007 	.word	0xfff0c007

08003fb4 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b084      	sub	sp, #16
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d101      	bne.n	8003fca <HAL_ADC_Stop+0x16>
 8003fc6:	2302      	movs	r3, #2
 8003fc8:	e023      	b.n	8004012 <HAL_ADC_Stop+0x5e>
 8003fca:	687b      	ldr	r3, [r7, #4]
 8003fcc:	2201      	movs	r2, #1
 8003fce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8003fd2:	2103      	movs	r1, #3
 8003fd4:	6878      	ldr	r0, [r7, #4]
 8003fd6:	f000 fc17 	bl	8004808 <ADC_ConversionStop>
 8003fda:	4603      	mov	r3, r0
 8003fdc:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003fde:	7bfb      	ldrb	r3, [r7, #15]
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d111      	bne.n	8004008 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f000 fd1d 	bl	8004a24 <ADC_Disable>
 8003fea:	4603      	mov	r3, r0
 8003fec:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003fee:	7bfb      	ldrb	r3, [r7, #15]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d109      	bne.n	8004008 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ff8:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8003ffc:	f023 0301 	bic.w	r3, r3, #1
 8004000:	f043 0201 	orr.w	r2, r3, #1
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	2200      	movs	r2, #0
 800400c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004010:	7bfb      	ldrb	r3, [r7, #15]
}
 8004012:	4618      	mov	r0, r3
 8004014:	3710      	adds	r7, #16
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
	...

0800401c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	b086      	sub	sp, #24
 8004020:	af00      	add	r7, sp, #0
 8004022:	60f8      	str	r0, [r7, #12]
 8004024:	60b9      	str	r1, [r7, #8]
 8004026:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4618      	mov	r0, r3
 800402e:	f7ff fe41 	bl	8003cb4 <LL_ADC_REG_IsConversionOngoing>
 8004032:	4603      	mov	r3, r0
 8004034:	2b00      	cmp	r3, #0
 8004036:	d167      	bne.n	8004108 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8004038:	68fb      	ldr	r3, [r7, #12]
 800403a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800403e:	2b01      	cmp	r3, #1
 8004040:	d101      	bne.n	8004046 <HAL_ADC_Start_DMA+0x2a>
 8004042:	2302      	movs	r3, #2
 8004044:	e063      	b.n	800410e <HAL_ADC_Start_DMA+0xf2>
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2201      	movs	r2, #1
 800404a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 800404e:	68f8      	ldr	r0, [r7, #12]
 8004050:	f000 fc8e 	bl	8004970 <ADC_Enable>
 8004054:	4603      	mov	r3, r0
 8004056:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8004058:	7dfb      	ldrb	r3, [r7, #23]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d14f      	bne.n	80040fe <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004062:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8004066:	f023 0301 	bic.w	r3, r3, #1
 800406a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004076:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800407a:	2b00      	cmp	r3, #0
 800407c:	d006      	beq.n	800408c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004082:	f023 0206 	bic.w	r2, r3, #6
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	659a      	str	r2, [r3, #88]	; 0x58
 800408a:	e002      	b.n	8004092 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004096:	4a20      	ldr	r2, [pc, #128]	; (8004118 <HAL_ADC_Start_DMA+0xfc>)
 8004098:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800409e:	4a1f      	ldr	r2, [pc, #124]	; (800411c <HAL_ADC_Start_DMA+0x100>)
 80040a0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80040a6:	4a1e      	ldr	r2, [pc, #120]	; (8004120 <HAL_ADC_Start_DMA+0x104>)
 80040a8:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	221c      	movs	r2, #28
 80040b0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 80040b2:	68fb      	ldr	r3, [r7, #12]
 80040b4:	2200      	movs	r2, #0
 80040b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	685a      	ldr	r2, [r3, #4]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f042 0210 	orr.w	r2, r2, #16
 80040c8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	68da      	ldr	r2, [r3, #12]
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	681b      	ldr	r3, [r3, #0]
 80040d4:	f042 0201 	orr.w	r2, r2, #1
 80040d8:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	3340      	adds	r3, #64	; 0x40
 80040e4:	4619      	mov	r1, r3
 80040e6:	68ba      	ldr	r2, [r7, #8]
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	f000 ff51 	bl	8004f90 <HAL_DMA_Start_IT>
 80040ee:	4603      	mov	r3, r0
 80040f0:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f7ff fdb4 	bl	8003c64 <LL_ADC_REG_StartConversion>
 80040fc:	e006      	b.n	800410c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	2200      	movs	r2, #0
 8004102:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004106:	e001      	b.n	800410c <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004108:	2302      	movs	r3, #2
 800410a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800410c:	7dfb      	ldrb	r3, [r7, #23]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3718      	adds	r7, #24
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}
 8004116:	bf00      	nop
 8004118:	08004ad5 	.word	0x08004ad5
 800411c:	08004bad 	.word	0x08004bad
 8004120:	08004bc9 	.word	0x08004bc9

08004124 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004124:	b480      	push	{r7}
 8004126:	b083      	sub	sp, #12
 8004128:	af00      	add	r7, sp, #0
 800412a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 800412c:	bf00      	nop
 800412e:	370c      	adds	r7, #12
 8004130:	46bd      	mov	sp, r7
 8004132:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004136:	4770      	bx	lr

08004138 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8004138:	b480      	push	{r7}
 800413a:	b083      	sub	sp, #12
 800413c:	af00      	add	r7, sp, #0
 800413e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8004140:	bf00      	nop
 8004142:	370c      	adds	r7, #12
 8004144:	46bd      	mov	sp, r7
 8004146:	f85d 7b04 	ldr.w	r7, [sp], #4
 800414a:	4770      	bx	lr

0800414c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800414c:	b480      	push	{r7}
 800414e:	b083      	sub	sp, #12
 8004150:	af00      	add	r7, sp, #0
 8004152:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8004154:	bf00      	nop
 8004156:	370c      	adds	r7, #12
 8004158:	46bd      	mov	sp, r7
 800415a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415e:	4770      	bx	lr

08004160 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8004160:	b580      	push	{r7, lr}
 8004162:	b0a6      	sub	sp, #152	; 0x98
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800416a:	2300      	movs	r3, #0
 800416c:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8004170:	2300      	movs	r3, #0
 8004172:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800417a:	2b01      	cmp	r3, #1
 800417c:	d101      	bne.n	8004182 <HAL_ADC_ConfigChannel+0x22>
 800417e:	2302      	movs	r3, #2
 8004180:	e338      	b.n	80047f4 <HAL_ADC_ConfigChannel+0x694>
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2201      	movs	r2, #1
 8004186:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4618      	mov	r0, r3
 8004190:	f7ff fd90 	bl	8003cb4 <LL_ADC_REG_IsConversionOngoing>
 8004194:	4603      	mov	r3, r0
 8004196:	2b00      	cmp	r3, #0
 8004198:	f040 831d 	bne.w	80047d6 <HAL_ADC_ConfigChannel+0x676>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800419c:	683b      	ldr	r3, [r7, #0]
 800419e:	685b      	ldr	r3, [r3, #4]
 80041a0:	2b05      	cmp	r3, #5
 80041a2:	d824      	bhi.n	80041ee <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 80041a4:	683b      	ldr	r3, [r7, #0]
 80041a6:	685b      	ldr	r3, [r3, #4]
 80041a8:	3b02      	subs	r3, #2
 80041aa:	2b03      	cmp	r3, #3
 80041ac:	d81b      	bhi.n	80041e6 <HAL_ADC_ConfigChannel+0x86>
 80041ae:	a201      	add	r2, pc, #4	; (adr r2, 80041b4 <HAL_ADC_ConfigChannel+0x54>)
 80041b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041b4:	080041c5 	.word	0x080041c5
 80041b8:	080041cd 	.word	0x080041cd
 80041bc:	080041d5 	.word	0x080041d5
 80041c0:	080041dd 	.word	0x080041dd
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 80041c4:	683b      	ldr	r3, [r7, #0]
 80041c6:	220c      	movs	r2, #12
 80041c8:	605a      	str	r2, [r3, #4]
 80041ca:	e011      	b.n	80041f0 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 80041cc:	683b      	ldr	r3, [r7, #0]
 80041ce:	2212      	movs	r2, #18
 80041d0:	605a      	str	r2, [r3, #4]
 80041d2:	e00d      	b.n	80041f0 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 80041d4:	683b      	ldr	r3, [r7, #0]
 80041d6:	2218      	movs	r2, #24
 80041d8:	605a      	str	r2, [r3, #4]
 80041da:	e009      	b.n	80041f0 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	f44f 7280 	mov.w	r2, #256	; 0x100
 80041e2:	605a      	str	r2, [r3, #4]
 80041e4:	e004      	b.n	80041f0 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 80041e6:	683b      	ldr	r3, [r7, #0]
 80041e8:	2206      	movs	r2, #6
 80041ea:	605a      	str	r2, [r3, #4]
 80041ec:	e000      	b.n	80041f0 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 80041ee:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6818      	ldr	r0, [r3, #0]
 80041f4:	683b      	ldr	r3, [r7, #0]
 80041f6:	6859      	ldr	r1, [r3, #4]
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	461a      	mov	r2, r3
 80041fe:	f7ff fc20 	bl	8003a42 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	4618      	mov	r0, r3
 8004208:	f7ff fd54 	bl	8003cb4 <LL_ADC_REG_IsConversionOngoing>
 800420c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	681b      	ldr	r3, [r3, #0]
 8004214:	4618      	mov	r0, r3
 8004216:	f7ff fd74 	bl	8003d02 <LL_ADC_INJ_IsConversionOngoing>
 800421a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800421e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8004222:	2b00      	cmp	r3, #0
 8004224:	f040 8148 	bne.w	80044b8 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004228:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800422c:	2b00      	cmp	r3, #0
 800422e:	f040 8143 	bne.w	80044b8 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	6818      	ldr	r0, [r3, #0]
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	6819      	ldr	r1, [r3, #0]
 800423a:	683b      	ldr	r3, [r7, #0]
 800423c:	689b      	ldr	r3, [r3, #8]
 800423e:	461a      	mov	r2, r3
 8004240:	f7ff fc28 	bl	8003a94 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	695a      	ldr	r2, [r3, #20]
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	68db      	ldr	r3, [r3, #12]
 800424e:	08db      	lsrs	r3, r3, #3
 8004250:	f003 0303 	and.w	r3, r3, #3
 8004254:	005b      	lsls	r3, r3, #1
 8004256:	fa02 f303 	lsl.w	r3, r2, r3
 800425a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 800425e:	683b      	ldr	r3, [r7, #0]
 8004260:	691b      	ldr	r3, [r3, #16]
 8004262:	2b04      	cmp	r3, #4
 8004264:	d00a      	beq.n	800427c <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	6818      	ldr	r0, [r3, #0]
 800426a:	683b      	ldr	r3, [r7, #0]
 800426c:	6919      	ldr	r1, [r3, #16]
 800426e:	683b      	ldr	r3, [r7, #0]
 8004270:	681a      	ldr	r2, [r3, #0]
 8004272:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004276:	f7ff fb83 	bl	8003980 <LL_ADC_SetOffset>
 800427a:	e11d      	b.n	80044b8 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	2100      	movs	r1, #0
 8004282:	4618      	mov	r0, r3
 8004284:	f7ff fb9e 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 8004288:	4603      	mov	r3, r0
 800428a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10a      	bne.n	80042a8 <HAL_ADC_ConfigChannel+0x148>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	2100      	movs	r1, #0
 8004298:	4618      	mov	r0, r3
 800429a:	f7ff fb93 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 800429e:	4603      	mov	r3, r0
 80042a0:	0e9b      	lsrs	r3, r3, #26
 80042a2:	f003 021f 	and.w	r2, r3, #31
 80042a6:	e012      	b.n	80042ce <HAL_ADC_ConfigChannel+0x16e>
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	2100      	movs	r1, #0
 80042ae:	4618      	mov	r0, r3
 80042b0:	f7ff fb88 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 80042b4:	4603      	mov	r3, r0
 80042b6:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ba:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80042be:	fa93 f3a3 	rbit	r3, r3
 80042c2:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80042c4:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 80042c6:	fab3 f383 	clz	r3, r3
 80042ca:	b2db      	uxtb	r3, r3
 80042cc:	461a      	mov	r2, r3
 80042ce:	683b      	ldr	r3, [r7, #0]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d105      	bne.n	80042e6 <HAL_ADC_ConfigChannel+0x186>
 80042da:	683b      	ldr	r3, [r7, #0]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	0e9b      	lsrs	r3, r3, #26
 80042e0:	f003 031f 	and.w	r3, r3, #31
 80042e4:	e00a      	b.n	80042fc <HAL_ADC_ConfigChannel+0x19c>
 80042e6:	683b      	ldr	r3, [r7, #0]
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042ec:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80042ee:	fa93 f3a3 	rbit	r3, r3
 80042f2:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 80042f4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 80042f6:	fab3 f383 	clz	r3, r3
 80042fa:	b2db      	uxtb	r3, r3
 80042fc:	429a      	cmp	r2, r3
 80042fe:	d106      	bne.n	800430e <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	2200      	movs	r2, #0
 8004306:	2100      	movs	r1, #0
 8004308:	4618      	mov	r0, r3
 800430a:	f7ff fb6f 	bl	80039ec <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	681b      	ldr	r3, [r3, #0]
 8004312:	2101      	movs	r1, #1
 8004314:	4618      	mov	r0, r3
 8004316:	f7ff fb55 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 800431a:	4603      	mov	r3, r0
 800431c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004320:	2b00      	cmp	r3, #0
 8004322:	d10a      	bne.n	800433a <HAL_ADC_ConfigChannel+0x1da>
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2101      	movs	r1, #1
 800432a:	4618      	mov	r0, r3
 800432c:	f7ff fb4a 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 8004330:	4603      	mov	r3, r0
 8004332:	0e9b      	lsrs	r3, r3, #26
 8004334:	f003 021f 	and.w	r2, r3, #31
 8004338:	e010      	b.n	800435c <HAL_ADC_ConfigChannel+0x1fc>
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	2101      	movs	r1, #1
 8004340:	4618      	mov	r0, r3
 8004342:	f7ff fb3f 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 8004346:	4603      	mov	r3, r0
 8004348:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800434a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800434c:	fa93 f3a3 	rbit	r3, r3
 8004350:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8004352:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8004354:	fab3 f383 	clz	r3, r3
 8004358:	b2db      	uxtb	r3, r3
 800435a:	461a      	mov	r2, r3
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	681b      	ldr	r3, [r3, #0]
 8004360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004364:	2b00      	cmp	r3, #0
 8004366:	d105      	bne.n	8004374 <HAL_ADC_ConfigChannel+0x214>
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	0e9b      	lsrs	r3, r3, #26
 800436e:	f003 031f 	and.w	r3, r3, #31
 8004372:	e00a      	b.n	800438a <HAL_ADC_ConfigChannel+0x22a>
 8004374:	683b      	ldr	r3, [r7, #0]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800437a:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800437c:	fa93 f3a3 	rbit	r3, r3
 8004380:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004382:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004384:	fab3 f383 	clz	r3, r3
 8004388:	b2db      	uxtb	r3, r3
 800438a:	429a      	cmp	r2, r3
 800438c:	d106      	bne.n	800439c <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	2200      	movs	r2, #0
 8004394:	2101      	movs	r1, #1
 8004396:	4618      	mov	r0, r3
 8004398:	f7ff fb28 	bl	80039ec <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2102      	movs	r1, #2
 80043a2:	4618      	mov	r0, r3
 80043a4:	f7ff fb0e 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 80043a8:	4603      	mov	r3, r0
 80043aa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043ae:	2b00      	cmp	r3, #0
 80043b0:	d10a      	bne.n	80043c8 <HAL_ADC_ConfigChannel+0x268>
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2102      	movs	r1, #2
 80043b8:	4618      	mov	r0, r3
 80043ba:	f7ff fb03 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 80043be:	4603      	mov	r3, r0
 80043c0:	0e9b      	lsrs	r3, r3, #26
 80043c2:	f003 021f 	and.w	r2, r3, #31
 80043c6:	e010      	b.n	80043ea <HAL_ADC_ConfigChannel+0x28a>
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	2102      	movs	r1, #2
 80043ce:	4618      	mov	r0, r3
 80043d0:	f7ff faf8 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 80043d4:	4603      	mov	r3, r0
 80043d6:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043d8:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80043da:	fa93 f3a3 	rbit	r3, r3
 80043de:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 80043e0:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80043e2:	fab3 f383 	clz	r3, r3
 80043e6:	b2db      	uxtb	r3, r3
 80043e8:	461a      	mov	r2, r3
 80043ea:	683b      	ldr	r3, [r7, #0]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d105      	bne.n	8004402 <HAL_ADC_ConfigChannel+0x2a2>
 80043f6:	683b      	ldr	r3, [r7, #0]
 80043f8:	681b      	ldr	r3, [r3, #0]
 80043fa:	0e9b      	lsrs	r3, r3, #26
 80043fc:	f003 031f 	and.w	r3, r3, #31
 8004400:	e00a      	b.n	8004418 <HAL_ADC_ConfigChannel+0x2b8>
 8004402:	683b      	ldr	r3, [r7, #0]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004408:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800440a:	fa93 f3a3 	rbit	r3, r3
 800440e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004410:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004412:	fab3 f383 	clz	r3, r3
 8004416:	b2db      	uxtb	r3, r3
 8004418:	429a      	cmp	r2, r3
 800441a:	d106      	bne.n	800442a <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	2200      	movs	r2, #0
 8004422:	2102      	movs	r1, #2
 8004424:	4618      	mov	r0, r3
 8004426:	f7ff fae1 	bl	80039ec <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2103      	movs	r1, #3
 8004430:	4618      	mov	r0, r3
 8004432:	f7ff fac7 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 8004436:	4603      	mov	r3, r0
 8004438:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800443c:	2b00      	cmp	r3, #0
 800443e:	d10a      	bne.n	8004456 <HAL_ADC_ConfigChannel+0x2f6>
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	2103      	movs	r1, #3
 8004446:	4618      	mov	r0, r3
 8004448:	f7ff fabc 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 800444c:	4603      	mov	r3, r0
 800444e:	0e9b      	lsrs	r3, r3, #26
 8004450:	f003 021f 	and.w	r2, r3, #31
 8004454:	e010      	b.n	8004478 <HAL_ADC_ConfigChannel+0x318>
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	681b      	ldr	r3, [r3, #0]
 800445a:	2103      	movs	r1, #3
 800445c:	4618      	mov	r0, r3
 800445e:	f7ff fab1 	bl	80039c4 <LL_ADC_GetOffsetChannel>
 8004462:	4603      	mov	r3, r0
 8004464:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004466:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004468:	fa93 f3a3 	rbit	r3, r3
 800446c:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 800446e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004470:	fab3 f383 	clz	r3, r3
 8004474:	b2db      	uxtb	r3, r3
 8004476:	461a      	mov	r2, r3
 8004478:	683b      	ldr	r3, [r7, #0]
 800447a:	681b      	ldr	r3, [r3, #0]
 800447c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004480:	2b00      	cmp	r3, #0
 8004482:	d105      	bne.n	8004490 <HAL_ADC_ConfigChannel+0x330>
 8004484:	683b      	ldr	r3, [r7, #0]
 8004486:	681b      	ldr	r3, [r3, #0]
 8004488:	0e9b      	lsrs	r3, r3, #26
 800448a:	f003 031f 	and.w	r3, r3, #31
 800448e:	e00a      	b.n	80044a6 <HAL_ADC_ConfigChannel+0x346>
 8004490:	683b      	ldr	r3, [r7, #0]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004496:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004498:	fa93 f3a3 	rbit	r3, r3
 800449c:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 800449e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80044a0:	fab3 f383 	clz	r3, r3
 80044a4:	b2db      	uxtb	r3, r3
 80044a6:	429a      	cmp	r2, r3
 80044a8:	d106      	bne.n	80044b8 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	2200      	movs	r2, #0
 80044b0:	2103      	movs	r1, #3
 80044b2:	4618      	mov	r0, r3
 80044b4:	f7ff fa9a 	bl	80039ec <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4618      	mov	r0, r3
 80044be:	f7ff fbab 	bl	8003c18 <LL_ADC_IsEnabled>
 80044c2:	4603      	mov	r3, r0
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	f040 810c 	bne.w	80046e2 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	6818      	ldr	r0, [r3, #0]
 80044ce:	683b      	ldr	r3, [r7, #0]
 80044d0:	6819      	ldr	r1, [r3, #0]
 80044d2:	683b      	ldr	r3, [r7, #0]
 80044d4:	68db      	ldr	r3, [r3, #12]
 80044d6:	461a      	mov	r2, r3
 80044d8:	f7ff fb04 	bl	8003ae4 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 80044dc:	683b      	ldr	r3, [r7, #0]
 80044de:	68db      	ldr	r3, [r3, #12]
 80044e0:	4aa8      	ldr	r2, [pc, #672]	; (8004784 <HAL_ADC_ConfigChannel+0x624>)
 80044e2:	4293      	cmp	r3, r2
 80044e4:	f040 80fd 	bne.w	80046e2 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80044ec:	683b      	ldr	r3, [r7, #0]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d10b      	bne.n	8004510 <HAL_ADC_ConfigChannel+0x3b0>
 80044f8:	683b      	ldr	r3, [r7, #0]
 80044fa:	681b      	ldr	r3, [r3, #0]
 80044fc:	0e9b      	lsrs	r3, r3, #26
 80044fe:	3301      	adds	r3, #1
 8004500:	f003 031f 	and.w	r3, r3, #31
 8004504:	2b09      	cmp	r3, #9
 8004506:	bf94      	ite	ls
 8004508:	2301      	movls	r3, #1
 800450a:	2300      	movhi	r3, #0
 800450c:	b2db      	uxtb	r3, r3
 800450e:	e012      	b.n	8004536 <HAL_ADC_ConfigChannel+0x3d6>
 8004510:	683b      	ldr	r3, [r7, #0]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004516:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004518:	fa93 f3a3 	rbit	r3, r3
 800451c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800451e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004520:	fab3 f383 	clz	r3, r3
 8004524:	b2db      	uxtb	r3, r3
 8004526:	3301      	adds	r3, #1
 8004528:	f003 031f 	and.w	r3, r3, #31
 800452c:	2b09      	cmp	r3, #9
 800452e:	bf94      	ite	ls
 8004530:	2301      	movls	r3, #1
 8004532:	2300      	movhi	r3, #0
 8004534:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004536:	2b00      	cmp	r3, #0
 8004538:	d064      	beq.n	8004604 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004542:	2b00      	cmp	r3, #0
 8004544:	d107      	bne.n	8004556 <HAL_ADC_ConfigChannel+0x3f6>
 8004546:	683b      	ldr	r3, [r7, #0]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	0e9b      	lsrs	r3, r3, #26
 800454c:	3301      	adds	r3, #1
 800454e:	069b      	lsls	r3, r3, #26
 8004550:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004554:	e00e      	b.n	8004574 <HAL_ADC_ConfigChannel+0x414>
 8004556:	683b      	ldr	r3, [r7, #0]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800455c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800455e:	fa93 f3a3 	rbit	r3, r3
 8004562:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8004564:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004566:	fab3 f383 	clz	r3, r3
 800456a:	b2db      	uxtb	r3, r3
 800456c:	3301      	adds	r3, #1
 800456e:	069b      	lsls	r3, r3, #26
 8004570:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800457c:	2b00      	cmp	r3, #0
 800457e:	d109      	bne.n	8004594 <HAL_ADC_ConfigChannel+0x434>
 8004580:	683b      	ldr	r3, [r7, #0]
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	0e9b      	lsrs	r3, r3, #26
 8004586:	3301      	adds	r3, #1
 8004588:	f003 031f 	and.w	r3, r3, #31
 800458c:	2101      	movs	r1, #1
 800458e:	fa01 f303 	lsl.w	r3, r1, r3
 8004592:	e010      	b.n	80045b6 <HAL_ADC_ConfigChannel+0x456>
 8004594:	683b      	ldr	r3, [r7, #0]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800459a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800459c:	fa93 f3a3 	rbit	r3, r3
 80045a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 80045a2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80045a4:	fab3 f383 	clz	r3, r3
 80045a8:	b2db      	uxtb	r3, r3
 80045aa:	3301      	adds	r3, #1
 80045ac:	f003 031f 	and.w	r3, r3, #31
 80045b0:	2101      	movs	r1, #1
 80045b2:	fa01 f303 	lsl.w	r3, r1, r3
 80045b6:	ea42 0103 	orr.w	r1, r2, r3
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d10a      	bne.n	80045dc <HAL_ADC_ConfigChannel+0x47c>
 80045c6:	683b      	ldr	r3, [r7, #0]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	0e9b      	lsrs	r3, r3, #26
 80045cc:	3301      	adds	r3, #1
 80045ce:	f003 021f 	and.w	r2, r3, #31
 80045d2:	4613      	mov	r3, r2
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	4413      	add	r3, r2
 80045d8:	051b      	lsls	r3, r3, #20
 80045da:	e011      	b.n	8004600 <HAL_ADC_ConfigChannel+0x4a0>
 80045dc:	683b      	ldr	r3, [r7, #0]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80045e4:	fa93 f3a3 	rbit	r3, r3
 80045e8:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 80045ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ec:	fab3 f383 	clz	r3, r3
 80045f0:	b2db      	uxtb	r3, r3
 80045f2:	3301      	adds	r3, #1
 80045f4:	f003 021f 	and.w	r2, r3, #31
 80045f8:	4613      	mov	r3, r2
 80045fa:	005b      	lsls	r3, r3, #1
 80045fc:	4413      	add	r3, r2
 80045fe:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004600:	430b      	orrs	r3, r1
 8004602:	e069      	b.n	80046d8 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004604:	683b      	ldr	r3, [r7, #0]
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800460c:	2b00      	cmp	r3, #0
 800460e:	d107      	bne.n	8004620 <HAL_ADC_ConfigChannel+0x4c0>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	0e9b      	lsrs	r3, r3, #26
 8004616:	3301      	adds	r3, #1
 8004618:	069b      	lsls	r3, r3, #26
 800461a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800461e:	e00e      	b.n	800463e <HAL_ADC_ConfigChannel+0x4de>
 8004620:	683b      	ldr	r3, [r7, #0]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004626:	6a3b      	ldr	r3, [r7, #32]
 8004628:	fa93 f3a3 	rbit	r3, r3
 800462c:	61fb      	str	r3, [r7, #28]
  return result;
 800462e:	69fb      	ldr	r3, [r7, #28]
 8004630:	fab3 f383 	clz	r3, r3
 8004634:	b2db      	uxtb	r3, r3
 8004636:	3301      	adds	r3, #1
 8004638:	069b      	lsls	r3, r3, #26
 800463a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800463e:	683b      	ldr	r3, [r7, #0]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004646:	2b00      	cmp	r3, #0
 8004648:	d109      	bne.n	800465e <HAL_ADC_ConfigChannel+0x4fe>
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	0e9b      	lsrs	r3, r3, #26
 8004650:	3301      	adds	r3, #1
 8004652:	f003 031f 	and.w	r3, r3, #31
 8004656:	2101      	movs	r1, #1
 8004658:	fa01 f303 	lsl.w	r3, r1, r3
 800465c:	e010      	b.n	8004680 <HAL_ADC_ConfigChannel+0x520>
 800465e:	683b      	ldr	r3, [r7, #0]
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004664:	69bb      	ldr	r3, [r7, #24]
 8004666:	fa93 f3a3 	rbit	r3, r3
 800466a:	617b      	str	r3, [r7, #20]
  return result;
 800466c:	697b      	ldr	r3, [r7, #20]
 800466e:	fab3 f383 	clz	r3, r3
 8004672:	b2db      	uxtb	r3, r3
 8004674:	3301      	adds	r3, #1
 8004676:	f003 031f 	and.w	r3, r3, #31
 800467a:	2101      	movs	r1, #1
 800467c:	fa01 f303 	lsl.w	r3, r1, r3
 8004680:	ea42 0103 	orr.w	r1, r2, r3
 8004684:	683b      	ldr	r3, [r7, #0]
 8004686:	681b      	ldr	r3, [r3, #0]
 8004688:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800468c:	2b00      	cmp	r3, #0
 800468e:	d10d      	bne.n	80046ac <HAL_ADC_ConfigChannel+0x54c>
 8004690:	683b      	ldr	r3, [r7, #0]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	0e9b      	lsrs	r3, r3, #26
 8004696:	3301      	adds	r3, #1
 8004698:	f003 021f 	and.w	r2, r3, #31
 800469c:	4613      	mov	r3, r2
 800469e:	005b      	lsls	r3, r3, #1
 80046a0:	4413      	add	r3, r2
 80046a2:	3b1e      	subs	r3, #30
 80046a4:	051b      	lsls	r3, r3, #20
 80046a6:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80046aa:	e014      	b.n	80046d6 <HAL_ADC_ConfigChannel+0x576>
 80046ac:	683b      	ldr	r3, [r7, #0]
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046b2:	693b      	ldr	r3, [r7, #16]
 80046b4:	fa93 f3a3 	rbit	r3, r3
 80046b8:	60fb      	str	r3, [r7, #12]
  return result;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	fab3 f383 	clz	r3, r3
 80046c0:	b2db      	uxtb	r3, r3
 80046c2:	3301      	adds	r3, #1
 80046c4:	f003 021f 	and.w	r2, r3, #31
 80046c8:	4613      	mov	r3, r2
 80046ca:	005b      	lsls	r3, r3, #1
 80046cc:	4413      	add	r3, r2
 80046ce:	3b1e      	subs	r3, #30
 80046d0:	051b      	lsls	r3, r3, #20
 80046d2:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80046d6:	430b      	orrs	r3, r1
 80046d8:	683a      	ldr	r2, [r7, #0]
 80046da:	6892      	ldr	r2, [r2, #8]
 80046dc:	4619      	mov	r1, r3
 80046de:	f7ff f9d9 	bl	8003a94 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80046e2:	683b      	ldr	r3, [r7, #0]
 80046e4:	681a      	ldr	r2, [r3, #0]
 80046e6:	4b28      	ldr	r3, [pc, #160]	; (8004788 <HAL_ADC_ConfigChannel+0x628>)
 80046e8:	4013      	ands	r3, r2
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d07c      	beq.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80046ee:	4827      	ldr	r0, [pc, #156]	; (800478c <HAL_ADC_ConfigChannel+0x62c>)
 80046f0:	f7ff f938 	bl	8003964 <LL_ADC_GetCommonPathInternalCh>
 80046f4:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80046f8:	683b      	ldr	r3, [r7, #0]
 80046fa:	681b      	ldr	r3, [r3, #0]
 80046fc:	4a24      	ldr	r2, [pc, #144]	; (8004790 <HAL_ADC_ConfigChannel+0x630>)
 80046fe:	4293      	cmp	r3, r2
 8004700:	d126      	bne.n	8004750 <HAL_ADC_ConfigChannel+0x5f0>
 8004702:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004706:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d120      	bne.n	8004750 <HAL_ADC_ConfigChannel+0x5f0>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	4a20      	ldr	r2, [pc, #128]	; (8004794 <HAL_ADC_ConfigChannel+0x634>)
 8004714:	4293      	cmp	r3, r2
 8004716:	d167      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004718:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800471c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004720:	4619      	mov	r1, r3
 8004722:	481a      	ldr	r0, [pc, #104]	; (800478c <HAL_ADC_ConfigChannel+0x62c>)
 8004724:	f7ff f90b 	bl	800393e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004728:	4b1b      	ldr	r3, [pc, #108]	; (8004798 <HAL_ADC_ConfigChannel+0x638>)
 800472a:	681b      	ldr	r3, [r3, #0]
 800472c:	099b      	lsrs	r3, r3, #6
 800472e:	4a1b      	ldr	r2, [pc, #108]	; (800479c <HAL_ADC_ConfigChannel+0x63c>)
 8004730:	fba2 2303 	umull	r2, r3, r2, r3
 8004734:	099a      	lsrs	r2, r3, #6
 8004736:	4613      	mov	r3, r2
 8004738:	005b      	lsls	r3, r3, #1
 800473a:	4413      	add	r3, r2
 800473c:	009b      	lsls	r3, r3, #2
 800473e:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004740:	e002      	b.n	8004748 <HAL_ADC_ConfigChannel+0x5e8>
          {
            wait_loop_index--;
 8004742:	68bb      	ldr	r3, [r7, #8]
 8004744:	3b01      	subs	r3, #1
 8004746:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004748:	68bb      	ldr	r3, [r7, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d1f9      	bne.n	8004742 <HAL_ADC_ConfigChannel+0x5e2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800474e:	e04b      	b.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004750:	683b      	ldr	r3, [r7, #0]
 8004752:	681b      	ldr	r3, [r3, #0]
 8004754:	4a12      	ldr	r2, [pc, #72]	; (80047a0 <HAL_ADC_ConfigChannel+0x640>)
 8004756:	4293      	cmp	r3, r2
 8004758:	d124      	bne.n	80047a4 <HAL_ADC_ConfigChannel+0x644>
 800475a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800475e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004762:	2b00      	cmp	r3, #0
 8004764:	d11e      	bne.n	80047a4 <HAL_ADC_ConfigChannel+0x644>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	681b      	ldr	r3, [r3, #0]
 800476a:	4a0a      	ldr	r2, [pc, #40]	; (8004794 <HAL_ADC_ConfigChannel+0x634>)
 800476c:	4293      	cmp	r3, r2
 800476e:	d13b      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004770:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004774:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004778:	4619      	mov	r1, r3
 800477a:	4804      	ldr	r0, [pc, #16]	; (800478c <HAL_ADC_ConfigChannel+0x62c>)
 800477c:	f7ff f8df 	bl	800393e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004780:	e032      	b.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
 8004782:	bf00      	nop
 8004784:	407f0000 	.word	0x407f0000
 8004788:	80080000 	.word	0x80080000
 800478c:	50040300 	.word	0x50040300
 8004790:	c7520000 	.word	0xc7520000
 8004794:	50040000 	.word	0x50040000
 8004798:	20000200 	.word	0x20000200
 800479c:	053e2d63 	.word	0x053e2d63
 80047a0:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80047a4:	683b      	ldr	r3, [r7, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a14      	ldr	r2, [pc, #80]	; (80047fc <HAL_ADC_ConfigChannel+0x69c>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d11c      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80047ae:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d116      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	4a10      	ldr	r2, [pc, #64]	; (8004800 <HAL_ADC_ConfigChannel+0x6a0>)
 80047c0:	4293      	cmp	r3, r2
 80047c2:	d111      	bne.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80047c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 80047c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80047cc:	4619      	mov	r1, r3
 80047ce:	480d      	ldr	r0, [pc, #52]	; (8004804 <HAL_ADC_ConfigChannel+0x6a4>)
 80047d0:	f7ff f8b5 	bl	800393e <LL_ADC_SetCommonPathInternalCh>
 80047d4:	e008      	b.n	80047e8 <HAL_ADC_ConfigChannel+0x688>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80047da:	f043 0220 	orr.w	r2, r3, #32
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80047e2:	2301      	movs	r3, #1
 80047e4:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	2200      	movs	r2, #0
 80047ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 80047f0:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 80047f4:	4618      	mov	r0, r3
 80047f6:	3798      	adds	r7, #152	; 0x98
 80047f8:	46bd      	mov	sp, r7
 80047fa:	bd80      	pop	{r7, pc}
 80047fc:	80000001 	.word	0x80000001
 8004800:	50040000 	.word	0x50040000
 8004804:	50040300 	.word	0x50040300

08004808 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b088      	sub	sp, #32
 800480c:	af00      	add	r7, sp, #0
 800480e:	6078      	str	r0, [r7, #4]
 8004810:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004812:	2300      	movs	r3, #0
 8004814:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004816:	683b      	ldr	r3, [r7, #0]
 8004818:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	4618      	mov	r0, r3
 8004820:	f7ff fa48 	bl	8003cb4 <LL_ADC_REG_IsConversionOngoing>
 8004824:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	4618      	mov	r0, r3
 800482c:	f7ff fa69 	bl	8003d02 <LL_ADC_INJ_IsConversionOngoing>
 8004830:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004832:	693b      	ldr	r3, [r7, #16]
 8004834:	2b00      	cmp	r3, #0
 8004836:	d103      	bne.n	8004840 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	2b00      	cmp	r3, #0
 800483c:	f000 8090 	beq.w	8004960 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	68db      	ldr	r3, [r3, #12]
 8004846:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800484a:	2b00      	cmp	r3, #0
 800484c:	d02a      	beq.n	80048a4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	7e5b      	ldrb	r3, [r3, #25]
 8004852:	2b01      	cmp	r3, #1
 8004854:	d126      	bne.n	80048a4 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	7e1b      	ldrb	r3, [r3, #24]
 800485a:	2b01      	cmp	r3, #1
 800485c:	d122      	bne.n	80048a4 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800485e:	2301      	movs	r3, #1
 8004860:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004862:	e014      	b.n	800488e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004864:	69fb      	ldr	r3, [r7, #28]
 8004866:	4a41      	ldr	r2, [pc, #260]	; (800496c <ADC_ConversionStop+0x164>)
 8004868:	4293      	cmp	r3, r2
 800486a:	d90d      	bls.n	8004888 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004870:	f043 0210 	orr.w	r2, r3, #16
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800487c:	f043 0201 	orr.w	r2, r3, #1
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004884:	2301      	movs	r3, #1
 8004886:	e06c      	b.n	8004962 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004888:	69fb      	ldr	r3, [r7, #28]
 800488a:	3301      	adds	r3, #1
 800488c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004898:	2b40      	cmp	r3, #64	; 0x40
 800489a:	d1e3      	bne.n	8004864 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2240      	movs	r2, #64	; 0x40
 80048a2:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 80048a4:	69bb      	ldr	r3, [r7, #24]
 80048a6:	2b02      	cmp	r3, #2
 80048a8:	d014      	beq.n	80048d4 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4618      	mov	r0, r3
 80048b0:	f7ff fa00 	bl	8003cb4 <LL_ADC_REG_IsConversionOngoing>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d00c      	beq.n	80048d4 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	4618      	mov	r0, r3
 80048c0:	f7ff f9bd 	bl	8003c3e <LL_ADC_IsDisableOngoing>
 80048c4:	4603      	mov	r3, r0
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d104      	bne.n	80048d4 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	4618      	mov	r0, r3
 80048d0:	f7ff f9dc 	bl	8003c8c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	2b01      	cmp	r3, #1
 80048d8:	d014      	beq.n	8004904 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	4618      	mov	r0, r3
 80048e0:	f7ff fa0f 	bl	8003d02 <LL_ADC_INJ_IsConversionOngoing>
 80048e4:	4603      	mov	r3, r0
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00c      	beq.n	8004904 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	4618      	mov	r0, r3
 80048f0:	f7ff f9a5 	bl	8003c3e <LL_ADC_IsDisableOngoing>
 80048f4:	4603      	mov	r3, r0
 80048f6:	2b00      	cmp	r3, #0
 80048f8:	d104      	bne.n	8004904 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 80048fa:	687b      	ldr	r3, [r7, #4]
 80048fc:	681b      	ldr	r3, [r3, #0]
 80048fe:	4618      	mov	r0, r3
 8004900:	f7ff f9eb 	bl	8003cda <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	2b02      	cmp	r3, #2
 8004908:	d004      	beq.n	8004914 <ADC_ConversionStop+0x10c>
 800490a:	2b03      	cmp	r3, #3
 800490c:	d105      	bne.n	800491a <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 800490e:	230c      	movs	r3, #12
 8004910:	617b      	str	r3, [r7, #20]
        break;
 8004912:	e005      	b.n	8004920 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004914:	2308      	movs	r3, #8
 8004916:	617b      	str	r3, [r7, #20]
        break;
 8004918:	e002      	b.n	8004920 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 800491a:	2304      	movs	r3, #4
 800491c:	617b      	str	r3, [r7, #20]
        break;
 800491e:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004920:	f7fe ffcc 	bl	80038bc <HAL_GetTick>
 8004924:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004926:	e014      	b.n	8004952 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004928:	f7fe ffc8 	bl	80038bc <HAL_GetTick>
 800492c:	4602      	mov	r2, r0
 800492e:	68bb      	ldr	r3, [r7, #8]
 8004930:	1ad3      	subs	r3, r2, r3
 8004932:	2b05      	cmp	r3, #5
 8004934:	d90d      	bls.n	8004952 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800493a:	f043 0210 	orr.w	r2, r3, #16
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004946:	f043 0201 	orr.w	r2, r3, #1
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 800494e:	2301      	movs	r3, #1
 8004950:	e007      	b.n	8004962 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004952:	687b      	ldr	r3, [r7, #4]
 8004954:	681b      	ldr	r3, [r3, #0]
 8004956:	689a      	ldr	r2, [r3, #8]
 8004958:	697b      	ldr	r3, [r7, #20]
 800495a:	4013      	ands	r3, r2
 800495c:	2b00      	cmp	r3, #0
 800495e:	d1e3      	bne.n	8004928 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004960:	2300      	movs	r3, #0
}
 8004962:	4618      	mov	r0, r3
 8004964:	3720      	adds	r7, #32
 8004966:	46bd      	mov	sp, r7
 8004968:	bd80      	pop	{r7, pc}
 800496a:	bf00      	nop
 800496c:	a33fffff 	.word	0xa33fffff

08004970 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004970:	b580      	push	{r7, lr}
 8004972:	b084      	sub	sp, #16
 8004974:	af00      	add	r7, sp, #0
 8004976:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	4618      	mov	r0, r3
 800497e:	f7ff f94b 	bl	8003c18 <LL_ADC_IsEnabled>
 8004982:	4603      	mov	r3, r0
 8004984:	2b00      	cmp	r3, #0
 8004986:	d146      	bne.n	8004a16 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	689a      	ldr	r2, [r3, #8]
 800498e:	4b24      	ldr	r3, [pc, #144]	; (8004a20 <ADC_Enable+0xb0>)
 8004990:	4013      	ands	r3, r2
 8004992:	2b00      	cmp	r3, #0
 8004994:	d00d      	beq.n	80049b2 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800499a:	f043 0210 	orr.w	r2, r3, #16
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049a6:	f043 0201 	orr.w	r2, r3, #1
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80049ae:	2301      	movs	r3, #1
 80049b0:	e032      	b.n	8004a18 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	4618      	mov	r0, r3
 80049b8:	f7ff f906 	bl	8003bc8 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80049bc:	f7fe ff7e 	bl	80038bc <HAL_GetTick>
 80049c0:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80049c2:	e021      	b.n	8004a08 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	4618      	mov	r0, r3
 80049ca:	f7ff f925 	bl	8003c18 <LL_ADC_IsEnabled>
 80049ce:	4603      	mov	r3, r0
 80049d0:	2b00      	cmp	r3, #0
 80049d2:	d104      	bne.n	80049de <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4618      	mov	r0, r3
 80049da:	f7ff f8f5 	bl	8003bc8 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80049de:	f7fe ff6d 	bl	80038bc <HAL_GetTick>
 80049e2:	4602      	mov	r2, r0
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	1ad3      	subs	r3, r2, r3
 80049e8:	2b02      	cmp	r3, #2
 80049ea:	d90d      	bls.n	8004a08 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049f0:	f043 0210 	orr.w	r2, r3, #16
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049fc:	f043 0201 	orr.w	r2, r3, #1
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004a04:	2301      	movs	r3, #1
 8004a06:	e007      	b.n	8004a18 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f003 0301 	and.w	r3, r3, #1
 8004a12:	2b01      	cmp	r3, #1
 8004a14:	d1d6      	bne.n	80049c4 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004a16:	2300      	movs	r3, #0
}
 8004a18:	4618      	mov	r0, r3
 8004a1a:	3710      	adds	r7, #16
 8004a1c:	46bd      	mov	sp, r7
 8004a1e:	bd80      	pop	{r7, pc}
 8004a20:	8000003f 	.word	0x8000003f

08004a24 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004a24:	b580      	push	{r7, lr}
 8004a26:	b084      	sub	sp, #16
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	4618      	mov	r0, r3
 8004a32:	f7ff f904 	bl	8003c3e <LL_ADC_IsDisableOngoing>
 8004a36:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	681b      	ldr	r3, [r3, #0]
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7ff f8eb 	bl	8003c18 <LL_ADC_IsEnabled>
 8004a42:	4603      	mov	r3, r0
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d040      	beq.n	8004aca <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d13d      	bne.n	8004aca <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	689b      	ldr	r3, [r3, #8]
 8004a54:	f003 030d 	and.w	r3, r3, #13
 8004a58:	2b01      	cmp	r3, #1
 8004a5a:	d10c      	bne.n	8004a76 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	4618      	mov	r0, r3
 8004a62:	f7ff f8c5 	bl	8003bf0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	681b      	ldr	r3, [r3, #0]
 8004a6a:	2203      	movs	r2, #3
 8004a6c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004a6e:	f7fe ff25 	bl	80038bc <HAL_GetTick>
 8004a72:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004a74:	e022      	b.n	8004abc <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004a7a:	f043 0210 	orr.w	r2, r3, #16
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004a86:	f043 0201 	orr.w	r2, r3, #1
 8004a8a:	687b      	ldr	r3, [r7, #4]
 8004a8c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004a8e:	2301      	movs	r3, #1
 8004a90:	e01c      	b.n	8004acc <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004a92:	f7fe ff13 	bl	80038bc <HAL_GetTick>
 8004a96:	4602      	mov	r2, r0
 8004a98:	68bb      	ldr	r3, [r7, #8]
 8004a9a:	1ad3      	subs	r3, r2, r3
 8004a9c:	2b02      	cmp	r3, #2
 8004a9e:	d90d      	bls.n	8004abc <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004aa4:	f043 0210 	orr.w	r2, r3, #16
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ab0:	f043 0201 	orr.w	r2, r3, #1
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004ab8:	2301      	movs	r3, #1
 8004aba:	e007      	b.n	8004acc <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	689b      	ldr	r3, [r3, #8]
 8004ac2:	f003 0301 	and.w	r3, r3, #1
 8004ac6:	2b00      	cmp	r3, #0
 8004ac8:	d1e3      	bne.n	8004a92 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004aca:	2300      	movs	r3, #0
}
 8004acc:	4618      	mov	r0, r3
 8004ace:	3710      	adds	r7, #16
 8004ad0:	46bd      	mov	sp, r7
 8004ad2:	bd80      	pop	{r7, pc}

08004ad4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004ad4:	b580      	push	{r7, lr}
 8004ad6:	b084      	sub	sp, #16
 8004ad8:	af00      	add	r7, sp, #0
 8004ada:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ae0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ae6:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004aea:	2b00      	cmp	r3, #0
 8004aec:	d14b      	bne.n	8004b86 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004af2:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	f003 0308 	and.w	r3, r3, #8
 8004b04:	2b00      	cmp	r3, #0
 8004b06:	d021      	beq.n	8004b4c <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	4618      	mov	r0, r3
 8004b0e:	f7fe ff85 	bl	8003a1c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004b12:	4603      	mov	r3, r0
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d032      	beq.n	8004b7e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004b22:	2b00      	cmp	r3, #0
 8004b24:	d12b      	bne.n	8004b7e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b2a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b36:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d11f      	bne.n	8004b7e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b42:	f043 0201 	orr.w	r2, r3, #1
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	655a      	str	r2, [r3, #84]	; 0x54
 8004b4a:	e018      	b.n	8004b7e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	f003 0302 	and.w	r3, r3, #2
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d111      	bne.n	8004b7e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004b6e:	2b00      	cmp	r3, #0
 8004b70:	d105      	bne.n	8004b7e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b76:	f043 0201 	orr.w	r2, r3, #1
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004b7e:	68f8      	ldr	r0, [r7, #12]
 8004b80:	f7ff fad0 	bl	8004124 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004b84:	e00e      	b.n	8004ba4 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b8a:	f003 0310 	and.w	r3, r3, #16
 8004b8e:	2b00      	cmp	r3, #0
 8004b90:	d003      	beq.n	8004b9a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004b92:	68f8      	ldr	r0, [r7, #12]
 8004b94:	f7ff fada 	bl	800414c <HAL_ADC_ErrorCallback>
}
 8004b98:	e004      	b.n	8004ba4 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004b9e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ba0:	6878      	ldr	r0, [r7, #4]
 8004ba2:	4798      	blx	r3
}
 8004ba4:	bf00      	nop
 8004ba6:	3710      	adds	r7, #16
 8004ba8:	46bd      	mov	sp, r7
 8004baa:	bd80      	pop	{r7, pc}

08004bac <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b084      	sub	sp, #16
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bb8:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004bba:	68f8      	ldr	r0, [r7, #12]
 8004bbc:	f7ff fabc 	bl	8004138 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004bc0:	bf00      	nop
 8004bc2:	3710      	adds	r7, #16
 8004bc4:	46bd      	mov	sp, r7
 8004bc6:	bd80      	pop	{r7, pc}

08004bc8 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b084      	sub	sp, #16
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004bd4:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004bd6:	68fb      	ldr	r3, [r7, #12]
 8004bd8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bda:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004bde:	68fb      	ldr	r3, [r7, #12]
 8004be0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004be6:	f043 0204 	orr.w	r2, r3, #4
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004bee:	68f8      	ldr	r0, [r7, #12]
 8004bf0:	f7ff faac 	bl	800414c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004bf4:	bf00      	nop
 8004bf6:	3710      	adds	r7, #16
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	bd80      	pop	{r7, pc}

08004bfc <__NVIC_SetPriorityGrouping>:
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	f003 0307 	and.w	r3, r3, #7
 8004c0a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004c0c:	4b0c      	ldr	r3, [pc, #48]	; (8004c40 <__NVIC_SetPriorityGrouping+0x44>)
 8004c0e:	68db      	ldr	r3, [r3, #12]
 8004c10:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004c12:	68ba      	ldr	r2, [r7, #8]
 8004c14:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004c18:	4013      	ands	r3, r2
 8004c1a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004c20:	68bb      	ldr	r3, [r7, #8]
 8004c22:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004c24:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004c28:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004c2c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004c2e:	4a04      	ldr	r2, [pc, #16]	; (8004c40 <__NVIC_SetPriorityGrouping+0x44>)
 8004c30:	68bb      	ldr	r3, [r7, #8]
 8004c32:	60d3      	str	r3, [r2, #12]
}
 8004c34:	bf00      	nop
 8004c36:	3714      	adds	r7, #20
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3e:	4770      	bx	lr
 8004c40:	e000ed00 	.word	0xe000ed00

08004c44 <__NVIC_GetPriorityGrouping>:
{
 8004c44:	b480      	push	{r7}
 8004c46:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004c48:	4b04      	ldr	r3, [pc, #16]	; (8004c5c <__NVIC_GetPriorityGrouping+0x18>)
 8004c4a:	68db      	ldr	r3, [r3, #12]
 8004c4c:	0a1b      	lsrs	r3, r3, #8
 8004c4e:	f003 0307 	and.w	r3, r3, #7
}
 8004c52:	4618      	mov	r0, r3
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	e000ed00 	.word	0xe000ed00

08004c60 <__NVIC_EnableIRQ>:
{
 8004c60:	b480      	push	{r7}
 8004c62:	b083      	sub	sp, #12
 8004c64:	af00      	add	r7, sp, #0
 8004c66:	4603      	mov	r3, r0
 8004c68:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c6a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c6e:	2b00      	cmp	r3, #0
 8004c70:	db0b      	blt.n	8004c8a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004c72:	79fb      	ldrb	r3, [r7, #7]
 8004c74:	f003 021f 	and.w	r2, r3, #31
 8004c78:	4907      	ldr	r1, [pc, #28]	; (8004c98 <__NVIC_EnableIRQ+0x38>)
 8004c7a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c7e:	095b      	lsrs	r3, r3, #5
 8004c80:	2001      	movs	r0, #1
 8004c82:	fa00 f202 	lsl.w	r2, r0, r2
 8004c86:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004c8a:	bf00      	nop
 8004c8c:	370c      	adds	r7, #12
 8004c8e:	46bd      	mov	sp, r7
 8004c90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c94:	4770      	bx	lr
 8004c96:	bf00      	nop
 8004c98:	e000e100 	.word	0xe000e100

08004c9c <__NVIC_SetPriority>:
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	b083      	sub	sp, #12
 8004ca0:	af00      	add	r7, sp, #0
 8004ca2:	4603      	mov	r3, r0
 8004ca4:	6039      	str	r1, [r7, #0]
 8004ca6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004ca8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cac:	2b00      	cmp	r3, #0
 8004cae:	db0a      	blt.n	8004cc6 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cb0:	683b      	ldr	r3, [r7, #0]
 8004cb2:	b2da      	uxtb	r2, r3
 8004cb4:	490c      	ldr	r1, [pc, #48]	; (8004ce8 <__NVIC_SetPriority+0x4c>)
 8004cb6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004cba:	0112      	lsls	r2, r2, #4
 8004cbc:	b2d2      	uxtb	r2, r2
 8004cbe:	440b      	add	r3, r1
 8004cc0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8004cc4:	e00a      	b.n	8004cdc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004cc6:	683b      	ldr	r3, [r7, #0]
 8004cc8:	b2da      	uxtb	r2, r3
 8004cca:	4908      	ldr	r1, [pc, #32]	; (8004cec <__NVIC_SetPriority+0x50>)
 8004ccc:	79fb      	ldrb	r3, [r7, #7]
 8004cce:	f003 030f 	and.w	r3, r3, #15
 8004cd2:	3b04      	subs	r3, #4
 8004cd4:	0112      	lsls	r2, r2, #4
 8004cd6:	b2d2      	uxtb	r2, r2
 8004cd8:	440b      	add	r3, r1
 8004cda:	761a      	strb	r2, [r3, #24]
}
 8004cdc:	bf00      	nop
 8004cde:	370c      	adds	r7, #12
 8004ce0:	46bd      	mov	sp, r7
 8004ce2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce6:	4770      	bx	lr
 8004ce8:	e000e100 	.word	0xe000e100
 8004cec:	e000ed00 	.word	0xe000ed00

08004cf0 <NVIC_EncodePriority>:
{
 8004cf0:	b480      	push	{r7}
 8004cf2:	b089      	sub	sp, #36	; 0x24
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	60f8      	str	r0, [r7, #12]
 8004cf8:	60b9      	str	r1, [r7, #8]
 8004cfa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004cfc:	68fb      	ldr	r3, [r7, #12]
 8004cfe:	f003 0307 	and.w	r3, r3, #7
 8004d02:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004d04:	69fb      	ldr	r3, [r7, #28]
 8004d06:	f1c3 0307 	rsb	r3, r3, #7
 8004d0a:	2b04      	cmp	r3, #4
 8004d0c:	bf28      	it	cs
 8004d0e:	2304      	movcs	r3, #4
 8004d10:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004d12:	69fb      	ldr	r3, [r7, #28]
 8004d14:	3304      	adds	r3, #4
 8004d16:	2b06      	cmp	r3, #6
 8004d18:	d902      	bls.n	8004d20 <NVIC_EncodePriority+0x30>
 8004d1a:	69fb      	ldr	r3, [r7, #28]
 8004d1c:	3b03      	subs	r3, #3
 8004d1e:	e000      	b.n	8004d22 <NVIC_EncodePriority+0x32>
 8004d20:	2300      	movs	r3, #0
 8004d22:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d24:	f04f 32ff 	mov.w	r2, #4294967295
 8004d28:	69bb      	ldr	r3, [r7, #24]
 8004d2a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d2e:	43da      	mvns	r2, r3
 8004d30:	68bb      	ldr	r3, [r7, #8]
 8004d32:	401a      	ands	r2, r3
 8004d34:	697b      	ldr	r3, [r7, #20]
 8004d36:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004d38:	f04f 31ff 	mov.w	r1, #4294967295
 8004d3c:	697b      	ldr	r3, [r7, #20]
 8004d3e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d42:	43d9      	mvns	r1, r3
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004d48:	4313      	orrs	r3, r2
}
 8004d4a:	4618      	mov	r0, r3
 8004d4c:	3724      	adds	r7, #36	; 0x24
 8004d4e:	46bd      	mov	sp, r7
 8004d50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d54:	4770      	bx	lr
	...

08004d58 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004d58:	b580      	push	{r7, lr}
 8004d5a:	b082      	sub	sp, #8
 8004d5c:	af00      	add	r7, sp, #0
 8004d5e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	3b01      	subs	r3, #1
 8004d64:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8004d68:	d301      	bcc.n	8004d6e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004d6a:	2301      	movs	r3, #1
 8004d6c:	e00f      	b.n	8004d8e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004d6e:	4a0a      	ldr	r2, [pc, #40]	; (8004d98 <SysTick_Config+0x40>)
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	3b01      	subs	r3, #1
 8004d74:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004d76:	210f      	movs	r1, #15
 8004d78:	f04f 30ff 	mov.w	r0, #4294967295
 8004d7c:	f7ff ff8e 	bl	8004c9c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004d80:	4b05      	ldr	r3, [pc, #20]	; (8004d98 <SysTick_Config+0x40>)
 8004d82:	2200      	movs	r2, #0
 8004d84:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004d86:	4b04      	ldr	r3, [pc, #16]	; (8004d98 <SysTick_Config+0x40>)
 8004d88:	2207      	movs	r2, #7
 8004d8a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004d8c:	2300      	movs	r3, #0
}
 8004d8e:	4618      	mov	r0, r3
 8004d90:	3708      	adds	r7, #8
 8004d92:	46bd      	mov	sp, r7
 8004d94:	bd80      	pop	{r7, pc}
 8004d96:	bf00      	nop
 8004d98:	e000e010 	.word	0xe000e010

08004d9c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004d9c:	b580      	push	{r7, lr}
 8004d9e:	b082      	sub	sp, #8
 8004da0:	af00      	add	r7, sp, #0
 8004da2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004da4:	6878      	ldr	r0, [r7, #4]
 8004da6:	f7ff ff29 	bl	8004bfc <__NVIC_SetPriorityGrouping>
}
 8004daa:	bf00      	nop
 8004dac:	3708      	adds	r7, #8
 8004dae:	46bd      	mov	sp, r7
 8004db0:	bd80      	pop	{r7, pc}

08004db2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b086      	sub	sp, #24
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	4603      	mov	r3, r0
 8004dba:	60b9      	str	r1, [r7, #8]
 8004dbc:	607a      	str	r2, [r7, #4]
 8004dbe:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004dc0:	2300      	movs	r3, #0
 8004dc2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004dc4:	f7ff ff3e 	bl	8004c44 <__NVIC_GetPriorityGrouping>
 8004dc8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004dca:	687a      	ldr	r2, [r7, #4]
 8004dcc:	68b9      	ldr	r1, [r7, #8]
 8004dce:	6978      	ldr	r0, [r7, #20]
 8004dd0:	f7ff ff8e 	bl	8004cf0 <NVIC_EncodePriority>
 8004dd4:	4602      	mov	r2, r0
 8004dd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004dda:	4611      	mov	r1, r2
 8004ddc:	4618      	mov	r0, r3
 8004dde:	f7ff ff5d 	bl	8004c9c <__NVIC_SetPriority>
}
 8004de2:	bf00      	nop
 8004de4:	3718      	adds	r7, #24
 8004de6:	46bd      	mov	sp, r7
 8004de8:	bd80      	pop	{r7, pc}

08004dea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004dea:	b580      	push	{r7, lr}
 8004dec:	b082      	sub	sp, #8
 8004dee:	af00      	add	r7, sp, #0
 8004df0:	4603      	mov	r3, r0
 8004df2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004df4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004df8:	4618      	mov	r0, r3
 8004dfa:	f7ff ff31 	bl	8004c60 <__NVIC_EnableIRQ>
}
 8004dfe:	bf00      	nop
 8004e00:	3708      	adds	r7, #8
 8004e02:	46bd      	mov	sp, r7
 8004e04:	bd80      	pop	{r7, pc}

08004e06 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004e06:	b580      	push	{r7, lr}
 8004e08:	b082      	sub	sp, #8
 8004e0a:	af00      	add	r7, sp, #0
 8004e0c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f7ff ffa2 	bl	8004d58 <SysTick_Config>
 8004e14:	4603      	mov	r3, r0
}
 8004e16:	4618      	mov	r0, r3
 8004e18:	3708      	adds	r7, #8
 8004e1a:	46bd      	mov	sp, r7
 8004e1c:	bd80      	pop	{r7, pc}
	...

08004e20 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004e20:	b480      	push	{r7}
 8004e22:	b085      	sub	sp, #20
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	2b00      	cmp	r3, #0
 8004e2c:	d101      	bne.n	8004e32 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004e2e:	2301      	movs	r3, #1
 8004e30:	e098      	b.n	8004f64 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	461a      	mov	r2, r3
 8004e38:	4b4d      	ldr	r3, [pc, #308]	; (8004f70 <HAL_DMA_Init+0x150>)
 8004e3a:	429a      	cmp	r2, r3
 8004e3c:	d80f      	bhi.n	8004e5e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	681b      	ldr	r3, [r3, #0]
 8004e42:	461a      	mov	r2, r3
 8004e44:	4b4b      	ldr	r3, [pc, #300]	; (8004f74 <HAL_DMA_Init+0x154>)
 8004e46:	4413      	add	r3, r2
 8004e48:	4a4b      	ldr	r2, [pc, #300]	; (8004f78 <HAL_DMA_Init+0x158>)
 8004e4a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e4e:	091b      	lsrs	r3, r3, #4
 8004e50:	009a      	lsls	r2, r3, #2
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	4a48      	ldr	r2, [pc, #288]	; (8004f7c <HAL_DMA_Init+0x15c>)
 8004e5a:	641a      	str	r2, [r3, #64]	; 0x40
 8004e5c:	e00e      	b.n	8004e7c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	461a      	mov	r2, r3
 8004e64:	4b46      	ldr	r3, [pc, #280]	; (8004f80 <HAL_DMA_Init+0x160>)
 8004e66:	4413      	add	r3, r2
 8004e68:	4a43      	ldr	r2, [pc, #268]	; (8004f78 <HAL_DMA_Init+0x158>)
 8004e6a:	fba2 2303 	umull	r2, r3, r2, r3
 8004e6e:	091b      	lsrs	r3, r3, #4
 8004e70:	009a      	lsls	r2, r3, #2
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	4a42      	ldr	r2, [pc, #264]	; (8004f84 <HAL_DMA_Init+0x164>)
 8004e7a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2202      	movs	r2, #2
 8004e80:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004e8c:	68fb      	ldr	r3, [r7, #12]
 8004e8e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004e92:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004e96:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004e9c:	687b      	ldr	r3, [r7, #4]
 8004e9e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004ea0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	691b      	ldr	r3, [r3, #16]
 8004ea6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004eac:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	699b      	ldr	r3, [r3, #24]
 8004eb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004eb8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	6a1b      	ldr	r3, [r3, #32]
 8004ebe:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ec0:	68fa      	ldr	r2, [r7, #12]
 8004ec2:	4313      	orrs	r3, r2
 8004ec4:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68fa      	ldr	r2, [r7, #12]
 8004ecc:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	689b      	ldr	r3, [r3, #8]
 8004ed2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ed6:	d039      	beq.n	8004f4c <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004edc:	4a27      	ldr	r2, [pc, #156]	; (8004f7c <HAL_DMA_Init+0x15c>)
 8004ede:	4293      	cmp	r3, r2
 8004ee0:	d11a      	bne.n	8004f18 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004ee2:	4b29      	ldr	r3, [pc, #164]	; (8004f88 <HAL_DMA_Init+0x168>)
 8004ee4:	681a      	ldr	r2, [r3, #0]
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004eea:	f003 031c 	and.w	r3, r3, #28
 8004eee:	210f      	movs	r1, #15
 8004ef0:	fa01 f303 	lsl.w	r3, r1, r3
 8004ef4:	43db      	mvns	r3, r3
 8004ef6:	4924      	ldr	r1, [pc, #144]	; (8004f88 <HAL_DMA_Init+0x168>)
 8004ef8:	4013      	ands	r3, r2
 8004efa:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004efc:	4b22      	ldr	r3, [pc, #136]	; (8004f88 <HAL_DMA_Init+0x168>)
 8004efe:	681a      	ldr	r2, [r3, #0]
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6859      	ldr	r1, [r3, #4]
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f08:	f003 031c 	and.w	r3, r3, #28
 8004f0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004f10:	491d      	ldr	r1, [pc, #116]	; (8004f88 <HAL_DMA_Init+0x168>)
 8004f12:	4313      	orrs	r3, r2
 8004f14:	600b      	str	r3, [r1, #0]
 8004f16:	e019      	b.n	8004f4c <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004f18:	4b1c      	ldr	r3, [pc, #112]	; (8004f8c <HAL_DMA_Init+0x16c>)
 8004f1a:	681a      	ldr	r2, [r3, #0]
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f20:	f003 031c 	and.w	r3, r3, #28
 8004f24:	210f      	movs	r1, #15
 8004f26:	fa01 f303 	lsl.w	r3, r1, r3
 8004f2a:	43db      	mvns	r3, r3
 8004f2c:	4917      	ldr	r1, [pc, #92]	; (8004f8c <HAL_DMA_Init+0x16c>)
 8004f2e:	4013      	ands	r3, r2
 8004f30:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004f32:	4b16      	ldr	r3, [pc, #88]	; (8004f8c <HAL_DMA_Init+0x16c>)
 8004f34:	681a      	ldr	r2, [r3, #0]
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	6859      	ldr	r1, [r3, #4]
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f3e:	f003 031c 	and.w	r3, r3, #28
 8004f42:	fa01 f303 	lsl.w	r3, r1, r3
 8004f46:	4911      	ldr	r1, [pc, #68]	; (8004f8c <HAL_DMA_Init+0x16c>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	2200      	movs	r2, #0
 8004f50:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	2201      	movs	r2, #1
 8004f56:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004f62:	2300      	movs	r3, #0
}
 8004f64:	4618      	mov	r0, r3
 8004f66:	3714      	adds	r7, #20
 8004f68:	46bd      	mov	sp, r7
 8004f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f6e:	4770      	bx	lr
 8004f70:	40020407 	.word	0x40020407
 8004f74:	bffdfff8 	.word	0xbffdfff8
 8004f78:	cccccccd 	.word	0xcccccccd
 8004f7c:	40020000 	.word	0x40020000
 8004f80:	bffdfbf8 	.word	0xbffdfbf8
 8004f84:	40020400 	.word	0x40020400
 8004f88:	400200a8 	.word	0x400200a8
 8004f8c:	400204a8 	.word	0x400204a8

08004f90 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004f90:	b580      	push	{r7, lr}
 8004f92:	b086      	sub	sp, #24
 8004f94:	af00      	add	r7, sp, #0
 8004f96:	60f8      	str	r0, [r7, #12]
 8004f98:	60b9      	str	r1, [r7, #8]
 8004f9a:	607a      	str	r2, [r7, #4]
 8004f9c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004f9e:	2300      	movs	r3, #0
 8004fa0:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004fa2:	68fb      	ldr	r3, [r7, #12]
 8004fa4:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004fa8:	2b01      	cmp	r3, #1
 8004faa:	d101      	bne.n	8004fb0 <HAL_DMA_Start_IT+0x20>
 8004fac:	2302      	movs	r3, #2
 8004fae:	e04b      	b.n	8005048 <HAL_DMA_Start_IT+0xb8>
 8004fb0:	68fb      	ldr	r3, [r7, #12]
 8004fb2:	2201      	movs	r2, #1
 8004fb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	d13a      	bne.n	800503a <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	2202      	movs	r2, #2
 8004fc8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	2200      	movs	r2, #0
 8004fd0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	681b      	ldr	r3, [r3, #0]
 8004fd6:	681a      	ldr	r2, [r3, #0]
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	f022 0201 	bic.w	r2, r2, #1
 8004fe0:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004fe2:	683b      	ldr	r3, [r7, #0]
 8004fe4:	687a      	ldr	r2, [r7, #4]
 8004fe6:	68b9      	ldr	r1, [r7, #8]
 8004fe8:	68f8      	ldr	r0, [r7, #12]
 8004fea:	f000 f921 	bl	8005230 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004ff2:	2b00      	cmp	r3, #0
 8004ff4:	d008      	beq.n	8005008 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	681b      	ldr	r3, [r3, #0]
 8004ffa:	681a      	ldr	r2, [r3, #0]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	f042 020e 	orr.w	r2, r2, #14
 8005004:	601a      	str	r2, [r3, #0]
 8005006:	e00f      	b.n	8005028 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	681b      	ldr	r3, [r3, #0]
 800500c:	681a      	ldr	r2, [r3, #0]
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	f022 0204 	bic.w	r2, r2, #4
 8005016:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	681b      	ldr	r3, [r3, #0]
 800501c:	681a      	ldr	r2, [r3, #0]
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	f042 020a 	orr.w	r2, r2, #10
 8005026:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	681b      	ldr	r3, [r3, #0]
 800502c:	681a      	ldr	r2, [r3, #0]
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	681b      	ldr	r3, [r3, #0]
 8005032:	f042 0201 	orr.w	r2, r2, #1
 8005036:	601a      	str	r2, [r3, #0]
 8005038:	e005      	b.n	8005046 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	2200      	movs	r2, #0
 800503e:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8005042:	2302      	movs	r3, #2
 8005044:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8005046:	7dfb      	ldrb	r3, [r7, #23]
}
 8005048:	4618      	mov	r0, r3
 800504a:	3718      	adds	r7, #24
 800504c:	46bd      	mov	sp, r7
 800504e:	bd80      	pop	{r7, pc}

08005050 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005058:	2300      	movs	r3, #0
 800505a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8005062:	b2db      	uxtb	r3, r3
 8005064:	2b02      	cmp	r3, #2
 8005066:	d005      	beq.n	8005074 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	2204      	movs	r2, #4
 800506c:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 800506e:	2301      	movs	r3, #1
 8005070:	73fb      	strb	r3, [r7, #15]
 8005072:	e029      	b.n	80050c8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	681a      	ldr	r2, [r3, #0]
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	f022 020e 	bic.w	r2, r2, #14
 8005082:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	681b      	ldr	r3, [r3, #0]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	f022 0201 	bic.w	r2, r2, #1
 8005092:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005094:	687b      	ldr	r3, [r7, #4]
 8005096:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005098:	f003 021c 	and.w	r2, r3, #28
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050a0:	2101      	movs	r1, #1
 80050a2:	fa01 f202 	lsl.w	r2, r1, r2
 80050a6:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	2201      	movs	r2, #1
 80050ac:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	2200      	movs	r2, #0
 80050b4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d003      	beq.n	80050c8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80050c4:	6878      	ldr	r0, [r7, #4]
 80050c6:	4798      	blx	r3
    }
  }
  return status;
 80050c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3710      	adds	r7, #16
 80050ce:	46bd      	mov	sp, r7
 80050d0:	bd80      	pop	{r7, pc}

080050d2 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80050d2:	b580      	push	{r7, lr}
 80050d4:	b084      	sub	sp, #16
 80050d6:	af00      	add	r7, sp, #0
 80050d8:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	681b      	ldr	r3, [r3, #0]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80050ee:	f003 031c 	and.w	r3, r3, #28
 80050f2:	2204      	movs	r2, #4
 80050f4:	409a      	lsls	r2, r3
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	4013      	ands	r3, r2
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d026      	beq.n	800514c <HAL_DMA_IRQHandler+0x7a>
 80050fe:	68bb      	ldr	r3, [r7, #8]
 8005100:	f003 0304 	and.w	r3, r3, #4
 8005104:	2b00      	cmp	r3, #0
 8005106:	d021      	beq.n	800514c <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	f003 0320 	and.w	r3, r3, #32
 8005112:	2b00      	cmp	r3, #0
 8005114:	d107      	bne.n	8005126 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	681a      	ldr	r2, [r3, #0]
 800511c:	687b      	ldr	r3, [r7, #4]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	f022 0204 	bic.w	r2, r2, #4
 8005124:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800512a:	f003 021c 	and.w	r2, r3, #28
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005132:	2104      	movs	r1, #4
 8005134:	fa01 f202 	lsl.w	r2, r1, r2
 8005138:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800513e:	2b00      	cmp	r3, #0
 8005140:	d071      	beq.n	8005226 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005146:	6878      	ldr	r0, [r7, #4]
 8005148:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800514a:	e06c      	b.n	8005226 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005150:	f003 031c 	and.w	r3, r3, #28
 8005154:	2202      	movs	r2, #2
 8005156:	409a      	lsls	r2, r3
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	4013      	ands	r3, r2
 800515c:	2b00      	cmp	r3, #0
 800515e:	d02e      	beq.n	80051be <HAL_DMA_IRQHandler+0xec>
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	f003 0302 	and.w	r3, r3, #2
 8005166:	2b00      	cmp	r3, #0
 8005168:	d029      	beq.n	80051be <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	681b      	ldr	r3, [r3, #0]
 800516e:	681b      	ldr	r3, [r3, #0]
 8005170:	f003 0320 	and.w	r3, r3, #32
 8005174:	2b00      	cmp	r3, #0
 8005176:	d10b      	bne.n	8005190 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	681a      	ldr	r2, [r3, #0]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f022 020a 	bic.w	r2, r2, #10
 8005186:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005194:	f003 021c 	and.w	r2, r3, #28
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800519c:	2102      	movs	r1, #2
 800519e:	fa01 f202 	lsl.w	r2, r1, r2
 80051a2:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	2200      	movs	r2, #0
 80051a8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b0:	2b00      	cmp	r3, #0
 80051b2:	d038      	beq.n	8005226 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80051b8:	6878      	ldr	r0, [r7, #4]
 80051ba:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80051bc:	e033      	b.n	8005226 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051c2:	f003 031c 	and.w	r3, r3, #28
 80051c6:	2208      	movs	r2, #8
 80051c8:	409a      	lsls	r2, r3
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	4013      	ands	r3, r2
 80051ce:	2b00      	cmp	r3, #0
 80051d0:	d02a      	beq.n	8005228 <HAL_DMA_IRQHandler+0x156>
 80051d2:	68bb      	ldr	r3, [r7, #8]
 80051d4:	f003 0308 	and.w	r3, r3, #8
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d025      	beq.n	8005228 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	681a      	ldr	r2, [r3, #0]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	f022 020e 	bic.w	r2, r2, #14
 80051ea:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051f0:	f003 021c 	and.w	r2, r3, #28
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80051f8:	2101      	movs	r1, #1
 80051fa:	fa01 f202 	lsl.w	r2, r1, r2
 80051fe:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	2201      	movs	r2, #1
 8005204:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	2201      	movs	r2, #1
 800520a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	2200      	movs	r2, #0
 8005212:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800521a:	2b00      	cmp	r3, #0
 800521c:	d004      	beq.n	8005228 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005226:	bf00      	nop
 8005228:	bf00      	nop
}
 800522a:	3710      	adds	r7, #16
 800522c:	46bd      	mov	sp, r7
 800522e:	bd80      	pop	{r7, pc}

08005230 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005230:	b480      	push	{r7}
 8005232:	b085      	sub	sp, #20
 8005234:	af00      	add	r7, sp, #0
 8005236:	60f8      	str	r0, [r7, #12]
 8005238:	60b9      	str	r1, [r7, #8]
 800523a:	607a      	str	r2, [r7, #4]
 800523c:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800523e:	68fb      	ldr	r3, [r7, #12]
 8005240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005242:	f003 021c 	and.w	r2, r3, #28
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800524a:	2101      	movs	r1, #1
 800524c:	fa01 f202 	lsl.w	r2, r1, r2
 8005250:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005252:	68fb      	ldr	r3, [r7, #12]
 8005254:	681b      	ldr	r3, [r3, #0]
 8005256:	683a      	ldr	r2, [r7, #0]
 8005258:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	689b      	ldr	r3, [r3, #8]
 800525e:	2b10      	cmp	r3, #16
 8005260:	d108      	bne.n	8005274 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	687a      	ldr	r2, [r7, #4]
 8005268:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800526a:	68fb      	ldr	r3, [r7, #12]
 800526c:	681b      	ldr	r3, [r3, #0]
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8005272:	e007      	b.n	8005284 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	68ba      	ldr	r2, [r7, #8]
 800527a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	681b      	ldr	r3, [r3, #0]
 8005280:	687a      	ldr	r2, [r7, #4]
 8005282:	60da      	str	r2, [r3, #12]
}
 8005284:	bf00      	nop
 8005286:	3714      	adds	r7, #20
 8005288:	46bd      	mov	sp, r7
 800528a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800528e:	4770      	bx	lr

08005290 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005290:	b480      	push	{r7}
 8005292:	b087      	sub	sp, #28
 8005294:	af00      	add	r7, sp, #0
 8005296:	6078      	str	r0, [r7, #4]
 8005298:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800529a:	2300      	movs	r3, #0
 800529c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800529e:	e154      	b.n	800554a <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	681a      	ldr	r2, [r3, #0]
 80052a4:	2101      	movs	r1, #1
 80052a6:	697b      	ldr	r3, [r7, #20]
 80052a8:	fa01 f303 	lsl.w	r3, r1, r3
 80052ac:	4013      	ands	r3, r2
 80052ae:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2b00      	cmp	r3, #0
 80052b4:	f000 8146 	beq.w	8005544 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	2b02      	cmp	r3, #2
 80052be:	d003      	beq.n	80052c8 <HAL_GPIO_Init+0x38>
 80052c0:	683b      	ldr	r3, [r7, #0]
 80052c2:	685b      	ldr	r3, [r3, #4]
 80052c4:	2b12      	cmp	r3, #18
 80052c6:	d123      	bne.n	8005310 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80052c8:	697b      	ldr	r3, [r7, #20]
 80052ca:	08da      	lsrs	r2, r3, #3
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	3208      	adds	r2, #8
 80052d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80052d4:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80052d6:	697b      	ldr	r3, [r7, #20]
 80052d8:	f003 0307 	and.w	r3, r3, #7
 80052dc:	009b      	lsls	r3, r3, #2
 80052de:	220f      	movs	r2, #15
 80052e0:	fa02 f303 	lsl.w	r3, r2, r3
 80052e4:	43db      	mvns	r3, r3
 80052e6:	693a      	ldr	r2, [r7, #16]
 80052e8:	4013      	ands	r3, r2
 80052ea:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80052ec:	683b      	ldr	r3, [r7, #0]
 80052ee:	691a      	ldr	r2, [r3, #16]
 80052f0:	697b      	ldr	r3, [r7, #20]
 80052f2:	f003 0307 	and.w	r3, r3, #7
 80052f6:	009b      	lsls	r3, r3, #2
 80052f8:	fa02 f303 	lsl.w	r3, r2, r3
 80052fc:	693a      	ldr	r2, [r7, #16]
 80052fe:	4313      	orrs	r3, r2
 8005300:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005302:	697b      	ldr	r3, [r7, #20]
 8005304:	08da      	lsrs	r2, r3, #3
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	3208      	adds	r2, #8
 800530a:	6939      	ldr	r1, [r7, #16]
 800530c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005316:	697b      	ldr	r3, [r7, #20]
 8005318:	005b      	lsls	r3, r3, #1
 800531a:	2203      	movs	r2, #3
 800531c:	fa02 f303 	lsl.w	r3, r2, r3
 8005320:	43db      	mvns	r3, r3
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	4013      	ands	r3, r2
 8005326:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005328:	683b      	ldr	r3, [r7, #0]
 800532a:	685b      	ldr	r3, [r3, #4]
 800532c:	f003 0203 	and.w	r2, r3, #3
 8005330:	697b      	ldr	r3, [r7, #20]
 8005332:	005b      	lsls	r3, r3, #1
 8005334:	fa02 f303 	lsl.w	r3, r2, r3
 8005338:	693a      	ldr	r2, [r7, #16]
 800533a:	4313      	orrs	r3, r2
 800533c:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	693a      	ldr	r2, [r7, #16]
 8005342:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005344:	683b      	ldr	r3, [r7, #0]
 8005346:	685b      	ldr	r3, [r3, #4]
 8005348:	2b01      	cmp	r3, #1
 800534a:	d00b      	beq.n	8005364 <HAL_GPIO_Init+0xd4>
 800534c:	683b      	ldr	r3, [r7, #0]
 800534e:	685b      	ldr	r3, [r3, #4]
 8005350:	2b02      	cmp	r3, #2
 8005352:	d007      	beq.n	8005364 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005358:	2b11      	cmp	r3, #17
 800535a:	d003      	beq.n	8005364 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800535c:	683b      	ldr	r3, [r7, #0]
 800535e:	685b      	ldr	r3, [r3, #4]
 8005360:	2b12      	cmp	r3, #18
 8005362:	d130      	bne.n	80053c6 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	689b      	ldr	r3, [r3, #8]
 8005368:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800536a:	697b      	ldr	r3, [r7, #20]
 800536c:	005b      	lsls	r3, r3, #1
 800536e:	2203      	movs	r2, #3
 8005370:	fa02 f303 	lsl.w	r3, r2, r3
 8005374:	43db      	mvns	r3, r3
 8005376:	693a      	ldr	r2, [r7, #16]
 8005378:	4013      	ands	r3, r2
 800537a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800537c:	683b      	ldr	r3, [r7, #0]
 800537e:	68da      	ldr	r2, [r3, #12]
 8005380:	697b      	ldr	r3, [r7, #20]
 8005382:	005b      	lsls	r3, r3, #1
 8005384:	fa02 f303 	lsl.w	r3, r2, r3
 8005388:	693a      	ldr	r2, [r7, #16]
 800538a:	4313      	orrs	r3, r2
 800538c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	693a      	ldr	r2, [r7, #16]
 8005392:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800539a:	2201      	movs	r2, #1
 800539c:	697b      	ldr	r3, [r7, #20]
 800539e:	fa02 f303 	lsl.w	r3, r2, r3
 80053a2:	43db      	mvns	r3, r3
 80053a4:	693a      	ldr	r2, [r7, #16]
 80053a6:	4013      	ands	r3, r2
 80053a8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80053aa:	683b      	ldr	r3, [r7, #0]
 80053ac:	685b      	ldr	r3, [r3, #4]
 80053ae:	091b      	lsrs	r3, r3, #4
 80053b0:	f003 0201 	and.w	r2, r3, #1
 80053b4:	697b      	ldr	r3, [r7, #20]
 80053b6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ba:	693a      	ldr	r2, [r7, #16]
 80053bc:	4313      	orrs	r3, r2
 80053be:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	693a      	ldr	r2, [r7, #16]
 80053c4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	68db      	ldr	r3, [r3, #12]
 80053ca:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80053cc:	697b      	ldr	r3, [r7, #20]
 80053ce:	005b      	lsls	r3, r3, #1
 80053d0:	2203      	movs	r2, #3
 80053d2:	fa02 f303 	lsl.w	r3, r2, r3
 80053d6:	43db      	mvns	r3, r3
 80053d8:	693a      	ldr	r2, [r7, #16]
 80053da:	4013      	ands	r3, r2
 80053dc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	689a      	ldr	r2, [r3, #8]
 80053e2:	697b      	ldr	r3, [r7, #20]
 80053e4:	005b      	lsls	r3, r3, #1
 80053e6:	fa02 f303 	lsl.w	r3, r2, r3
 80053ea:	693a      	ldr	r2, [r7, #16]
 80053ec:	4313      	orrs	r3, r2
 80053ee:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	693a      	ldr	r2, [r7, #16]
 80053f4:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80053f6:	683b      	ldr	r3, [r7, #0]
 80053f8:	685b      	ldr	r3, [r3, #4]
 80053fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053fe:	2b00      	cmp	r3, #0
 8005400:	f000 80a0 	beq.w	8005544 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005404:	4b58      	ldr	r3, [pc, #352]	; (8005568 <HAL_GPIO_Init+0x2d8>)
 8005406:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005408:	4a57      	ldr	r2, [pc, #348]	; (8005568 <HAL_GPIO_Init+0x2d8>)
 800540a:	f043 0301 	orr.w	r3, r3, #1
 800540e:	6613      	str	r3, [r2, #96]	; 0x60
 8005410:	4b55      	ldr	r3, [pc, #340]	; (8005568 <HAL_GPIO_Init+0x2d8>)
 8005412:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005414:	f003 0301 	and.w	r3, r3, #1
 8005418:	60bb      	str	r3, [r7, #8]
 800541a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800541c:	4a53      	ldr	r2, [pc, #332]	; (800556c <HAL_GPIO_Init+0x2dc>)
 800541e:	697b      	ldr	r3, [r7, #20]
 8005420:	089b      	lsrs	r3, r3, #2
 8005422:	3302      	adds	r3, #2
 8005424:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005428:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	f003 0303 	and.w	r3, r3, #3
 8005430:	009b      	lsls	r3, r3, #2
 8005432:	220f      	movs	r2, #15
 8005434:	fa02 f303 	lsl.w	r3, r2, r3
 8005438:	43db      	mvns	r3, r3
 800543a:	693a      	ldr	r2, [r7, #16]
 800543c:	4013      	ands	r3, r2
 800543e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8005446:	d019      	beq.n	800547c <HAL_GPIO_Init+0x1ec>
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	4a49      	ldr	r2, [pc, #292]	; (8005570 <HAL_GPIO_Init+0x2e0>)
 800544c:	4293      	cmp	r3, r2
 800544e:	d013      	beq.n	8005478 <HAL_GPIO_Init+0x1e8>
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a48      	ldr	r2, [pc, #288]	; (8005574 <HAL_GPIO_Init+0x2e4>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d00d      	beq.n	8005474 <HAL_GPIO_Init+0x1e4>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a47      	ldr	r2, [pc, #284]	; (8005578 <HAL_GPIO_Init+0x2e8>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d007      	beq.n	8005470 <HAL_GPIO_Init+0x1e0>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a46      	ldr	r2, [pc, #280]	; (800557c <HAL_GPIO_Init+0x2ec>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d101      	bne.n	800546c <HAL_GPIO_Init+0x1dc>
 8005468:	2304      	movs	r3, #4
 800546a:	e008      	b.n	800547e <HAL_GPIO_Init+0x1ee>
 800546c:	2307      	movs	r3, #7
 800546e:	e006      	b.n	800547e <HAL_GPIO_Init+0x1ee>
 8005470:	2303      	movs	r3, #3
 8005472:	e004      	b.n	800547e <HAL_GPIO_Init+0x1ee>
 8005474:	2302      	movs	r3, #2
 8005476:	e002      	b.n	800547e <HAL_GPIO_Init+0x1ee>
 8005478:	2301      	movs	r3, #1
 800547a:	e000      	b.n	800547e <HAL_GPIO_Init+0x1ee>
 800547c:	2300      	movs	r3, #0
 800547e:	697a      	ldr	r2, [r7, #20]
 8005480:	f002 0203 	and.w	r2, r2, #3
 8005484:	0092      	lsls	r2, r2, #2
 8005486:	4093      	lsls	r3, r2
 8005488:	693a      	ldr	r2, [r7, #16]
 800548a:	4313      	orrs	r3, r2
 800548c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800548e:	4937      	ldr	r1, [pc, #220]	; (800556c <HAL_GPIO_Init+0x2dc>)
 8005490:	697b      	ldr	r3, [r7, #20]
 8005492:	089b      	lsrs	r3, r3, #2
 8005494:	3302      	adds	r3, #2
 8005496:	693a      	ldr	r2, [r7, #16]
 8005498:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800549c:	4b38      	ldr	r3, [pc, #224]	; (8005580 <HAL_GPIO_Init+0x2f0>)
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054a2:	68fb      	ldr	r3, [r7, #12]
 80054a4:	43db      	mvns	r3, r3
 80054a6:	693a      	ldr	r2, [r7, #16]
 80054a8:	4013      	ands	r3, r2
 80054aa:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80054ac:	683b      	ldr	r3, [r7, #0]
 80054ae:	685b      	ldr	r3, [r3, #4]
 80054b0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d003      	beq.n	80054c0 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 80054b8:	693a      	ldr	r2, [r7, #16]
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	4313      	orrs	r3, r2
 80054be:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80054c0:	4a2f      	ldr	r2, [pc, #188]	; (8005580 <HAL_GPIO_Init+0x2f0>)
 80054c2:	693b      	ldr	r3, [r7, #16]
 80054c4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80054c6:	4b2e      	ldr	r3, [pc, #184]	; (8005580 <HAL_GPIO_Init+0x2f0>)
 80054c8:	685b      	ldr	r3, [r3, #4]
 80054ca:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054cc:	68fb      	ldr	r3, [r7, #12]
 80054ce:	43db      	mvns	r3, r3
 80054d0:	693a      	ldr	r2, [r7, #16]
 80054d2:	4013      	ands	r3, r2
 80054d4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	685b      	ldr	r3, [r3, #4]
 80054da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80054de:	2b00      	cmp	r3, #0
 80054e0:	d003      	beq.n	80054ea <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 80054e2:	693a      	ldr	r2, [r7, #16]
 80054e4:	68fb      	ldr	r3, [r7, #12]
 80054e6:	4313      	orrs	r3, r2
 80054e8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80054ea:	4a25      	ldr	r2, [pc, #148]	; (8005580 <HAL_GPIO_Init+0x2f0>)
 80054ec:	693b      	ldr	r3, [r7, #16]
 80054ee:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80054f0:	4b23      	ldr	r3, [pc, #140]	; (8005580 <HAL_GPIO_Init+0x2f0>)
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	43db      	mvns	r3, r3
 80054fa:	693a      	ldr	r2, [r7, #16]
 80054fc:	4013      	ands	r3, r2
 80054fe:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005500:	683b      	ldr	r3, [r7, #0]
 8005502:	685b      	ldr	r3, [r3, #4]
 8005504:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d003      	beq.n	8005514 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800550c:	693a      	ldr	r2, [r7, #16]
 800550e:	68fb      	ldr	r3, [r7, #12]
 8005510:	4313      	orrs	r3, r2
 8005512:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005514:	4a1a      	ldr	r2, [pc, #104]	; (8005580 <HAL_GPIO_Init+0x2f0>)
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800551a:	4b19      	ldr	r3, [pc, #100]	; (8005580 <HAL_GPIO_Init+0x2f0>)
 800551c:	68db      	ldr	r3, [r3, #12]
 800551e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	43db      	mvns	r3, r3
 8005524:	693a      	ldr	r2, [r7, #16]
 8005526:	4013      	ands	r3, r2
 8005528:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800552a:	683b      	ldr	r3, [r7, #0]
 800552c:	685b      	ldr	r3, [r3, #4]
 800552e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8005536:	693a      	ldr	r2, [r7, #16]
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	4313      	orrs	r3, r2
 800553c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800553e:	4a10      	ldr	r2, [pc, #64]	; (8005580 <HAL_GPIO_Init+0x2f0>)
 8005540:	693b      	ldr	r3, [r7, #16]
 8005542:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8005544:	697b      	ldr	r3, [r7, #20]
 8005546:	3301      	adds	r3, #1
 8005548:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	681a      	ldr	r2, [r3, #0]
 800554e:	697b      	ldr	r3, [r7, #20]
 8005550:	fa22 f303 	lsr.w	r3, r2, r3
 8005554:	2b00      	cmp	r3, #0
 8005556:	f47f aea3 	bne.w	80052a0 <HAL_GPIO_Init+0x10>
  }
}
 800555a:	bf00      	nop
 800555c:	371c      	adds	r7, #28
 800555e:	46bd      	mov	sp, r7
 8005560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005564:	4770      	bx	lr
 8005566:	bf00      	nop
 8005568:	40021000 	.word	0x40021000
 800556c:	40010000 	.word	0x40010000
 8005570:	48000400 	.word	0x48000400
 8005574:	48000800 	.word	0x48000800
 8005578:	48000c00 	.word	0x48000c00
 800557c:	48001000 	.word	0x48001000
 8005580:	40010400 	.word	0x40010400

08005584 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005584:	b480      	push	{r7}
 8005586:	b083      	sub	sp, #12
 8005588:	af00      	add	r7, sp, #0
 800558a:	6078      	str	r0, [r7, #4]
 800558c:	460b      	mov	r3, r1
 800558e:	807b      	strh	r3, [r7, #2]
 8005590:	4613      	mov	r3, r2
 8005592:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005594:	787b      	ldrb	r3, [r7, #1]
 8005596:	2b00      	cmp	r3, #0
 8005598:	d003      	beq.n	80055a2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800559a:	887a      	ldrh	r2, [r7, #2]
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80055a0:	e002      	b.n	80055a8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80055a2:	887a      	ldrh	r2, [r7, #2]
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	629a      	str	r2, [r3, #40]	; 0x28
}
 80055a8:	bf00      	nop
 80055aa:	370c      	adds	r7, #12
 80055ac:	46bd      	mov	sp, r7
 80055ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b2:	4770      	bx	lr

080055b4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80055b4:	b480      	push	{r7}
 80055b6:	b083      	sub	sp, #12
 80055b8:	af00      	add	r7, sp, #0
 80055ba:	6078      	str	r0, [r7, #4]
 80055bc:	460b      	mov	r3, r1
 80055be:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	695a      	ldr	r2, [r3, #20]
 80055c4:	887b      	ldrh	r3, [r7, #2]
 80055c6:	4013      	ands	r3, r2
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d003      	beq.n	80055d4 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80055cc:	887a      	ldrh	r2, [r7, #2]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 80055d2:	e002      	b.n	80055da <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80055d4:	887a      	ldrh	r2, [r7, #2]
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	619a      	str	r2, [r3, #24]
}
 80055da:	bf00      	nop
 80055dc:	370c      	adds	r7, #12
 80055de:	46bd      	mov	sp, r7
 80055e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055e4:	4770      	bx	lr
	...

080055e8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b082      	sub	sp, #8
 80055ec:	af00      	add	r7, sp, #0
 80055ee:	4603      	mov	r3, r0
 80055f0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80055f2:	4b08      	ldr	r3, [pc, #32]	; (8005614 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80055f4:	695a      	ldr	r2, [r3, #20]
 80055f6:	88fb      	ldrh	r3, [r7, #6]
 80055f8:	4013      	ands	r3, r2
 80055fa:	2b00      	cmp	r3, #0
 80055fc:	d006      	beq.n	800560c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80055fe:	4a05      	ldr	r2, [pc, #20]	; (8005614 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8005600:	88fb      	ldrh	r3, [r7, #6]
 8005602:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8005604:	88fb      	ldrh	r3, [r7, #6]
 8005606:	4618      	mov	r0, r3
 8005608:	f7fb fe80 	bl	800130c <HAL_GPIO_EXTI_Callback>
  }
}
 800560c:	bf00      	nop
 800560e:	3708      	adds	r7, #8
 8005610:	46bd      	mov	sp, r7
 8005612:	bd80      	pop	{r7, pc}
 8005614:	40010400 	.word	0x40010400

08005618 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005618:	b580      	push	{r7, lr}
 800561a:	b082      	sub	sp, #8
 800561c:	af00      	add	r7, sp, #0
 800561e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	2b00      	cmp	r3, #0
 8005624:	d101      	bne.n	800562a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005626:	2301      	movs	r3, #1
 8005628:	e081      	b.n	800572e <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800562a:	687b      	ldr	r3, [r7, #4]
 800562c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005630:	b2db      	uxtb	r3, r3
 8005632:	2b00      	cmp	r3, #0
 8005634:	d106      	bne.n	8005644 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	2200      	movs	r2, #0
 800563a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f7fb fed2 	bl	80013e8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	2224      	movs	r2, #36	; 0x24
 8005648:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	681a      	ldr	r2, [r3, #0]
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	f022 0201 	bic.w	r2, r2, #1
 800565a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	685a      	ldr	r2, [r3, #4]
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005668:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	681b      	ldr	r3, [r3, #0]
 800566e:	689a      	ldr	r2, [r3, #8]
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005678:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	68db      	ldr	r3, [r3, #12]
 800567e:	2b01      	cmp	r3, #1
 8005680:	d107      	bne.n	8005692 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	689a      	ldr	r2, [r3, #8]
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	681b      	ldr	r3, [r3, #0]
 800568a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800568e:	609a      	str	r2, [r3, #8]
 8005690:	e006      	b.n	80056a0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	689a      	ldr	r2, [r3, #8]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800569e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	68db      	ldr	r3, [r3, #12]
 80056a4:	2b02      	cmp	r3, #2
 80056a6:	d104      	bne.n	80056b2 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	681b      	ldr	r3, [r3, #0]
 80056ac:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80056b0:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	685b      	ldr	r3, [r3, #4]
 80056b8:	687a      	ldr	r2, [r7, #4]
 80056ba:	6812      	ldr	r2, [r2, #0]
 80056bc:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80056c0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80056c4:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	681b      	ldr	r3, [r3, #0]
 80056ca:	68da      	ldr	r2, [r3, #12]
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80056d4:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	691a      	ldr	r2, [r3, #16]
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	695b      	ldr	r3, [r3, #20]
 80056de:	ea42 0103 	orr.w	r1, r2, r3
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	021a      	lsls	r2, r3, #8
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	430a      	orrs	r2, r1
 80056ee:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	69d9      	ldr	r1, [r3, #28]
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	6a1a      	ldr	r2, [r3, #32]
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	681b      	ldr	r3, [r3, #0]
 80056fc:	430a      	orrs	r2, r1
 80056fe:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	681a      	ldr	r2, [r3, #0]
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f042 0201 	orr.w	r2, r2, #1
 800570e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	2200      	movs	r2, #0
 8005714:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	2220      	movs	r2, #32
 800571a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800571e:	687b      	ldr	r3, [r7, #4]
 8005720:	2200      	movs	r2, #0
 8005722:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	2200      	movs	r2, #0
 8005728:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 800572c:	2300      	movs	r3, #0
}
 800572e:	4618      	mov	r0, r3
 8005730:	3708      	adds	r7, #8
 8005732:	46bd      	mov	sp, r7
 8005734:	bd80      	pop	{r7, pc}
	...

08005738 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005738:	b580      	push	{r7, lr}
 800573a:	b088      	sub	sp, #32
 800573c:	af02      	add	r7, sp, #8
 800573e:	60f8      	str	r0, [r7, #12]
 8005740:	4608      	mov	r0, r1
 8005742:	4611      	mov	r1, r2
 8005744:	461a      	mov	r2, r3
 8005746:	4603      	mov	r3, r0
 8005748:	817b      	strh	r3, [r7, #10]
 800574a:	460b      	mov	r3, r1
 800574c:	813b      	strh	r3, [r7, #8]
 800574e:	4613      	mov	r3, r2
 8005750:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005758:	b2db      	uxtb	r3, r3
 800575a:	2b20      	cmp	r3, #32
 800575c:	f040 80fd 	bne.w	800595a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005760:	6a3b      	ldr	r3, [r7, #32]
 8005762:	2b00      	cmp	r3, #0
 8005764:	d002      	beq.n	800576c <HAL_I2C_Mem_Read+0x34>
 8005766:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005768:	2b00      	cmp	r3, #0
 800576a:	d105      	bne.n	8005778 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005772:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005774:	2301      	movs	r3, #1
 8005776:	e0f1      	b.n	800595c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800577e:	2b01      	cmp	r3, #1
 8005780:	d101      	bne.n	8005786 <HAL_I2C_Mem_Read+0x4e>
 8005782:	2302      	movs	r3, #2
 8005784:	e0ea      	b.n	800595c <HAL_I2C_Mem_Read+0x224>
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	2201      	movs	r2, #1
 800578a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 800578e:	f7fe f895 	bl	80038bc <HAL_GetTick>
 8005792:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005794:	697b      	ldr	r3, [r7, #20]
 8005796:	9300      	str	r3, [sp, #0]
 8005798:	2319      	movs	r3, #25
 800579a:	2201      	movs	r2, #1
 800579c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80057a0:	68f8      	ldr	r0, [r7, #12]
 80057a2:	f000 f95b 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 80057a6:	4603      	mov	r3, r0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d001      	beq.n	80057b0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80057ac:	2301      	movs	r3, #1
 80057ae:	e0d5      	b.n	800595c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80057b0:	68fb      	ldr	r3, [r7, #12]
 80057b2:	2222      	movs	r2, #34	; 0x22
 80057b4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	2240      	movs	r2, #64	; 0x40
 80057bc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	2200      	movs	r2, #0
 80057c4:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80057c6:	68fb      	ldr	r3, [r7, #12]
 80057c8:	6a3a      	ldr	r2, [r7, #32]
 80057ca:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 80057cc:	68fb      	ldr	r3, [r7, #12]
 80057ce:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80057d0:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	2200      	movs	r2, #0
 80057d6:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80057d8:	88f8      	ldrh	r0, [r7, #6]
 80057da:	893a      	ldrh	r2, [r7, #8]
 80057dc:	8979      	ldrh	r1, [r7, #10]
 80057de:	697b      	ldr	r3, [r7, #20]
 80057e0:	9301      	str	r3, [sp, #4]
 80057e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057e4:	9300      	str	r3, [sp, #0]
 80057e6:	4603      	mov	r3, r0
 80057e8:	68f8      	ldr	r0, [r7, #12]
 80057ea:	f000 f8bf 	bl	800596c <I2C_RequestMemoryRead>
 80057ee:	4603      	mov	r3, r0
 80057f0:	2b00      	cmp	r3, #0
 80057f2:	d005      	beq.n	8005800 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	2200      	movs	r2, #0
 80057f8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 80057fc:	2301      	movs	r3, #1
 80057fe:	e0ad      	b.n	800595c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005800:	68fb      	ldr	r3, [r7, #12]
 8005802:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005804:	b29b      	uxth	r3, r3
 8005806:	2bff      	cmp	r3, #255	; 0xff
 8005808:	d90e      	bls.n	8005828 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	22ff      	movs	r2, #255	; 0xff
 800580e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005814:	b2da      	uxtb	r2, r3
 8005816:	8979      	ldrh	r1, [r7, #10]
 8005818:	4b52      	ldr	r3, [pc, #328]	; (8005964 <HAL_I2C_Mem_Read+0x22c>)
 800581a:	9300      	str	r3, [sp, #0]
 800581c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005820:	68f8      	ldr	r0, [r7, #12]
 8005822:	f000 fa3d 	bl	8005ca0 <I2C_TransferConfig>
 8005826:	e00f      	b.n	8005848 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800582c:	b29a      	uxth	r2, r3
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005832:	68fb      	ldr	r3, [r7, #12]
 8005834:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005836:	b2da      	uxtb	r2, r3
 8005838:	8979      	ldrh	r1, [r7, #10]
 800583a:	4b4a      	ldr	r3, [pc, #296]	; (8005964 <HAL_I2C_Mem_Read+0x22c>)
 800583c:	9300      	str	r3, [sp, #0]
 800583e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005842:	68f8      	ldr	r0, [r7, #12]
 8005844:	f000 fa2c 	bl	8005ca0 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005848:	697b      	ldr	r3, [r7, #20]
 800584a:	9300      	str	r3, [sp, #0]
 800584c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800584e:	2200      	movs	r2, #0
 8005850:	2104      	movs	r1, #4
 8005852:	68f8      	ldr	r0, [r7, #12]
 8005854:	f000 f902 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 8005858:	4603      	mov	r3, r0
 800585a:	2b00      	cmp	r3, #0
 800585c:	d001      	beq.n	8005862 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800585e:	2301      	movs	r3, #1
 8005860:	e07c      	b.n	800595c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	681b      	ldr	r3, [r3, #0]
 8005866:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800586c:	b2d2      	uxtb	r2, r2
 800586e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005874:	1c5a      	adds	r2, r3, #1
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800587e:	3b01      	subs	r3, #1
 8005880:	b29a      	uxth	r2, r3
 8005882:	68fb      	ldr	r3, [r7, #12]
 8005884:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005886:	68fb      	ldr	r3, [r7, #12]
 8005888:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800588a:	b29b      	uxth	r3, r3
 800588c:	3b01      	subs	r3, #1
 800588e:	b29a      	uxth	r2, r3
 8005890:	68fb      	ldr	r3, [r7, #12]
 8005892:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005898:	b29b      	uxth	r3, r3
 800589a:	2b00      	cmp	r3, #0
 800589c:	d034      	beq.n	8005908 <HAL_I2C_Mem_Read+0x1d0>
 800589e:	68fb      	ldr	r3, [r7, #12]
 80058a0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d130      	bne.n	8005908 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80058a6:	697b      	ldr	r3, [r7, #20]
 80058a8:	9300      	str	r3, [sp, #0]
 80058aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058ac:	2200      	movs	r2, #0
 80058ae:	2180      	movs	r1, #128	; 0x80
 80058b0:	68f8      	ldr	r0, [r7, #12]
 80058b2:	f000 f8d3 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 80058b6:	4603      	mov	r3, r0
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d001      	beq.n	80058c0 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80058bc:	2301      	movs	r3, #1
 80058be:	e04d      	b.n	800595c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058c4:	b29b      	uxth	r3, r3
 80058c6:	2bff      	cmp	r3, #255	; 0xff
 80058c8:	d90e      	bls.n	80058e8 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80058ca:	68fb      	ldr	r3, [r7, #12]
 80058cc:	22ff      	movs	r2, #255	; 0xff
 80058ce:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058d4:	b2da      	uxtb	r2, r3
 80058d6:	8979      	ldrh	r1, [r7, #10]
 80058d8:	2300      	movs	r3, #0
 80058da:	9300      	str	r3, [sp, #0]
 80058dc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80058e0:	68f8      	ldr	r0, [r7, #12]
 80058e2:	f000 f9dd 	bl	8005ca0 <I2C_TransferConfig>
 80058e6:	e00f      	b.n	8005908 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80058e8:	68fb      	ldr	r3, [r7, #12]
 80058ea:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80058ec:	b29a      	uxth	r2, r3
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80058f2:	68fb      	ldr	r3, [r7, #12]
 80058f4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80058f6:	b2da      	uxtb	r2, r3
 80058f8:	8979      	ldrh	r1, [r7, #10]
 80058fa:	2300      	movs	r3, #0
 80058fc:	9300      	str	r3, [sp, #0]
 80058fe:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005902:	68f8      	ldr	r0, [r7, #12]
 8005904:	f000 f9cc 	bl	8005ca0 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8005908:	68fb      	ldr	r3, [r7, #12]
 800590a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800590c:	b29b      	uxth	r3, r3
 800590e:	2b00      	cmp	r3, #0
 8005910:	d19a      	bne.n	8005848 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005912:	697a      	ldr	r2, [r7, #20]
 8005914:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005916:	68f8      	ldr	r0, [r7, #12]
 8005918:	f000 f920 	bl	8005b5c <I2C_WaitOnSTOPFlagUntilTimeout>
 800591c:	4603      	mov	r3, r0
 800591e:	2b00      	cmp	r3, #0
 8005920:	d001      	beq.n	8005926 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005922:	2301      	movs	r3, #1
 8005924:	e01a      	b.n	800595c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005926:	68fb      	ldr	r3, [r7, #12]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	2220      	movs	r2, #32
 800592c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	681b      	ldr	r3, [r3, #0]
 8005932:	6859      	ldr	r1, [r3, #4]
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	681a      	ldr	r2, [r3, #0]
 8005938:	4b0b      	ldr	r3, [pc, #44]	; (8005968 <HAL_I2C_Mem_Read+0x230>)
 800593a:	400b      	ands	r3, r1
 800593c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800593e:	68fb      	ldr	r3, [r7, #12]
 8005940:	2220      	movs	r2, #32
 8005942:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005946:	68fb      	ldr	r3, [r7, #12]
 8005948:	2200      	movs	r2, #0
 800594a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	2200      	movs	r2, #0
 8005952:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005956:	2300      	movs	r3, #0
 8005958:	e000      	b.n	800595c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800595a:	2302      	movs	r3, #2
  }
}
 800595c:	4618      	mov	r0, r3
 800595e:	3718      	adds	r7, #24
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	80002400 	.word	0x80002400
 8005968:	fe00e800 	.word	0xfe00e800

0800596c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800596c:	b580      	push	{r7, lr}
 800596e:	b086      	sub	sp, #24
 8005970:	af02      	add	r7, sp, #8
 8005972:	60f8      	str	r0, [r7, #12]
 8005974:	4608      	mov	r0, r1
 8005976:	4611      	mov	r1, r2
 8005978:	461a      	mov	r2, r3
 800597a:	4603      	mov	r3, r0
 800597c:	817b      	strh	r3, [r7, #10]
 800597e:	460b      	mov	r3, r1
 8005980:	813b      	strh	r3, [r7, #8]
 8005982:	4613      	mov	r3, r2
 8005984:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005986:	88fb      	ldrh	r3, [r7, #6]
 8005988:	b2da      	uxtb	r2, r3
 800598a:	8979      	ldrh	r1, [r7, #10]
 800598c:	4b20      	ldr	r3, [pc, #128]	; (8005a10 <I2C_RequestMemoryRead+0xa4>)
 800598e:	9300      	str	r3, [sp, #0]
 8005990:	2300      	movs	r3, #0
 8005992:	68f8      	ldr	r0, [r7, #12]
 8005994:	f000 f984 	bl	8005ca0 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005998:	69fa      	ldr	r2, [r7, #28]
 800599a:	69b9      	ldr	r1, [r7, #24]
 800599c:	68f8      	ldr	r0, [r7, #12]
 800599e:	f000 f89d 	bl	8005adc <I2C_WaitOnTXISFlagUntilTimeout>
 80059a2:	4603      	mov	r3, r0
 80059a4:	2b00      	cmp	r3, #0
 80059a6:	d001      	beq.n	80059ac <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 80059a8:	2301      	movs	r3, #1
 80059aa:	e02c      	b.n	8005a06 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80059ac:	88fb      	ldrh	r3, [r7, #6]
 80059ae:	2b01      	cmp	r3, #1
 80059b0:	d105      	bne.n	80059be <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059b2:	893b      	ldrh	r3, [r7, #8]
 80059b4:	b2da      	uxtb	r2, r3
 80059b6:	68fb      	ldr	r3, [r7, #12]
 80059b8:	681b      	ldr	r3, [r3, #0]
 80059ba:	629a      	str	r2, [r3, #40]	; 0x28
 80059bc:	e015      	b.n	80059ea <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80059be:	893b      	ldrh	r3, [r7, #8]
 80059c0:	0a1b      	lsrs	r3, r3, #8
 80059c2:	b29b      	uxth	r3, r3
 80059c4:	b2da      	uxtb	r2, r3
 80059c6:	68fb      	ldr	r3, [r7, #12]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80059cc:	69fa      	ldr	r2, [r7, #28]
 80059ce:	69b9      	ldr	r1, [r7, #24]
 80059d0:	68f8      	ldr	r0, [r7, #12]
 80059d2:	f000 f883 	bl	8005adc <I2C_WaitOnTXISFlagUntilTimeout>
 80059d6:	4603      	mov	r3, r0
 80059d8:	2b00      	cmp	r3, #0
 80059da:	d001      	beq.n	80059e0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80059dc:	2301      	movs	r3, #1
 80059de:	e012      	b.n	8005a06 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80059e0:	893b      	ldrh	r3, [r7, #8]
 80059e2:	b2da      	uxtb	r2, r3
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	681b      	ldr	r3, [r3, #0]
 80059e8:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80059ea:	69fb      	ldr	r3, [r7, #28]
 80059ec:	9300      	str	r3, [sp, #0]
 80059ee:	69bb      	ldr	r3, [r7, #24]
 80059f0:	2200      	movs	r2, #0
 80059f2:	2140      	movs	r1, #64	; 0x40
 80059f4:	68f8      	ldr	r0, [r7, #12]
 80059f6:	f000 f831 	bl	8005a5c <I2C_WaitOnFlagUntilTimeout>
 80059fa:	4603      	mov	r3, r0
 80059fc:	2b00      	cmp	r3, #0
 80059fe:	d001      	beq.n	8005a04 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005a00:	2301      	movs	r3, #1
 8005a02:	e000      	b.n	8005a06 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005a04:	2300      	movs	r3, #0
}
 8005a06:	4618      	mov	r0, r3
 8005a08:	3710      	adds	r7, #16
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	80002000 	.word	0x80002000

08005a14 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005a14:	b480      	push	{r7}
 8005a16:	b083      	sub	sp, #12
 8005a18:	af00      	add	r7, sp, #0
 8005a1a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	699b      	ldr	r3, [r3, #24]
 8005a22:	f003 0302 	and.w	r3, r3, #2
 8005a26:	2b02      	cmp	r3, #2
 8005a28:	d103      	bne.n	8005a32 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	2200      	movs	r2, #0
 8005a30:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	699b      	ldr	r3, [r3, #24]
 8005a38:	f003 0301 	and.w	r3, r3, #1
 8005a3c:	2b01      	cmp	r3, #1
 8005a3e:	d007      	beq.n	8005a50 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	699a      	ldr	r2, [r3, #24]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f042 0201 	orr.w	r2, r2, #1
 8005a4e:	619a      	str	r2, [r3, #24]
  }
}
 8005a50:	bf00      	nop
 8005a52:	370c      	adds	r7, #12
 8005a54:	46bd      	mov	sp, r7
 8005a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a5a:	4770      	bx	lr

08005a5c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	b084      	sub	sp, #16
 8005a60:	af00      	add	r7, sp, #0
 8005a62:	60f8      	str	r0, [r7, #12]
 8005a64:	60b9      	str	r1, [r7, #8]
 8005a66:	603b      	str	r3, [r7, #0]
 8005a68:	4613      	mov	r3, r2
 8005a6a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a6c:	e022      	b.n	8005ab4 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a6e:	683b      	ldr	r3, [r7, #0]
 8005a70:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a74:	d01e      	beq.n	8005ab4 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a76:	f7fd ff21 	bl	80038bc <HAL_GetTick>
 8005a7a:	4602      	mov	r2, r0
 8005a7c:	69bb      	ldr	r3, [r7, #24]
 8005a7e:	1ad3      	subs	r3, r2, r3
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d302      	bcc.n	8005a8c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	2b00      	cmp	r3, #0
 8005a8a:	d113      	bne.n	8005ab4 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a90:	f043 0220 	orr.w	r2, r3, #32
 8005a94:	68fb      	ldr	r3, [r7, #12]
 8005a96:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2220      	movs	r2, #32
 8005a9c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2200      	movs	r2, #0
 8005aa4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e00f      	b.n	8005ad4 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	699a      	ldr	r2, [r3, #24]
 8005aba:	68bb      	ldr	r3, [r7, #8]
 8005abc:	4013      	ands	r3, r2
 8005abe:	68ba      	ldr	r2, [r7, #8]
 8005ac0:	429a      	cmp	r2, r3
 8005ac2:	bf0c      	ite	eq
 8005ac4:	2301      	moveq	r3, #1
 8005ac6:	2300      	movne	r3, #0
 8005ac8:	b2db      	uxtb	r3, r3
 8005aca:	461a      	mov	r2, r3
 8005acc:	79fb      	ldrb	r3, [r7, #7]
 8005ace:	429a      	cmp	r2, r3
 8005ad0:	d0cd      	beq.n	8005a6e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005ad2:	2300      	movs	r3, #0
}
 8005ad4:	4618      	mov	r0, r3
 8005ad6:	3710      	adds	r7, #16
 8005ad8:	46bd      	mov	sp, r7
 8005ada:	bd80      	pop	{r7, pc}

08005adc <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005adc:	b580      	push	{r7, lr}
 8005ade:	b084      	sub	sp, #16
 8005ae0:	af00      	add	r7, sp, #0
 8005ae2:	60f8      	str	r0, [r7, #12]
 8005ae4:	60b9      	str	r1, [r7, #8]
 8005ae6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ae8:	e02c      	b.n	8005b44 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005aea:	687a      	ldr	r2, [r7, #4]
 8005aec:	68b9      	ldr	r1, [r7, #8]
 8005aee:	68f8      	ldr	r0, [r7, #12]
 8005af0:	f000 f870 	bl	8005bd4 <I2C_IsAcknowledgeFailed>
 8005af4:	4603      	mov	r3, r0
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d001      	beq.n	8005afe <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005afa:	2301      	movs	r3, #1
 8005afc:	e02a      	b.n	8005b54 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005afe:	68bb      	ldr	r3, [r7, #8]
 8005b00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005b04:	d01e      	beq.n	8005b44 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b06:	f7fd fed9 	bl	80038bc <HAL_GetTick>
 8005b0a:	4602      	mov	r2, r0
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	1ad3      	subs	r3, r2, r3
 8005b10:	68ba      	ldr	r2, [r7, #8]
 8005b12:	429a      	cmp	r2, r3
 8005b14:	d302      	bcc.n	8005b1c <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d113      	bne.n	8005b44 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b20:	f043 0220 	orr.w	r2, r3, #32
 8005b24:	68fb      	ldr	r3, [r7, #12]
 8005b26:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2220      	movs	r2, #32
 8005b2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	2200      	movs	r2, #0
 8005b34:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	2200      	movs	r2, #0
 8005b3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005b40:	2301      	movs	r3, #1
 8005b42:	e007      	b.n	8005b54 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	681b      	ldr	r3, [r3, #0]
 8005b48:	699b      	ldr	r3, [r3, #24]
 8005b4a:	f003 0302 	and.w	r3, r3, #2
 8005b4e:	2b02      	cmp	r3, #2
 8005b50:	d1cb      	bne.n	8005aea <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b52:	2300      	movs	r3, #0
}
 8005b54:	4618      	mov	r0, r3
 8005b56:	3710      	adds	r7, #16
 8005b58:	46bd      	mov	sp, r7
 8005b5a:	bd80      	pop	{r7, pc}

08005b5c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b5c:	b580      	push	{r7, lr}
 8005b5e:	b084      	sub	sp, #16
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b68:	e028      	b.n	8005bbc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b6a:	687a      	ldr	r2, [r7, #4]
 8005b6c:	68b9      	ldr	r1, [r7, #8]
 8005b6e:	68f8      	ldr	r0, [r7, #12]
 8005b70:	f000 f830 	bl	8005bd4 <I2C_IsAcknowledgeFailed>
 8005b74:	4603      	mov	r3, r0
 8005b76:	2b00      	cmp	r3, #0
 8005b78:	d001      	beq.n	8005b7e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b7a:	2301      	movs	r3, #1
 8005b7c:	e026      	b.n	8005bcc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b7e:	f7fd fe9d 	bl	80038bc <HAL_GetTick>
 8005b82:	4602      	mov	r2, r0
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	1ad3      	subs	r3, r2, r3
 8005b88:	68ba      	ldr	r2, [r7, #8]
 8005b8a:	429a      	cmp	r2, r3
 8005b8c:	d302      	bcc.n	8005b94 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	2b00      	cmp	r3, #0
 8005b92:	d113      	bne.n	8005bbc <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b94:	68fb      	ldr	r3, [r7, #12]
 8005b96:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b98:	f043 0220 	orr.w	r2, r3, #32
 8005b9c:	68fb      	ldr	r3, [r7, #12]
 8005b9e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	2220      	movs	r2, #32
 8005ba4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ba8:	68fb      	ldr	r3, [r7, #12]
 8005baa:	2200      	movs	r2, #0
 8005bac:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2200      	movs	r2, #0
 8005bb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005bb8:	2301      	movs	r3, #1
 8005bba:	e007      	b.n	8005bcc <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	681b      	ldr	r3, [r3, #0]
 8005bc0:	699b      	ldr	r3, [r3, #24]
 8005bc2:	f003 0320 	and.w	r3, r3, #32
 8005bc6:	2b20      	cmp	r3, #32
 8005bc8:	d1cf      	bne.n	8005b6a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005bca:	2300      	movs	r3, #0
}
 8005bcc:	4618      	mov	r0, r3
 8005bce:	3710      	adds	r7, #16
 8005bd0:	46bd      	mov	sp, r7
 8005bd2:	bd80      	pop	{r7, pc}

08005bd4 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b084      	sub	sp, #16
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	60f8      	str	r0, [r7, #12]
 8005bdc:	60b9      	str	r1, [r7, #8]
 8005bde:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	f003 0310 	and.w	r3, r3, #16
 8005bea:	2b10      	cmp	r3, #16
 8005bec:	d151      	bne.n	8005c92 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005bee:	e022      	b.n	8005c36 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005bf0:	68bb      	ldr	r3, [r7, #8]
 8005bf2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005bf6:	d01e      	beq.n	8005c36 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005bf8:	f7fd fe60 	bl	80038bc <HAL_GetTick>
 8005bfc:	4602      	mov	r2, r0
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	1ad3      	subs	r3, r2, r3
 8005c02:	68ba      	ldr	r2, [r7, #8]
 8005c04:	429a      	cmp	r2, r3
 8005c06:	d302      	bcc.n	8005c0e <I2C_IsAcknowledgeFailed+0x3a>
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d113      	bne.n	8005c36 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c0e:	68fb      	ldr	r3, [r7, #12]
 8005c10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c12:	f043 0220 	orr.w	r2, r3, #32
 8005c16:	68fb      	ldr	r3, [r7, #12]
 8005c18:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005c1a:	68fb      	ldr	r3, [r7, #12]
 8005c1c:	2220      	movs	r2, #32
 8005c1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	2200      	movs	r2, #0
 8005c26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	2200      	movs	r2, #0
 8005c2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005c32:	2301      	movs	r3, #1
 8005c34:	e02e      	b.n	8005c94 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	699b      	ldr	r3, [r3, #24]
 8005c3c:	f003 0320 	and.w	r3, r3, #32
 8005c40:	2b20      	cmp	r3, #32
 8005c42:	d1d5      	bne.n	8005bf0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	681b      	ldr	r3, [r3, #0]
 8005c48:	2210      	movs	r2, #16
 8005c4a:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	2220      	movs	r2, #32
 8005c52:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005c54:	68f8      	ldr	r0, [r7, #12]
 8005c56:	f7ff fedd 	bl	8005a14 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	681b      	ldr	r3, [r3, #0]
 8005c5e:	6859      	ldr	r1, [r3, #4]
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	681a      	ldr	r2, [r3, #0]
 8005c64:	4b0d      	ldr	r3, [pc, #52]	; (8005c9c <I2C_IsAcknowledgeFailed+0xc8>)
 8005c66:	400b      	ands	r3, r1
 8005c68:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c6e:	f043 0204 	orr.w	r2, r3, #4
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2220      	movs	r2, #32
 8005c7a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	2200      	movs	r2, #0
 8005c82:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005c86:	68fb      	ldr	r3, [r7, #12]
 8005c88:	2200      	movs	r2, #0
 8005c8a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005c8e:	2301      	movs	r3, #1
 8005c90:	e000      	b.n	8005c94 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005c92:	2300      	movs	r3, #0
}
 8005c94:	4618      	mov	r0, r3
 8005c96:	3710      	adds	r7, #16
 8005c98:	46bd      	mov	sp, r7
 8005c9a:	bd80      	pop	{r7, pc}
 8005c9c:	fe00e800 	.word	0xfe00e800

08005ca0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8005ca0:	b480      	push	{r7}
 8005ca2:	b085      	sub	sp, #20
 8005ca4:	af00      	add	r7, sp, #0
 8005ca6:	60f8      	str	r0, [r7, #12]
 8005ca8:	607b      	str	r3, [r7, #4]
 8005caa:	460b      	mov	r3, r1
 8005cac:	817b      	strh	r3, [r7, #10]
 8005cae:	4613      	mov	r3, r2
 8005cb0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8005cb2:	68fb      	ldr	r3, [r7, #12]
 8005cb4:	681b      	ldr	r3, [r3, #0]
 8005cb6:	685a      	ldr	r2, [r3, #4]
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	0d5b      	lsrs	r3, r3, #21
 8005cbc:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005cc0:	4b0d      	ldr	r3, [pc, #52]	; (8005cf8 <I2C_TransferConfig+0x58>)
 8005cc2:	430b      	orrs	r3, r1
 8005cc4:	43db      	mvns	r3, r3
 8005cc6:	ea02 0103 	and.w	r1, r2, r3
 8005cca:	897b      	ldrh	r3, [r7, #10]
 8005ccc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005cd0:	7a7b      	ldrb	r3, [r7, #9]
 8005cd2:	041b      	lsls	r3, r3, #16
 8005cd4:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005cd8:	431a      	orrs	r2, r3
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	431a      	orrs	r2, r3
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	431a      	orrs	r2, r3
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005cea:	bf00      	nop
 8005cec:	3714      	adds	r7, #20
 8005cee:	46bd      	mov	sp, r7
 8005cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cf4:	4770      	bx	lr
 8005cf6:	bf00      	nop
 8005cf8:	03ff63ff 	.word	0x03ff63ff

08005cfc <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005cfc:	b480      	push	{r7}
 8005cfe:	b083      	sub	sp, #12
 8005d00:	af00      	add	r7, sp, #0
 8005d02:	6078      	str	r0, [r7, #4]
 8005d04:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005d0c:	b2db      	uxtb	r3, r3
 8005d0e:	2b20      	cmp	r3, #32
 8005d10:	d138      	bne.n	8005d84 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005d18:	2b01      	cmp	r3, #1
 8005d1a:	d101      	bne.n	8005d20 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005d1c:	2302      	movs	r3, #2
 8005d1e:	e032      	b.n	8005d86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2201      	movs	r2, #1
 8005d24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	2224      	movs	r2, #36	; 0x24
 8005d2c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	681a      	ldr	r2, [r3, #0]
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	f022 0201 	bic.w	r2, r2, #1
 8005d3e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	681a      	ldr	r2, [r3, #0]
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	681b      	ldr	r3, [r3, #0]
 8005d4a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005d4e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005d50:	687b      	ldr	r3, [r7, #4]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	6819      	ldr	r1, [r3, #0]
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	683a      	ldr	r2, [r7, #0]
 8005d5c:	430a      	orrs	r2, r1
 8005d5e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	681a      	ldr	r2, [r3, #0]
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f042 0201 	orr.w	r2, r2, #1
 8005d6e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	2220      	movs	r2, #32
 8005d74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	2200      	movs	r2, #0
 8005d7c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d80:	2300      	movs	r3, #0
 8005d82:	e000      	b.n	8005d86 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005d84:	2302      	movs	r3, #2
  }
}
 8005d86:	4618      	mov	r0, r3
 8005d88:	370c      	adds	r7, #12
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d90:	4770      	bx	lr

08005d92 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005d92:	b480      	push	{r7}
 8005d94:	b085      	sub	sp, #20
 8005d96:	af00      	add	r7, sp, #0
 8005d98:	6078      	str	r0, [r7, #4]
 8005d9a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005da2:	b2db      	uxtb	r3, r3
 8005da4:	2b20      	cmp	r3, #32
 8005da6:	d139      	bne.n	8005e1c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005dae:	2b01      	cmp	r3, #1
 8005db0:	d101      	bne.n	8005db6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005db2:	2302      	movs	r3, #2
 8005db4:	e033      	b.n	8005e1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	2201      	movs	r2, #1
 8005dba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2224      	movs	r2, #36	; 0x24
 8005dc2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	681a      	ldr	r2, [r3, #0]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f022 0201 	bic.w	r2, r2, #1
 8005dd4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005dde:	68fb      	ldr	r3, [r7, #12]
 8005de0:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005de4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005de6:	683b      	ldr	r3, [r7, #0]
 8005de8:	021b      	lsls	r3, r3, #8
 8005dea:	68fa      	ldr	r2, [r7, #12]
 8005dec:	4313      	orrs	r3, r2
 8005dee:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	68fa      	ldr	r2, [r7, #12]
 8005df6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f042 0201 	orr.w	r2, r2, #1
 8005e06:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	2220      	movs	r2, #32
 8005e0c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	2200      	movs	r2, #0
 8005e14:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e18:	2300      	movs	r3, #0
 8005e1a:	e000      	b.n	8005e1e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005e1c:	2302      	movs	r3, #2
  }
}
 8005e1e:	4618      	mov	r0, r3
 8005e20:	3714      	adds	r7, #20
 8005e22:	46bd      	mov	sp, r7
 8005e24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e28:	4770      	bx	lr
	...

08005e2c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005e2c:	b480      	push	{r7}
 8005e2e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005e30:	4b04      	ldr	r3, [pc, #16]	; (8005e44 <HAL_PWREx_GetVoltageRange+0x18>)
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005e38:	4618      	mov	r0, r3
 8005e3a:	46bd      	mov	sp, r7
 8005e3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	40007000 	.word	0x40007000

08005e48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b085      	sub	sp, #20
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e56:	d130      	bne.n	8005eba <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005e58:	4b23      	ldr	r3, [pc, #140]	; (8005ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005e60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005e64:	d038      	beq.n	8005ed8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005e66:	4b20      	ldr	r3, [pc, #128]	; (8005ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e68:	681b      	ldr	r3, [r3, #0]
 8005e6a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005e6e:	4a1e      	ldr	r2, [pc, #120]	; (8005ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e70:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005e74:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005e76:	4b1d      	ldr	r3, [pc, #116]	; (8005eec <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2232      	movs	r2, #50	; 0x32
 8005e7c:	fb02 f303 	mul.w	r3, r2, r3
 8005e80:	4a1b      	ldr	r2, [pc, #108]	; (8005ef0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005e82:	fba2 2303 	umull	r2, r3, r2, r3
 8005e86:	0c9b      	lsrs	r3, r3, #18
 8005e88:	3301      	adds	r3, #1
 8005e8a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e8c:	e002      	b.n	8005e94 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	3b01      	subs	r3, #1
 8005e92:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005e94:	4b14      	ldr	r3, [pc, #80]	; (8005ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005e9c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ea0:	d102      	bne.n	8005ea8 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005ea2:	68fb      	ldr	r3, [r7, #12]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d1f2      	bne.n	8005e8e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005ea8:	4b0f      	ldr	r3, [pc, #60]	; (8005ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005eaa:	695b      	ldr	r3, [r3, #20]
 8005eac:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005eb0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005eb4:	d110      	bne.n	8005ed8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005eb6:	2303      	movs	r3, #3
 8005eb8:	e00f      	b.n	8005eda <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005eba:	4b0b      	ldr	r3, [pc, #44]	; (8005ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005ec2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005ec6:	d007      	beq.n	8005ed8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005ec8:	4b07      	ldr	r3, [pc, #28]	; (8005ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005ed0:	4a05      	ldr	r2, [pc, #20]	; (8005ee8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005ed2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005ed6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005ed8:	2300      	movs	r3, #0
}
 8005eda:	4618      	mov	r0, r3
 8005edc:	3714      	adds	r7, #20
 8005ede:	46bd      	mov	sp, r7
 8005ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee4:	4770      	bx	lr
 8005ee6:	bf00      	nop
 8005ee8:	40007000 	.word	0x40007000
 8005eec:	20000200 	.word	0x20000200
 8005ef0:	431bde83 	.word	0x431bde83

08005ef4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005ef4:	b580      	push	{r7, lr}
 8005ef6:	b088      	sub	sp, #32
 8005ef8:	af00      	add	r7, sp, #0
 8005efa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	2b00      	cmp	r3, #0
 8005f00:	d101      	bne.n	8005f06 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	e3db      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005f06:	4ba4      	ldr	r3, [pc, #656]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005f08:	689b      	ldr	r3, [r3, #8]
 8005f0a:	f003 030c 	and.w	r3, r3, #12
 8005f0e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005f10:	4ba1      	ldr	r3, [pc, #644]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005f12:	68db      	ldr	r3, [r3, #12]
 8005f14:	f003 0303 	and.w	r3, r3, #3
 8005f18:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	681b      	ldr	r3, [r3, #0]
 8005f1e:	f003 0310 	and.w	r3, r3, #16
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	f000 80e1 	beq.w	80060ea <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005f28:	69bb      	ldr	r3, [r7, #24]
 8005f2a:	2b00      	cmp	r3, #0
 8005f2c:	d007      	beq.n	8005f3e <HAL_RCC_OscConfig+0x4a>
 8005f2e:	69bb      	ldr	r3, [r7, #24]
 8005f30:	2b0c      	cmp	r3, #12
 8005f32:	f040 8088 	bne.w	8006046 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005f36:	697b      	ldr	r3, [r7, #20]
 8005f38:	2b01      	cmp	r3, #1
 8005f3a:	f040 8084 	bne.w	8006046 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005f3e:	4b96      	ldr	r3, [pc, #600]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	f003 0302 	and.w	r3, r3, #2
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d005      	beq.n	8005f56 <HAL_RCC_OscConfig+0x62>
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	699b      	ldr	r3, [r3, #24]
 8005f4e:	2b00      	cmp	r3, #0
 8005f50:	d101      	bne.n	8005f56 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005f52:	2301      	movs	r3, #1
 8005f54:	e3b3      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	6a1a      	ldr	r2, [r3, #32]
 8005f5a:	4b8f      	ldr	r3, [pc, #572]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f003 0308 	and.w	r3, r3, #8
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d004      	beq.n	8005f70 <HAL_RCC_OscConfig+0x7c>
 8005f66:	4b8c      	ldr	r3, [pc, #560]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f6e:	e005      	b.n	8005f7c <HAL_RCC_OscConfig+0x88>
 8005f70:	4b89      	ldr	r3, [pc, #548]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005f72:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005f76:	091b      	lsrs	r3, r3, #4
 8005f78:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d223      	bcs.n	8005fc8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005f80:	687b      	ldr	r3, [r7, #4]
 8005f82:	6a1b      	ldr	r3, [r3, #32]
 8005f84:	4618      	mov	r0, r3
 8005f86:	f000 fd47 	bl	8006a18 <RCC_SetFlashLatencyFromMSIRange>
 8005f8a:	4603      	mov	r3, r0
 8005f8c:	2b00      	cmp	r3, #0
 8005f8e:	d001      	beq.n	8005f94 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8005f90:	2301      	movs	r3, #1
 8005f92:	e394      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005f94:	4b80      	ldr	r3, [pc, #512]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	4a7f      	ldr	r2, [pc, #508]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005f9a:	f043 0308 	orr.w	r3, r3, #8
 8005f9e:	6013      	str	r3, [r2, #0]
 8005fa0:	4b7d      	ldr	r3, [pc, #500]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a1b      	ldr	r3, [r3, #32]
 8005fac:	497a      	ldr	r1, [pc, #488]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fb2:	4b79      	ldr	r3, [pc, #484]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fb4:	685b      	ldr	r3, [r3, #4]
 8005fb6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	69db      	ldr	r3, [r3, #28]
 8005fbe:	021b      	lsls	r3, r3, #8
 8005fc0:	4975      	ldr	r1, [pc, #468]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fc2:	4313      	orrs	r3, r2
 8005fc4:	604b      	str	r3, [r1, #4]
 8005fc6:	e022      	b.n	800600e <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005fc8:	4b73      	ldr	r3, [pc, #460]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	4a72      	ldr	r2, [pc, #456]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fce:	f043 0308 	orr.w	r3, r3, #8
 8005fd2:	6013      	str	r3, [r2, #0]
 8005fd4:	4b70      	ldr	r3, [pc, #448]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6a1b      	ldr	r3, [r3, #32]
 8005fe0:	496d      	ldr	r1, [pc, #436]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fe2:	4313      	orrs	r3, r2
 8005fe4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005fe6:	4b6c      	ldr	r3, [pc, #432]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005fe8:	685b      	ldr	r3, [r3, #4]
 8005fea:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	69db      	ldr	r3, [r3, #28]
 8005ff2:	021b      	lsls	r3, r3, #8
 8005ff4:	4968      	ldr	r1, [pc, #416]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	6a1b      	ldr	r3, [r3, #32]
 8005ffe:	4618      	mov	r0, r3
 8006000:	f000 fd0a 	bl	8006a18 <RCC_SetFlashLatencyFromMSIRange>
 8006004:	4603      	mov	r3, r0
 8006006:	2b00      	cmp	r3, #0
 8006008:	d001      	beq.n	800600e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 800600a:	2301      	movs	r3, #1
 800600c:	e357      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800600e:	f000 fc41 	bl	8006894 <HAL_RCC_GetSysClockFreq>
 8006012:	4601      	mov	r1, r0
 8006014:	4b60      	ldr	r3, [pc, #384]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	091b      	lsrs	r3, r3, #4
 800601a:	f003 030f 	and.w	r3, r3, #15
 800601e:	4a5f      	ldr	r2, [pc, #380]	; (800619c <HAL_RCC_OscConfig+0x2a8>)
 8006020:	5cd3      	ldrb	r3, [r2, r3]
 8006022:	f003 031f 	and.w	r3, r3, #31
 8006026:	fa21 f303 	lsr.w	r3, r1, r3
 800602a:	4a5d      	ldr	r2, [pc, #372]	; (80061a0 <HAL_RCC_OscConfig+0x2ac>)
 800602c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 800602e:	4b5d      	ldr	r3, [pc, #372]	; (80061a4 <HAL_RCC_OscConfig+0x2b0>)
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	4618      	mov	r0, r3
 8006034:	f7fd fbf6 	bl	8003824 <HAL_InitTick>
 8006038:	4603      	mov	r3, r0
 800603a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800603c:	7bfb      	ldrb	r3, [r7, #15]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d052      	beq.n	80060e8 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 8006042:	7bfb      	ldrb	r3, [r7, #15]
 8006044:	e33b      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	699b      	ldr	r3, [r3, #24]
 800604a:	2b00      	cmp	r3, #0
 800604c:	d032      	beq.n	80060b4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800604e:	4b52      	ldr	r3, [pc, #328]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	4a51      	ldr	r2, [pc, #324]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006054:	f043 0301 	orr.w	r3, r3, #1
 8006058:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800605a:	f7fd fc2f 	bl	80038bc <HAL_GetTick>
 800605e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006060:	e008      	b.n	8006074 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006062:	f7fd fc2b 	bl	80038bc <HAL_GetTick>
 8006066:	4602      	mov	r2, r0
 8006068:	693b      	ldr	r3, [r7, #16]
 800606a:	1ad3      	subs	r3, r2, r3
 800606c:	2b02      	cmp	r3, #2
 800606e:	d901      	bls.n	8006074 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8006070:	2303      	movs	r3, #3
 8006072:	e324      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006074:	4b48      	ldr	r3, [pc, #288]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006076:	681b      	ldr	r3, [r3, #0]
 8006078:	f003 0302 	and.w	r3, r3, #2
 800607c:	2b00      	cmp	r3, #0
 800607e:	d0f0      	beq.n	8006062 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006080:	4b45      	ldr	r3, [pc, #276]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	4a44      	ldr	r2, [pc, #272]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006086:	f043 0308 	orr.w	r3, r3, #8
 800608a:	6013      	str	r3, [r2, #0]
 800608c:	4b42      	ldr	r3, [pc, #264]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006094:	687b      	ldr	r3, [r7, #4]
 8006096:	6a1b      	ldr	r3, [r3, #32]
 8006098:	493f      	ldr	r1, [pc, #252]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 800609a:	4313      	orrs	r3, r2
 800609c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800609e:	4b3e      	ldr	r3, [pc, #248]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 80060a0:	685b      	ldr	r3, [r3, #4]
 80060a2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	69db      	ldr	r3, [r3, #28]
 80060aa:	021b      	lsls	r3, r3, #8
 80060ac:	493a      	ldr	r1, [pc, #232]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 80060ae:	4313      	orrs	r3, r2
 80060b0:	604b      	str	r3, [r1, #4]
 80060b2:	e01a      	b.n	80060ea <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80060b4:	4b38      	ldr	r3, [pc, #224]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 80060b6:	681b      	ldr	r3, [r3, #0]
 80060b8:	4a37      	ldr	r2, [pc, #220]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 80060ba:	f023 0301 	bic.w	r3, r3, #1
 80060be:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80060c0:	f7fd fbfc 	bl	80038bc <HAL_GetTick>
 80060c4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80060c6:	e008      	b.n	80060da <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80060c8:	f7fd fbf8 	bl	80038bc <HAL_GetTick>
 80060cc:	4602      	mov	r2, r0
 80060ce:	693b      	ldr	r3, [r7, #16]
 80060d0:	1ad3      	subs	r3, r2, r3
 80060d2:	2b02      	cmp	r3, #2
 80060d4:	d901      	bls.n	80060da <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 80060d6:	2303      	movs	r3, #3
 80060d8:	e2f1      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80060da:	4b2f      	ldr	r3, [pc, #188]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	f003 0302 	and.w	r3, r3, #2
 80060e2:	2b00      	cmp	r3, #0
 80060e4:	d1f0      	bne.n	80060c8 <HAL_RCC_OscConfig+0x1d4>
 80060e6:	e000      	b.n	80060ea <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80060e8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	681b      	ldr	r3, [r3, #0]
 80060ee:	f003 0301 	and.w	r3, r3, #1
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d074      	beq.n	80061e0 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80060f6:	69bb      	ldr	r3, [r7, #24]
 80060f8:	2b08      	cmp	r3, #8
 80060fa:	d005      	beq.n	8006108 <HAL_RCC_OscConfig+0x214>
 80060fc:	69bb      	ldr	r3, [r7, #24]
 80060fe:	2b0c      	cmp	r3, #12
 8006100:	d10e      	bne.n	8006120 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006102:	697b      	ldr	r3, [r7, #20]
 8006104:	2b03      	cmp	r3, #3
 8006106:	d10b      	bne.n	8006120 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006108:	4b23      	ldr	r3, [pc, #140]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006110:	2b00      	cmp	r3, #0
 8006112:	d064      	beq.n	80061de <HAL_RCC_OscConfig+0x2ea>
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	685b      	ldr	r3, [r3, #4]
 8006118:	2b00      	cmp	r3, #0
 800611a:	d160      	bne.n	80061de <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 800611c:	2301      	movs	r3, #1
 800611e:	e2ce      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	685b      	ldr	r3, [r3, #4]
 8006124:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006128:	d106      	bne.n	8006138 <HAL_RCC_OscConfig+0x244>
 800612a:	4b1b      	ldr	r3, [pc, #108]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4a1a      	ldr	r2, [pc, #104]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006130:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006134:	6013      	str	r3, [r2, #0]
 8006136:	e01d      	b.n	8006174 <HAL_RCC_OscConfig+0x280>
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	685b      	ldr	r3, [r3, #4]
 800613c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006140:	d10c      	bne.n	800615c <HAL_RCC_OscConfig+0x268>
 8006142:	4b15      	ldr	r3, [pc, #84]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	4a14      	ldr	r2, [pc, #80]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006148:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800614c:	6013      	str	r3, [r2, #0]
 800614e:	4b12      	ldr	r3, [pc, #72]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	4a11      	ldr	r2, [pc, #68]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006154:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006158:	6013      	str	r3, [r2, #0]
 800615a:	e00b      	b.n	8006174 <HAL_RCC_OscConfig+0x280>
 800615c:	4b0e      	ldr	r3, [pc, #56]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	4a0d      	ldr	r2, [pc, #52]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 8006162:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006166:	6013      	str	r3, [r2, #0]
 8006168:	4b0b      	ldr	r3, [pc, #44]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a0a      	ldr	r2, [pc, #40]	; (8006198 <HAL_RCC_OscConfig+0x2a4>)
 800616e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006172:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006174:	687b      	ldr	r3, [r7, #4]
 8006176:	685b      	ldr	r3, [r3, #4]
 8006178:	2b00      	cmp	r3, #0
 800617a:	d01c      	beq.n	80061b6 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800617c:	f7fd fb9e 	bl	80038bc <HAL_GetTick>
 8006180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006182:	e011      	b.n	80061a8 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006184:	f7fd fb9a 	bl	80038bc <HAL_GetTick>
 8006188:	4602      	mov	r2, r0
 800618a:	693b      	ldr	r3, [r7, #16]
 800618c:	1ad3      	subs	r3, r2, r3
 800618e:	2b64      	cmp	r3, #100	; 0x64
 8006190:	d90a      	bls.n	80061a8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006192:	2303      	movs	r3, #3
 8006194:	e293      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
 8006196:	bf00      	nop
 8006198:	40021000 	.word	0x40021000
 800619c:	0800c7dc 	.word	0x0800c7dc
 80061a0:	20000200 	.word	0x20000200
 80061a4:	20000204 	.word	0x20000204
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061a8:	4bae      	ldr	r3, [pc, #696]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d0e7      	beq.n	8006184 <HAL_RCC_OscConfig+0x290>
 80061b4:	e014      	b.n	80061e0 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80061b6:	f7fd fb81 	bl	80038bc <HAL_GetTick>
 80061ba:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80061bc:	e008      	b.n	80061d0 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80061be:	f7fd fb7d 	bl	80038bc <HAL_GetTick>
 80061c2:	4602      	mov	r2, r0
 80061c4:	693b      	ldr	r3, [r7, #16]
 80061c6:	1ad3      	subs	r3, r2, r3
 80061c8:	2b64      	cmp	r3, #100	; 0x64
 80061ca:	d901      	bls.n	80061d0 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	e276      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80061d0:	4ba4      	ldr	r3, [pc, #656]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80061d2:	681b      	ldr	r3, [r3, #0]
 80061d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061d8:	2b00      	cmp	r3, #0
 80061da:	d1f0      	bne.n	80061be <HAL_RCC_OscConfig+0x2ca>
 80061dc:	e000      	b.n	80061e0 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061de:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80061e0:	687b      	ldr	r3, [r7, #4]
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f003 0302 	and.w	r3, r3, #2
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d060      	beq.n	80062ae <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80061ec:	69bb      	ldr	r3, [r7, #24]
 80061ee:	2b04      	cmp	r3, #4
 80061f0:	d005      	beq.n	80061fe <HAL_RCC_OscConfig+0x30a>
 80061f2:	69bb      	ldr	r3, [r7, #24]
 80061f4:	2b0c      	cmp	r3, #12
 80061f6:	d119      	bne.n	800622c <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80061f8:	697b      	ldr	r3, [r7, #20]
 80061fa:	2b02      	cmp	r3, #2
 80061fc:	d116      	bne.n	800622c <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80061fe:	4b99      	ldr	r3, [pc, #612]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006206:	2b00      	cmp	r3, #0
 8006208:	d005      	beq.n	8006216 <HAL_RCC_OscConfig+0x322>
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	68db      	ldr	r3, [r3, #12]
 800620e:	2b00      	cmp	r3, #0
 8006210:	d101      	bne.n	8006216 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 8006212:	2301      	movs	r3, #1
 8006214:	e253      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006216:	4b93      	ldr	r3, [pc, #588]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006218:	685b      	ldr	r3, [r3, #4]
 800621a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	691b      	ldr	r3, [r3, #16]
 8006222:	061b      	lsls	r3, r3, #24
 8006224:	498f      	ldr	r1, [pc, #572]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006226:	4313      	orrs	r3, r2
 8006228:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800622a:	e040      	b.n	80062ae <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	68db      	ldr	r3, [r3, #12]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d023      	beq.n	800627c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006234:	4b8b      	ldr	r3, [pc, #556]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a8a      	ldr	r2, [pc, #552]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 800623a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800623e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006240:	f7fd fb3c 	bl	80038bc <HAL_GetTick>
 8006244:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006246:	e008      	b.n	800625a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006248:	f7fd fb38 	bl	80038bc <HAL_GetTick>
 800624c:	4602      	mov	r2, r0
 800624e:	693b      	ldr	r3, [r7, #16]
 8006250:	1ad3      	subs	r3, r2, r3
 8006252:	2b02      	cmp	r3, #2
 8006254:	d901      	bls.n	800625a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e231      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800625a:	4b82      	ldr	r3, [pc, #520]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 800625c:	681b      	ldr	r3, [r3, #0]
 800625e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006262:	2b00      	cmp	r3, #0
 8006264:	d0f0      	beq.n	8006248 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006266:	4b7f      	ldr	r3, [pc, #508]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006268:	685b      	ldr	r3, [r3, #4]
 800626a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	691b      	ldr	r3, [r3, #16]
 8006272:	061b      	lsls	r3, r3, #24
 8006274:	497b      	ldr	r1, [pc, #492]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006276:	4313      	orrs	r3, r2
 8006278:	604b      	str	r3, [r1, #4]
 800627a:	e018      	b.n	80062ae <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800627c:	4b79      	ldr	r3, [pc, #484]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 800627e:	681b      	ldr	r3, [r3, #0]
 8006280:	4a78      	ldr	r2, [pc, #480]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006282:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006286:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006288:	f7fd fb18 	bl	80038bc <HAL_GetTick>
 800628c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800628e:	e008      	b.n	80062a2 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006290:	f7fd fb14 	bl	80038bc <HAL_GetTick>
 8006294:	4602      	mov	r2, r0
 8006296:	693b      	ldr	r3, [r7, #16]
 8006298:	1ad3      	subs	r3, r2, r3
 800629a:	2b02      	cmp	r3, #2
 800629c:	d901      	bls.n	80062a2 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e20d      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80062a2:	4b70      	ldr	r3, [pc, #448]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d1f0      	bne.n	8006290 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 0308 	and.w	r3, r3, #8
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d03c      	beq.n	8006334 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	695b      	ldr	r3, [r3, #20]
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d01c      	beq.n	80062fc <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80062c2:	4b68      	ldr	r3, [pc, #416]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80062c4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062c8:	4a66      	ldr	r2, [pc, #408]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80062ca:	f043 0301 	orr.w	r3, r3, #1
 80062ce:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80062d2:	f7fd faf3 	bl	80038bc <HAL_GetTick>
 80062d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062d8:	e008      	b.n	80062ec <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80062da:	f7fd faef 	bl	80038bc <HAL_GetTick>
 80062de:	4602      	mov	r2, r0
 80062e0:	693b      	ldr	r3, [r7, #16]
 80062e2:	1ad3      	subs	r3, r2, r3
 80062e4:	2b02      	cmp	r3, #2
 80062e6:	d901      	bls.n	80062ec <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 80062e8:	2303      	movs	r3, #3
 80062ea:	e1e8      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80062ec:	4b5d      	ldr	r3, [pc, #372]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80062ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d0ef      	beq.n	80062da <HAL_RCC_OscConfig+0x3e6>
 80062fa:	e01b      	b.n	8006334 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80062fc:	4b59      	ldr	r3, [pc, #356]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80062fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006302:	4a58      	ldr	r2, [pc, #352]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006304:	f023 0301 	bic.w	r3, r3, #1
 8006308:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800630c:	f7fd fad6 	bl	80038bc <HAL_GetTick>
 8006310:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006312:	e008      	b.n	8006326 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006314:	f7fd fad2 	bl	80038bc <HAL_GetTick>
 8006318:	4602      	mov	r2, r0
 800631a:	693b      	ldr	r3, [r7, #16]
 800631c:	1ad3      	subs	r3, r2, r3
 800631e:	2b02      	cmp	r3, #2
 8006320:	d901      	bls.n	8006326 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 8006322:	2303      	movs	r3, #3
 8006324:	e1cb      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8006326:	4b4f      	ldr	r3, [pc, #316]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006328:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800632c:	f003 0302 	and.w	r3, r3, #2
 8006330:	2b00      	cmp	r3, #0
 8006332:	d1ef      	bne.n	8006314 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	681b      	ldr	r3, [r3, #0]
 8006338:	f003 0304 	and.w	r3, r3, #4
 800633c:	2b00      	cmp	r3, #0
 800633e:	f000 80a5 	beq.w	800648c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006342:	2300      	movs	r3, #0
 8006344:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006346:	4b47      	ldr	r3, [pc, #284]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006348:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800634a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800634e:	2b00      	cmp	r3, #0
 8006350:	d10d      	bne.n	800636e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006352:	4b44      	ldr	r3, [pc, #272]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006354:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006356:	4a43      	ldr	r2, [pc, #268]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006358:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800635c:	6593      	str	r3, [r2, #88]	; 0x58
 800635e:	4b41      	ldr	r3, [pc, #260]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006360:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006362:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006366:	60bb      	str	r3, [r7, #8]
 8006368:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800636a:	2301      	movs	r3, #1
 800636c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800636e:	4b3e      	ldr	r3, [pc, #248]	; (8006468 <HAL_RCC_OscConfig+0x574>)
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006376:	2b00      	cmp	r3, #0
 8006378:	d118      	bne.n	80063ac <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800637a:	4b3b      	ldr	r3, [pc, #236]	; (8006468 <HAL_RCC_OscConfig+0x574>)
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4a3a      	ldr	r2, [pc, #232]	; (8006468 <HAL_RCC_OscConfig+0x574>)
 8006380:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006384:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006386:	f7fd fa99 	bl	80038bc <HAL_GetTick>
 800638a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800638c:	e008      	b.n	80063a0 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800638e:	f7fd fa95 	bl	80038bc <HAL_GetTick>
 8006392:	4602      	mov	r2, r0
 8006394:	693b      	ldr	r3, [r7, #16]
 8006396:	1ad3      	subs	r3, r2, r3
 8006398:	2b02      	cmp	r3, #2
 800639a:	d901      	bls.n	80063a0 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800639c:	2303      	movs	r3, #3
 800639e:	e18e      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80063a0:	4b31      	ldr	r3, [pc, #196]	; (8006468 <HAL_RCC_OscConfig+0x574>)
 80063a2:	681b      	ldr	r3, [r3, #0]
 80063a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80063a8:	2b00      	cmp	r3, #0
 80063aa:	d0f0      	beq.n	800638e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	689b      	ldr	r3, [r3, #8]
 80063b0:	2b01      	cmp	r3, #1
 80063b2:	d108      	bne.n	80063c6 <HAL_RCC_OscConfig+0x4d2>
 80063b4:	4b2b      	ldr	r3, [pc, #172]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80063b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063ba:	4a2a      	ldr	r2, [pc, #168]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80063bc:	f043 0301 	orr.w	r3, r3, #1
 80063c0:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063c4:	e024      	b.n	8006410 <HAL_RCC_OscConfig+0x51c>
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	689b      	ldr	r3, [r3, #8]
 80063ca:	2b05      	cmp	r3, #5
 80063cc:	d110      	bne.n	80063f0 <HAL_RCC_OscConfig+0x4fc>
 80063ce:	4b25      	ldr	r3, [pc, #148]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80063d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063d4:	4a23      	ldr	r2, [pc, #140]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80063d6:	f043 0304 	orr.w	r3, r3, #4
 80063da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063de:	4b21      	ldr	r3, [pc, #132]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80063e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063e4:	4a1f      	ldr	r2, [pc, #124]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80063e6:	f043 0301 	orr.w	r3, r3, #1
 80063ea:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80063ee:	e00f      	b.n	8006410 <HAL_RCC_OscConfig+0x51c>
 80063f0:	4b1c      	ldr	r3, [pc, #112]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80063f2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80063f6:	4a1b      	ldr	r2, [pc, #108]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 80063f8:	f023 0301 	bic.w	r3, r3, #1
 80063fc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006400:	4b18      	ldr	r3, [pc, #96]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006402:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006406:	4a17      	ldr	r2, [pc, #92]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006408:	f023 0304 	bic.w	r3, r3, #4
 800640c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	689b      	ldr	r3, [r3, #8]
 8006414:	2b00      	cmp	r3, #0
 8006416:	d016      	beq.n	8006446 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006418:	f7fd fa50 	bl	80038bc <HAL_GetTick>
 800641c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800641e:	e00a      	b.n	8006436 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006420:	f7fd fa4c 	bl	80038bc <HAL_GetTick>
 8006424:	4602      	mov	r2, r0
 8006426:	693b      	ldr	r3, [r7, #16]
 8006428:	1ad3      	subs	r3, r2, r3
 800642a:	f241 3288 	movw	r2, #5000	; 0x1388
 800642e:	4293      	cmp	r3, r2
 8006430:	d901      	bls.n	8006436 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 8006432:	2303      	movs	r3, #3
 8006434:	e143      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006436:	4b0b      	ldr	r3, [pc, #44]	; (8006464 <HAL_RCC_OscConfig+0x570>)
 8006438:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800643c:	f003 0302 	and.w	r3, r3, #2
 8006440:	2b00      	cmp	r3, #0
 8006442:	d0ed      	beq.n	8006420 <HAL_RCC_OscConfig+0x52c>
 8006444:	e019      	b.n	800647a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006446:	f7fd fa39 	bl	80038bc <HAL_GetTick>
 800644a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800644c:	e00e      	b.n	800646c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800644e:	f7fd fa35 	bl	80038bc <HAL_GetTick>
 8006452:	4602      	mov	r2, r0
 8006454:	693b      	ldr	r3, [r7, #16]
 8006456:	1ad3      	subs	r3, r2, r3
 8006458:	f241 3288 	movw	r2, #5000	; 0x1388
 800645c:	4293      	cmp	r3, r2
 800645e:	d905      	bls.n	800646c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006460:	2303      	movs	r3, #3
 8006462:	e12c      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
 8006464:	40021000 	.word	0x40021000
 8006468:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800646c:	4b96      	ldr	r3, [pc, #600]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 800646e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006472:	f003 0302 	and.w	r3, r3, #2
 8006476:	2b00      	cmp	r3, #0
 8006478:	d1e9      	bne.n	800644e <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800647a:	7ffb      	ldrb	r3, [r7, #31]
 800647c:	2b01      	cmp	r3, #1
 800647e:	d105      	bne.n	800648c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006480:	4b91      	ldr	r3, [pc, #580]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006482:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006484:	4a90      	ldr	r2, [pc, #576]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006486:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800648a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	681b      	ldr	r3, [r3, #0]
 8006490:	f003 0320 	and.w	r3, r3, #32
 8006494:	2b00      	cmp	r3, #0
 8006496:	d03c      	beq.n	8006512 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800649c:	2b00      	cmp	r3, #0
 800649e:	d01c      	beq.n	80064da <HAL_RCC_OscConfig+0x5e6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80064a0:	4b89      	ldr	r3, [pc, #548]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80064a2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80064a6:	4a88      	ldr	r2, [pc, #544]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80064a8:	f043 0301 	orr.w	r3, r3, #1
 80064ac:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b0:	f7fd fa04 	bl	80038bc <HAL_GetTick>
 80064b4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80064b6:	e008      	b.n	80064ca <HAL_RCC_OscConfig+0x5d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064b8:	f7fd fa00 	bl	80038bc <HAL_GetTick>
 80064bc:	4602      	mov	r2, r0
 80064be:	693b      	ldr	r3, [r7, #16]
 80064c0:	1ad3      	subs	r3, r2, r3
 80064c2:	2b02      	cmp	r3, #2
 80064c4:	d901      	bls.n	80064ca <HAL_RCC_OscConfig+0x5d6>
        {
          return HAL_TIMEOUT;
 80064c6:	2303      	movs	r3, #3
 80064c8:	e0f9      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80064ca:	4b7f      	ldr	r3, [pc, #508]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80064cc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80064d0:	f003 0302 	and.w	r3, r3, #2
 80064d4:	2b00      	cmp	r3, #0
 80064d6:	d0ef      	beq.n	80064b8 <HAL_RCC_OscConfig+0x5c4>
 80064d8:	e01b      	b.n	8006512 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80064da:	4b7b      	ldr	r3, [pc, #492]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80064dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80064e0:	4a79      	ldr	r2, [pc, #484]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80064e2:	f023 0301 	bic.w	r3, r3, #1
 80064e6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064ea:	f7fd f9e7 	bl	80038bc <HAL_GetTick>
 80064ee:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80064f0:	e008      	b.n	8006504 <HAL_RCC_OscConfig+0x610>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80064f2:	f7fd f9e3 	bl	80038bc <HAL_GetTick>
 80064f6:	4602      	mov	r2, r0
 80064f8:	693b      	ldr	r3, [r7, #16]
 80064fa:	1ad3      	subs	r3, r2, r3
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d901      	bls.n	8006504 <HAL_RCC_OscConfig+0x610>
        {
          return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e0dc      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8006504:	4b70      	ldr	r3, [pc, #448]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006506:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800650a:	f003 0302 	and.w	r3, r3, #2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d1ef      	bne.n	80064f2 <HAL_RCC_OscConfig+0x5fe>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006516:	2b00      	cmp	r3, #0
 8006518:	f000 80d0 	beq.w	80066bc <HAL_RCC_OscConfig+0x7c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 800651c:	69bb      	ldr	r3, [r7, #24]
 800651e:	2b0c      	cmp	r3, #12
 8006520:	f000 808d 	beq.w	800663e <HAL_RCC_OscConfig+0x74a>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006528:	2b02      	cmp	r3, #2
 800652a:	d15a      	bne.n	80065e2 <HAL_RCC_OscConfig+0x6ee>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800652c:	4b66      	ldr	r3, [pc, #408]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 800652e:	681b      	ldr	r3, [r3, #0]
 8006530:	4a65      	ldr	r2, [pc, #404]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006532:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006536:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006538:	f7fd f9c0 	bl	80038bc <HAL_GetTick>
 800653c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800653e:	e008      	b.n	8006552 <HAL_RCC_OscConfig+0x65e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006540:	f7fd f9bc 	bl	80038bc <HAL_GetTick>
 8006544:	4602      	mov	r2, r0
 8006546:	693b      	ldr	r3, [r7, #16]
 8006548:	1ad3      	subs	r3, r2, r3
 800654a:	2b02      	cmp	r3, #2
 800654c:	d901      	bls.n	8006552 <HAL_RCC_OscConfig+0x65e>
          {
            return HAL_TIMEOUT;
 800654e:	2303      	movs	r3, #3
 8006550:	e0b5      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006552:	4b5d      	ldr	r3, [pc, #372]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800655a:	2b00      	cmp	r3, #0
 800655c:	d1f0      	bne.n	8006540 <HAL_RCC_OscConfig+0x64c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800655e:	4b5a      	ldr	r3, [pc, #360]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006560:	68da      	ldr	r2, [r3, #12]
 8006562:	4b5a      	ldr	r3, [pc, #360]	; (80066cc <HAL_RCC_OscConfig+0x7d8>)
 8006564:	4013      	ands	r3, r2
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800656a:	687a      	ldr	r2, [r7, #4]
 800656c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800656e:	3a01      	subs	r2, #1
 8006570:	0112      	lsls	r2, r2, #4
 8006572:	4311      	orrs	r1, r2
 8006574:	687a      	ldr	r2, [r7, #4]
 8006576:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006578:	0212      	lsls	r2, r2, #8
 800657a:	4311      	orrs	r1, r2
 800657c:	687a      	ldr	r2, [r7, #4]
 800657e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006580:	0852      	lsrs	r2, r2, #1
 8006582:	3a01      	subs	r2, #1
 8006584:	0552      	lsls	r2, r2, #21
 8006586:	4311      	orrs	r1, r2
 8006588:	687a      	ldr	r2, [r7, #4]
 800658a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800658c:	0852      	lsrs	r2, r2, #1
 800658e:	3a01      	subs	r2, #1
 8006590:	0652      	lsls	r2, r2, #25
 8006592:	4311      	orrs	r1, r2
 8006594:	687a      	ldr	r2, [r7, #4]
 8006596:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006598:	06d2      	lsls	r2, r2, #27
 800659a:	430a      	orrs	r2, r1
 800659c:	494a      	ldr	r1, [pc, #296]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 800659e:	4313      	orrs	r3, r2
 80065a0:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80065a2:	4b49      	ldr	r3, [pc, #292]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	4a48      	ldr	r2, [pc, #288]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065a8:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80065ac:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80065ae:	4b46      	ldr	r3, [pc, #280]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065b0:	68db      	ldr	r3, [r3, #12]
 80065b2:	4a45      	ldr	r2, [pc, #276]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065b4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80065b8:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065ba:	f7fd f97f 	bl	80038bc <HAL_GetTick>
 80065be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065c0:	e008      	b.n	80065d4 <HAL_RCC_OscConfig+0x6e0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80065c2:	f7fd f97b 	bl	80038bc <HAL_GetTick>
 80065c6:	4602      	mov	r2, r0
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	1ad3      	subs	r3, r2, r3
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d901      	bls.n	80065d4 <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e074      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80065d4:	4b3c      	ldr	r3, [pc, #240]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d0f0      	beq.n	80065c2 <HAL_RCC_OscConfig+0x6ce>
 80065e0:	e06c      	b.n	80066bc <HAL_RCC_OscConfig+0x7c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80065e2:	4b39      	ldr	r3, [pc, #228]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	4a38      	ldr	r2, [pc, #224]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065e8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80065ec:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80065ee:	4b36      	ldr	r3, [pc, #216]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065f0:	681b      	ldr	r3, [r3, #0]
 80065f2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80065f6:	2b00      	cmp	r3, #0
 80065f8:	d105      	bne.n	8006606 <HAL_RCC_OscConfig+0x712>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80065fa:	4b33      	ldr	r3, [pc, #204]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 80065fc:	68db      	ldr	r3, [r3, #12]
 80065fe:	4a32      	ldr	r2, [pc, #200]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006600:	f023 0303 	bic.w	r3, r3, #3
 8006604:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 8006606:	4b30      	ldr	r3, [pc, #192]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006608:	68db      	ldr	r3, [r3, #12]
 800660a:	4a2f      	ldr	r2, [pc, #188]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 800660c:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8006610:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006614:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006616:	f7fd f951 	bl	80038bc <HAL_GetTick>
 800661a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800661c:	e008      	b.n	8006630 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800661e:	f7fd f94d 	bl	80038bc <HAL_GetTick>
 8006622:	4602      	mov	r2, r0
 8006624:	693b      	ldr	r3, [r7, #16]
 8006626:	1ad3      	subs	r3, r2, r3
 8006628:	2b02      	cmp	r3, #2
 800662a:	d901      	bls.n	8006630 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 800662c:	2303      	movs	r3, #3
 800662e:	e046      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006630:	4b25      	ldr	r3, [pc, #148]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006638:	2b00      	cmp	r3, #0
 800663a:	d1f0      	bne.n	800661e <HAL_RCC_OscConfig+0x72a>
 800663c:	e03e      	b.n	80066bc <HAL_RCC_OscConfig+0x7c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006642:	2b01      	cmp	r3, #1
 8006644:	d101      	bne.n	800664a <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 8006646:	2301      	movs	r3, #1
 8006648:	e039      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 800664a:	4b1f      	ldr	r3, [pc, #124]	; (80066c8 <HAL_RCC_OscConfig+0x7d4>)
 800664c:	68db      	ldr	r3, [r3, #12]
 800664e:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f003 0203 	and.w	r2, r3, #3
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800665a:	429a      	cmp	r2, r3
 800665c:	d12c      	bne.n	80066b8 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800665e:	697b      	ldr	r3, [r7, #20]
 8006660:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006668:	3b01      	subs	r3, #1
 800666a:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800666c:	429a      	cmp	r2, r3
 800666e:	d123      	bne.n	80066b8 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006670:	697b      	ldr	r3, [r7, #20]
 8006672:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800667a:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800667c:	429a      	cmp	r2, r3
 800667e:	d11b      	bne.n	80066b8 <HAL_RCC_OscConfig+0x7c4>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006686:	687b      	ldr	r3, [r7, #4]
 8006688:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800668a:	06db      	lsls	r3, r3, #27
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800668c:	429a      	cmp	r2, r3
 800668e:	d113      	bne.n	80066b8 <HAL_RCC_OscConfig+0x7c4>
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006690:	697b      	ldr	r3, [r7, #20]
 8006692:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800669a:	085b      	lsrs	r3, r3, #1
 800669c:	3b01      	subs	r3, #1
 800669e:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80066a0:	429a      	cmp	r2, r3
 80066a2:	d109      	bne.n	80066b8 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80066a4:	697b      	ldr	r3, [r7, #20]
 80066a6:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80066ae:	085b      	lsrs	r3, r3, #1
 80066b0:	3b01      	subs	r3, #1
 80066b2:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80066b4:	429a      	cmp	r2, r3
 80066b6:	d001      	beq.n	80066bc <HAL_RCC_OscConfig+0x7c8>
        {
          return HAL_ERROR;
 80066b8:	2301      	movs	r3, #1
 80066ba:	e000      	b.n	80066be <HAL_RCC_OscConfig+0x7ca>
        }
      }
    }
  }
  return HAL_OK;
 80066bc:	2300      	movs	r3, #0
}
 80066be:	4618      	mov	r0, r3
 80066c0:	3720      	adds	r7, #32
 80066c2:	46bd      	mov	sp, r7
 80066c4:	bd80      	pop	{r7, pc}
 80066c6:	bf00      	nop
 80066c8:	40021000 	.word	0x40021000
 80066cc:	019d808c 	.word	0x019d808c

080066d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80066d0:	b580      	push	{r7, lr}
 80066d2:	b084      	sub	sp, #16
 80066d4:	af00      	add	r7, sp, #0
 80066d6:	6078      	str	r0, [r7, #4]
 80066d8:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	2b00      	cmp	r3, #0
 80066de:	d101      	bne.n	80066e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80066e0:	2301      	movs	r3, #1
 80066e2:	e0c8      	b.n	8006876 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80066e4:	4b66      	ldr	r3, [pc, #408]	; (8006880 <HAL_RCC_ClockConfig+0x1b0>)
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0307 	and.w	r3, r3, #7
 80066ec:	683a      	ldr	r2, [r7, #0]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d910      	bls.n	8006714 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80066f2:	4b63      	ldr	r3, [pc, #396]	; (8006880 <HAL_RCC_ClockConfig+0x1b0>)
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	f023 0207 	bic.w	r2, r3, #7
 80066fa:	4961      	ldr	r1, [pc, #388]	; (8006880 <HAL_RCC_ClockConfig+0x1b0>)
 80066fc:	683b      	ldr	r3, [r7, #0]
 80066fe:	4313      	orrs	r3, r2
 8006700:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006702:	4b5f      	ldr	r3, [pc, #380]	; (8006880 <HAL_RCC_ClockConfig+0x1b0>)
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	f003 0307 	and.w	r3, r3, #7
 800670a:	683a      	ldr	r2, [r7, #0]
 800670c:	429a      	cmp	r2, r3
 800670e:	d001      	beq.n	8006714 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006710:	2301      	movs	r3, #1
 8006712:	e0b0      	b.n	8006876 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	f003 0301 	and.w	r3, r3, #1
 800671c:	2b00      	cmp	r3, #0
 800671e:	d04c      	beq.n	80067ba <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	685b      	ldr	r3, [r3, #4]
 8006724:	2b03      	cmp	r3, #3
 8006726:	d107      	bne.n	8006738 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006728:	4b56      	ldr	r3, [pc, #344]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006730:	2b00      	cmp	r3, #0
 8006732:	d121      	bne.n	8006778 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006734:	2301      	movs	r3, #1
 8006736:	e09e      	b.n	8006876 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	685b      	ldr	r3, [r3, #4]
 800673c:	2b02      	cmp	r3, #2
 800673e:	d107      	bne.n	8006750 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006740:	4b50      	ldr	r3, [pc, #320]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006748:	2b00      	cmp	r3, #0
 800674a:	d115      	bne.n	8006778 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e092      	b.n	8006876 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	685b      	ldr	r3, [r3, #4]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d107      	bne.n	8006768 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006758:	4b4a      	ldr	r3, [pc, #296]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 0302 	and.w	r3, r3, #2
 8006760:	2b00      	cmp	r3, #0
 8006762:	d109      	bne.n	8006778 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006764:	2301      	movs	r3, #1
 8006766:	e086      	b.n	8006876 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006768:	4b46      	ldr	r3, [pc, #280]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006770:	2b00      	cmp	r3, #0
 8006772:	d101      	bne.n	8006778 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006774:	2301      	movs	r3, #1
 8006776:	e07e      	b.n	8006876 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006778:	4b42      	ldr	r3, [pc, #264]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 800677a:	689b      	ldr	r3, [r3, #8]
 800677c:	f023 0203 	bic.w	r2, r3, #3
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	493f      	ldr	r1, [pc, #252]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 8006786:	4313      	orrs	r3, r2
 8006788:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800678a:	f7fd f897 	bl	80038bc <HAL_GetTick>
 800678e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006790:	e00a      	b.n	80067a8 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006792:	f7fd f893 	bl	80038bc <HAL_GetTick>
 8006796:	4602      	mov	r2, r0
 8006798:	68fb      	ldr	r3, [r7, #12]
 800679a:	1ad3      	subs	r3, r2, r3
 800679c:	f241 3288 	movw	r2, #5000	; 0x1388
 80067a0:	4293      	cmp	r3, r2
 80067a2:	d901      	bls.n	80067a8 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80067a4:	2303      	movs	r3, #3
 80067a6:	e066      	b.n	8006876 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80067a8:	4b36      	ldr	r3, [pc, #216]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 80067aa:	689b      	ldr	r3, [r3, #8]
 80067ac:	f003 020c 	and.w	r2, r3, #12
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	685b      	ldr	r3, [r3, #4]
 80067b4:	009b      	lsls	r3, r3, #2
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d1eb      	bne.n	8006792 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 0302 	and.w	r3, r3, #2
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d008      	beq.n	80067d8 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067c6:	4b2f      	ldr	r3, [pc, #188]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	689b      	ldr	r3, [r3, #8]
 80067d2:	492c      	ldr	r1, [pc, #176]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 80067d4:	4313      	orrs	r3, r2
 80067d6:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80067d8:	4b29      	ldr	r3, [pc, #164]	; (8006880 <HAL_RCC_ClockConfig+0x1b0>)
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	f003 0307 	and.w	r3, r3, #7
 80067e0:	683a      	ldr	r2, [r7, #0]
 80067e2:	429a      	cmp	r2, r3
 80067e4:	d210      	bcs.n	8006808 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80067e6:	4b26      	ldr	r3, [pc, #152]	; (8006880 <HAL_RCC_ClockConfig+0x1b0>)
 80067e8:	681b      	ldr	r3, [r3, #0]
 80067ea:	f023 0207 	bic.w	r2, r3, #7
 80067ee:	4924      	ldr	r1, [pc, #144]	; (8006880 <HAL_RCC_ClockConfig+0x1b0>)
 80067f0:	683b      	ldr	r3, [r7, #0]
 80067f2:	4313      	orrs	r3, r2
 80067f4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80067f6:	4b22      	ldr	r3, [pc, #136]	; (8006880 <HAL_RCC_ClockConfig+0x1b0>)
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	f003 0307 	and.w	r3, r3, #7
 80067fe:	683a      	ldr	r2, [r7, #0]
 8006800:	429a      	cmp	r2, r3
 8006802:	d001      	beq.n	8006808 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006804:	2301      	movs	r3, #1
 8006806:	e036      	b.n	8006876 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	f003 0304 	and.w	r3, r3, #4
 8006810:	2b00      	cmp	r3, #0
 8006812:	d008      	beq.n	8006826 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006814:	4b1b      	ldr	r3, [pc, #108]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 8006816:	689b      	ldr	r3, [r3, #8]
 8006818:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	68db      	ldr	r3, [r3, #12]
 8006820:	4918      	ldr	r1, [pc, #96]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 8006822:	4313      	orrs	r3, r2
 8006824:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	681b      	ldr	r3, [r3, #0]
 800682a:	f003 0308 	and.w	r3, r3, #8
 800682e:	2b00      	cmp	r3, #0
 8006830:	d009      	beq.n	8006846 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006832:	4b14      	ldr	r3, [pc, #80]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 8006834:	689b      	ldr	r3, [r3, #8]
 8006836:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	691b      	ldr	r3, [r3, #16]
 800683e:	00db      	lsls	r3, r3, #3
 8006840:	4910      	ldr	r1, [pc, #64]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 8006842:	4313      	orrs	r3, r2
 8006844:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006846:	f000 f825 	bl	8006894 <HAL_RCC_GetSysClockFreq>
 800684a:	4601      	mov	r1, r0
 800684c:	4b0d      	ldr	r3, [pc, #52]	; (8006884 <HAL_RCC_ClockConfig+0x1b4>)
 800684e:	689b      	ldr	r3, [r3, #8]
 8006850:	091b      	lsrs	r3, r3, #4
 8006852:	f003 030f 	and.w	r3, r3, #15
 8006856:	4a0c      	ldr	r2, [pc, #48]	; (8006888 <HAL_RCC_ClockConfig+0x1b8>)
 8006858:	5cd3      	ldrb	r3, [r2, r3]
 800685a:	f003 031f 	and.w	r3, r3, #31
 800685e:	fa21 f303 	lsr.w	r3, r1, r3
 8006862:	4a0a      	ldr	r2, [pc, #40]	; (800688c <HAL_RCC_ClockConfig+0x1bc>)
 8006864:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006866:	4b0a      	ldr	r3, [pc, #40]	; (8006890 <HAL_RCC_ClockConfig+0x1c0>)
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	4618      	mov	r0, r3
 800686c:	f7fc ffda 	bl	8003824 <HAL_InitTick>
 8006870:	4603      	mov	r3, r0
 8006872:	72fb      	strb	r3, [r7, #11]

  return status;
 8006874:	7afb      	ldrb	r3, [r7, #11]
}
 8006876:	4618      	mov	r0, r3
 8006878:	3710      	adds	r7, #16
 800687a:	46bd      	mov	sp, r7
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	40022000 	.word	0x40022000
 8006884:	40021000 	.word	0x40021000
 8006888:	0800c7dc 	.word	0x0800c7dc
 800688c:	20000200 	.word	0x20000200
 8006890:	20000204 	.word	0x20000204

08006894 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006894:	b480      	push	{r7}
 8006896:	b089      	sub	sp, #36	; 0x24
 8006898:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800689a:	2300      	movs	r3, #0
 800689c:	61fb      	str	r3, [r7, #28]
 800689e:	2300      	movs	r3, #0
 80068a0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80068a2:	4b3d      	ldr	r3, [pc, #244]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 80068a4:	689b      	ldr	r3, [r3, #8]
 80068a6:	f003 030c 	and.w	r3, r3, #12
 80068aa:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80068ac:	4b3a      	ldr	r3, [pc, #232]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 80068ae:	68db      	ldr	r3, [r3, #12]
 80068b0:	f003 0303 	and.w	r3, r3, #3
 80068b4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80068b6:	693b      	ldr	r3, [r7, #16]
 80068b8:	2b00      	cmp	r3, #0
 80068ba:	d005      	beq.n	80068c8 <HAL_RCC_GetSysClockFreq+0x34>
 80068bc:	693b      	ldr	r3, [r7, #16]
 80068be:	2b0c      	cmp	r3, #12
 80068c0:	d121      	bne.n	8006906 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80068c2:	68fb      	ldr	r3, [r7, #12]
 80068c4:	2b01      	cmp	r3, #1
 80068c6:	d11e      	bne.n	8006906 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80068c8:	4b33      	ldr	r3, [pc, #204]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	f003 0308 	and.w	r3, r3, #8
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d107      	bne.n	80068e4 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80068d4:	4b30      	ldr	r3, [pc, #192]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 80068d6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80068da:	0a1b      	lsrs	r3, r3, #8
 80068dc:	f003 030f 	and.w	r3, r3, #15
 80068e0:	61fb      	str	r3, [r7, #28]
 80068e2:	e005      	b.n	80068f0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80068e4:	4b2c      	ldr	r3, [pc, #176]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	091b      	lsrs	r3, r3, #4
 80068ea:	f003 030f 	and.w	r3, r3, #15
 80068ee:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80068f0:	4a2a      	ldr	r2, [pc, #168]	; (800699c <HAL_RCC_GetSysClockFreq+0x108>)
 80068f2:	69fb      	ldr	r3, [r7, #28]
 80068f4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80068f8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80068fa:	693b      	ldr	r3, [r7, #16]
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d10d      	bne.n	800691c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006900:	69fb      	ldr	r3, [r7, #28]
 8006902:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006904:	e00a      	b.n	800691c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006906:	693b      	ldr	r3, [r7, #16]
 8006908:	2b04      	cmp	r3, #4
 800690a:	d102      	bne.n	8006912 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800690c:	4b24      	ldr	r3, [pc, #144]	; (80069a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800690e:	61bb      	str	r3, [r7, #24]
 8006910:	e004      	b.n	800691c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006912:	693b      	ldr	r3, [r7, #16]
 8006914:	2b08      	cmp	r3, #8
 8006916:	d101      	bne.n	800691c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006918:	4b22      	ldr	r3, [pc, #136]	; (80069a4 <HAL_RCC_GetSysClockFreq+0x110>)
 800691a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800691c:	693b      	ldr	r3, [r7, #16]
 800691e:	2b0c      	cmp	r3, #12
 8006920:	d133      	bne.n	800698a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006922:	4b1d      	ldr	r3, [pc, #116]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 8006924:	68db      	ldr	r3, [r3, #12]
 8006926:	f003 0303 	and.w	r3, r3, #3
 800692a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800692c:	68bb      	ldr	r3, [r7, #8]
 800692e:	2b02      	cmp	r3, #2
 8006930:	d002      	beq.n	8006938 <HAL_RCC_GetSysClockFreq+0xa4>
 8006932:	2b03      	cmp	r3, #3
 8006934:	d003      	beq.n	800693e <HAL_RCC_GetSysClockFreq+0xaa>
 8006936:	e005      	b.n	8006944 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006938:	4b19      	ldr	r3, [pc, #100]	; (80069a0 <HAL_RCC_GetSysClockFreq+0x10c>)
 800693a:	617b      	str	r3, [r7, #20]
      break;
 800693c:	e005      	b.n	800694a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800693e:	4b19      	ldr	r3, [pc, #100]	; (80069a4 <HAL_RCC_GetSysClockFreq+0x110>)
 8006940:	617b      	str	r3, [r7, #20]
      break;
 8006942:	e002      	b.n	800694a <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006944:	69fb      	ldr	r3, [r7, #28]
 8006946:	617b      	str	r3, [r7, #20]
      break;
 8006948:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800694a:	4b13      	ldr	r3, [pc, #76]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 800694c:	68db      	ldr	r3, [r3, #12]
 800694e:	091b      	lsrs	r3, r3, #4
 8006950:	f003 0307 	and.w	r3, r3, #7
 8006954:	3301      	adds	r3, #1
 8006956:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006958:	4b0f      	ldr	r3, [pc, #60]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 800695a:	68db      	ldr	r3, [r3, #12]
 800695c:	0a1b      	lsrs	r3, r3, #8
 800695e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006962:	697a      	ldr	r2, [r7, #20]
 8006964:	fb02 f203 	mul.w	r2, r2, r3
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	fbb2 f3f3 	udiv	r3, r2, r3
 800696e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006970:	4b09      	ldr	r3, [pc, #36]	; (8006998 <HAL_RCC_GetSysClockFreq+0x104>)
 8006972:	68db      	ldr	r3, [r3, #12]
 8006974:	0e5b      	lsrs	r3, r3, #25
 8006976:	f003 0303 	and.w	r3, r3, #3
 800697a:	3301      	adds	r3, #1
 800697c:	005b      	lsls	r3, r3, #1
 800697e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006980:	697a      	ldr	r2, [r7, #20]
 8006982:	683b      	ldr	r3, [r7, #0]
 8006984:	fbb2 f3f3 	udiv	r3, r2, r3
 8006988:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 800698a:	69bb      	ldr	r3, [r7, #24]
}
 800698c:	4618      	mov	r0, r3
 800698e:	3724      	adds	r7, #36	; 0x24
 8006990:	46bd      	mov	sp, r7
 8006992:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006996:	4770      	bx	lr
 8006998:	40021000 	.word	0x40021000
 800699c:	0800c7f4 	.word	0x0800c7f4
 80069a0:	00f42400 	.word	0x00f42400
 80069a4:	007a1200 	.word	0x007a1200

080069a8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80069a8:	b480      	push	{r7}
 80069aa:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80069ac:	4b03      	ldr	r3, [pc, #12]	; (80069bc <HAL_RCC_GetHCLKFreq+0x14>)
 80069ae:	681b      	ldr	r3, [r3, #0]
}
 80069b0:	4618      	mov	r0, r3
 80069b2:	46bd      	mov	sp, r7
 80069b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069b8:	4770      	bx	lr
 80069ba:	bf00      	nop
 80069bc:	20000200 	.word	0x20000200

080069c0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80069c4:	f7ff fff0 	bl	80069a8 <HAL_RCC_GetHCLKFreq>
 80069c8:	4601      	mov	r1, r0
 80069ca:	4b06      	ldr	r3, [pc, #24]	; (80069e4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80069cc:	689b      	ldr	r3, [r3, #8]
 80069ce:	0a1b      	lsrs	r3, r3, #8
 80069d0:	f003 0307 	and.w	r3, r3, #7
 80069d4:	4a04      	ldr	r2, [pc, #16]	; (80069e8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80069d6:	5cd3      	ldrb	r3, [r2, r3]
 80069d8:	f003 031f 	and.w	r3, r3, #31
 80069dc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80069e0:	4618      	mov	r0, r3
 80069e2:	bd80      	pop	{r7, pc}
 80069e4:	40021000 	.word	0x40021000
 80069e8:	0800c7ec 	.word	0x0800c7ec

080069ec <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80069ec:	b580      	push	{r7, lr}
 80069ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80069f0:	f7ff ffda 	bl	80069a8 <HAL_RCC_GetHCLKFreq>
 80069f4:	4601      	mov	r1, r0
 80069f6:	4b06      	ldr	r3, [pc, #24]	; (8006a10 <HAL_RCC_GetPCLK2Freq+0x24>)
 80069f8:	689b      	ldr	r3, [r3, #8]
 80069fa:	0adb      	lsrs	r3, r3, #11
 80069fc:	f003 0307 	and.w	r3, r3, #7
 8006a00:	4a04      	ldr	r2, [pc, #16]	; (8006a14 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006a02:	5cd3      	ldrb	r3, [r2, r3]
 8006a04:	f003 031f 	and.w	r3, r3, #31
 8006a08:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006a0c:	4618      	mov	r0, r3
 8006a0e:	bd80      	pop	{r7, pc}
 8006a10:	40021000 	.word	0x40021000
 8006a14:	0800c7ec 	.word	0x0800c7ec

08006a18 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006a18:	b580      	push	{r7, lr}
 8006a1a:	b086      	sub	sp, #24
 8006a1c:	af00      	add	r7, sp, #0
 8006a1e:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006a20:	2300      	movs	r3, #0
 8006a22:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006a24:	4b2a      	ldr	r3, [pc, #168]	; (8006ad0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a26:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a28:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d003      	beq.n	8006a38 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006a30:	f7ff f9fc 	bl	8005e2c <HAL_PWREx_GetVoltageRange>
 8006a34:	6178      	str	r0, [r7, #20]
 8006a36:	e014      	b.n	8006a62 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006a38:	4b25      	ldr	r3, [pc, #148]	; (8006ad0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a3c:	4a24      	ldr	r2, [pc, #144]	; (8006ad0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a3e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006a42:	6593      	str	r3, [r2, #88]	; 0x58
 8006a44:	4b22      	ldr	r3, [pc, #136]	; (8006ad0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a48:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006a4c:	60fb      	str	r3, [r7, #12]
 8006a4e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006a50:	f7ff f9ec 	bl	8005e2c <HAL_PWREx_GetVoltageRange>
 8006a54:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006a56:	4b1e      	ldr	r3, [pc, #120]	; (8006ad0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a58:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a5a:	4a1d      	ldr	r2, [pc, #116]	; (8006ad0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006a5c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006a60:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006a62:	697b      	ldr	r3, [r7, #20]
 8006a64:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006a68:	d10b      	bne.n	8006a82 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	2b80      	cmp	r3, #128	; 0x80
 8006a6e:	d919      	bls.n	8006aa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2ba0      	cmp	r3, #160	; 0xa0
 8006a74:	d902      	bls.n	8006a7c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006a76:	2302      	movs	r3, #2
 8006a78:	613b      	str	r3, [r7, #16]
 8006a7a:	e013      	b.n	8006aa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	613b      	str	r3, [r7, #16]
 8006a80:	e010      	b.n	8006aa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006a82:	687b      	ldr	r3, [r7, #4]
 8006a84:	2b80      	cmp	r3, #128	; 0x80
 8006a86:	d902      	bls.n	8006a8e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006a88:	2303      	movs	r3, #3
 8006a8a:	613b      	str	r3, [r7, #16]
 8006a8c:	e00a      	b.n	8006aa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	2b80      	cmp	r3, #128	; 0x80
 8006a92:	d102      	bne.n	8006a9a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006a94:	2302      	movs	r3, #2
 8006a96:	613b      	str	r3, [r7, #16]
 8006a98:	e004      	b.n	8006aa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2b70      	cmp	r3, #112	; 0x70
 8006a9e:	d101      	bne.n	8006aa4 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006aa0:	2301      	movs	r3, #1
 8006aa2:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006aa4:	4b0b      	ldr	r3, [pc, #44]	; (8006ad4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	f023 0207 	bic.w	r2, r3, #7
 8006aac:	4909      	ldr	r1, [pc, #36]	; (8006ad4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006aae:	693b      	ldr	r3, [r7, #16]
 8006ab0:	4313      	orrs	r3, r2
 8006ab2:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006ab4:	4b07      	ldr	r3, [pc, #28]	; (8006ad4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	f003 0307 	and.w	r3, r3, #7
 8006abc:	693a      	ldr	r2, [r7, #16]
 8006abe:	429a      	cmp	r2, r3
 8006ac0:	d001      	beq.n	8006ac6 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006ac2:	2301      	movs	r3, #1
 8006ac4:	e000      	b.n	8006ac8 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006ac6:	2300      	movs	r3, #0
}
 8006ac8:	4618      	mov	r0, r3
 8006aca:	3718      	adds	r7, #24
 8006acc:	46bd      	mov	sp, r7
 8006ace:	bd80      	pop	{r7, pc}
 8006ad0:	40021000 	.word	0x40021000
 8006ad4:	40022000 	.word	0x40022000

08006ad8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006ad8:	b580      	push	{r7, lr}
 8006ada:	b086      	sub	sp, #24
 8006adc:	af00      	add	r7, sp, #0
 8006ade:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006ae0:	2300      	movs	r3, #0
 8006ae2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006ae4:	2300      	movs	r3, #0
 8006ae6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d02f      	beq.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006af8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006afc:	d005      	beq.n	8006b0a <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006afe:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006b02:	d015      	beq.n	8006b30 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d007      	beq.n	8006b18 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006b08:	e00f      	b.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006b0a:	4b5d      	ldr	r3, [pc, #372]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006b0c:	68db      	ldr	r3, [r3, #12]
 8006b0e:	4a5c      	ldr	r2, [pc, #368]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006b10:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b14:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006b16:	e00c      	b.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	3304      	adds	r3, #4
 8006b1c:	2100      	movs	r1, #0
 8006b1e:	4618      	mov	r0, r3
 8006b20:	f000 fa1e 	bl	8006f60 <RCCEx_PLLSAI1_Config>
 8006b24:	4603      	mov	r3, r0
 8006b26:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006b28:	e003      	b.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006b2a:	2301      	movs	r3, #1
 8006b2c:	74fb      	strb	r3, [r7, #19]
      break;
 8006b2e:	e000      	b.n	8006b32 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 8006b30:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006b32:	7cfb      	ldrb	r3, [r7, #19]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d10b      	bne.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006b38:	4b51      	ldr	r3, [pc, #324]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006b3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b3e:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006b46:	494e      	ldr	r1, [pc, #312]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006b48:	4313      	orrs	r3, r2
 8006b4a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006b4e:	e001      	b.n	8006b54 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b50:	7cfb      	ldrb	r3, [r7, #19]
 8006b52:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	681b      	ldr	r3, [r3, #0]
 8006b58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 809e 	beq.w	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006b62:	2300      	movs	r3, #0
 8006b64:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006b66:	4b46      	ldr	r3, [pc, #280]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006b68:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b6a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b6e:	2b00      	cmp	r3, #0
 8006b70:	d101      	bne.n	8006b76 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8006b72:	2301      	movs	r3, #1
 8006b74:	e000      	b.n	8006b78 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8006b76:	2300      	movs	r3, #0
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00d      	beq.n	8006b98 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006b7c:	4b40      	ldr	r3, [pc, #256]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006b7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b80:	4a3f      	ldr	r2, [pc, #252]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006b82:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006b86:	6593      	str	r3, [r2, #88]	; 0x58
 8006b88:	4b3d      	ldr	r3, [pc, #244]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006b8a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006b8c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006b90:	60bb      	str	r3, [r7, #8]
 8006b92:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006b94:	2301      	movs	r3, #1
 8006b96:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006b98:	4b3a      	ldr	r3, [pc, #232]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	4a39      	ldr	r2, [pc, #228]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006b9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006ba2:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ba4:	f7fc fe8a 	bl	80038bc <HAL_GetTick>
 8006ba8:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006baa:	e009      	b.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006bac:	f7fc fe86 	bl	80038bc <HAL_GetTick>
 8006bb0:	4602      	mov	r2, r0
 8006bb2:	68fb      	ldr	r3, [r7, #12]
 8006bb4:	1ad3      	subs	r3, r2, r3
 8006bb6:	2b02      	cmp	r3, #2
 8006bb8:	d902      	bls.n	8006bc0 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8006bba:	2303      	movs	r3, #3
 8006bbc:	74fb      	strb	r3, [r7, #19]
        break;
 8006bbe:	e005      	b.n	8006bcc <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006bc0:	4b30      	ldr	r3, [pc, #192]	; (8006c84 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006bc2:	681b      	ldr	r3, [r3, #0]
 8006bc4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006bc8:	2b00      	cmp	r3, #0
 8006bca:	d0ef      	beq.n	8006bac <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8006bcc:	7cfb      	ldrb	r3, [r7, #19]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d15a      	bne.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006bd2:	4b2b      	ldr	r3, [pc, #172]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006bd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bd8:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006bdc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006bde:	697b      	ldr	r3, [r7, #20]
 8006be0:	2b00      	cmp	r3, #0
 8006be2:	d01e      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006be8:	697a      	ldr	r2, [r7, #20]
 8006bea:	429a      	cmp	r2, r3
 8006bec:	d019      	beq.n	8006c22 <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006bee:	4b24      	ldr	r3, [pc, #144]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006bf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006bf4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bf8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006bfa:	4b21      	ldr	r3, [pc, #132]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c00:	4a1f      	ldr	r2, [pc, #124]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006c02:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006c06:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006c0a:	4b1d      	ldr	r3, [pc, #116]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c10:	4a1b      	ldr	r2, [pc, #108]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006c12:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006c16:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006c1a:	4a19      	ldr	r2, [pc, #100]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006c1c:	697b      	ldr	r3, [r7, #20]
 8006c1e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006c22:	697b      	ldr	r3, [r7, #20]
 8006c24:	f003 0301 	and.w	r3, r3, #1
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d016      	beq.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006c2c:	f7fc fe46 	bl	80038bc <HAL_GetTick>
 8006c30:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c32:	e00b      	b.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006c34:	f7fc fe42 	bl	80038bc <HAL_GetTick>
 8006c38:	4602      	mov	r2, r0
 8006c3a:	68fb      	ldr	r3, [r7, #12]
 8006c3c:	1ad3      	subs	r3, r2, r3
 8006c3e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006c42:	4293      	cmp	r3, r2
 8006c44:	d902      	bls.n	8006c4c <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8006c46:	2303      	movs	r3, #3
 8006c48:	74fb      	strb	r3, [r7, #19]
            break;
 8006c4a:	e006      	b.n	8006c5a <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006c4c:	4b0c      	ldr	r3, [pc, #48]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006c4e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c52:	f003 0302 	and.w	r3, r3, #2
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d0ec      	beq.n	8006c34 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 8006c5a:	7cfb      	ldrb	r3, [r7, #19]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10b      	bne.n	8006c78 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006c60:	4b07      	ldr	r3, [pc, #28]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006c66:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006c6e:	4904      	ldr	r1, [pc, #16]	; (8006c80 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006c70:	4313      	orrs	r3, r2
 8006c72:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006c76:	e009      	b.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006c78:	7cfb      	ldrb	r3, [r7, #19]
 8006c7a:	74bb      	strb	r3, [r7, #18]
 8006c7c:	e006      	b.n	8006c8c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8006c7e:	bf00      	nop
 8006c80:	40021000 	.word	0x40021000
 8006c84:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006c88:	7cfb      	ldrb	r3, [r7, #19]
 8006c8a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006c8c:	7c7b      	ldrb	r3, [r7, #17]
 8006c8e:	2b01      	cmp	r3, #1
 8006c90:	d105      	bne.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006c92:	4bb2      	ldr	r3, [pc, #712]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006c96:	4ab1      	ldr	r2, [pc, #708]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006c98:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c9c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f003 0301 	and.w	r3, r3, #1
 8006ca6:	2b00      	cmp	r3, #0
 8006ca8:	d00a      	beq.n	8006cc0 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006caa:	4bac      	ldr	r3, [pc, #688]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006cac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cb0:	f023 0203 	bic.w	r2, r3, #3
 8006cb4:	687b      	ldr	r3, [r7, #4]
 8006cb6:	6a1b      	ldr	r3, [r3, #32]
 8006cb8:	49a8      	ldr	r1, [pc, #672]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006cba:	4313      	orrs	r3, r2
 8006cbc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	681b      	ldr	r3, [r3, #0]
 8006cc4:	f003 0302 	and.w	r3, r3, #2
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d00a      	beq.n	8006ce2 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006ccc:	4ba3      	ldr	r3, [pc, #652]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cd2:	f023 020c 	bic.w	r2, r3, #12
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006cda:	49a0      	ldr	r1, [pc, #640]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006ce2:	687b      	ldr	r3, [r7, #4]
 8006ce4:	681b      	ldr	r3, [r3, #0]
 8006ce6:	f003 0304 	and.w	r3, r3, #4
 8006cea:	2b00      	cmp	r3, #0
 8006cec:	d00a      	beq.n	8006d04 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006cee:	4b9b      	ldr	r3, [pc, #620]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006cf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cf4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cfc:	4997      	ldr	r1, [pc, #604]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006cfe:	4313      	orrs	r3, r2
 8006d00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006d04:	687b      	ldr	r3, [r7, #4]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f003 0320 	and.w	r3, r3, #32
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d00a      	beq.n	8006d26 <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006d10:	4b92      	ldr	r3, [pc, #584]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d16:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006d1e:	498f      	ldr	r1, [pc, #572]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006d2e:	2b00      	cmp	r3, #0
 8006d30:	d00a      	beq.n	8006d48 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006d32:	4b8a      	ldr	r3, [pc, #552]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d38:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006d40:	4986      	ldr	r1, [pc, #536]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d42:	4313      	orrs	r3, r2
 8006d44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d00a      	beq.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d54:	4b81      	ldr	r3, [pc, #516]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d5a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d62:	497e      	ldr	r1, [pc, #504]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d64:	4313      	orrs	r3, r2
 8006d66:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006d72:	2b00      	cmp	r3, #0
 8006d74:	d00a      	beq.n	8006d8c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006d76:	4b79      	ldr	r3, [pc, #484]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d7c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006d80:	687b      	ldr	r3, [r7, #4]
 8006d82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d84:	4975      	ldr	r1, [pc, #468]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d86:	4313      	orrs	r3, r2
 8006d88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d00a      	beq.n	8006dae <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006d98:	4b70      	ldr	r3, [pc, #448]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006d9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d9e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006da6:	496d      	ldr	r1, [pc, #436]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006da8:	4313      	orrs	r3, r2
 8006daa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	681b      	ldr	r3, [r3, #0]
 8006db2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00a      	beq.n	8006dd0 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006dba:	4b68      	ldr	r3, [pc, #416]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006dbc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006dc0:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006dc8:	4964      	ldr	r1, [pc, #400]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006dca:	4313      	orrs	r3, r2
 8006dcc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006dd0:	687b      	ldr	r3, [r7, #4]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006dd8:	2b00      	cmp	r3, #0
 8006dda:	d028      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006ddc:	4b5f      	ldr	r3, [pc, #380]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006dde:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006de2:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006dea:	495c      	ldr	r1, [pc, #368]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006dec:	4313      	orrs	r3, r2
 8006dee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006df6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006dfa:	d106      	bne.n	8006e0a <HAL_RCCEx_PeriphCLKConfig+0x332>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006dfc:	4b57      	ldr	r3, [pc, #348]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006dfe:	68db      	ldr	r3, [r3, #12]
 8006e00:	4a56      	ldr	r2, [pc, #344]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006e02:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e06:	60d3      	str	r3, [r2, #12]
 8006e08:	e011      	b.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x356>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006e0e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e12:	d10c      	bne.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x356>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	3304      	adds	r3, #4
 8006e18:	2101      	movs	r1, #1
 8006e1a:	4618      	mov	r0, r3
 8006e1c:	f000 f8a0 	bl	8006f60 <RCCEx_PLLSAI1_Config>
 8006e20:	4603      	mov	r3, r0
 8006e22:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006e24:	7cfb      	ldrb	r3, [r7, #19]
 8006e26:	2b00      	cmp	r3, #0
 8006e28:	d001      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0x356>
        {
          /* set overall return value */
          status = ret;
 8006e2a:	7cfb      	ldrb	r3, [r7, #19]
 8006e2c:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	681b      	ldr	r3, [r3, #0]
 8006e32:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006e36:	2b00      	cmp	r3, #0
 8006e38:	d028      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006e3a:	4b48      	ldr	r3, [pc, #288]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006e3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e40:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e48:	4944      	ldr	r1, [pc, #272]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006e4a:	4313      	orrs	r3, r2
 8006e4c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006e50:	687b      	ldr	r3, [r7, #4]
 8006e52:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e54:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006e58:	d106      	bne.n	8006e68 <HAL_RCCEx_PeriphCLKConfig+0x390>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006e5a:	4b40      	ldr	r3, [pc, #256]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006e5c:	68db      	ldr	r3, [r3, #12]
 8006e5e:	4a3f      	ldr	r2, [pc, #252]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006e60:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006e64:	60d3      	str	r3, [r2, #12]
 8006e66:	e011      	b.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006e68:	687b      	ldr	r3, [r7, #4]
 8006e6a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006e6c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006e70:	d10c      	bne.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	3304      	adds	r3, #4
 8006e76:	2101      	movs	r1, #1
 8006e78:	4618      	mov	r0, r3
 8006e7a:	f000 f871 	bl	8006f60 <RCCEx_PLLSAI1_Config>
 8006e7e:	4603      	mov	r3, r0
 8006e80:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006e82:	7cfb      	ldrb	r3, [r7, #19]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d001      	beq.n	8006e8c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 8006e88:	7cfb      	ldrb	r3, [r7, #19]
 8006e8a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006e8c:	687b      	ldr	r3, [r7, #4]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006e94:	2b00      	cmp	r3, #0
 8006e96:	d028      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006e98:	4b30      	ldr	r3, [pc, #192]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006e9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e9e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006ea6:	492d      	ldr	r1, [pc, #180]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006ea8:	4313      	orrs	r3, r2
 8006eaa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eb2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006eb6:	d106      	bne.n	8006ec6 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006eb8:	4b28      	ldr	r3, [pc, #160]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006eba:	68db      	ldr	r3, [r3, #12]
 8006ebc:	4a27      	ldr	r2, [pc, #156]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006ebe:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ec2:	60d3      	str	r3, [r2, #12]
 8006ec4:	e011      	b.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x412>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006eca:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006ece:	d10c      	bne.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	3304      	adds	r3, #4
 8006ed4:	2101      	movs	r1, #1
 8006ed6:	4618      	mov	r0, r3
 8006ed8:	f000 f842 	bl	8006f60 <RCCEx_PLLSAI1_Config>
 8006edc:	4603      	mov	r3, r0
 8006ede:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006ee0:	7cfb      	ldrb	r3, [r7, #19]
 8006ee2:	2b00      	cmp	r3, #0
 8006ee4:	d001      	beq.n	8006eea <HAL_RCCEx_PeriphCLKConfig+0x412>
      {
        /* set overall return value */
        status = ret;
 8006ee6:	7cfb      	ldrb	r3, [r7, #19]
 8006ee8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006ef2:	2b00      	cmp	r3, #0
 8006ef4:	d01c      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006ef6:	4b19      	ldr	r3, [pc, #100]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006ef8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006efc:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f04:	4915      	ldr	r1, [pc, #84]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006f06:	4313      	orrs	r3, r2
 8006f08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006f10:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006f14:	d10c      	bne.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	3304      	adds	r3, #4
 8006f1a:	2102      	movs	r1, #2
 8006f1c:	4618      	mov	r0, r3
 8006f1e:	f000 f81f 	bl	8006f60 <RCCEx_PLLSAI1_Config>
 8006f22:	4603      	mov	r3, r0
 8006f24:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006f26:	7cfb      	ldrb	r3, [r7, #19]
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <HAL_RCCEx_PeriphCLKConfig+0x458>
      {
        /* set overall return value */
        status = ret;
 8006f2c:	7cfb      	ldrb	r3, [r7, #19]
 8006f2e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006f30:	687b      	ldr	r3, [r7, #4]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d00a      	beq.n	8006f52 <HAL_RCCEx_PeriphCLKConfig+0x47a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006f3c:	4b07      	ldr	r3, [pc, #28]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006f3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f42:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8006f46:	687b      	ldr	r3, [r7, #4]
 8006f48:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f4a:	4904      	ldr	r1, [pc, #16]	; (8006f5c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8006f4c:	4313      	orrs	r3, r2
 8006f4e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006f52:	7cbb      	ldrb	r3, [r7, #18]
}
 8006f54:	4618      	mov	r0, r3
 8006f56:	3718      	adds	r7, #24
 8006f58:	46bd      	mov	sp, r7
 8006f5a:	bd80      	pop	{r7, pc}
 8006f5c:	40021000 	.word	0x40021000

08006f60 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006f60:	b580      	push	{r7, lr}
 8006f62:	b084      	sub	sp, #16
 8006f64:	af00      	add	r7, sp, #0
 8006f66:	6078      	str	r0, [r7, #4]
 8006f68:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f6a:	2300      	movs	r3, #0
 8006f6c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006f6e:	4b73      	ldr	r3, [pc, #460]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006f70:	68db      	ldr	r3, [r3, #12]
 8006f72:	f003 0303 	and.w	r3, r3, #3
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d018      	beq.n	8006fac <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006f7a:	4b70      	ldr	r3, [pc, #448]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006f7c:	68db      	ldr	r3, [r3, #12]
 8006f7e:	f003 0203 	and.w	r2, r3, #3
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	429a      	cmp	r2, r3
 8006f88:	d10d      	bne.n	8006fa6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	681b      	ldr	r3, [r3, #0]
       ||
 8006f8e:	2b00      	cmp	r3, #0
 8006f90:	d009      	beq.n	8006fa6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006f92:	4b6a      	ldr	r3, [pc, #424]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006f94:	68db      	ldr	r3, [r3, #12]
 8006f96:	091b      	lsrs	r3, r3, #4
 8006f98:	f003 0307 	and.w	r3, r3, #7
 8006f9c:	1c5a      	adds	r2, r3, #1
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	685b      	ldr	r3, [r3, #4]
       ||
 8006fa2:	429a      	cmp	r2, r3
 8006fa4:	d044      	beq.n	8007030 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8006fa6:	2301      	movs	r3, #1
 8006fa8:	73fb      	strb	r3, [r7, #15]
 8006faa:	e041      	b.n	8007030 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	2b02      	cmp	r3, #2
 8006fb2:	d00c      	beq.n	8006fce <RCCEx_PLLSAI1_Config+0x6e>
 8006fb4:	2b03      	cmp	r3, #3
 8006fb6:	d013      	beq.n	8006fe0 <RCCEx_PLLSAI1_Config+0x80>
 8006fb8:	2b01      	cmp	r3, #1
 8006fba:	d120      	bne.n	8006ffe <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006fbc:	4b5f      	ldr	r3, [pc, #380]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006fbe:	681b      	ldr	r3, [r3, #0]
 8006fc0:	f003 0302 	and.w	r3, r3, #2
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d11d      	bne.n	8007004 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8006fc8:	2301      	movs	r3, #1
 8006fca:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fcc:	e01a      	b.n	8007004 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006fce:	4b5b      	ldr	r3, [pc, #364]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d116      	bne.n	8007008 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 8006fda:	2301      	movs	r3, #1
 8006fdc:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fde:	e013      	b.n	8007008 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006fe0:	4b56      	ldr	r3, [pc, #344]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d10f      	bne.n	800700c <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006fec:	4b53      	ldr	r3, [pc, #332]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d109      	bne.n	800700c <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 8006ff8:	2301      	movs	r3, #1
 8006ffa:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006ffc:	e006      	b.n	800700c <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 8006ffe:	2301      	movs	r3, #1
 8007000:	73fb      	strb	r3, [r7, #15]
      break;
 8007002:	e004      	b.n	800700e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007004:	bf00      	nop
 8007006:	e002      	b.n	800700e <RCCEx_PLLSAI1_Config+0xae>
      break;
 8007008:	bf00      	nop
 800700a:	e000      	b.n	800700e <RCCEx_PLLSAI1_Config+0xae>
      break;
 800700c:	bf00      	nop
    }

    if(status == HAL_OK)
 800700e:	7bfb      	ldrb	r3, [r7, #15]
 8007010:	2b00      	cmp	r3, #0
 8007012:	d10d      	bne.n	8007030 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8007014:	4b49      	ldr	r3, [pc, #292]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007016:	68db      	ldr	r3, [r3, #12]
 8007018:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	6819      	ldr	r1, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	685b      	ldr	r3, [r3, #4]
 8007024:	3b01      	subs	r3, #1
 8007026:	011b      	lsls	r3, r3, #4
 8007028:	430b      	orrs	r3, r1
 800702a:	4944      	ldr	r1, [pc, #272]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 800702c:	4313      	orrs	r3, r2
 800702e:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007030:	7bfb      	ldrb	r3, [r7, #15]
 8007032:	2b00      	cmp	r3, #0
 8007034:	d17c      	bne.n	8007130 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8007036:	4b41      	ldr	r3, [pc, #260]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	4a40      	ldr	r2, [pc, #256]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 800703c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007040:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007042:	f7fc fc3b 	bl	80038bc <HAL_GetTick>
 8007046:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007048:	e009      	b.n	800705e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800704a:	f7fc fc37 	bl	80038bc <HAL_GetTick>
 800704e:	4602      	mov	r2, r0
 8007050:	68bb      	ldr	r3, [r7, #8]
 8007052:	1ad3      	subs	r3, r2, r3
 8007054:	2b02      	cmp	r3, #2
 8007056:	d902      	bls.n	800705e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8007058:	2303      	movs	r3, #3
 800705a:	73fb      	strb	r3, [r7, #15]
        break;
 800705c:	e005      	b.n	800706a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800705e:	4b37      	ldr	r3, [pc, #220]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007060:	681b      	ldr	r3, [r3, #0]
 8007062:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007066:	2b00      	cmp	r3, #0
 8007068:	d1ef      	bne.n	800704a <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800706a:	7bfb      	ldrb	r3, [r7, #15]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d15f      	bne.n	8007130 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007070:	683b      	ldr	r3, [r7, #0]
 8007072:	2b00      	cmp	r3, #0
 8007074:	d110      	bne.n	8007098 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007076:	4b31      	ldr	r3, [pc, #196]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007078:	691b      	ldr	r3, [r3, #16]
 800707a:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800707e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	6892      	ldr	r2, [r2, #8]
 8007086:	0211      	lsls	r1, r2, #8
 8007088:	687a      	ldr	r2, [r7, #4]
 800708a:	68d2      	ldr	r2, [r2, #12]
 800708c:	06d2      	lsls	r2, r2, #27
 800708e:	430a      	orrs	r2, r1
 8007090:	492a      	ldr	r1, [pc, #168]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007092:	4313      	orrs	r3, r2
 8007094:	610b      	str	r3, [r1, #16]
 8007096:	e027      	b.n	80070e8 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007098:	683b      	ldr	r3, [r7, #0]
 800709a:	2b01      	cmp	r3, #1
 800709c:	d112      	bne.n	80070c4 <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800709e:	4b27      	ldr	r3, [pc, #156]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80070a6:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80070aa:	687a      	ldr	r2, [r7, #4]
 80070ac:	6892      	ldr	r2, [r2, #8]
 80070ae:	0211      	lsls	r1, r2, #8
 80070b0:	687a      	ldr	r2, [r7, #4]
 80070b2:	6912      	ldr	r2, [r2, #16]
 80070b4:	0852      	lsrs	r2, r2, #1
 80070b6:	3a01      	subs	r2, #1
 80070b8:	0552      	lsls	r2, r2, #21
 80070ba:	430a      	orrs	r2, r1
 80070bc:	491f      	ldr	r1, [pc, #124]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 80070be:	4313      	orrs	r3, r2
 80070c0:	610b      	str	r3, [r1, #16]
 80070c2:	e011      	b.n	80070e8 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80070c4:	4b1d      	ldr	r3, [pc, #116]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80070cc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80070d0:	687a      	ldr	r2, [r7, #4]
 80070d2:	6892      	ldr	r2, [r2, #8]
 80070d4:	0211      	lsls	r1, r2, #8
 80070d6:	687a      	ldr	r2, [r7, #4]
 80070d8:	6952      	ldr	r2, [r2, #20]
 80070da:	0852      	lsrs	r2, r2, #1
 80070dc:	3a01      	subs	r2, #1
 80070de:	0652      	lsls	r2, r2, #25
 80070e0:	430a      	orrs	r2, r1
 80070e2:	4916      	ldr	r1, [pc, #88]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 80070e4:	4313      	orrs	r3, r2
 80070e6:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80070e8:	4b14      	ldr	r3, [pc, #80]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 80070ea:	681b      	ldr	r3, [r3, #0]
 80070ec:	4a13      	ldr	r2, [pc, #76]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 80070ee:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80070f2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070f4:	f7fc fbe2 	bl	80038bc <HAL_GetTick>
 80070f8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80070fa:	e009      	b.n	8007110 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80070fc:	f7fc fbde 	bl	80038bc <HAL_GetTick>
 8007100:	4602      	mov	r2, r0
 8007102:	68bb      	ldr	r3, [r7, #8]
 8007104:	1ad3      	subs	r3, r2, r3
 8007106:	2b02      	cmp	r3, #2
 8007108:	d902      	bls.n	8007110 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 800710a:	2303      	movs	r3, #3
 800710c:	73fb      	strb	r3, [r7, #15]
          break;
 800710e:	e005      	b.n	800711c <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007110:	4b0a      	ldr	r3, [pc, #40]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007112:	681b      	ldr	r3, [r3, #0]
 8007114:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007118:	2b00      	cmp	r3, #0
 800711a:	d0ef      	beq.n	80070fc <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 800711c:	7bfb      	ldrb	r3, [r7, #15]
 800711e:	2b00      	cmp	r3, #0
 8007120:	d106      	bne.n	8007130 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007122:	4b06      	ldr	r3, [pc, #24]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 8007124:	691a      	ldr	r2, [r3, #16]
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	699b      	ldr	r3, [r3, #24]
 800712a:	4904      	ldr	r1, [pc, #16]	; (800713c <RCCEx_PLLSAI1_Config+0x1dc>)
 800712c:	4313      	orrs	r3, r2
 800712e:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007130:	7bfb      	ldrb	r3, [r7, #15]
}
 8007132:	4618      	mov	r0, r3
 8007134:	3710      	adds	r7, #16
 8007136:	46bd      	mov	sp, r7
 8007138:	bd80      	pop	{r7, pc}
 800713a:	bf00      	nop
 800713c:	40021000 	.word	0x40021000

08007140 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8007140:	b580      	push	{r7, lr}
 8007142:	b082      	sub	sp, #8
 8007144:	af00      	add	r7, sp, #0
 8007146:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2b00      	cmp	r3, #0
 800714c:	d101      	bne.n	8007152 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800714e:	2301      	movs	r3, #1
 8007150:	e01d      	b.n	800718e <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007158:	b2db      	uxtb	r3, r3
 800715a:	2b00      	cmp	r3, #0
 800715c:	d106      	bne.n	800716c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	2200      	movs	r2, #0
 8007162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8007166:	6878      	ldr	r0, [r7, #4]
 8007168:	f7fc f81e 	bl	80031a8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	2202      	movs	r2, #2
 8007170:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	681a      	ldr	r2, [r3, #0]
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	3304      	adds	r3, #4
 800717c:	4619      	mov	r1, r3
 800717e:	4610      	mov	r0, r2
 8007180:	f000 f922 	bl	80073c8 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800718c:	2300      	movs	r3, #0
}
 800718e:	4618      	mov	r0, r3
 8007190:	3708      	adds	r7, #8
 8007192:	46bd      	mov	sp, r7
 8007194:	bd80      	pop	{r7, pc}
	...

08007198 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8007198:	b580      	push	{r7, lr}
 800719a:	b084      	sub	sp, #16
 800719c:	af00      	add	r7, sp, #0
 800719e:	60f8      	str	r0, [r7, #12]
 80071a0:	60b9      	str	r1, [r7, #8]
 80071a2:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80071a4:	68fb      	ldr	r3, [r7, #12]
 80071a6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80071aa:	2b01      	cmp	r3, #1
 80071ac:	d101      	bne.n	80071b2 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80071ae:	2302      	movs	r3, #2
 80071b0:	e105      	b.n	80073be <HAL_TIM_PWM_ConfigChannel+0x226>
 80071b2:	68fb      	ldr	r3, [r7, #12]
 80071b4:	2201      	movs	r2, #1
 80071b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	2202      	movs	r2, #2
 80071be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	2b14      	cmp	r3, #20
 80071c6:	f200 80f0 	bhi.w	80073aa <HAL_TIM_PWM_ConfigChannel+0x212>
 80071ca:	a201      	add	r2, pc, #4	; (adr r2, 80071d0 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80071cc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071d0:	08007225 	.word	0x08007225
 80071d4:	080073ab 	.word	0x080073ab
 80071d8:	080073ab 	.word	0x080073ab
 80071dc:	080073ab 	.word	0x080073ab
 80071e0:	08007265 	.word	0x08007265
 80071e4:	080073ab 	.word	0x080073ab
 80071e8:	080073ab 	.word	0x080073ab
 80071ec:	080073ab 	.word	0x080073ab
 80071f0:	080072a7 	.word	0x080072a7
 80071f4:	080073ab 	.word	0x080073ab
 80071f8:	080073ab 	.word	0x080073ab
 80071fc:	080073ab 	.word	0x080073ab
 8007200:	080072e7 	.word	0x080072e7
 8007204:	080073ab 	.word	0x080073ab
 8007208:	080073ab 	.word	0x080073ab
 800720c:	080073ab 	.word	0x080073ab
 8007210:	08007329 	.word	0x08007329
 8007214:	080073ab 	.word	0x080073ab
 8007218:	080073ab 	.word	0x080073ab
 800721c:	080073ab 	.word	0x080073ab
 8007220:	08007369 	.word	0x08007369
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	68b9      	ldr	r1, [r7, #8]
 800722a:	4618      	mov	r0, r3
 800722c:	f000 f930 	bl	8007490 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	681b      	ldr	r3, [r3, #0]
 8007234:	699a      	ldr	r2, [r3, #24]
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	681b      	ldr	r3, [r3, #0]
 800723a:	f042 0208 	orr.w	r2, r2, #8
 800723e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007240:	68fb      	ldr	r3, [r7, #12]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	699a      	ldr	r2, [r3, #24]
 8007246:	68fb      	ldr	r3, [r7, #12]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f022 0204 	bic.w	r2, r2, #4
 800724e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	6999      	ldr	r1, [r3, #24]
 8007256:	68bb      	ldr	r3, [r7, #8]
 8007258:	691a      	ldr	r2, [r3, #16]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	430a      	orrs	r2, r1
 8007260:	619a      	str	r2, [r3, #24]
      break;
 8007262:	e0a3      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007264:	68fb      	ldr	r3, [r7, #12]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	68b9      	ldr	r1, [r7, #8]
 800726a:	4618      	mov	r0, r3
 800726c:	f000 f98c 	bl	8007588 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007270:	68fb      	ldr	r3, [r7, #12]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	699a      	ldr	r2, [r3, #24]
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	681b      	ldr	r3, [r3, #0]
 800727a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800727e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8007280:	68fb      	ldr	r3, [r7, #12]
 8007282:	681b      	ldr	r3, [r3, #0]
 8007284:	699a      	ldr	r2, [r3, #24]
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800728e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8007290:	68fb      	ldr	r3, [r7, #12]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	6999      	ldr	r1, [r3, #24]
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	691b      	ldr	r3, [r3, #16]
 800729a:	021a      	lsls	r2, r3, #8
 800729c:	68fb      	ldr	r3, [r7, #12]
 800729e:	681b      	ldr	r3, [r3, #0]
 80072a0:	430a      	orrs	r2, r1
 80072a2:	619a      	str	r2, [r3, #24]
      break;
 80072a4:	e082      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	681b      	ldr	r3, [r3, #0]
 80072aa:	68b9      	ldr	r1, [r7, #8]
 80072ac:	4618      	mov	r0, r3
 80072ae:	f000 f9e5 	bl	800767c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	69da      	ldr	r2, [r3, #28]
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	681b      	ldr	r3, [r3, #0]
 80072bc:	f042 0208 	orr.w	r2, r2, #8
 80072c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	681b      	ldr	r3, [r3, #0]
 80072c6:	69da      	ldr	r2, [r3, #28]
 80072c8:	68fb      	ldr	r3, [r7, #12]
 80072ca:	681b      	ldr	r3, [r3, #0]
 80072cc:	f022 0204 	bic.w	r2, r2, #4
 80072d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80072d2:	68fb      	ldr	r3, [r7, #12]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	69d9      	ldr	r1, [r3, #28]
 80072d8:	68bb      	ldr	r3, [r7, #8]
 80072da:	691a      	ldr	r2, [r3, #16]
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	681b      	ldr	r3, [r3, #0]
 80072e0:	430a      	orrs	r2, r1
 80072e2:	61da      	str	r2, [r3, #28]
      break;
 80072e4:	e062      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	681b      	ldr	r3, [r3, #0]
 80072ea:	68b9      	ldr	r1, [r7, #8]
 80072ec:	4618      	mov	r0, r3
 80072ee:	f000 fa3d 	bl	800776c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	69da      	ldr	r2, [r3, #28]
 80072f8:	68fb      	ldr	r3, [r7, #12]
 80072fa:	681b      	ldr	r3, [r3, #0]
 80072fc:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007300:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	69da      	ldr	r2, [r3, #28]
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007310:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	681b      	ldr	r3, [r3, #0]
 8007316:	69d9      	ldr	r1, [r3, #28]
 8007318:	68bb      	ldr	r3, [r7, #8]
 800731a:	691b      	ldr	r3, [r3, #16]
 800731c:	021a      	lsls	r2, r3, #8
 800731e:	68fb      	ldr	r3, [r7, #12]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	430a      	orrs	r2, r1
 8007324:	61da      	str	r2, [r3, #28]
      break;
 8007326:	e041      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	681b      	ldr	r3, [r3, #0]
 800732c:	68b9      	ldr	r1, [r7, #8]
 800732e:	4618      	mov	r0, r3
 8007330:	f000 fa7a 	bl	8007828 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007334:	68fb      	ldr	r3, [r7, #12]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f042 0208 	orr.w	r2, r2, #8
 8007342:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007344:	68fb      	ldr	r3, [r7, #12]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	681b      	ldr	r3, [r3, #0]
 800734e:	f022 0204 	bic.w	r2, r2, #4
 8007352:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	681b      	ldr	r3, [r3, #0]
 8007358:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800735a:	68bb      	ldr	r3, [r7, #8]
 800735c:	691a      	ldr	r2, [r3, #16]
 800735e:	68fb      	ldr	r3, [r7, #12]
 8007360:	681b      	ldr	r3, [r3, #0]
 8007362:	430a      	orrs	r2, r1
 8007364:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007366:	e021      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	68b9      	ldr	r1, [r7, #8]
 800736e:	4618      	mov	r0, r3
 8007370:	f000 fab2 	bl	80078d8 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007374:	68fb      	ldr	r3, [r7, #12]
 8007376:	681b      	ldr	r3, [r3, #0]
 8007378:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800737a:	68fb      	ldr	r3, [r7, #12]
 800737c:	681b      	ldr	r3, [r3, #0]
 800737e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007382:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	681b      	ldr	r3, [r3, #0]
 8007388:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007392:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	6d59      	ldr	r1, [r3, #84]	; 0x54
 800739a:	68bb      	ldr	r3, [r7, #8]
 800739c:	691b      	ldr	r3, [r3, #16]
 800739e:	021a      	lsls	r2, r3, #8
 80073a0:	68fb      	ldr	r3, [r7, #12]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	430a      	orrs	r2, r1
 80073a6:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80073a8:	e000      	b.n	80073ac <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      break;
 80073aa:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	3710      	adds	r7, #16
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd80      	pop	{r7, pc}
 80073c6:	bf00      	nop

080073c8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80073c8:	b480      	push	{r7}
 80073ca:	b085      	sub	sp, #20
 80073cc:	af00      	add	r7, sp, #0
 80073ce:	6078      	str	r0, [r7, #4]
 80073d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80073d8:	687b      	ldr	r3, [r7, #4]
 80073da:	4a2a      	ldr	r2, [pc, #168]	; (8007484 <TIM_Base_SetConfig+0xbc>)
 80073dc:	4293      	cmp	r3, r2
 80073de:	d003      	beq.n	80073e8 <TIM_Base_SetConfig+0x20>
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80073e6:	d108      	bne.n	80073fa <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80073ee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80073f0:	683b      	ldr	r3, [r7, #0]
 80073f2:	685b      	ldr	r3, [r3, #4]
 80073f4:	68fa      	ldr	r2, [r7, #12]
 80073f6:	4313      	orrs	r3, r2
 80073f8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	4a21      	ldr	r2, [pc, #132]	; (8007484 <TIM_Base_SetConfig+0xbc>)
 80073fe:	4293      	cmp	r3, r2
 8007400:	d00b      	beq.n	800741a <TIM_Base_SetConfig+0x52>
 8007402:	687b      	ldr	r3, [r7, #4]
 8007404:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007408:	d007      	beq.n	800741a <TIM_Base_SetConfig+0x52>
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	4a1e      	ldr	r2, [pc, #120]	; (8007488 <TIM_Base_SetConfig+0xc0>)
 800740e:	4293      	cmp	r3, r2
 8007410:	d003      	beq.n	800741a <TIM_Base_SetConfig+0x52>
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	4a1d      	ldr	r2, [pc, #116]	; (800748c <TIM_Base_SetConfig+0xc4>)
 8007416:	4293      	cmp	r3, r2
 8007418:	d108      	bne.n	800742c <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800741a:	68fb      	ldr	r3, [r7, #12]
 800741c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007420:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007422:	683b      	ldr	r3, [r7, #0]
 8007424:	68db      	ldr	r3, [r3, #12]
 8007426:	68fa      	ldr	r2, [r7, #12]
 8007428:	4313      	orrs	r3, r2
 800742a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007432:	683b      	ldr	r3, [r7, #0]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	4313      	orrs	r3, r2
 8007438:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	68fa      	ldr	r2, [r7, #12]
 800743e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007440:	683b      	ldr	r3, [r7, #0]
 8007442:	689a      	ldr	r2, [r3, #8]
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	681a      	ldr	r2, [r3, #0]
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007450:	687b      	ldr	r3, [r7, #4]
 8007452:	4a0c      	ldr	r2, [pc, #48]	; (8007484 <TIM_Base_SetConfig+0xbc>)
 8007454:	4293      	cmp	r3, r2
 8007456:	d007      	beq.n	8007468 <TIM_Base_SetConfig+0xa0>
 8007458:	687b      	ldr	r3, [r7, #4]
 800745a:	4a0b      	ldr	r2, [pc, #44]	; (8007488 <TIM_Base_SetConfig+0xc0>)
 800745c:	4293      	cmp	r3, r2
 800745e:	d003      	beq.n	8007468 <TIM_Base_SetConfig+0xa0>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	4a0a      	ldr	r2, [pc, #40]	; (800748c <TIM_Base_SetConfig+0xc4>)
 8007464:	4293      	cmp	r3, r2
 8007466:	d103      	bne.n	8007470 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	691a      	ldr	r2, [r3, #16]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	2201      	movs	r2, #1
 8007474:	615a      	str	r2, [r3, #20]
}
 8007476:	bf00      	nop
 8007478:	3714      	adds	r7, #20
 800747a:	46bd      	mov	sp, r7
 800747c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007480:	4770      	bx	lr
 8007482:	bf00      	nop
 8007484:	40012c00 	.word	0x40012c00
 8007488:	40014000 	.word	0x40014000
 800748c:	40014400 	.word	0x40014400

08007490 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007490:	b480      	push	{r7}
 8007492:	b087      	sub	sp, #28
 8007494:	af00      	add	r7, sp, #0
 8007496:	6078      	str	r0, [r7, #4]
 8007498:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800749a:	687b      	ldr	r3, [r7, #4]
 800749c:	6a1b      	ldr	r3, [r3, #32]
 800749e:	f023 0201 	bic.w	r2, r3, #1
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	6a1b      	ldr	r3, [r3, #32]
 80074aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	699b      	ldr	r3, [r3, #24]
 80074b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80074be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80074c2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	f023 0303 	bic.w	r3, r3, #3
 80074ca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80074cc:	683b      	ldr	r3, [r7, #0]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	68fa      	ldr	r2, [r7, #12]
 80074d2:	4313      	orrs	r3, r2
 80074d4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80074d6:	697b      	ldr	r3, [r7, #20]
 80074d8:	f023 0302 	bic.w	r3, r3, #2
 80074dc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80074de:	683b      	ldr	r3, [r7, #0]
 80074e0:	689b      	ldr	r3, [r3, #8]
 80074e2:	697a      	ldr	r2, [r7, #20]
 80074e4:	4313      	orrs	r3, r2
 80074e6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	4a24      	ldr	r2, [pc, #144]	; (800757c <TIM_OC1_SetConfig+0xec>)
 80074ec:	4293      	cmp	r3, r2
 80074ee:	d007      	beq.n	8007500 <TIM_OC1_SetConfig+0x70>
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	4a23      	ldr	r2, [pc, #140]	; (8007580 <TIM_OC1_SetConfig+0xf0>)
 80074f4:	4293      	cmp	r3, r2
 80074f6:	d003      	beq.n	8007500 <TIM_OC1_SetConfig+0x70>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	4a22      	ldr	r2, [pc, #136]	; (8007584 <TIM_OC1_SetConfig+0xf4>)
 80074fc:	4293      	cmp	r3, r2
 80074fe:	d10c      	bne.n	800751a <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007500:	697b      	ldr	r3, [r7, #20]
 8007502:	f023 0308 	bic.w	r3, r3, #8
 8007506:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007508:	683b      	ldr	r3, [r7, #0]
 800750a:	68db      	ldr	r3, [r3, #12]
 800750c:	697a      	ldr	r2, [r7, #20]
 800750e:	4313      	orrs	r3, r2
 8007510:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007512:	697b      	ldr	r3, [r7, #20]
 8007514:	f023 0304 	bic.w	r3, r3, #4
 8007518:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	4a17      	ldr	r2, [pc, #92]	; (800757c <TIM_OC1_SetConfig+0xec>)
 800751e:	4293      	cmp	r3, r2
 8007520:	d007      	beq.n	8007532 <TIM_OC1_SetConfig+0xa2>
 8007522:	687b      	ldr	r3, [r7, #4]
 8007524:	4a16      	ldr	r2, [pc, #88]	; (8007580 <TIM_OC1_SetConfig+0xf0>)
 8007526:	4293      	cmp	r3, r2
 8007528:	d003      	beq.n	8007532 <TIM_OC1_SetConfig+0xa2>
 800752a:	687b      	ldr	r3, [r7, #4]
 800752c:	4a15      	ldr	r2, [pc, #84]	; (8007584 <TIM_OC1_SetConfig+0xf4>)
 800752e:	4293      	cmp	r3, r2
 8007530:	d111      	bne.n	8007556 <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007532:	693b      	ldr	r3, [r7, #16]
 8007534:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007538:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007540:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007542:	683b      	ldr	r3, [r7, #0]
 8007544:	695b      	ldr	r3, [r3, #20]
 8007546:	693a      	ldr	r2, [r7, #16]
 8007548:	4313      	orrs	r3, r2
 800754a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800754c:	683b      	ldr	r3, [r7, #0]
 800754e:	699b      	ldr	r3, [r3, #24]
 8007550:	693a      	ldr	r2, [r7, #16]
 8007552:	4313      	orrs	r3, r2
 8007554:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	693a      	ldr	r2, [r7, #16]
 800755a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	68fa      	ldr	r2, [r7, #12]
 8007560:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007562:	683b      	ldr	r3, [r7, #0]
 8007564:	685a      	ldr	r2, [r3, #4]
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	697a      	ldr	r2, [r7, #20]
 800756e:	621a      	str	r2, [r3, #32]
}
 8007570:	bf00      	nop
 8007572:	371c      	adds	r7, #28
 8007574:	46bd      	mov	sp, r7
 8007576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800757a:	4770      	bx	lr
 800757c:	40012c00 	.word	0x40012c00
 8007580:	40014000 	.word	0x40014000
 8007584:	40014400 	.word	0x40014400

08007588 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007588:	b480      	push	{r7}
 800758a:	b087      	sub	sp, #28
 800758c:	af00      	add	r7, sp, #0
 800758e:	6078      	str	r0, [r7, #4]
 8007590:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	6a1b      	ldr	r3, [r3, #32]
 8007596:	f023 0210 	bic.w	r2, r3, #16
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a1b      	ldr	r3, [r3, #32]
 80075a2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	685b      	ldr	r3, [r3, #4]
 80075a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	699b      	ldr	r3, [r3, #24]
 80075ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80075b0:	68fb      	ldr	r3, [r7, #12]
 80075b2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80075b6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80075ba:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80075bc:	68fb      	ldr	r3, [r7, #12]
 80075be:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80075c2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80075c4:	683b      	ldr	r3, [r7, #0]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	021b      	lsls	r3, r3, #8
 80075ca:	68fa      	ldr	r2, [r7, #12]
 80075cc:	4313      	orrs	r3, r2
 80075ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80075d0:	697b      	ldr	r3, [r7, #20]
 80075d2:	f023 0320 	bic.w	r3, r3, #32
 80075d6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80075d8:	683b      	ldr	r3, [r7, #0]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	011b      	lsls	r3, r3, #4
 80075de:	697a      	ldr	r2, [r7, #20]
 80075e0:	4313      	orrs	r3, r2
 80075e2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	4a22      	ldr	r2, [pc, #136]	; (8007670 <TIM_OC2_SetConfig+0xe8>)
 80075e8:	4293      	cmp	r3, r2
 80075ea:	d10d      	bne.n	8007608 <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80075ec:	697b      	ldr	r3, [r7, #20]
 80075ee:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80075f2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80075f4:	683b      	ldr	r3, [r7, #0]
 80075f6:	68db      	ldr	r3, [r3, #12]
 80075f8:	011b      	lsls	r3, r3, #4
 80075fa:	697a      	ldr	r2, [r7, #20]
 80075fc:	4313      	orrs	r3, r2
 80075fe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007600:	697b      	ldr	r3, [r7, #20]
 8007602:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007606:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	4a19      	ldr	r2, [pc, #100]	; (8007670 <TIM_OC2_SetConfig+0xe8>)
 800760c:	4293      	cmp	r3, r2
 800760e:	d007      	beq.n	8007620 <TIM_OC2_SetConfig+0x98>
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	4a18      	ldr	r2, [pc, #96]	; (8007674 <TIM_OC2_SetConfig+0xec>)
 8007614:	4293      	cmp	r3, r2
 8007616:	d003      	beq.n	8007620 <TIM_OC2_SetConfig+0x98>
 8007618:	687b      	ldr	r3, [r7, #4]
 800761a:	4a17      	ldr	r2, [pc, #92]	; (8007678 <TIM_OC2_SetConfig+0xf0>)
 800761c:	4293      	cmp	r3, r2
 800761e:	d113      	bne.n	8007648 <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007626:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007628:	693b      	ldr	r3, [r7, #16]
 800762a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800762e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007630:	683b      	ldr	r3, [r7, #0]
 8007632:	695b      	ldr	r3, [r3, #20]
 8007634:	009b      	lsls	r3, r3, #2
 8007636:	693a      	ldr	r2, [r7, #16]
 8007638:	4313      	orrs	r3, r2
 800763a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800763c:	683b      	ldr	r3, [r7, #0]
 800763e:	699b      	ldr	r3, [r3, #24]
 8007640:	009b      	lsls	r3, r3, #2
 8007642:	693a      	ldr	r2, [r7, #16]
 8007644:	4313      	orrs	r3, r2
 8007646:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	693a      	ldr	r2, [r7, #16]
 800764c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800764e:	687b      	ldr	r3, [r7, #4]
 8007650:	68fa      	ldr	r2, [r7, #12]
 8007652:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	685a      	ldr	r2, [r3, #4]
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	697a      	ldr	r2, [r7, #20]
 8007660:	621a      	str	r2, [r3, #32]
}
 8007662:	bf00      	nop
 8007664:	371c      	adds	r7, #28
 8007666:	46bd      	mov	sp, r7
 8007668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800766c:	4770      	bx	lr
 800766e:	bf00      	nop
 8007670:	40012c00 	.word	0x40012c00
 8007674:	40014000 	.word	0x40014000
 8007678:	40014400 	.word	0x40014400

0800767c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800767c:	b480      	push	{r7}
 800767e:	b087      	sub	sp, #28
 8007680:	af00      	add	r7, sp, #0
 8007682:	6078      	str	r0, [r7, #4]
 8007684:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	6a1b      	ldr	r3, [r3, #32]
 800768a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800768e:	687b      	ldr	r3, [r7, #4]
 8007690:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	6a1b      	ldr	r3, [r3, #32]
 8007696:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	685b      	ldr	r3, [r3, #4]
 800769c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	69db      	ldr	r3, [r3, #28]
 80076a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80076a4:	68fb      	ldr	r3, [r7, #12]
 80076a6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80076aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80076ae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	f023 0303 	bic.w	r3, r3, #3
 80076b6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80076b8:	683b      	ldr	r3, [r7, #0]
 80076ba:	681b      	ldr	r3, [r3, #0]
 80076bc:	68fa      	ldr	r2, [r7, #12]
 80076be:	4313      	orrs	r3, r2
 80076c0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80076c8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80076ca:	683b      	ldr	r3, [r7, #0]
 80076cc:	689b      	ldr	r3, [r3, #8]
 80076ce:	021b      	lsls	r3, r3, #8
 80076d0:	697a      	ldr	r2, [r7, #20]
 80076d2:	4313      	orrs	r3, r2
 80076d4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	4a21      	ldr	r2, [pc, #132]	; (8007760 <TIM_OC3_SetConfig+0xe4>)
 80076da:	4293      	cmp	r3, r2
 80076dc:	d10d      	bne.n	80076fa <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80076de:	697b      	ldr	r3, [r7, #20]
 80076e0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80076e4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80076e6:	683b      	ldr	r3, [r7, #0]
 80076e8:	68db      	ldr	r3, [r3, #12]
 80076ea:	021b      	lsls	r3, r3, #8
 80076ec:	697a      	ldr	r2, [r7, #20]
 80076ee:	4313      	orrs	r3, r2
 80076f0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80076f2:	697b      	ldr	r3, [r7, #20]
 80076f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80076f8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	4a18      	ldr	r2, [pc, #96]	; (8007760 <TIM_OC3_SetConfig+0xe4>)
 80076fe:	4293      	cmp	r3, r2
 8007700:	d007      	beq.n	8007712 <TIM_OC3_SetConfig+0x96>
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	4a17      	ldr	r2, [pc, #92]	; (8007764 <TIM_OC3_SetConfig+0xe8>)
 8007706:	4293      	cmp	r3, r2
 8007708:	d003      	beq.n	8007712 <TIM_OC3_SetConfig+0x96>
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	4a16      	ldr	r2, [pc, #88]	; (8007768 <TIM_OC3_SetConfig+0xec>)
 800770e:	4293      	cmp	r3, r2
 8007710:	d113      	bne.n	800773a <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007712:	693b      	ldr	r3, [r7, #16]
 8007714:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007718:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007720:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007722:	683b      	ldr	r3, [r7, #0]
 8007724:	695b      	ldr	r3, [r3, #20]
 8007726:	011b      	lsls	r3, r3, #4
 8007728:	693a      	ldr	r2, [r7, #16]
 800772a:	4313      	orrs	r3, r2
 800772c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800772e:	683b      	ldr	r3, [r7, #0]
 8007730:	699b      	ldr	r3, [r3, #24]
 8007732:	011b      	lsls	r3, r3, #4
 8007734:	693a      	ldr	r2, [r7, #16]
 8007736:	4313      	orrs	r3, r2
 8007738:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	693a      	ldr	r2, [r7, #16]
 800773e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	68fa      	ldr	r2, [r7, #12]
 8007744:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007746:	683b      	ldr	r3, [r7, #0]
 8007748:	685a      	ldr	r2, [r3, #4]
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	697a      	ldr	r2, [r7, #20]
 8007752:	621a      	str	r2, [r3, #32]
}
 8007754:	bf00      	nop
 8007756:	371c      	adds	r7, #28
 8007758:	46bd      	mov	sp, r7
 800775a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800775e:	4770      	bx	lr
 8007760:	40012c00 	.word	0x40012c00
 8007764:	40014000 	.word	0x40014000
 8007768:	40014400 	.word	0x40014400

0800776c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800776c:	b480      	push	{r7}
 800776e:	b087      	sub	sp, #28
 8007770:	af00      	add	r7, sp, #0
 8007772:	6078      	str	r0, [r7, #4]
 8007774:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	6a1b      	ldr	r3, [r3, #32]
 800777a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	6a1b      	ldr	r3, [r3, #32]
 8007786:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	685b      	ldr	r3, [r3, #4]
 800778c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	69db      	ldr	r3, [r3, #28]
 8007792:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800779a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800779e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80077a0:	68fb      	ldr	r3, [r7, #12]
 80077a2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077a6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80077a8:	683b      	ldr	r3, [r7, #0]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	021b      	lsls	r3, r3, #8
 80077ae:	68fa      	ldr	r2, [r7, #12]
 80077b0:	4313      	orrs	r3, r2
 80077b2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80077b4:	693b      	ldr	r3, [r7, #16]
 80077b6:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80077ba:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	689b      	ldr	r3, [r3, #8]
 80077c0:	031b      	lsls	r3, r3, #12
 80077c2:	693a      	ldr	r2, [r7, #16]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	4a14      	ldr	r2, [pc, #80]	; (800781c <TIM_OC4_SetConfig+0xb0>)
 80077cc:	4293      	cmp	r3, r2
 80077ce:	d007      	beq.n	80077e0 <TIM_OC4_SetConfig+0x74>
 80077d0:	687b      	ldr	r3, [r7, #4]
 80077d2:	4a13      	ldr	r2, [pc, #76]	; (8007820 <TIM_OC4_SetConfig+0xb4>)
 80077d4:	4293      	cmp	r3, r2
 80077d6:	d003      	beq.n	80077e0 <TIM_OC4_SetConfig+0x74>
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	4a12      	ldr	r2, [pc, #72]	; (8007824 <TIM_OC4_SetConfig+0xb8>)
 80077dc:	4293      	cmp	r3, r2
 80077de:	d109      	bne.n	80077f4 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80077e0:	697b      	ldr	r3, [r7, #20]
 80077e2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80077e6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	695b      	ldr	r3, [r3, #20]
 80077ec:	019b      	lsls	r3, r3, #6
 80077ee:	697a      	ldr	r2, [r7, #20]
 80077f0:	4313      	orrs	r3, r2
 80077f2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	697a      	ldr	r2, [r7, #20]
 80077f8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	68fa      	ldr	r2, [r7, #12]
 80077fe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007800:	683b      	ldr	r3, [r7, #0]
 8007802:	685a      	ldr	r2, [r3, #4]
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	693a      	ldr	r2, [r7, #16]
 800780c:	621a      	str	r2, [r3, #32]
}
 800780e:	bf00      	nop
 8007810:	371c      	adds	r7, #28
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
 800781a:	bf00      	nop
 800781c:	40012c00 	.word	0x40012c00
 8007820:	40014000 	.word	0x40014000
 8007824:	40014400 	.word	0x40014400

08007828 <TIM_OC5_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007828:	b480      	push	{r7}
 800782a:	b087      	sub	sp, #28
 800782c:	af00      	add	r7, sp, #0
 800782e:	6078      	str	r0, [r7, #4]
 8007830:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	6a1b      	ldr	r3, [r3, #32]
 8007836:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6a1b      	ldr	r3, [r3, #32]
 8007842:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007844:	687b      	ldr	r3, [r7, #4]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800784e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800785a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800785c:	683b      	ldr	r3, [r7, #0]
 800785e:	681b      	ldr	r3, [r3, #0]
 8007860:	68fa      	ldr	r2, [r7, #12]
 8007862:	4313      	orrs	r3, r2
 8007864:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007866:	693b      	ldr	r3, [r7, #16]
 8007868:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800786c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800786e:	683b      	ldr	r3, [r7, #0]
 8007870:	689b      	ldr	r3, [r3, #8]
 8007872:	041b      	lsls	r3, r3, #16
 8007874:	693a      	ldr	r2, [r7, #16]
 8007876:	4313      	orrs	r3, r2
 8007878:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	4a13      	ldr	r2, [pc, #76]	; (80078cc <TIM_OC5_SetConfig+0xa4>)
 800787e:	4293      	cmp	r3, r2
 8007880:	d007      	beq.n	8007892 <TIM_OC5_SetConfig+0x6a>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	4a12      	ldr	r2, [pc, #72]	; (80078d0 <TIM_OC5_SetConfig+0xa8>)
 8007886:	4293      	cmp	r3, r2
 8007888:	d003      	beq.n	8007892 <TIM_OC5_SetConfig+0x6a>
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	4a11      	ldr	r2, [pc, #68]	; (80078d4 <TIM_OC5_SetConfig+0xac>)
 800788e:	4293      	cmp	r3, r2
 8007890:	d109      	bne.n	80078a6 <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007892:	697b      	ldr	r3, [r7, #20]
 8007894:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007898:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800789a:	683b      	ldr	r3, [r7, #0]
 800789c:	695b      	ldr	r3, [r3, #20]
 800789e:	021b      	lsls	r3, r3, #8
 80078a0:	697a      	ldr	r2, [r7, #20]
 80078a2:	4313      	orrs	r3, r2
 80078a4:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078a6:	687b      	ldr	r3, [r7, #4]
 80078a8:	697a      	ldr	r2, [r7, #20]
 80078aa:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	68fa      	ldr	r2, [r7, #12]
 80078b0:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80078b2:	683b      	ldr	r3, [r7, #0]
 80078b4:	685a      	ldr	r2, [r3, #4]
 80078b6:	687b      	ldr	r3, [r7, #4]
 80078b8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078ba:	687b      	ldr	r3, [r7, #4]
 80078bc:	693a      	ldr	r2, [r7, #16]
 80078be:	621a      	str	r2, [r3, #32]
}
 80078c0:	bf00      	nop
 80078c2:	371c      	adds	r7, #28
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr
 80078cc:	40012c00 	.word	0x40012c00
 80078d0:	40014000 	.word	0x40014000
 80078d4:	40014400 	.word	0x40014400

080078d8 <TIM_OC6_SetConfig>:
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80078d8:	b480      	push	{r7}
 80078da:	b087      	sub	sp, #28
 80078dc:	af00      	add	r7, sp, #0
 80078de:	6078      	str	r0, [r7, #4]
 80078e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	6a1b      	ldr	r3, [r3, #32]
 80078e6:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	6a1b      	ldr	r3, [r3, #32]
 80078f2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	685b      	ldr	r3, [r3, #4]
 80078f8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80078fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007906:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800790a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800790c:	683b      	ldr	r3, [r7, #0]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	021b      	lsls	r3, r3, #8
 8007912:	68fa      	ldr	r2, [r7, #12]
 8007914:	4313      	orrs	r3, r2
 8007916:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007918:	693b      	ldr	r3, [r7, #16]
 800791a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800791e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007920:	683b      	ldr	r3, [r7, #0]
 8007922:	689b      	ldr	r3, [r3, #8]
 8007924:	051b      	lsls	r3, r3, #20
 8007926:	693a      	ldr	r2, [r7, #16]
 8007928:	4313      	orrs	r3, r2
 800792a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a14      	ldr	r2, [pc, #80]	; (8007980 <TIM_OC6_SetConfig+0xa8>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d007      	beq.n	8007944 <TIM_OC6_SetConfig+0x6c>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	4a13      	ldr	r2, [pc, #76]	; (8007984 <TIM_OC6_SetConfig+0xac>)
 8007938:	4293      	cmp	r3, r2
 800793a:	d003      	beq.n	8007944 <TIM_OC6_SetConfig+0x6c>
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	4a12      	ldr	r2, [pc, #72]	; (8007988 <TIM_OC6_SetConfig+0xb0>)
 8007940:	4293      	cmp	r3, r2
 8007942:	d109      	bne.n	8007958 <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007944:	697b      	ldr	r3, [r7, #20]
 8007946:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800794a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800794c:	683b      	ldr	r3, [r7, #0]
 800794e:	695b      	ldr	r3, [r3, #20]
 8007950:	029b      	lsls	r3, r3, #10
 8007952:	697a      	ldr	r2, [r7, #20]
 8007954:	4313      	orrs	r3, r2
 8007956:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	697a      	ldr	r2, [r7, #20]
 800795c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	68fa      	ldr	r2, [r7, #12]
 8007962:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007964:	683b      	ldr	r3, [r7, #0]
 8007966:	685a      	ldr	r2, [r3, #4]
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	693a      	ldr	r2, [r7, #16]
 8007970:	621a      	str	r2, [r3, #32]
}
 8007972:	bf00      	nop
 8007974:	371c      	adds	r7, #28
 8007976:	46bd      	mov	sp, r7
 8007978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800797c:	4770      	bx	lr
 800797e:	bf00      	nop
 8007980:	40012c00 	.word	0x40012c00
 8007984:	40014000 	.word	0x40014000
 8007988:	40014400 	.word	0x40014400

0800798c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800798c:	b480      	push	{r7}
 800798e:	b085      	sub	sp, #20
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800799c:	2b01      	cmp	r3, #1
 800799e:	d101      	bne.n	80079a4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80079a0:	2302      	movs	r3, #2
 80079a2:	e040      	b.n	8007a26 <HAL_TIMEx_MasterConfigSynchronization+0x9a>
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2201      	movs	r2, #1
 80079a8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2202      	movs	r2, #2
 80079b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	685b      	ldr	r3, [r3, #4]
 80079ba:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689b      	ldr	r3, [r3, #8]
 80079c2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	681b      	ldr	r3, [r3, #0]
 80079c8:	4a1a      	ldr	r2, [pc, #104]	; (8007a34 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 80079ca:	4293      	cmp	r3, r2
 80079cc:	d108      	bne.n	80079e0 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80079d4:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80079d6:	683b      	ldr	r3, [r7, #0]
 80079d8:	685b      	ldr	r3, [r3, #4]
 80079da:	68fa      	ldr	r2, [r7, #12]
 80079dc:	4313      	orrs	r3, r2
 80079de:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079e6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	68fa      	ldr	r2, [r7, #12]
 80079ee:	4313      	orrs	r3, r2
 80079f0:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 80079f2:	68bb      	ldr	r3, [r7, #8]
 80079f4:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80079f8:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80079fa:	683b      	ldr	r3, [r7, #0]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	68ba      	ldr	r2, [r7, #8]
 8007a00:	4313      	orrs	r3, r2
 8007a02:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	68fa      	ldr	r2, [r7, #12]
 8007a0a:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	681b      	ldr	r3, [r3, #0]
 8007a10:	68ba      	ldr	r2, [r7, #8]
 8007a12:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	2201      	movs	r2, #1
 8007a18:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	2200      	movs	r2, #0
 8007a20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a24:	2300      	movs	r3, #0
}
 8007a26:	4618      	mov	r0, r3
 8007a28:	3714      	adds	r7, #20
 8007a2a:	46bd      	mov	sp, r7
 8007a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a30:	4770      	bx	lr
 8007a32:	bf00      	nop
 8007a34:	40012c00 	.word	0x40012c00

08007a38 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007a38:	b580      	push	{r7, lr}
 8007a3a:	b082      	sub	sp, #8
 8007a3c:	af00      	add	r7, sp, #0
 8007a3e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d101      	bne.n	8007a4a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007a46:	2301      	movs	r3, #1
 8007a48:	e040      	b.n	8007acc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d106      	bne.n	8007a60 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2200      	movs	r2, #0
 8007a56:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007a5a:	6878      	ldr	r0, [r7, #4]
 8007a5c:	f7fb fc56 	bl	800330c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2224      	movs	r2, #36	; 0x24
 8007a64:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	681b      	ldr	r3, [r3, #0]
 8007a6a:	681a      	ldr	r2, [r3, #0]
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	f022 0201 	bic.w	r2, r2, #1
 8007a74:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fb02 	bl	8008080 <UART_SetConfig>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	2b01      	cmp	r3, #1
 8007a80:	d101      	bne.n	8007a86 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007a82:	2301      	movs	r3, #1
 8007a84:	e022      	b.n	8007acc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d002      	beq.n	8007a94 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007a8e:	6878      	ldr	r0, [r7, #4]
 8007a90:	f000 fde8 	bl	8008664 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	685a      	ldr	r2, [r3, #4]
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	681b      	ldr	r3, [r3, #0]
 8007a9e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007aa2:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	689a      	ldr	r2, [r3, #8]
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007ab2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007ab4:	687b      	ldr	r3, [r7, #4]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	681a      	ldr	r2, [r3, #0]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f042 0201 	orr.w	r2, r2, #1
 8007ac2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007ac4:	6878      	ldr	r0, [r7, #4]
 8007ac6:	f000 fe6f 	bl	80087a8 <UART_CheckIdleState>
 8007aca:	4603      	mov	r3, r0
}
 8007acc:	4618      	mov	r0, r3
 8007ace:	3708      	adds	r7, #8
 8007ad0:	46bd      	mov	sp, r7
 8007ad2:	bd80      	pop	{r7, pc}

08007ad4 <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ad4:	b580      	push	{r7, lr}
 8007ad6:	b08a      	sub	sp, #40	; 0x28
 8007ad8:	af02      	add	r7, sp, #8
 8007ada:	60f8      	str	r0, [r7, #12]
 8007adc:	60b9      	str	r1, [r7, #8]
 8007ade:	603b      	str	r3, [r7, #0]
 8007ae0:	4613      	mov	r3, r2
 8007ae2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ae8:	2b20      	cmp	r3, #32
 8007aea:	f040 8081 	bne.w	8007bf0 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007aee:	68bb      	ldr	r3, [r7, #8]
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d002      	beq.n	8007afa <HAL_UART_Transmit+0x26>
 8007af4:	88fb      	ldrh	r3, [r7, #6]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d101      	bne.n	8007afe <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007afa:	2301      	movs	r3, #1
 8007afc:	e079      	b.n	8007bf2 <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007b04:	2b01      	cmp	r3, #1
 8007b06:	d101      	bne.n	8007b0c <HAL_UART_Transmit+0x38>
 8007b08:	2302      	movs	r3, #2
 8007b0a:	e072      	b.n	8007bf2 <HAL_UART_Transmit+0x11e>
 8007b0c:	68fb      	ldr	r3, [r7, #12]
 8007b0e:	2201      	movs	r2, #1
 8007b10:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	2200      	movs	r2, #0
 8007b18:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	2221      	movs	r2, #33	; 0x21
 8007b1e:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007b20:	f7fb fecc 	bl	80038bc <HAL_GetTick>
 8007b24:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	88fa      	ldrh	r2, [r7, #6]
 8007b2a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007b2e:	68fb      	ldr	r3, [r7, #12]
 8007b30:	88fa      	ldrh	r2, [r7, #6]
 8007b32:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007b36:	68fb      	ldr	r3, [r7, #12]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b3e:	d108      	bne.n	8007b52 <HAL_UART_Transmit+0x7e>
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	691b      	ldr	r3, [r3, #16]
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d104      	bne.n	8007b52 <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007b48:	2300      	movs	r3, #0
 8007b4a:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007b4c:	68bb      	ldr	r3, [r7, #8]
 8007b4e:	61bb      	str	r3, [r7, #24]
 8007b50:	e003      	b.n	8007b5a <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007b56:	2300      	movs	r3, #0
 8007b58:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007b5a:	e02d      	b.n	8007bb8 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007b5c:	683b      	ldr	r3, [r7, #0]
 8007b5e:	9300      	str	r3, [sp, #0]
 8007b60:	697b      	ldr	r3, [r7, #20]
 8007b62:	2200      	movs	r2, #0
 8007b64:	2180      	movs	r1, #128	; 0x80
 8007b66:	68f8      	ldr	r0, [r7, #12]
 8007b68:	f000 fe63 	bl	8008832 <UART_WaitOnFlagUntilTimeout>
 8007b6c:	4603      	mov	r3, r0
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d001      	beq.n	8007b76 <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8007b72:	2303      	movs	r3, #3
 8007b74:	e03d      	b.n	8007bf2 <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007b76:	69fb      	ldr	r3, [r7, #28]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d10b      	bne.n	8007b94 <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	881a      	ldrh	r2, [r3, #0]
 8007b80:	68fb      	ldr	r3, [r7, #12]
 8007b82:	681b      	ldr	r3, [r3, #0]
 8007b84:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007b88:	b292      	uxth	r2, r2
 8007b8a:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007b8c:	69bb      	ldr	r3, [r7, #24]
 8007b8e:	3302      	adds	r3, #2
 8007b90:	61bb      	str	r3, [r7, #24]
 8007b92:	e008      	b.n	8007ba6 <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	781a      	ldrb	r2, [r3, #0]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	b292      	uxth	r2, r2
 8007b9e:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007ba0:	69fb      	ldr	r3, [r7, #28]
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007ba6:	68fb      	ldr	r3, [r7, #12]
 8007ba8:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	3b01      	subs	r3, #1
 8007bb0:	b29a      	uxth	r2, r3
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007bb8:	68fb      	ldr	r3, [r7, #12]
 8007bba:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	2b00      	cmp	r3, #0
 8007bc2:	d1cb      	bne.n	8007b5c <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007bc4:	683b      	ldr	r3, [r7, #0]
 8007bc6:	9300      	str	r3, [sp, #0]
 8007bc8:	697b      	ldr	r3, [r7, #20]
 8007bca:	2200      	movs	r2, #0
 8007bcc:	2140      	movs	r1, #64	; 0x40
 8007bce:	68f8      	ldr	r0, [r7, #12]
 8007bd0:	f000 fe2f 	bl	8008832 <UART_WaitOnFlagUntilTimeout>
 8007bd4:	4603      	mov	r3, r0
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d001      	beq.n	8007bde <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8007bda:	2303      	movs	r3, #3
 8007bdc:	e009      	b.n	8007bf2 <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	2220      	movs	r2, #32
 8007be2:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	2200      	movs	r2, #0
 8007be8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8007bec:	2300      	movs	r3, #0
 8007bee:	e000      	b.n	8007bf2 <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007bf0:	2302      	movs	r3, #2
  }
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3720      	adds	r7, #32
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
	...

08007bfc <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007bfc:	b480      	push	{r7}
 8007bfe:	b085      	sub	sp, #20
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	60b9      	str	r1, [r7, #8]
 8007c06:	4613      	mov	r3, r2
 8007c08:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007c0e:	2b20      	cmp	r3, #32
 8007c10:	d144      	bne.n	8007c9c <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007c12:	68bb      	ldr	r3, [r7, #8]
 8007c14:	2b00      	cmp	r3, #0
 8007c16:	d002      	beq.n	8007c1e <HAL_UART_Transmit_IT+0x22>
 8007c18:	88fb      	ldrh	r3, [r7, #6]
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d101      	bne.n	8007c22 <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e03d      	b.n	8007c9e <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007c28:	2b01      	cmp	r3, #1
 8007c2a:	d101      	bne.n	8007c30 <HAL_UART_Transmit_IT+0x34>
 8007c2c:	2302      	movs	r3, #2
 8007c2e:	e036      	b.n	8007c9e <HAL_UART_Transmit_IT+0xa2>
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	2201      	movs	r2, #1
 8007c34:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	68ba      	ldr	r2, [r7, #8]
 8007c3c:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8007c3e:	68fb      	ldr	r3, [r7, #12]
 8007c40:	88fa      	ldrh	r2, [r7, #6]
 8007c42:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	88fa      	ldrh	r2, [r7, #6]
 8007c4a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8007c4e:	68fb      	ldr	r3, [r7, #12]
 8007c50:	2200      	movs	r2, #0
 8007c52:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007c54:	68fb      	ldr	r3, [r7, #12]
 8007c56:	2200      	movs	r2, #0
 8007c58:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007c5a:	68fb      	ldr	r3, [r7, #12]
 8007c5c:	2221      	movs	r2, #33	; 0x21
 8007c5e:	675a      	str	r2, [r3, #116]	; 0x74
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007c60:	68fb      	ldr	r3, [r7, #12]
 8007c62:	689b      	ldr	r3, [r3, #8]
 8007c64:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007c68:	d107      	bne.n	8007c7a <HAL_UART_Transmit_IT+0x7e>
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	691b      	ldr	r3, [r3, #16]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d103      	bne.n	8007c7a <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 8007c72:	68fb      	ldr	r3, [r7, #12]
 8007c74:	4a0d      	ldr	r2, [pc, #52]	; (8007cac <HAL_UART_Transmit_IT+0xb0>)
 8007c76:	665a      	str	r2, [r3, #100]	; 0x64
 8007c78:	e002      	b.n	8007c80 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	4a0c      	ldr	r2, [pc, #48]	; (8007cb0 <HAL_UART_Transmit_IT+0xb4>)
 8007c7e:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	2200      	movs	r2, #0
 8007c84:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8007c88:	68fb      	ldr	r3, [r7, #12]
 8007c8a:	681b      	ldr	r3, [r3, #0]
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	681b      	ldr	r3, [r3, #0]
 8007c92:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007c96:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8007c98:	2300      	movs	r3, #0
 8007c9a:	e000      	b.n	8007c9e <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 8007c9c:	2302      	movs	r3, #2
  }
}
 8007c9e:	4618      	mov	r0, r3
 8007ca0:	3714      	adds	r7, #20
 8007ca2:	46bd      	mov	sp, r7
 8007ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ca8:	4770      	bx	lr
 8007caa:	bf00      	nop
 8007cac:	080089a3 	.word	0x080089a3
 8007cb0:	0800892f 	.word	0x0800892f

08007cb4 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007cb4:	b480      	push	{r7}
 8007cb6:	b085      	sub	sp, #20
 8007cb8:	af00      	add	r7, sp, #0
 8007cba:	60f8      	str	r0, [r7, #12]
 8007cbc:	60b9      	str	r1, [r7, #8]
 8007cbe:	4613      	mov	r3, r2
 8007cc0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007cc2:	68fb      	ldr	r3, [r7, #12]
 8007cc4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8007cc6:	2b20      	cmp	r3, #32
 8007cc8:	f040 808a 	bne.w	8007de0 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	2b00      	cmp	r3, #0
 8007cd0:	d002      	beq.n	8007cd8 <HAL_UART_Receive_IT+0x24>
 8007cd2:	88fb      	ldrh	r3, [r7, #6]
 8007cd4:	2b00      	cmp	r3, #0
 8007cd6:	d101      	bne.n	8007cdc <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8007cd8:	2301      	movs	r3, #1
 8007cda:	e082      	b.n	8007de2 <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 8007cdc:	68fb      	ldr	r3, [r7, #12]
 8007cde:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007ce2:	2b01      	cmp	r3, #1
 8007ce4:	d101      	bne.n	8007cea <HAL_UART_Receive_IT+0x36>
 8007ce6:	2302      	movs	r3, #2
 8007ce8:	e07b      	b.n	8007de2 <HAL_UART_Receive_IT+0x12e>
 8007cea:	68fb      	ldr	r3, [r7, #12]
 8007cec:	2201      	movs	r2, #1
 8007cee:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	68ba      	ldr	r2, [r7, #8]
 8007cf6:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 8007cf8:	68fb      	ldr	r3, [r7, #12]
 8007cfa:	88fa      	ldrh	r2, [r7, #6]
 8007cfc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 8007d00:	68fb      	ldr	r3, [r7, #12]
 8007d02:	88fa      	ldrh	r2, [r7, #6]
 8007d04:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 8007d08:	68fb      	ldr	r3, [r7, #12]
 8007d0a:	2200      	movs	r2, #0
 8007d0c:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8007d0e:	68fb      	ldr	r3, [r7, #12]
 8007d10:	689b      	ldr	r3, [r3, #8]
 8007d12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007d16:	d10e      	bne.n	8007d36 <HAL_UART_Receive_IT+0x82>
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	691b      	ldr	r3, [r3, #16]
 8007d1c:	2b00      	cmp	r3, #0
 8007d1e:	d105      	bne.n	8007d2c <HAL_UART_Receive_IT+0x78>
 8007d20:	68fb      	ldr	r3, [r7, #12]
 8007d22:	f240 12ff 	movw	r2, #511	; 0x1ff
 8007d26:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d2a:	e02d      	b.n	8007d88 <HAL_UART_Receive_IT+0xd4>
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	22ff      	movs	r2, #255	; 0xff
 8007d30:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d34:	e028      	b.n	8007d88 <HAL_UART_Receive_IT+0xd4>
 8007d36:	68fb      	ldr	r3, [r7, #12]
 8007d38:	689b      	ldr	r3, [r3, #8]
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	d10d      	bne.n	8007d5a <HAL_UART_Receive_IT+0xa6>
 8007d3e:	68fb      	ldr	r3, [r7, #12]
 8007d40:	691b      	ldr	r3, [r3, #16]
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d104      	bne.n	8007d50 <HAL_UART_Receive_IT+0x9c>
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	22ff      	movs	r2, #255	; 0xff
 8007d4a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d4e:	e01b      	b.n	8007d88 <HAL_UART_Receive_IT+0xd4>
 8007d50:	68fb      	ldr	r3, [r7, #12]
 8007d52:	227f      	movs	r2, #127	; 0x7f
 8007d54:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d58:	e016      	b.n	8007d88 <HAL_UART_Receive_IT+0xd4>
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	689b      	ldr	r3, [r3, #8]
 8007d5e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007d62:	d10d      	bne.n	8007d80 <HAL_UART_Receive_IT+0xcc>
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	691b      	ldr	r3, [r3, #16]
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d104      	bne.n	8007d76 <HAL_UART_Receive_IT+0xc2>
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	227f      	movs	r2, #127	; 0x7f
 8007d70:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d74:	e008      	b.n	8007d88 <HAL_UART_Receive_IT+0xd4>
 8007d76:	68fb      	ldr	r3, [r7, #12]
 8007d78:	223f      	movs	r2, #63	; 0x3f
 8007d7a:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8007d7e:	e003      	b.n	8007d88 <HAL_UART_Receive_IT+0xd4>
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	2200      	movs	r2, #0
 8007d84:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007d88:	68fb      	ldr	r3, [r7, #12]
 8007d8a:	2200      	movs	r2, #0
 8007d8c:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007d8e:	68fb      	ldr	r3, [r7, #12]
 8007d90:	2222      	movs	r2, #34	; 0x22
 8007d92:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	689a      	ldr	r2, [r3, #8]
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f042 0201 	orr.w	r2, r2, #1
 8007da2:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	689b      	ldr	r3, [r3, #8]
 8007da8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007dac:	d107      	bne.n	8007dbe <HAL_UART_Receive_IT+0x10a>
 8007dae:	68fb      	ldr	r3, [r7, #12]
 8007db0:	691b      	ldr	r3, [r3, #16]
 8007db2:	2b00      	cmp	r3, #0
 8007db4:	d103      	bne.n	8007dbe <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	4a0d      	ldr	r2, [pc, #52]	; (8007df0 <HAL_UART_Receive_IT+0x13c>)
 8007dba:	661a      	str	r2, [r3, #96]	; 0x60
 8007dbc:	e002      	b.n	8007dc4 <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 8007dbe:	68fb      	ldr	r3, [r7, #12]
 8007dc0:	4a0c      	ldr	r2, [pc, #48]	; (8007df4 <HAL_UART_Receive_IT+0x140>)
 8007dc2:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 8007dc4:	68fb      	ldr	r3, [r7, #12]
 8007dc6:	2200      	movs	r2, #0
 8007dc8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 8007dcc:	68fb      	ldr	r3, [r7, #12]
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	681a      	ldr	r2, [r3, #0]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 8007dda:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8007ddc:	2300      	movs	r3, #0
 8007dde:	e000      	b.n	8007de2 <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 8007de0:	2302      	movs	r3, #2
  }
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3714      	adds	r7, #20
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	08008afb 	.word	0x08008afb
 8007df4:	08008a51 	.word	0x08008a51

08007df8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007df8:	b580      	push	{r7, lr}
 8007dfa:	b088      	sub	sp, #32
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	69db      	ldr	r3, [r3, #28]
 8007e06:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	689b      	ldr	r3, [r3, #8]
 8007e16:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8007e18:	69fb      	ldr	r3, [r7, #28]
 8007e1a:	f003 030f 	and.w	r3, r3, #15
 8007e1e:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8007e20:	693b      	ldr	r3, [r7, #16]
 8007e22:	2b00      	cmp	r3, #0
 8007e24:	d113      	bne.n	8007e4e <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8007e26:	69fb      	ldr	r3, [r7, #28]
 8007e28:	f003 0320 	and.w	r3, r3, #32
 8007e2c:	2b00      	cmp	r3, #0
 8007e2e:	d00e      	beq.n	8007e4e <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007e30:	69bb      	ldr	r3, [r7, #24]
 8007e32:	f003 0320 	and.w	r3, r3, #32
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d009      	beq.n	8007e4e <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	f000 80ff 	beq.w	8008042 <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	4798      	blx	r3
      }
      return;
 8007e4c:	e0f9      	b.n	8008042 <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8007e4e:	693b      	ldr	r3, [r7, #16]
 8007e50:	2b00      	cmp	r3, #0
 8007e52:	f000 80c1 	beq.w	8007fd8 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	f003 0301 	and.w	r3, r3, #1
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	d105      	bne.n	8007e6c <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8007e60:	69bb      	ldr	r3, [r7, #24]
 8007e62:	f403 7390 	and.w	r3, r3, #288	; 0x120
 8007e66:	2b00      	cmp	r3, #0
 8007e68:	f000 80b6 	beq.w	8007fd8 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007e6c:	69fb      	ldr	r3, [r7, #28]
 8007e6e:	f003 0301 	and.w	r3, r3, #1
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d00e      	beq.n	8007e94 <HAL_UART_IRQHandler+0x9c>
 8007e76:	69bb      	ldr	r3, [r7, #24]
 8007e78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007e7c:	2b00      	cmp	r3, #0
 8007e7e:	d009      	beq.n	8007e94 <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	2201      	movs	r2, #1
 8007e86:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007e8c:	f043 0201 	orr.w	r2, r3, #1
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007e94:	69fb      	ldr	r3, [r7, #28]
 8007e96:	f003 0302 	and.w	r3, r3, #2
 8007e9a:	2b00      	cmp	r3, #0
 8007e9c:	d00e      	beq.n	8007ebc <HAL_UART_IRQHandler+0xc4>
 8007e9e:	697b      	ldr	r3, [r7, #20]
 8007ea0:	f003 0301 	and.w	r3, r3, #1
 8007ea4:	2b00      	cmp	r3, #0
 8007ea6:	d009      	beq.n	8007ebc <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	681b      	ldr	r3, [r3, #0]
 8007eac:	2202      	movs	r2, #2
 8007eae:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007eb4:	f043 0204 	orr.w	r2, r3, #4
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007ebc:	69fb      	ldr	r3, [r7, #28]
 8007ebe:	f003 0304 	and.w	r3, r3, #4
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d00e      	beq.n	8007ee4 <HAL_UART_IRQHandler+0xec>
 8007ec6:	697b      	ldr	r3, [r7, #20]
 8007ec8:	f003 0301 	and.w	r3, r3, #1
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d009      	beq.n	8007ee4 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	2204      	movs	r2, #4
 8007ed6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007edc:	f043 0202 	orr.w	r2, r3, #2
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007ee4:	69fb      	ldr	r3, [r7, #28]
 8007ee6:	f003 0308 	and.w	r3, r3, #8
 8007eea:	2b00      	cmp	r3, #0
 8007eec:	d013      	beq.n	8007f16 <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007eee:	69bb      	ldr	r3, [r7, #24]
 8007ef0:	f003 0320 	and.w	r3, r3, #32
 8007ef4:	2b00      	cmp	r3, #0
 8007ef6:	d104      	bne.n	8007f02 <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8007efe:	2b00      	cmp	r3, #0
 8007f00:	d009      	beq.n	8007f16 <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007f02:	687b      	ldr	r3, [r7, #4]
 8007f04:	681b      	ldr	r3, [r3, #0]
 8007f06:	2208      	movs	r2, #8
 8007f08:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f0e:	f043 0208 	orr.w	r2, r3, #8
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f1a:	2b00      	cmp	r3, #0
 8007f1c:	f000 8093 	beq.w	8008046 <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	f003 0320 	and.w	r3, r3, #32
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00c      	beq.n	8007f44 <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8007f2a:	69bb      	ldr	r3, [r7, #24]
 8007f2c:	f003 0320 	and.w	r3, r3, #32
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d007      	beq.n	8007f44 <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f38:	2b00      	cmp	r3, #0
 8007f3a:	d003      	beq.n	8007f44 <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8007f40:	6878      	ldr	r0, [r7, #4]
 8007f42:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8007f48:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	689b      	ldr	r3, [r3, #8]
 8007f50:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f54:	2b40      	cmp	r3, #64	; 0x40
 8007f56:	d004      	beq.n	8007f62 <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d031      	beq.n	8007fc6 <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fcad 	bl	80088c2 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	689b      	ldr	r3, [r3, #8]
 8007f6e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007f72:	2b40      	cmp	r3, #64	; 0x40
 8007f74:	d123      	bne.n	8007fbe <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	681b      	ldr	r3, [r3, #0]
 8007f7a:	689a      	ldr	r2, [r3, #8]
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007f84:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d013      	beq.n	8007fb6 <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f92:	4a30      	ldr	r2, [pc, #192]	; (8008054 <HAL_UART_IRQHandler+0x25c>)
 8007f94:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007f9a:	4618      	mov	r0, r3
 8007f9c:	f7fd f858 	bl	8005050 <HAL_DMA_Abort_IT>
 8007fa0:	4603      	mov	r3, r0
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	d016      	beq.n	8007fd4 <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8007faa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007fac:	687a      	ldr	r2, [r7, #4]
 8007fae:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8007fb0:	4610      	mov	r0, r2
 8007fb2:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fb4:	e00e      	b.n	8007fd4 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007fb6:	6878      	ldr	r0, [r7, #4]
 8007fb8:	f000 f858 	bl	800806c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fbc:	e00a      	b.n	8007fd4 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f000 f854 	bl	800806c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fc4:	e006      	b.n	8007fd4 <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007fc6:	6878      	ldr	r0, [r7, #4]
 8007fc8:	f000 f850 	bl	800806c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007fcc:	687b      	ldr	r3, [r7, #4]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 8007fd2:	e038      	b.n	8008046 <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007fd4:	bf00      	nop
    return;
 8007fd6:	e036      	b.n	8008046 <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007fd8:	69fb      	ldr	r3, [r7, #28]
 8007fda:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8007fde:	2b00      	cmp	r3, #0
 8007fe0:	d00d      	beq.n	8007ffe <HAL_UART_IRQHandler+0x206>
 8007fe2:	697b      	ldr	r3, [r7, #20]
 8007fe4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8007fe8:	2b00      	cmp	r3, #0
 8007fea:	d008      	beq.n	8007ffe <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007fec:	687b      	ldr	r3, [r7, #4]
 8007fee:	681b      	ldr	r3, [r3, #0]
 8007ff0:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8007ff4:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007ff6:	6878      	ldr	r0, [r7, #4]
 8007ff8:	f000 fdd4 	bl	8008ba4 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007ffc:	e026      	b.n	800804c <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8007ffe:	69fb      	ldr	r3, [r7, #28]
 8008000:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008004:	2b00      	cmp	r3, #0
 8008006:	d00d      	beq.n	8008024 <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8008008:	69bb      	ldr	r3, [r7, #24]
 800800a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800800e:	2b00      	cmp	r3, #0
 8008010:	d008      	beq.n	8008024 <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008016:	2b00      	cmp	r3, #0
 8008018:	d017      	beq.n	800804a <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800801e:	6878      	ldr	r0, [r7, #4]
 8008020:	4798      	blx	r3
    }
    return;
 8008022:	e012      	b.n	800804a <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008024:	69fb      	ldr	r3, [r7, #28]
 8008026:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800802a:	2b00      	cmp	r3, #0
 800802c:	d00e      	beq.n	800804c <HAL_UART_IRQHandler+0x254>
 800802e:	69bb      	ldr	r3, [r7, #24]
 8008030:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008034:	2b00      	cmp	r3, #0
 8008036:	d009      	beq.n	800804c <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8008038:	6878      	ldr	r0, [r7, #4]
 800803a:	f000 fcf0 	bl	8008a1e <UART_EndTransmit_IT>
    return;
 800803e:	bf00      	nop
 8008040:	e004      	b.n	800804c <HAL_UART_IRQHandler+0x254>
      return;
 8008042:	bf00      	nop
 8008044:	e002      	b.n	800804c <HAL_UART_IRQHandler+0x254>
    return;
 8008046:	bf00      	nop
 8008048:	e000      	b.n	800804c <HAL_UART_IRQHandler+0x254>
    return;
 800804a:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 800804c:	3720      	adds	r7, #32
 800804e:	46bd      	mov	sp, r7
 8008050:	bd80      	pop	{r7, pc}
 8008052:	bf00      	nop
 8008054:	08008903 	.word	0x08008903

08008058 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008058:	b480      	push	{r7}
 800805a:	b083      	sub	sp, #12
 800805c:	af00      	add	r7, sp, #0
 800805e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008060:	bf00      	nop
 8008062:	370c      	adds	r7, #12
 8008064:	46bd      	mov	sp, r7
 8008066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800806a:	4770      	bx	lr

0800806c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800806c:	b480      	push	{r7}
 800806e:	b083      	sub	sp, #12
 8008070:	af00      	add	r7, sp, #0
 8008072:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8008074:	bf00      	nop
 8008076:	370c      	adds	r7, #12
 8008078:	46bd      	mov	sp, r7
 800807a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807e:	4770      	bx	lr

08008080 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008080:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8008084:	b088      	sub	sp, #32
 8008086:	af00      	add	r7, sp, #0
 8008088:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 800808a:	2300      	movs	r3, #0
 800808c:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 800808e:	2300      	movs	r3, #0
 8008090:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 8008092:	2300      	movs	r3, #0
 8008094:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	689a      	ldr	r2, [r3, #8]
 800809a:	687b      	ldr	r3, [r7, #4]
 800809c:	691b      	ldr	r3, [r3, #16]
 800809e:	431a      	orrs	r2, r3
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	695b      	ldr	r3, [r3, #20]
 80080a4:	431a      	orrs	r2, r3
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	69db      	ldr	r3, [r3, #28]
 80080aa:	4313      	orrs	r3, r2
 80080ac:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	681b      	ldr	r3, [r3, #0]
 80080b2:	681a      	ldr	r2, [r3, #0]
 80080b4:	4baf      	ldr	r3, [pc, #700]	; (8008374 <UART_SetConfig+0x2f4>)
 80080b6:	4013      	ands	r3, r2
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	6812      	ldr	r2, [r2, #0]
 80080bc:	69f9      	ldr	r1, [r7, #28]
 80080be:	430b      	orrs	r3, r1
 80080c0:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80080c2:	687b      	ldr	r3, [r7, #4]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	685b      	ldr	r3, [r3, #4]
 80080c8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	68da      	ldr	r2, [r3, #12]
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	430a      	orrs	r2, r1
 80080d6:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80080d8:	687b      	ldr	r3, [r7, #4]
 80080da:	699b      	ldr	r3, [r3, #24]
 80080dc:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	681b      	ldr	r3, [r3, #0]
 80080e2:	4aa5      	ldr	r2, [pc, #660]	; (8008378 <UART_SetConfig+0x2f8>)
 80080e4:	4293      	cmp	r3, r2
 80080e6:	d004      	beq.n	80080f2 <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	6a1b      	ldr	r3, [r3, #32]
 80080ec:	69fa      	ldr	r2, [r7, #28]
 80080ee:	4313      	orrs	r3, r2
 80080f0:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	681b      	ldr	r3, [r3, #0]
 80080f6:	689b      	ldr	r3, [r3, #8]
 80080f8:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	681b      	ldr	r3, [r3, #0]
 8008100:	69fa      	ldr	r2, [r7, #28]
 8008102:	430a      	orrs	r2, r1
 8008104:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	4a9c      	ldr	r2, [pc, #624]	; (800837c <UART_SetConfig+0x2fc>)
 800810c:	4293      	cmp	r3, r2
 800810e:	d121      	bne.n	8008154 <UART_SetConfig+0xd4>
 8008110:	4b9b      	ldr	r3, [pc, #620]	; (8008380 <UART_SetConfig+0x300>)
 8008112:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008116:	f003 0303 	and.w	r3, r3, #3
 800811a:	2b03      	cmp	r3, #3
 800811c:	d816      	bhi.n	800814c <UART_SetConfig+0xcc>
 800811e:	a201      	add	r2, pc, #4	; (adr r2, 8008124 <UART_SetConfig+0xa4>)
 8008120:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008124:	08008135 	.word	0x08008135
 8008128:	08008141 	.word	0x08008141
 800812c:	0800813b 	.word	0x0800813b
 8008130:	08008147 	.word	0x08008147
 8008134:	2301      	movs	r3, #1
 8008136:	76fb      	strb	r3, [r7, #27]
 8008138:	e098      	b.n	800826c <UART_SetConfig+0x1ec>
 800813a:	2302      	movs	r3, #2
 800813c:	76fb      	strb	r3, [r7, #27]
 800813e:	e095      	b.n	800826c <UART_SetConfig+0x1ec>
 8008140:	2304      	movs	r3, #4
 8008142:	76fb      	strb	r3, [r7, #27]
 8008144:	e092      	b.n	800826c <UART_SetConfig+0x1ec>
 8008146:	2308      	movs	r3, #8
 8008148:	76fb      	strb	r3, [r7, #27]
 800814a:	e08f      	b.n	800826c <UART_SetConfig+0x1ec>
 800814c:	2310      	movs	r3, #16
 800814e:	76fb      	strb	r3, [r7, #27]
 8008150:	bf00      	nop
 8008152:	e08b      	b.n	800826c <UART_SetConfig+0x1ec>
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	4a8a      	ldr	r2, [pc, #552]	; (8008384 <UART_SetConfig+0x304>)
 800815a:	4293      	cmp	r3, r2
 800815c:	d134      	bne.n	80081c8 <UART_SetConfig+0x148>
 800815e:	4b88      	ldr	r3, [pc, #544]	; (8008380 <UART_SetConfig+0x300>)
 8008160:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008164:	f003 030c 	and.w	r3, r3, #12
 8008168:	2b0c      	cmp	r3, #12
 800816a:	d829      	bhi.n	80081c0 <UART_SetConfig+0x140>
 800816c:	a201      	add	r2, pc, #4	; (adr r2, 8008174 <UART_SetConfig+0xf4>)
 800816e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008172:	bf00      	nop
 8008174:	080081a9 	.word	0x080081a9
 8008178:	080081c1 	.word	0x080081c1
 800817c:	080081c1 	.word	0x080081c1
 8008180:	080081c1 	.word	0x080081c1
 8008184:	080081b5 	.word	0x080081b5
 8008188:	080081c1 	.word	0x080081c1
 800818c:	080081c1 	.word	0x080081c1
 8008190:	080081c1 	.word	0x080081c1
 8008194:	080081af 	.word	0x080081af
 8008198:	080081c1 	.word	0x080081c1
 800819c:	080081c1 	.word	0x080081c1
 80081a0:	080081c1 	.word	0x080081c1
 80081a4:	080081bb 	.word	0x080081bb
 80081a8:	2300      	movs	r3, #0
 80081aa:	76fb      	strb	r3, [r7, #27]
 80081ac:	e05e      	b.n	800826c <UART_SetConfig+0x1ec>
 80081ae:	2302      	movs	r3, #2
 80081b0:	76fb      	strb	r3, [r7, #27]
 80081b2:	e05b      	b.n	800826c <UART_SetConfig+0x1ec>
 80081b4:	2304      	movs	r3, #4
 80081b6:	76fb      	strb	r3, [r7, #27]
 80081b8:	e058      	b.n	800826c <UART_SetConfig+0x1ec>
 80081ba:	2308      	movs	r3, #8
 80081bc:	76fb      	strb	r3, [r7, #27]
 80081be:	e055      	b.n	800826c <UART_SetConfig+0x1ec>
 80081c0:	2310      	movs	r3, #16
 80081c2:	76fb      	strb	r3, [r7, #27]
 80081c4:	bf00      	nop
 80081c6:	e051      	b.n	800826c <UART_SetConfig+0x1ec>
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a6e      	ldr	r2, [pc, #440]	; (8008388 <UART_SetConfig+0x308>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d120      	bne.n	8008214 <UART_SetConfig+0x194>
 80081d2:	4b6b      	ldr	r3, [pc, #428]	; (8008380 <UART_SetConfig+0x300>)
 80081d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80081d8:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80081dc:	2b10      	cmp	r3, #16
 80081de:	d00f      	beq.n	8008200 <UART_SetConfig+0x180>
 80081e0:	2b10      	cmp	r3, #16
 80081e2:	d802      	bhi.n	80081ea <UART_SetConfig+0x16a>
 80081e4:	2b00      	cmp	r3, #0
 80081e6:	d005      	beq.n	80081f4 <UART_SetConfig+0x174>
 80081e8:	e010      	b.n	800820c <UART_SetConfig+0x18c>
 80081ea:	2b20      	cmp	r3, #32
 80081ec:	d005      	beq.n	80081fa <UART_SetConfig+0x17a>
 80081ee:	2b30      	cmp	r3, #48	; 0x30
 80081f0:	d009      	beq.n	8008206 <UART_SetConfig+0x186>
 80081f2:	e00b      	b.n	800820c <UART_SetConfig+0x18c>
 80081f4:	2300      	movs	r3, #0
 80081f6:	76fb      	strb	r3, [r7, #27]
 80081f8:	e038      	b.n	800826c <UART_SetConfig+0x1ec>
 80081fa:	2302      	movs	r3, #2
 80081fc:	76fb      	strb	r3, [r7, #27]
 80081fe:	e035      	b.n	800826c <UART_SetConfig+0x1ec>
 8008200:	2304      	movs	r3, #4
 8008202:	76fb      	strb	r3, [r7, #27]
 8008204:	e032      	b.n	800826c <UART_SetConfig+0x1ec>
 8008206:	2308      	movs	r3, #8
 8008208:	76fb      	strb	r3, [r7, #27]
 800820a:	e02f      	b.n	800826c <UART_SetConfig+0x1ec>
 800820c:	2310      	movs	r3, #16
 800820e:	76fb      	strb	r3, [r7, #27]
 8008210:	bf00      	nop
 8008212:	e02b      	b.n	800826c <UART_SetConfig+0x1ec>
 8008214:	687b      	ldr	r3, [r7, #4]
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	4a57      	ldr	r2, [pc, #348]	; (8008378 <UART_SetConfig+0x2f8>)
 800821a:	4293      	cmp	r3, r2
 800821c:	d124      	bne.n	8008268 <UART_SetConfig+0x1e8>
 800821e:	4b58      	ldr	r3, [pc, #352]	; (8008380 <UART_SetConfig+0x300>)
 8008220:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008224:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008228:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800822c:	d012      	beq.n	8008254 <UART_SetConfig+0x1d4>
 800822e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008232:	d802      	bhi.n	800823a <UART_SetConfig+0x1ba>
 8008234:	2b00      	cmp	r3, #0
 8008236:	d007      	beq.n	8008248 <UART_SetConfig+0x1c8>
 8008238:	e012      	b.n	8008260 <UART_SetConfig+0x1e0>
 800823a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800823e:	d006      	beq.n	800824e <UART_SetConfig+0x1ce>
 8008240:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008244:	d009      	beq.n	800825a <UART_SetConfig+0x1da>
 8008246:	e00b      	b.n	8008260 <UART_SetConfig+0x1e0>
 8008248:	2300      	movs	r3, #0
 800824a:	76fb      	strb	r3, [r7, #27]
 800824c:	e00e      	b.n	800826c <UART_SetConfig+0x1ec>
 800824e:	2302      	movs	r3, #2
 8008250:	76fb      	strb	r3, [r7, #27]
 8008252:	e00b      	b.n	800826c <UART_SetConfig+0x1ec>
 8008254:	2304      	movs	r3, #4
 8008256:	76fb      	strb	r3, [r7, #27]
 8008258:	e008      	b.n	800826c <UART_SetConfig+0x1ec>
 800825a:	2308      	movs	r3, #8
 800825c:	76fb      	strb	r3, [r7, #27]
 800825e:	e005      	b.n	800826c <UART_SetConfig+0x1ec>
 8008260:	2310      	movs	r3, #16
 8008262:	76fb      	strb	r3, [r7, #27]
 8008264:	bf00      	nop
 8008266:	e001      	b.n	800826c <UART_SetConfig+0x1ec>
 8008268:	2310      	movs	r3, #16
 800826a:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	4a41      	ldr	r2, [pc, #260]	; (8008378 <UART_SetConfig+0x2f8>)
 8008272:	4293      	cmp	r3, r2
 8008274:	f040 80f4 	bne.w	8008460 <UART_SetConfig+0x3e0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008278:	7efb      	ldrb	r3, [r7, #27]
 800827a:	2b08      	cmp	r3, #8
 800827c:	d823      	bhi.n	80082c6 <UART_SetConfig+0x246>
 800827e:	a201      	add	r2, pc, #4	; (adr r2, 8008284 <UART_SetConfig+0x204>)
 8008280:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008284:	080082a9 	.word	0x080082a9
 8008288:	080082c7 	.word	0x080082c7
 800828c:	080082b1 	.word	0x080082b1
 8008290:	080082c7 	.word	0x080082c7
 8008294:	080082b7 	.word	0x080082b7
 8008298:	080082c7 	.word	0x080082c7
 800829c:	080082c7 	.word	0x080082c7
 80082a0:	080082c7 	.word	0x080082c7
 80082a4:	080082bf 	.word	0x080082bf
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 80082a8:	f7fe fb8a 	bl	80069c0 <HAL_RCC_GetPCLK1Freq>
 80082ac:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082ae:	e00d      	b.n	80082cc <UART_SetConfig+0x24c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 80082b0:	4b36      	ldr	r3, [pc, #216]	; (800838c <UART_SetConfig+0x30c>)
 80082b2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082b4:	e00a      	b.n	80082cc <UART_SetConfig+0x24c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 80082b6:	f7fe faed 	bl	8006894 <HAL_RCC_GetSysClockFreq>
 80082ba:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082bc:	e006      	b.n	80082cc <UART_SetConfig+0x24c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80082be:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80082c2:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80082c4:	e002      	b.n	80082cc <UART_SetConfig+0x24c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80082c6:	2301      	movs	r3, #1
 80082c8:	74fb      	strb	r3, [r7, #19]
        break;
 80082ca:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	2b00      	cmp	r3, #0
 80082d0:	f000 81b9 	beq.w	8008646 <UART_SetConfig+0x5c6>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	685a      	ldr	r2, [r3, #4]
 80082d8:	4613      	mov	r3, r2
 80082da:	005b      	lsls	r3, r3, #1
 80082dc:	4413      	add	r3, r2
 80082de:	68fa      	ldr	r2, [r7, #12]
 80082e0:	429a      	cmp	r2, r3
 80082e2:	d305      	bcc.n	80082f0 <UART_SetConfig+0x270>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	685b      	ldr	r3, [r3, #4]
 80082e8:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80082ea:	68fa      	ldr	r2, [r7, #12]
 80082ec:	429a      	cmp	r2, r3
 80082ee:	d902      	bls.n	80082f6 <UART_SetConfig+0x276>
      {
        ret = HAL_ERROR;
 80082f0:	2301      	movs	r3, #1
 80082f2:	74fb      	strb	r3, [r7, #19]
 80082f4:	e1a7      	b.n	8008646 <UART_SetConfig+0x5c6>
      }
      else
      {
        switch (clocksource)
 80082f6:	7efb      	ldrb	r3, [r7, #27]
 80082f8:	2b08      	cmp	r3, #8
 80082fa:	f200 809e 	bhi.w	800843a <UART_SetConfig+0x3ba>
 80082fe:	a201      	add	r2, pc, #4	; (adr r2, 8008304 <UART_SetConfig+0x284>)
 8008300:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008304:	08008329 	.word	0x08008329
 8008308:	0800843b 	.word	0x0800843b
 800830c:	08008391 	.word	0x08008391
 8008310:	0800843b 	.word	0x0800843b
 8008314:	080083c5 	.word	0x080083c5
 8008318:	0800843b 	.word	0x0800843b
 800831c:	0800843b 	.word	0x0800843b
 8008320:	0800843b 	.word	0x0800843b
 8008324:	08008411 	.word	0x08008411
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008328:	f7fe fb4a 	bl	80069c0 <HAL_RCC_GetPCLK1Freq>
 800832c:	4603      	mov	r3, r0
 800832e:	4619      	mov	r1, r3
 8008330:	f04f 0200 	mov.w	r2, #0
 8008334:	f04f 0300 	mov.w	r3, #0
 8008338:	f04f 0400 	mov.w	r4, #0
 800833c:	0214      	lsls	r4, r2, #8
 800833e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 8008342:	020b      	lsls	r3, r1, #8
 8008344:	687a      	ldr	r2, [r7, #4]
 8008346:	6852      	ldr	r2, [r2, #4]
 8008348:	0852      	lsrs	r2, r2, #1
 800834a:	4611      	mov	r1, r2
 800834c:	f04f 0200 	mov.w	r2, #0
 8008350:	eb13 0b01 	adds.w	fp, r3, r1
 8008354:	eb44 0c02 	adc.w	ip, r4, r2
 8008358:	4658      	mov	r0, fp
 800835a:	4661      	mov	r1, ip
 800835c:	687b      	ldr	r3, [r7, #4]
 800835e:	685b      	ldr	r3, [r3, #4]
 8008360:	f04f 0400 	mov.w	r4, #0
 8008364:	461a      	mov	r2, r3
 8008366:	4623      	mov	r3, r4
 8008368:	f7f8 fc1e 	bl	8000ba8 <__aeabi_uldivmod>
 800836c:	4603      	mov	r3, r0
 800836e:	460c      	mov	r4, r1
 8008370:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008372:	e065      	b.n	8008440 <UART_SetConfig+0x3c0>
 8008374:	efff69f3 	.word	0xefff69f3
 8008378:	40008000 	.word	0x40008000
 800837c:	40013800 	.word	0x40013800
 8008380:	40021000 	.word	0x40021000
 8008384:	40004400 	.word	0x40004400
 8008388:	40004800 	.word	0x40004800
 800838c:	00f42400 	.word	0x00f42400
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8008390:	687b      	ldr	r3, [r7, #4]
 8008392:	685b      	ldr	r3, [r3, #4]
 8008394:	085b      	lsrs	r3, r3, #1
 8008396:	f04f 0400 	mov.w	r4, #0
 800839a:	49b1      	ldr	r1, [pc, #708]	; (8008660 <UART_SetConfig+0x5e0>)
 800839c:	f04f 0200 	mov.w	r2, #0
 80083a0:	eb13 0b01 	adds.w	fp, r3, r1
 80083a4:	eb44 0c02 	adc.w	ip, r4, r2
 80083a8:	4658      	mov	r0, fp
 80083aa:	4661      	mov	r1, ip
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	f04f 0400 	mov.w	r4, #0
 80083b4:	461a      	mov	r2, r3
 80083b6:	4623      	mov	r3, r4
 80083b8:	f7f8 fbf6 	bl	8000ba8 <__aeabi_uldivmod>
 80083bc:	4603      	mov	r3, r0
 80083be:	460c      	mov	r4, r1
 80083c0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80083c2:	e03d      	b.n	8008440 <UART_SetConfig+0x3c0>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80083c4:	f7fe fa66 	bl	8006894 <HAL_RCC_GetSysClockFreq>
 80083c8:	4603      	mov	r3, r0
 80083ca:	4619      	mov	r1, r3
 80083cc:	f04f 0200 	mov.w	r2, #0
 80083d0:	f04f 0300 	mov.w	r3, #0
 80083d4:	f04f 0400 	mov.w	r4, #0
 80083d8:	0214      	lsls	r4, r2, #8
 80083da:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80083de:	020b      	lsls	r3, r1, #8
 80083e0:	687a      	ldr	r2, [r7, #4]
 80083e2:	6852      	ldr	r2, [r2, #4]
 80083e4:	0852      	lsrs	r2, r2, #1
 80083e6:	4611      	mov	r1, r2
 80083e8:	f04f 0200 	mov.w	r2, #0
 80083ec:	eb13 0b01 	adds.w	fp, r3, r1
 80083f0:	eb44 0c02 	adc.w	ip, r4, r2
 80083f4:	4658      	mov	r0, fp
 80083f6:	4661      	mov	r1, ip
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	685b      	ldr	r3, [r3, #4]
 80083fc:	f04f 0400 	mov.w	r4, #0
 8008400:	461a      	mov	r2, r3
 8008402:	4623      	mov	r3, r4
 8008404:	f7f8 fbd0 	bl	8000ba8 <__aeabi_uldivmod>
 8008408:	4603      	mov	r3, r0
 800840a:	460c      	mov	r4, r1
 800840c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800840e:	e017      	b.n	8008440 <UART_SetConfig+0x3c0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	685b      	ldr	r3, [r3, #4]
 8008414:	085b      	lsrs	r3, r3, #1
 8008416:	f04f 0400 	mov.w	r4, #0
 800841a:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 800841e:	f144 0100 	adc.w	r1, r4, #0
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	685b      	ldr	r3, [r3, #4]
 8008426:	f04f 0400 	mov.w	r4, #0
 800842a:	461a      	mov	r2, r3
 800842c:	4623      	mov	r3, r4
 800842e:	f7f8 fbbb 	bl	8000ba8 <__aeabi_uldivmod>
 8008432:	4603      	mov	r3, r0
 8008434:	460c      	mov	r4, r1
 8008436:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008438:	e002      	b.n	8008440 <UART_SetConfig+0x3c0>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	74fb      	strb	r3, [r7, #19]
            break;
 800843e:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008440:	697b      	ldr	r3, [r7, #20]
 8008442:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008446:	d308      	bcc.n	800845a <UART_SetConfig+0x3da>
 8008448:	697b      	ldr	r3, [r7, #20]
 800844a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800844e:	d204      	bcs.n	800845a <UART_SetConfig+0x3da>
        {
          huart->Instance->BRR = usartdiv;
 8008450:	687b      	ldr	r3, [r7, #4]
 8008452:	681b      	ldr	r3, [r3, #0]
 8008454:	697a      	ldr	r2, [r7, #20]
 8008456:	60da      	str	r2, [r3, #12]
 8008458:	e0f5      	b.n	8008646 <UART_SetConfig+0x5c6>
        }
        else
        {
          ret = HAL_ERROR;
 800845a:	2301      	movs	r3, #1
 800845c:	74fb      	strb	r3, [r7, #19]
 800845e:	e0f2      	b.n	8008646 <UART_SetConfig+0x5c6>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	69db      	ldr	r3, [r3, #28]
 8008464:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008468:	d17f      	bne.n	800856a <UART_SetConfig+0x4ea>
  {
    switch (clocksource)
 800846a:	7efb      	ldrb	r3, [r7, #27]
 800846c:	2b08      	cmp	r3, #8
 800846e:	d85c      	bhi.n	800852a <UART_SetConfig+0x4aa>
 8008470:	a201      	add	r2, pc, #4	; (adr r2, 8008478 <UART_SetConfig+0x3f8>)
 8008472:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008476:	bf00      	nop
 8008478:	0800849d 	.word	0x0800849d
 800847c:	080084bb 	.word	0x080084bb
 8008480:	080084d9 	.word	0x080084d9
 8008484:	0800852b 	.word	0x0800852b
 8008488:	080084f5 	.word	0x080084f5
 800848c:	0800852b 	.word	0x0800852b
 8008490:	0800852b 	.word	0x0800852b
 8008494:	0800852b 	.word	0x0800852b
 8008498:	08008513 	.word	0x08008513
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800849c:	f7fe fa90 	bl	80069c0 <HAL_RCC_GetPCLK1Freq>
 80084a0:	4603      	mov	r3, r0
 80084a2:	005a      	lsls	r2, r3, #1
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	685b      	ldr	r3, [r3, #4]
 80084a8:	085b      	lsrs	r3, r3, #1
 80084aa:	441a      	add	r2, r3
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	fbb2 f3f3 	udiv	r3, r2, r3
 80084b4:	b29b      	uxth	r3, r3
 80084b6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084b8:	e03a      	b.n	8008530 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80084ba:	f7fe fa97 	bl	80069ec <HAL_RCC_GetPCLK2Freq>
 80084be:	4603      	mov	r3, r0
 80084c0:	005a      	lsls	r2, r3, #1
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	685b      	ldr	r3, [r3, #4]
 80084c6:	085b      	lsrs	r3, r3, #1
 80084c8:	441a      	add	r2, r3
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	685b      	ldr	r3, [r3, #4]
 80084ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084d6:	e02b      	b.n	8008530 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80084d8:	687b      	ldr	r3, [r7, #4]
 80084da:	685b      	ldr	r3, [r3, #4]
 80084dc:	085b      	lsrs	r3, r3, #1
 80084de:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80084e2:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80084e6:	687a      	ldr	r2, [r7, #4]
 80084e8:	6852      	ldr	r2, [r2, #4]
 80084ea:	fbb3 f3f2 	udiv	r3, r3, r2
 80084ee:	b29b      	uxth	r3, r3
 80084f0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80084f2:	e01d      	b.n	8008530 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80084f4:	f7fe f9ce 	bl	8006894 <HAL_RCC_GetSysClockFreq>
 80084f8:	4603      	mov	r3, r0
 80084fa:	005a      	lsls	r2, r3, #1
 80084fc:	687b      	ldr	r3, [r7, #4]
 80084fe:	685b      	ldr	r3, [r3, #4]
 8008500:	085b      	lsrs	r3, r3, #1
 8008502:	441a      	add	r2, r3
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	685b      	ldr	r3, [r3, #4]
 8008508:	fbb2 f3f3 	udiv	r3, r2, r3
 800850c:	b29b      	uxth	r3, r3
 800850e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008510:	e00e      	b.n	8008530 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	685b      	ldr	r3, [r3, #4]
 8008516:	085b      	lsrs	r3, r3, #1
 8008518:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	685b      	ldr	r3, [r3, #4]
 8008520:	fbb2 f3f3 	udiv	r3, r2, r3
 8008524:	b29b      	uxth	r3, r3
 8008526:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008528:	e002      	b.n	8008530 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 800852a:	2301      	movs	r3, #1
 800852c:	74fb      	strb	r3, [r7, #19]
        break;
 800852e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008530:	697b      	ldr	r3, [r7, #20]
 8008532:	2b0f      	cmp	r3, #15
 8008534:	d916      	bls.n	8008564 <UART_SetConfig+0x4e4>
 8008536:	697b      	ldr	r3, [r7, #20]
 8008538:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800853c:	d212      	bcs.n	8008564 <UART_SetConfig+0x4e4>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	b29b      	uxth	r3, r3
 8008542:	f023 030f 	bic.w	r3, r3, #15
 8008546:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008548:	697b      	ldr	r3, [r7, #20]
 800854a:	085b      	lsrs	r3, r3, #1
 800854c:	b29b      	uxth	r3, r3
 800854e:	f003 0307 	and.w	r3, r3, #7
 8008552:	b29a      	uxth	r2, r3
 8008554:	897b      	ldrh	r3, [r7, #10]
 8008556:	4313      	orrs	r3, r2
 8008558:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	681b      	ldr	r3, [r3, #0]
 800855e:	897a      	ldrh	r2, [r7, #10]
 8008560:	60da      	str	r2, [r3, #12]
 8008562:	e070      	b.n	8008646 <UART_SetConfig+0x5c6>
    }
    else
    {
      ret = HAL_ERROR;
 8008564:	2301      	movs	r3, #1
 8008566:	74fb      	strb	r3, [r7, #19]
 8008568:	e06d      	b.n	8008646 <UART_SetConfig+0x5c6>
    }
  }
  else
  {
    switch (clocksource)
 800856a:	7efb      	ldrb	r3, [r7, #27]
 800856c:	2b08      	cmp	r3, #8
 800856e:	d859      	bhi.n	8008624 <UART_SetConfig+0x5a4>
 8008570:	a201      	add	r2, pc, #4	; (adr r2, 8008578 <UART_SetConfig+0x4f8>)
 8008572:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008576:	bf00      	nop
 8008578:	0800859d 	.word	0x0800859d
 800857c:	080085b9 	.word	0x080085b9
 8008580:	080085d5 	.word	0x080085d5
 8008584:	08008625 	.word	0x08008625
 8008588:	080085f1 	.word	0x080085f1
 800858c:	08008625 	.word	0x08008625
 8008590:	08008625 	.word	0x08008625
 8008594:	08008625 	.word	0x08008625
 8008598:	0800860d 	.word	0x0800860d
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 800859c:	f7fe fa10 	bl	80069c0 <HAL_RCC_GetPCLK1Freq>
 80085a0:	4602      	mov	r2, r0
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	685b      	ldr	r3, [r3, #4]
 80085a6:	085b      	lsrs	r3, r3, #1
 80085a8:	441a      	add	r2, r3
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	685b      	ldr	r3, [r3, #4]
 80085ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80085b2:	b29b      	uxth	r3, r3
 80085b4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80085b6:	e038      	b.n	800862a <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80085b8:	f7fe fa18 	bl	80069ec <HAL_RCC_GetPCLK2Freq>
 80085bc:	4602      	mov	r2, r0
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	685b      	ldr	r3, [r3, #4]
 80085c2:	085b      	lsrs	r3, r3, #1
 80085c4:	441a      	add	r2, r3
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	685b      	ldr	r3, [r3, #4]
 80085ca:	fbb2 f3f3 	udiv	r3, r2, r3
 80085ce:	b29b      	uxth	r3, r3
 80085d0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80085d2:	e02a      	b.n	800862a <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80085d4:	687b      	ldr	r3, [r7, #4]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	085b      	lsrs	r3, r3, #1
 80085da:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80085de:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80085e2:	687a      	ldr	r2, [r7, #4]
 80085e4:	6852      	ldr	r2, [r2, #4]
 80085e6:	fbb3 f3f2 	udiv	r3, r3, r2
 80085ea:	b29b      	uxth	r3, r3
 80085ec:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80085ee:	e01c      	b.n	800862a <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80085f0:	f7fe f950 	bl	8006894 <HAL_RCC_GetSysClockFreq>
 80085f4:	4602      	mov	r2, r0
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	685b      	ldr	r3, [r3, #4]
 80085fa:	085b      	lsrs	r3, r3, #1
 80085fc:	441a      	add	r2, r3
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	fbb2 f3f3 	udiv	r3, r2, r3
 8008606:	b29b      	uxth	r3, r3
 8008608:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800860a:	e00e      	b.n	800862a <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	685b      	ldr	r3, [r3, #4]
 8008610:	085b      	lsrs	r3, r3, #1
 8008612:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	685b      	ldr	r3, [r3, #4]
 800861a:	fbb2 f3f3 	udiv	r3, r2, r3
 800861e:	b29b      	uxth	r3, r3
 8008620:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008622:	e002      	b.n	800862a <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8008624:	2301      	movs	r3, #1
 8008626:	74fb      	strb	r3, [r7, #19]
        break;
 8008628:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800862a:	697b      	ldr	r3, [r7, #20]
 800862c:	2b0f      	cmp	r3, #15
 800862e:	d908      	bls.n	8008642 <UART_SetConfig+0x5c2>
 8008630:	697b      	ldr	r3, [r7, #20]
 8008632:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008636:	d204      	bcs.n	8008642 <UART_SetConfig+0x5c2>
    {
      huart->Instance->BRR = usartdiv;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	681b      	ldr	r3, [r3, #0]
 800863c:	697a      	ldr	r2, [r7, #20]
 800863e:	60da      	str	r2, [r3, #12]
 8008640:	e001      	b.n	8008646 <UART_SetConfig+0x5c6>
    }
    else
    {
      ret = HAL_ERROR;
 8008642:	2301      	movs	r3, #1
 8008644:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	2200      	movs	r2, #0
 800864a:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	2200      	movs	r2, #0
 8008650:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008652:	7cfb      	ldrb	r3, [r7, #19]
}
 8008654:	4618      	mov	r0, r3
 8008656:	3720      	adds	r7, #32
 8008658:	46bd      	mov	sp, r7
 800865a:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 800865e:	bf00      	nop
 8008660:	f4240000 	.word	0xf4240000

08008664 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008664:	b480      	push	{r7}
 8008666:	b083      	sub	sp, #12
 8008668:	af00      	add	r7, sp, #0
 800866a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008670:	f003 0301 	and.w	r3, r3, #1
 8008674:	2b00      	cmp	r3, #0
 8008676:	d00a      	beq.n	800868e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	685b      	ldr	r3, [r3, #4]
 800867e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008686:	687b      	ldr	r3, [r7, #4]
 8008688:	681b      	ldr	r3, [r3, #0]
 800868a:	430a      	orrs	r2, r1
 800868c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008692:	f003 0302 	and.w	r3, r3, #2
 8008696:	2b00      	cmp	r3, #0
 8008698:	d00a      	beq.n	80086b0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	681b      	ldr	r3, [r3, #0]
 800869e:	685b      	ldr	r3, [r3, #4]
 80086a0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	681b      	ldr	r3, [r3, #0]
 80086ac:	430a      	orrs	r2, r1
 80086ae:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086b4:	f003 0304 	and.w	r3, r3, #4
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d00a      	beq.n	80086d2 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	681b      	ldr	r3, [r3, #0]
 80086c0:	685b      	ldr	r3, [r3, #4]
 80086c2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	430a      	orrs	r2, r1
 80086d0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086d6:	f003 0308 	and.w	r3, r3, #8
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d00a      	beq.n	80086f4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	681b      	ldr	r3, [r3, #0]
 80086e2:	685b      	ldr	r3, [r3, #4]
 80086e4:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80086ec:	687b      	ldr	r3, [r7, #4]
 80086ee:	681b      	ldr	r3, [r3, #0]
 80086f0:	430a      	orrs	r2, r1
 80086f2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086f8:	f003 0310 	and.w	r3, r3, #16
 80086fc:	2b00      	cmp	r3, #0
 80086fe:	d00a      	beq.n	8008716 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	689b      	ldr	r3, [r3, #8]
 8008706:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800870e:	687b      	ldr	r3, [r7, #4]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	430a      	orrs	r2, r1
 8008714:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800871a:	f003 0320 	and.w	r3, r3, #32
 800871e:	2b00      	cmp	r3, #0
 8008720:	d00a      	beq.n	8008738 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	681b      	ldr	r3, [r3, #0]
 8008726:	689b      	ldr	r3, [r3, #8]
 8008728:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800872c:	687b      	ldr	r3, [r7, #4]
 800872e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008730:	687b      	ldr	r3, [r7, #4]
 8008732:	681b      	ldr	r3, [r3, #0]
 8008734:	430a      	orrs	r2, r1
 8008736:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800873c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008740:	2b00      	cmp	r3, #0
 8008742:	d01a      	beq.n	800877a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	681b      	ldr	r3, [r3, #0]
 8008748:	685b      	ldr	r3, [r3, #4]
 800874a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	430a      	orrs	r2, r1
 8008758:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800875e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008762:	d10a      	bne.n	800877a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008764:	687b      	ldr	r3, [r7, #4]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	685b      	ldr	r3, [r3, #4]
 800876a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	430a      	orrs	r2, r1
 8008778:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800877e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008782:	2b00      	cmp	r3, #0
 8008784:	d00a      	beq.n	800879c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	681b      	ldr	r3, [r3, #0]
 800878a:	685b      	ldr	r3, [r3, #4]
 800878c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	430a      	orrs	r2, r1
 800879a:	605a      	str	r2, [r3, #4]
  }
}
 800879c:	bf00      	nop
 800879e:	370c      	adds	r7, #12
 80087a0:	46bd      	mov	sp, r7
 80087a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a6:	4770      	bx	lr

080087a8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087a8:	b580      	push	{r7, lr}
 80087aa:	b086      	sub	sp, #24
 80087ac:	af02      	add	r7, sp, #8
 80087ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2200      	movs	r2, #0
 80087b4:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80087b6:	f7fb f881 	bl	80038bc <HAL_GetTick>
 80087ba:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	681b      	ldr	r3, [r3, #0]
 80087c0:	681b      	ldr	r3, [r3, #0]
 80087c2:	f003 0308 	and.w	r3, r3, #8
 80087c6:	2b08      	cmp	r3, #8
 80087c8:	d10e      	bne.n	80087e8 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087ca:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80087ce:	9300      	str	r3, [sp, #0]
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	2200      	movs	r2, #0
 80087d4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80087d8:	6878      	ldr	r0, [r7, #4]
 80087da:	f000 f82a 	bl	8008832 <UART_WaitOnFlagUntilTimeout>
 80087de:	4603      	mov	r3, r0
 80087e0:	2b00      	cmp	r3, #0
 80087e2:	d001      	beq.n	80087e8 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087e4:	2303      	movs	r3, #3
 80087e6:	e020      	b.n	800882a <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 80087e8:	687b      	ldr	r3, [r7, #4]
 80087ea:	681b      	ldr	r3, [r3, #0]
 80087ec:	681b      	ldr	r3, [r3, #0]
 80087ee:	f003 0304 	and.w	r3, r3, #4
 80087f2:	2b04      	cmp	r3, #4
 80087f4:	d10e      	bne.n	8008814 <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087f6:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 80087fa:	9300      	str	r3, [sp, #0]
 80087fc:	68fb      	ldr	r3, [r7, #12]
 80087fe:	2200      	movs	r2, #0
 8008800:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008804:	6878      	ldr	r0, [r7, #4]
 8008806:	f000 f814 	bl	8008832 <UART_WaitOnFlagUntilTimeout>
 800880a:	4603      	mov	r3, r0
 800880c:	2b00      	cmp	r3, #0
 800880e:	d001      	beq.n	8008814 <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008810:	2303      	movs	r3, #3
 8008812:	e00a      	b.n	800882a <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	2220      	movs	r2, #32
 8008818:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	2220      	movs	r2, #32
 800881e:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008820:	687b      	ldr	r3, [r7, #4]
 8008822:	2200      	movs	r2, #0
 8008824:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}

08008832 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008832:	b580      	push	{r7, lr}
 8008834:	b084      	sub	sp, #16
 8008836:	af00      	add	r7, sp, #0
 8008838:	60f8      	str	r0, [r7, #12]
 800883a:	60b9      	str	r1, [r7, #8]
 800883c:	603b      	str	r3, [r7, #0]
 800883e:	4613      	mov	r3, r2
 8008840:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008842:	e02a      	b.n	800889a <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008844:	69bb      	ldr	r3, [r7, #24]
 8008846:	f1b3 3fff 	cmp.w	r3, #4294967295
 800884a:	d026      	beq.n	800889a <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800884c:	f7fb f836 	bl	80038bc <HAL_GetTick>
 8008850:	4602      	mov	r2, r0
 8008852:	683b      	ldr	r3, [r7, #0]
 8008854:	1ad3      	subs	r3, r2, r3
 8008856:	69ba      	ldr	r2, [r7, #24]
 8008858:	429a      	cmp	r2, r3
 800885a:	d302      	bcc.n	8008862 <UART_WaitOnFlagUntilTimeout+0x30>
 800885c:	69bb      	ldr	r3, [r7, #24]
 800885e:	2b00      	cmp	r3, #0
 8008860:	d11b      	bne.n	800889a <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008862:	68fb      	ldr	r3, [r7, #12]
 8008864:	681b      	ldr	r3, [r3, #0]
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	68fb      	ldr	r3, [r7, #12]
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008870:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008872:	68fb      	ldr	r3, [r7, #12]
 8008874:	681b      	ldr	r3, [r3, #0]
 8008876:	689a      	ldr	r2, [r3, #8]
 8008878:	68fb      	ldr	r3, [r7, #12]
 800887a:	681b      	ldr	r3, [r3, #0]
 800887c:	f022 0201 	bic.w	r2, r2, #1
 8008880:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	2220      	movs	r2, #32
 8008886:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008888:	68fb      	ldr	r3, [r7, #12]
 800888a:	2220      	movs	r2, #32
 800888c:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 800888e:	68fb      	ldr	r3, [r7, #12]
 8008890:	2200      	movs	r2, #0
 8008892:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008896:	2303      	movs	r3, #3
 8008898:	e00f      	b.n	80088ba <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800889a:	68fb      	ldr	r3, [r7, #12]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	69da      	ldr	r2, [r3, #28]
 80088a0:	68bb      	ldr	r3, [r7, #8]
 80088a2:	4013      	ands	r3, r2
 80088a4:	68ba      	ldr	r2, [r7, #8]
 80088a6:	429a      	cmp	r2, r3
 80088a8:	bf0c      	ite	eq
 80088aa:	2301      	moveq	r3, #1
 80088ac:	2300      	movne	r3, #0
 80088ae:	b2db      	uxtb	r3, r3
 80088b0:	461a      	mov	r2, r3
 80088b2:	79fb      	ldrb	r3, [r7, #7]
 80088b4:	429a      	cmp	r2, r3
 80088b6:	d0c5      	beq.n	8008844 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80088b8:	2300      	movs	r3, #0
}
 80088ba:	4618      	mov	r0, r3
 80088bc:	3710      	adds	r7, #16
 80088be:	46bd      	mov	sp, r7
 80088c0:	bd80      	pop	{r7, pc}

080088c2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088c2:	b480      	push	{r7}
 80088c4:	b083      	sub	sp, #12
 80088c6:	af00      	add	r7, sp, #0
 80088c8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088ca:	687b      	ldr	r3, [r7, #4]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	681a      	ldr	r2, [r3, #0]
 80088d0:	687b      	ldr	r3, [r7, #4]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80088d8:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	689a      	ldr	r2, [r3, #8]
 80088e0:	687b      	ldr	r3, [r7, #4]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	f022 0201 	bic.w	r2, r2, #1
 80088e8:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2220      	movs	r2, #32
 80088ee:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	661a      	str	r2, [r3, #96]	; 0x60
}
 80088f6:	bf00      	nop
 80088f8:	370c      	adds	r7, #12
 80088fa:	46bd      	mov	sp, r7
 80088fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008900:	4770      	bx	lr

08008902 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008902:	b580      	push	{r7, lr}
 8008904:	b084      	sub	sp, #16
 8008906:	af00      	add	r7, sp, #0
 8008908:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800890e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	2200      	movs	r2, #0
 8008914:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	2200      	movs	r2, #0
 800891c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008920:	68f8      	ldr	r0, [r7, #12]
 8008922:	f7ff fba3 	bl	800806c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008926:	bf00      	nop
 8008928:	3710      	adds	r7, #16
 800892a:	46bd      	mov	sp, r7
 800892c:	bd80      	pop	{r7, pc}

0800892e <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 800892e:	b480      	push	{r7}
 8008930:	b083      	sub	sp, #12
 8008932:	af00      	add	r7, sp, #0
 8008934:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800893a:	2b21      	cmp	r3, #33	; 0x21
 800893c:	d12b      	bne.n	8008996 <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008944:	b29b      	uxth	r3, r3
 8008946:	2b00      	cmp	r3, #0
 8008948:	d110      	bne.n	800896c <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	681a      	ldr	r2, [r3, #0]
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008958:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	681a      	ldr	r2, [r3, #0]
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	681b      	ldr	r3, [r3, #0]
 8008964:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008968:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 800896a:	e014      	b.n	8008996 <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008970:	781a      	ldrb	r2, [r3, #0]
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	b292      	uxth	r2, r2
 8008978:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 800897a:	687b      	ldr	r3, [r7, #4]
 800897c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800897e:	1c5a      	adds	r2, r3, #1
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008984:	687b      	ldr	r3, [r7, #4]
 8008986:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 800898a:	b29b      	uxth	r3, r3
 800898c:	3b01      	subs	r3, #1
 800898e:	b29a      	uxth	r2, r3
 8008990:	687b      	ldr	r3, [r7, #4]
 8008992:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008996:	bf00      	nop
 8008998:	370c      	adds	r7, #12
 800899a:	46bd      	mov	sp, r7
 800899c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089a0:	4770      	bx	lr

080089a2 <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 80089a2:	b480      	push	{r7}
 80089a4:	b085      	sub	sp, #20
 80089a6:	af00      	add	r7, sp, #0
 80089a8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80089aa:	687b      	ldr	r3, [r7, #4]
 80089ac:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80089ae:	2b21      	cmp	r3, #33	; 0x21
 80089b0:	d12f      	bne.n	8008a12 <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 80089b8:	b29b      	uxth	r3, r3
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d110      	bne.n	80089e0 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	681a      	ldr	r2, [r3, #0]
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80089cc:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80089ce:	687b      	ldr	r3, [r7, #4]
 80089d0:	681b      	ldr	r3, [r3, #0]
 80089d2:	681a      	ldr	r2, [r3, #0]
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80089dc:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 80089de:	e018      	b.n	8008a12 <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089e4:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 80089e6:	68fb      	ldr	r3, [r7, #12]
 80089e8:	881a      	ldrh	r2, [r3, #0]
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80089f2:	b292      	uxth	r2, r2
 80089f4:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 80089f6:	687b      	ldr	r3, [r7, #4]
 80089f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80089fa:	1c9a      	adds	r2, r3, #2
 80089fc:	687b      	ldr	r3, [r7, #4]
 80089fe:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	3b01      	subs	r3, #1
 8008a0a:	b29a      	uxth	r2, r3
 8008a0c:	687b      	ldr	r3, [r7, #4]
 8008a0e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008a12:	bf00      	nop
 8008a14:	3714      	adds	r7, #20
 8008a16:	46bd      	mov	sp, r7
 8008a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1c:	4770      	bx	lr

08008a1e <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008a1e:	b580      	push	{r7, lr}
 8008a20:	b082      	sub	sp, #8
 8008a22:	af00      	add	r7, sp, #0
 8008a24:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	681a      	ldr	r2, [r3, #0]
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008a34:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008a36:	687b      	ldr	r3, [r7, #4]
 8008a38:	2220      	movs	r2, #32
 8008a3a:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008a3c:	687b      	ldr	r3, [r7, #4]
 8008a3e:	2200      	movs	r2, #0
 8008a40:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008a42:	6878      	ldr	r0, [r7, #4]
 8008a44:	f7ff fb08 	bl	8008058 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a48:	bf00      	nop
 8008a4a:	3708      	adds	r7, #8
 8008a4c:	46bd      	mov	sp, r7
 8008a4e:	bd80      	pop	{r7, pc}

08008a50 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008a50:	b580      	push	{r7, lr}
 8008a52:	b084      	sub	sp, #16
 8008a54:	af00      	add	r7, sp, #0
 8008a56:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008a58:	687b      	ldr	r3, [r7, #4]
 8008a5a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008a5e:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008a64:	2b22      	cmp	r3, #34	; 0x22
 8008a66:	d13a      	bne.n	8008ade <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008a6e:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008a70:	89bb      	ldrh	r3, [r7, #12]
 8008a72:	b2d9      	uxtb	r1, r3
 8008a74:	89fb      	ldrh	r3, [r7, #14]
 8008a76:	b2da      	uxtb	r2, r3
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a7c:	400a      	ands	r2, r1
 8008a7e:	b2d2      	uxtb	r2, r2
 8008a80:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008a86:	1c5a      	adds	r2, r3, #1
 8008a88:	687b      	ldr	r3, [r7, #4]
 8008a8a:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008a92:	b29b      	uxth	r3, r3
 8008a94:	3b01      	subs	r3, #1
 8008a96:	b29a      	uxth	r2, r3
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008a9e:	687b      	ldr	r3, [r7, #4]
 8008aa0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008aa4:	b29b      	uxth	r3, r3
 8008aa6:	2b00      	cmp	r3, #0
 8008aa8:	d123      	bne.n	8008af2 <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008aaa:	687b      	ldr	r3, [r7, #4]
 8008aac:	681b      	ldr	r3, [r3, #0]
 8008aae:	681a      	ldr	r2, [r3, #0]
 8008ab0:	687b      	ldr	r3, [r7, #4]
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008ab8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	689a      	ldr	r2, [r3, #8]
 8008ac0:	687b      	ldr	r3, [r7, #4]
 8008ac2:	681b      	ldr	r3, [r3, #0]
 8008ac4:	f022 0201 	bic.w	r2, r2, #1
 8008ac8:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008aca:	687b      	ldr	r3, [r7, #4]
 8008acc:	2220      	movs	r2, #32
 8008ace:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008ad6:	6878      	ldr	r0, [r7, #4]
 8008ad8:	f7fa fcb0 	bl	800343c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008adc:	e009      	b.n	8008af2 <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ade:	687b      	ldr	r3, [r7, #4]
 8008ae0:	681b      	ldr	r3, [r3, #0]
 8008ae2:	8b1b      	ldrh	r3, [r3, #24]
 8008ae4:	b29a      	uxth	r2, r3
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	681b      	ldr	r3, [r3, #0]
 8008aea:	f042 0208 	orr.w	r2, r2, #8
 8008aee:	b292      	uxth	r2, r2
 8008af0:	831a      	strh	r2, [r3, #24]
}
 8008af2:	bf00      	nop
 8008af4:	3710      	adds	r7, #16
 8008af6:	46bd      	mov	sp, r7
 8008af8:	bd80      	pop	{r7, pc}

08008afa <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008afa:	b580      	push	{r7, lr}
 8008afc:	b084      	sub	sp, #16
 8008afe:	af00      	add	r7, sp, #0
 8008b00:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008b08:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008b0e:	2b22      	cmp	r3, #34	; 0x22
 8008b10:	d13a      	bne.n	8008b88 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008b18:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b1e:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008b20:	89ba      	ldrh	r2, [r7, #12]
 8008b22:	89fb      	ldrh	r3, [r7, #14]
 8008b24:	4013      	ands	r3, r2
 8008b26:	b29a      	uxth	r2, r3
 8008b28:	68bb      	ldr	r3, [r7, #8]
 8008b2a:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008b30:	1c9a      	adds	r2, r3, #2
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b3c:	b29b      	uxth	r3, r3
 8008b3e:	3b01      	subs	r3, #1
 8008b40:	b29a      	uxth	r2, r3
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008b4e:	b29b      	uxth	r3, r3
 8008b50:	2b00      	cmp	r3, #0
 8008b52:	d123      	bne.n	8008b9c <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008b54:	687b      	ldr	r3, [r7, #4]
 8008b56:	681b      	ldr	r3, [r3, #0]
 8008b58:	681a      	ldr	r2, [r3, #0]
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008b62:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008b64:	687b      	ldr	r3, [r7, #4]
 8008b66:	681b      	ldr	r3, [r3, #0]
 8008b68:	689a      	ldr	r2, [r3, #8]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	f022 0201 	bic.w	r2, r2, #1
 8008b72:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	2220      	movs	r2, #32
 8008b78:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2200      	movs	r2, #0
 8008b7e:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008b80:	6878      	ldr	r0, [r7, #4]
 8008b82:	f7fa fc5b 	bl	800343c <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008b86:	e009      	b.n	8008b9c <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008b88:	687b      	ldr	r3, [r7, #4]
 8008b8a:	681b      	ldr	r3, [r3, #0]
 8008b8c:	8b1b      	ldrh	r3, [r3, #24]
 8008b8e:	b29a      	uxth	r2, r3
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	681b      	ldr	r3, [r3, #0]
 8008b94:	f042 0208 	orr.w	r2, r2, #8
 8008b98:	b292      	uxth	r2, r2
 8008b9a:	831a      	strh	r2, [r3, #24]
}
 8008b9c:	bf00      	nop
 8008b9e:	3710      	adds	r7, #16
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	b083      	sub	sp, #12
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008bac:	bf00      	nop
 8008bae:	370c      	adds	r7, #12
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb6:	4770      	bx	lr

08008bb8 <atoi>:
 8008bb8:	220a      	movs	r2, #10
 8008bba:	2100      	movs	r1, #0
 8008bbc:	f000 be00 	b.w	80097c0 <strtol>

08008bc0 <__errno>:
 8008bc0:	4b01      	ldr	r3, [pc, #4]	; (8008bc8 <__errno+0x8>)
 8008bc2:	6818      	ldr	r0, [r3, #0]
 8008bc4:	4770      	bx	lr
 8008bc6:	bf00      	nop
 8008bc8:	2000020c 	.word	0x2000020c

08008bcc <__libc_init_array>:
 8008bcc:	b570      	push	{r4, r5, r6, lr}
 8008bce:	4e0d      	ldr	r6, [pc, #52]	; (8008c04 <__libc_init_array+0x38>)
 8008bd0:	4c0d      	ldr	r4, [pc, #52]	; (8008c08 <__libc_init_array+0x3c>)
 8008bd2:	1ba4      	subs	r4, r4, r6
 8008bd4:	10a4      	asrs	r4, r4, #2
 8008bd6:	2500      	movs	r5, #0
 8008bd8:	42a5      	cmp	r5, r4
 8008bda:	d109      	bne.n	8008bf0 <__libc_init_array+0x24>
 8008bdc:	4e0b      	ldr	r6, [pc, #44]	; (8008c0c <__libc_init_array+0x40>)
 8008bde:	4c0c      	ldr	r4, [pc, #48]	; (8008c10 <__libc_init_array+0x44>)
 8008be0:	f002 fe4a 	bl	800b878 <_init>
 8008be4:	1ba4      	subs	r4, r4, r6
 8008be6:	10a4      	asrs	r4, r4, #2
 8008be8:	2500      	movs	r5, #0
 8008bea:	42a5      	cmp	r5, r4
 8008bec:	d105      	bne.n	8008bfa <__libc_init_array+0x2e>
 8008bee:	bd70      	pop	{r4, r5, r6, pc}
 8008bf0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008bf4:	4798      	blx	r3
 8008bf6:	3501      	adds	r5, #1
 8008bf8:	e7ee      	b.n	8008bd8 <__libc_init_array+0xc>
 8008bfa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008bfe:	4798      	blx	r3
 8008c00:	3501      	adds	r5, #1
 8008c02:	e7f2      	b.n	8008bea <__libc_init_array+0x1e>
 8008c04:	0800caf0 	.word	0x0800caf0
 8008c08:	0800caf0 	.word	0x0800caf0
 8008c0c:	0800caf0 	.word	0x0800caf0
 8008c10:	0800caf4 	.word	0x0800caf4

08008c14 <memcpy>:
 8008c14:	b510      	push	{r4, lr}
 8008c16:	1e43      	subs	r3, r0, #1
 8008c18:	440a      	add	r2, r1
 8008c1a:	4291      	cmp	r1, r2
 8008c1c:	d100      	bne.n	8008c20 <memcpy+0xc>
 8008c1e:	bd10      	pop	{r4, pc}
 8008c20:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008c24:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008c28:	e7f7      	b.n	8008c1a <memcpy+0x6>

08008c2a <memset>:
 8008c2a:	4402      	add	r2, r0
 8008c2c:	4603      	mov	r3, r0
 8008c2e:	4293      	cmp	r3, r2
 8008c30:	d100      	bne.n	8008c34 <memset+0xa>
 8008c32:	4770      	bx	lr
 8008c34:	f803 1b01 	strb.w	r1, [r3], #1
 8008c38:	e7f9      	b.n	8008c2e <memset+0x4>

08008c3a <__cvt>:
 8008c3a:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c3e:	ec55 4b10 	vmov	r4, r5, d0
 8008c42:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8008c44:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8008c48:	2d00      	cmp	r5, #0
 8008c4a:	460e      	mov	r6, r1
 8008c4c:	4691      	mov	r9, r2
 8008c4e:	4619      	mov	r1, r3
 8008c50:	bfb8      	it	lt
 8008c52:	4622      	movlt	r2, r4
 8008c54:	462b      	mov	r3, r5
 8008c56:	f027 0720 	bic.w	r7, r7, #32
 8008c5a:	bfbb      	ittet	lt
 8008c5c:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8008c60:	461d      	movlt	r5, r3
 8008c62:	2300      	movge	r3, #0
 8008c64:	232d      	movlt	r3, #45	; 0x2d
 8008c66:	bfb8      	it	lt
 8008c68:	4614      	movlt	r4, r2
 8008c6a:	2f46      	cmp	r7, #70	; 0x46
 8008c6c:	700b      	strb	r3, [r1, #0]
 8008c6e:	d004      	beq.n	8008c7a <__cvt+0x40>
 8008c70:	2f45      	cmp	r7, #69	; 0x45
 8008c72:	d100      	bne.n	8008c76 <__cvt+0x3c>
 8008c74:	3601      	adds	r6, #1
 8008c76:	2102      	movs	r1, #2
 8008c78:	e000      	b.n	8008c7c <__cvt+0x42>
 8008c7a:	2103      	movs	r1, #3
 8008c7c:	ab03      	add	r3, sp, #12
 8008c7e:	9301      	str	r3, [sp, #4]
 8008c80:	ab02      	add	r3, sp, #8
 8008c82:	9300      	str	r3, [sp, #0]
 8008c84:	4632      	mov	r2, r6
 8008c86:	4653      	mov	r3, sl
 8008c88:	ec45 4b10 	vmov	d0, r4, r5
 8008c8c:	f000 fefc 	bl	8009a88 <_dtoa_r>
 8008c90:	2f47      	cmp	r7, #71	; 0x47
 8008c92:	4680      	mov	r8, r0
 8008c94:	d102      	bne.n	8008c9c <__cvt+0x62>
 8008c96:	f019 0f01 	tst.w	r9, #1
 8008c9a:	d026      	beq.n	8008cea <__cvt+0xb0>
 8008c9c:	2f46      	cmp	r7, #70	; 0x46
 8008c9e:	eb08 0906 	add.w	r9, r8, r6
 8008ca2:	d111      	bne.n	8008cc8 <__cvt+0x8e>
 8008ca4:	f898 3000 	ldrb.w	r3, [r8]
 8008ca8:	2b30      	cmp	r3, #48	; 0x30
 8008caa:	d10a      	bne.n	8008cc2 <__cvt+0x88>
 8008cac:	2200      	movs	r2, #0
 8008cae:	2300      	movs	r3, #0
 8008cb0:	4620      	mov	r0, r4
 8008cb2:	4629      	mov	r1, r5
 8008cb4:	f7f7 ff08 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cb8:	b918      	cbnz	r0, 8008cc2 <__cvt+0x88>
 8008cba:	f1c6 0601 	rsb	r6, r6, #1
 8008cbe:	f8ca 6000 	str.w	r6, [sl]
 8008cc2:	f8da 3000 	ldr.w	r3, [sl]
 8008cc6:	4499      	add	r9, r3
 8008cc8:	2200      	movs	r2, #0
 8008cca:	2300      	movs	r3, #0
 8008ccc:	4620      	mov	r0, r4
 8008cce:	4629      	mov	r1, r5
 8008cd0:	f7f7 fefa 	bl	8000ac8 <__aeabi_dcmpeq>
 8008cd4:	b938      	cbnz	r0, 8008ce6 <__cvt+0xac>
 8008cd6:	2230      	movs	r2, #48	; 0x30
 8008cd8:	9b03      	ldr	r3, [sp, #12]
 8008cda:	454b      	cmp	r3, r9
 8008cdc:	d205      	bcs.n	8008cea <__cvt+0xb0>
 8008cde:	1c59      	adds	r1, r3, #1
 8008ce0:	9103      	str	r1, [sp, #12]
 8008ce2:	701a      	strb	r2, [r3, #0]
 8008ce4:	e7f8      	b.n	8008cd8 <__cvt+0x9e>
 8008ce6:	f8cd 900c 	str.w	r9, [sp, #12]
 8008cea:	9b03      	ldr	r3, [sp, #12]
 8008cec:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8008cee:	eba3 0308 	sub.w	r3, r3, r8
 8008cf2:	4640      	mov	r0, r8
 8008cf4:	6013      	str	r3, [r2, #0]
 8008cf6:	b004      	add	sp, #16
 8008cf8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08008cfc <__exponent>:
 8008cfc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008cfe:	2900      	cmp	r1, #0
 8008d00:	4604      	mov	r4, r0
 8008d02:	bfba      	itte	lt
 8008d04:	4249      	neglt	r1, r1
 8008d06:	232d      	movlt	r3, #45	; 0x2d
 8008d08:	232b      	movge	r3, #43	; 0x2b
 8008d0a:	2909      	cmp	r1, #9
 8008d0c:	f804 2b02 	strb.w	r2, [r4], #2
 8008d10:	7043      	strb	r3, [r0, #1]
 8008d12:	dd20      	ble.n	8008d56 <__exponent+0x5a>
 8008d14:	f10d 0307 	add.w	r3, sp, #7
 8008d18:	461f      	mov	r7, r3
 8008d1a:	260a      	movs	r6, #10
 8008d1c:	fb91 f5f6 	sdiv	r5, r1, r6
 8008d20:	fb06 1115 	mls	r1, r6, r5, r1
 8008d24:	3130      	adds	r1, #48	; 0x30
 8008d26:	2d09      	cmp	r5, #9
 8008d28:	f803 1c01 	strb.w	r1, [r3, #-1]
 8008d2c:	f103 32ff 	add.w	r2, r3, #4294967295
 8008d30:	4629      	mov	r1, r5
 8008d32:	dc09      	bgt.n	8008d48 <__exponent+0x4c>
 8008d34:	3130      	adds	r1, #48	; 0x30
 8008d36:	3b02      	subs	r3, #2
 8008d38:	f802 1c01 	strb.w	r1, [r2, #-1]
 8008d3c:	42bb      	cmp	r3, r7
 8008d3e:	4622      	mov	r2, r4
 8008d40:	d304      	bcc.n	8008d4c <__exponent+0x50>
 8008d42:	1a10      	subs	r0, r2, r0
 8008d44:	b003      	add	sp, #12
 8008d46:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008d48:	4613      	mov	r3, r2
 8008d4a:	e7e7      	b.n	8008d1c <__exponent+0x20>
 8008d4c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008d50:	f804 2b01 	strb.w	r2, [r4], #1
 8008d54:	e7f2      	b.n	8008d3c <__exponent+0x40>
 8008d56:	2330      	movs	r3, #48	; 0x30
 8008d58:	4419      	add	r1, r3
 8008d5a:	7083      	strb	r3, [r0, #2]
 8008d5c:	1d02      	adds	r2, r0, #4
 8008d5e:	70c1      	strb	r1, [r0, #3]
 8008d60:	e7ef      	b.n	8008d42 <__exponent+0x46>
	...

08008d64 <_printf_float>:
 8008d64:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008d68:	b08d      	sub	sp, #52	; 0x34
 8008d6a:	460c      	mov	r4, r1
 8008d6c:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8008d70:	4616      	mov	r6, r2
 8008d72:	461f      	mov	r7, r3
 8008d74:	4605      	mov	r5, r0
 8008d76:	f001 fdbd 	bl	800a8f4 <_localeconv_r>
 8008d7a:	6803      	ldr	r3, [r0, #0]
 8008d7c:	9304      	str	r3, [sp, #16]
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f7f7 fa26 	bl	80001d0 <strlen>
 8008d84:	2300      	movs	r3, #0
 8008d86:	930a      	str	r3, [sp, #40]	; 0x28
 8008d88:	f8d8 3000 	ldr.w	r3, [r8]
 8008d8c:	9005      	str	r0, [sp, #20]
 8008d8e:	3307      	adds	r3, #7
 8008d90:	f023 0307 	bic.w	r3, r3, #7
 8008d94:	f103 0208 	add.w	r2, r3, #8
 8008d98:	f894 a018 	ldrb.w	sl, [r4, #24]
 8008d9c:	f8d4 b000 	ldr.w	fp, [r4]
 8008da0:	f8c8 2000 	str.w	r2, [r8]
 8008da4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008da8:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8008dac:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8008db0:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8008db4:	9307      	str	r3, [sp, #28]
 8008db6:	f8cd 8018 	str.w	r8, [sp, #24]
 8008dba:	f04f 32ff 	mov.w	r2, #4294967295
 8008dbe:	4ba7      	ldr	r3, [pc, #668]	; (800905c <_printf_float+0x2f8>)
 8008dc0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dc4:	f7f7 feb2 	bl	8000b2c <__aeabi_dcmpun>
 8008dc8:	bb70      	cbnz	r0, 8008e28 <_printf_float+0xc4>
 8008dca:	f04f 32ff 	mov.w	r2, #4294967295
 8008dce:	4ba3      	ldr	r3, [pc, #652]	; (800905c <_printf_float+0x2f8>)
 8008dd0:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8008dd4:	f7f7 fe8c 	bl	8000af0 <__aeabi_dcmple>
 8008dd8:	bb30      	cbnz	r0, 8008e28 <_printf_float+0xc4>
 8008dda:	2200      	movs	r2, #0
 8008ddc:	2300      	movs	r3, #0
 8008dde:	4640      	mov	r0, r8
 8008de0:	4649      	mov	r1, r9
 8008de2:	f7f7 fe7b 	bl	8000adc <__aeabi_dcmplt>
 8008de6:	b110      	cbz	r0, 8008dee <_printf_float+0x8a>
 8008de8:	232d      	movs	r3, #45	; 0x2d
 8008dea:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008dee:	4a9c      	ldr	r2, [pc, #624]	; (8009060 <_printf_float+0x2fc>)
 8008df0:	4b9c      	ldr	r3, [pc, #624]	; (8009064 <_printf_float+0x300>)
 8008df2:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008df6:	bf8c      	ite	hi
 8008df8:	4690      	movhi	r8, r2
 8008dfa:	4698      	movls	r8, r3
 8008dfc:	2303      	movs	r3, #3
 8008dfe:	f02b 0204 	bic.w	r2, fp, #4
 8008e02:	6123      	str	r3, [r4, #16]
 8008e04:	6022      	str	r2, [r4, #0]
 8008e06:	f04f 0900 	mov.w	r9, #0
 8008e0a:	9700      	str	r7, [sp, #0]
 8008e0c:	4633      	mov	r3, r6
 8008e0e:	aa0b      	add	r2, sp, #44	; 0x2c
 8008e10:	4621      	mov	r1, r4
 8008e12:	4628      	mov	r0, r5
 8008e14:	f000 f9e6 	bl	80091e4 <_printf_common>
 8008e18:	3001      	adds	r0, #1
 8008e1a:	f040 808d 	bne.w	8008f38 <_printf_float+0x1d4>
 8008e1e:	f04f 30ff 	mov.w	r0, #4294967295
 8008e22:	b00d      	add	sp, #52	; 0x34
 8008e24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008e28:	4642      	mov	r2, r8
 8008e2a:	464b      	mov	r3, r9
 8008e2c:	4640      	mov	r0, r8
 8008e2e:	4649      	mov	r1, r9
 8008e30:	f7f7 fe7c 	bl	8000b2c <__aeabi_dcmpun>
 8008e34:	b110      	cbz	r0, 8008e3c <_printf_float+0xd8>
 8008e36:	4a8c      	ldr	r2, [pc, #560]	; (8009068 <_printf_float+0x304>)
 8008e38:	4b8c      	ldr	r3, [pc, #560]	; (800906c <_printf_float+0x308>)
 8008e3a:	e7da      	b.n	8008df2 <_printf_float+0x8e>
 8008e3c:	6861      	ldr	r1, [r4, #4]
 8008e3e:	1c4b      	adds	r3, r1, #1
 8008e40:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8008e44:	a80a      	add	r0, sp, #40	; 0x28
 8008e46:	d13e      	bne.n	8008ec6 <_printf_float+0x162>
 8008e48:	2306      	movs	r3, #6
 8008e4a:	6063      	str	r3, [r4, #4]
 8008e4c:	2300      	movs	r3, #0
 8008e4e:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8008e52:	ab09      	add	r3, sp, #36	; 0x24
 8008e54:	9300      	str	r3, [sp, #0]
 8008e56:	ec49 8b10 	vmov	d0, r8, r9
 8008e5a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8008e5e:	6022      	str	r2, [r4, #0]
 8008e60:	f8cd a004 	str.w	sl, [sp, #4]
 8008e64:	6861      	ldr	r1, [r4, #4]
 8008e66:	4628      	mov	r0, r5
 8008e68:	f7ff fee7 	bl	8008c3a <__cvt>
 8008e6c:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8008e70:	2b47      	cmp	r3, #71	; 0x47
 8008e72:	4680      	mov	r8, r0
 8008e74:	d109      	bne.n	8008e8a <_printf_float+0x126>
 8008e76:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008e78:	1cd8      	adds	r0, r3, #3
 8008e7a:	db02      	blt.n	8008e82 <_printf_float+0x11e>
 8008e7c:	6862      	ldr	r2, [r4, #4]
 8008e7e:	4293      	cmp	r3, r2
 8008e80:	dd47      	ble.n	8008f12 <_printf_float+0x1ae>
 8008e82:	f1aa 0a02 	sub.w	sl, sl, #2
 8008e86:	fa5f fa8a 	uxtb.w	sl, sl
 8008e8a:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008e8e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8008e90:	d824      	bhi.n	8008edc <_printf_float+0x178>
 8008e92:	3901      	subs	r1, #1
 8008e94:	4652      	mov	r2, sl
 8008e96:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8008e9a:	9109      	str	r1, [sp, #36]	; 0x24
 8008e9c:	f7ff ff2e 	bl	8008cfc <__exponent>
 8008ea0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8008ea2:	1813      	adds	r3, r2, r0
 8008ea4:	2a01      	cmp	r2, #1
 8008ea6:	4681      	mov	r9, r0
 8008ea8:	6123      	str	r3, [r4, #16]
 8008eaa:	dc02      	bgt.n	8008eb2 <_printf_float+0x14e>
 8008eac:	6822      	ldr	r2, [r4, #0]
 8008eae:	07d1      	lsls	r1, r2, #31
 8008eb0:	d501      	bpl.n	8008eb6 <_printf_float+0x152>
 8008eb2:	3301      	adds	r3, #1
 8008eb4:	6123      	str	r3, [r4, #16]
 8008eb6:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d0a5      	beq.n	8008e0a <_printf_float+0xa6>
 8008ebe:	232d      	movs	r3, #45	; 0x2d
 8008ec0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8008ec4:	e7a1      	b.n	8008e0a <_printf_float+0xa6>
 8008ec6:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8008eca:	f000 8177 	beq.w	80091bc <_printf_float+0x458>
 8008ece:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8008ed2:	d1bb      	bne.n	8008e4c <_printf_float+0xe8>
 8008ed4:	2900      	cmp	r1, #0
 8008ed6:	d1b9      	bne.n	8008e4c <_printf_float+0xe8>
 8008ed8:	2301      	movs	r3, #1
 8008eda:	e7b6      	b.n	8008e4a <_printf_float+0xe6>
 8008edc:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8008ee0:	d119      	bne.n	8008f16 <_printf_float+0x1b2>
 8008ee2:	2900      	cmp	r1, #0
 8008ee4:	6863      	ldr	r3, [r4, #4]
 8008ee6:	dd0c      	ble.n	8008f02 <_printf_float+0x19e>
 8008ee8:	6121      	str	r1, [r4, #16]
 8008eea:	b913      	cbnz	r3, 8008ef2 <_printf_float+0x18e>
 8008eec:	6822      	ldr	r2, [r4, #0]
 8008eee:	07d2      	lsls	r2, r2, #31
 8008ef0:	d502      	bpl.n	8008ef8 <_printf_float+0x194>
 8008ef2:	3301      	adds	r3, #1
 8008ef4:	440b      	add	r3, r1
 8008ef6:	6123      	str	r3, [r4, #16]
 8008ef8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008efa:	65a3      	str	r3, [r4, #88]	; 0x58
 8008efc:	f04f 0900 	mov.w	r9, #0
 8008f00:	e7d9      	b.n	8008eb6 <_printf_float+0x152>
 8008f02:	b913      	cbnz	r3, 8008f0a <_printf_float+0x1a6>
 8008f04:	6822      	ldr	r2, [r4, #0]
 8008f06:	07d0      	lsls	r0, r2, #31
 8008f08:	d501      	bpl.n	8008f0e <_printf_float+0x1aa>
 8008f0a:	3302      	adds	r3, #2
 8008f0c:	e7f3      	b.n	8008ef6 <_printf_float+0x192>
 8008f0e:	2301      	movs	r3, #1
 8008f10:	e7f1      	b.n	8008ef6 <_printf_float+0x192>
 8008f12:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8008f16:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8008f1a:	4293      	cmp	r3, r2
 8008f1c:	db05      	blt.n	8008f2a <_printf_float+0x1c6>
 8008f1e:	6822      	ldr	r2, [r4, #0]
 8008f20:	6123      	str	r3, [r4, #16]
 8008f22:	07d1      	lsls	r1, r2, #31
 8008f24:	d5e8      	bpl.n	8008ef8 <_printf_float+0x194>
 8008f26:	3301      	adds	r3, #1
 8008f28:	e7e5      	b.n	8008ef6 <_printf_float+0x192>
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	bfd4      	ite	le
 8008f2e:	f1c3 0302 	rsble	r3, r3, #2
 8008f32:	2301      	movgt	r3, #1
 8008f34:	4413      	add	r3, r2
 8008f36:	e7de      	b.n	8008ef6 <_printf_float+0x192>
 8008f38:	6823      	ldr	r3, [r4, #0]
 8008f3a:	055a      	lsls	r2, r3, #21
 8008f3c:	d407      	bmi.n	8008f4e <_printf_float+0x1ea>
 8008f3e:	6923      	ldr	r3, [r4, #16]
 8008f40:	4642      	mov	r2, r8
 8008f42:	4631      	mov	r1, r6
 8008f44:	4628      	mov	r0, r5
 8008f46:	47b8      	blx	r7
 8008f48:	3001      	adds	r0, #1
 8008f4a:	d12b      	bne.n	8008fa4 <_printf_float+0x240>
 8008f4c:	e767      	b.n	8008e1e <_printf_float+0xba>
 8008f4e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8008f52:	f240 80dc 	bls.w	800910e <_printf_float+0x3aa>
 8008f56:	2200      	movs	r2, #0
 8008f58:	2300      	movs	r3, #0
 8008f5a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8008f5e:	f7f7 fdb3 	bl	8000ac8 <__aeabi_dcmpeq>
 8008f62:	2800      	cmp	r0, #0
 8008f64:	d033      	beq.n	8008fce <_printf_float+0x26a>
 8008f66:	2301      	movs	r3, #1
 8008f68:	4a41      	ldr	r2, [pc, #260]	; (8009070 <_printf_float+0x30c>)
 8008f6a:	4631      	mov	r1, r6
 8008f6c:	4628      	mov	r0, r5
 8008f6e:	47b8      	blx	r7
 8008f70:	3001      	adds	r0, #1
 8008f72:	f43f af54 	beq.w	8008e1e <_printf_float+0xba>
 8008f76:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8008f7a:	429a      	cmp	r2, r3
 8008f7c:	db02      	blt.n	8008f84 <_printf_float+0x220>
 8008f7e:	6823      	ldr	r3, [r4, #0]
 8008f80:	07d8      	lsls	r0, r3, #31
 8008f82:	d50f      	bpl.n	8008fa4 <_printf_float+0x240>
 8008f84:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008f88:	4631      	mov	r1, r6
 8008f8a:	4628      	mov	r0, r5
 8008f8c:	47b8      	blx	r7
 8008f8e:	3001      	adds	r0, #1
 8008f90:	f43f af45 	beq.w	8008e1e <_printf_float+0xba>
 8008f94:	f04f 0800 	mov.w	r8, #0
 8008f98:	f104 091a 	add.w	r9, r4, #26
 8008f9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008f9e:	3b01      	subs	r3, #1
 8008fa0:	4543      	cmp	r3, r8
 8008fa2:	dc09      	bgt.n	8008fb8 <_printf_float+0x254>
 8008fa4:	6823      	ldr	r3, [r4, #0]
 8008fa6:	079b      	lsls	r3, r3, #30
 8008fa8:	f100 8103 	bmi.w	80091b2 <_printf_float+0x44e>
 8008fac:	68e0      	ldr	r0, [r4, #12]
 8008fae:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008fb0:	4298      	cmp	r0, r3
 8008fb2:	bfb8      	it	lt
 8008fb4:	4618      	movlt	r0, r3
 8008fb6:	e734      	b.n	8008e22 <_printf_float+0xbe>
 8008fb8:	2301      	movs	r3, #1
 8008fba:	464a      	mov	r2, r9
 8008fbc:	4631      	mov	r1, r6
 8008fbe:	4628      	mov	r0, r5
 8008fc0:	47b8      	blx	r7
 8008fc2:	3001      	adds	r0, #1
 8008fc4:	f43f af2b 	beq.w	8008e1e <_printf_float+0xba>
 8008fc8:	f108 0801 	add.w	r8, r8, #1
 8008fcc:	e7e6      	b.n	8008f9c <_printf_float+0x238>
 8008fce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	dc2b      	bgt.n	800902c <_printf_float+0x2c8>
 8008fd4:	2301      	movs	r3, #1
 8008fd6:	4a26      	ldr	r2, [pc, #152]	; (8009070 <_printf_float+0x30c>)
 8008fd8:	4631      	mov	r1, r6
 8008fda:	4628      	mov	r0, r5
 8008fdc:	47b8      	blx	r7
 8008fde:	3001      	adds	r0, #1
 8008fe0:	f43f af1d 	beq.w	8008e1e <_printf_float+0xba>
 8008fe4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008fe6:	b923      	cbnz	r3, 8008ff2 <_printf_float+0x28e>
 8008fe8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fea:	b913      	cbnz	r3, 8008ff2 <_printf_float+0x28e>
 8008fec:	6823      	ldr	r3, [r4, #0]
 8008fee:	07d9      	lsls	r1, r3, #31
 8008ff0:	d5d8      	bpl.n	8008fa4 <_printf_float+0x240>
 8008ff2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008ff6:	4631      	mov	r1, r6
 8008ff8:	4628      	mov	r0, r5
 8008ffa:	47b8      	blx	r7
 8008ffc:	3001      	adds	r0, #1
 8008ffe:	f43f af0e 	beq.w	8008e1e <_printf_float+0xba>
 8009002:	f04f 0900 	mov.w	r9, #0
 8009006:	f104 0a1a 	add.w	sl, r4, #26
 800900a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800900c:	425b      	negs	r3, r3
 800900e:	454b      	cmp	r3, r9
 8009010:	dc01      	bgt.n	8009016 <_printf_float+0x2b2>
 8009012:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009014:	e794      	b.n	8008f40 <_printf_float+0x1dc>
 8009016:	2301      	movs	r3, #1
 8009018:	4652      	mov	r2, sl
 800901a:	4631      	mov	r1, r6
 800901c:	4628      	mov	r0, r5
 800901e:	47b8      	blx	r7
 8009020:	3001      	adds	r0, #1
 8009022:	f43f aefc 	beq.w	8008e1e <_printf_float+0xba>
 8009026:	f109 0901 	add.w	r9, r9, #1
 800902a:	e7ee      	b.n	800900a <_printf_float+0x2a6>
 800902c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800902e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009030:	429a      	cmp	r2, r3
 8009032:	bfa8      	it	ge
 8009034:	461a      	movge	r2, r3
 8009036:	2a00      	cmp	r2, #0
 8009038:	4691      	mov	r9, r2
 800903a:	dd07      	ble.n	800904c <_printf_float+0x2e8>
 800903c:	4613      	mov	r3, r2
 800903e:	4631      	mov	r1, r6
 8009040:	4642      	mov	r2, r8
 8009042:	4628      	mov	r0, r5
 8009044:	47b8      	blx	r7
 8009046:	3001      	adds	r0, #1
 8009048:	f43f aee9 	beq.w	8008e1e <_printf_float+0xba>
 800904c:	f104 031a 	add.w	r3, r4, #26
 8009050:	f04f 0b00 	mov.w	fp, #0
 8009054:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009058:	9306      	str	r3, [sp, #24]
 800905a:	e015      	b.n	8009088 <_printf_float+0x324>
 800905c:	7fefffff 	.word	0x7fefffff
 8009060:	0800c82c 	.word	0x0800c82c
 8009064:	0800c828 	.word	0x0800c828
 8009068:	0800c834 	.word	0x0800c834
 800906c:	0800c830 	.word	0x0800c830
 8009070:	0800c838 	.word	0x0800c838
 8009074:	2301      	movs	r3, #1
 8009076:	9a06      	ldr	r2, [sp, #24]
 8009078:	4631      	mov	r1, r6
 800907a:	4628      	mov	r0, r5
 800907c:	47b8      	blx	r7
 800907e:	3001      	adds	r0, #1
 8009080:	f43f aecd 	beq.w	8008e1e <_printf_float+0xba>
 8009084:	f10b 0b01 	add.w	fp, fp, #1
 8009088:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800908c:	ebaa 0309 	sub.w	r3, sl, r9
 8009090:	455b      	cmp	r3, fp
 8009092:	dcef      	bgt.n	8009074 <_printf_float+0x310>
 8009094:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009098:	429a      	cmp	r2, r3
 800909a:	44d0      	add	r8, sl
 800909c:	db15      	blt.n	80090ca <_printf_float+0x366>
 800909e:	6823      	ldr	r3, [r4, #0]
 80090a0:	07da      	lsls	r2, r3, #31
 80090a2:	d412      	bmi.n	80090ca <_printf_float+0x366>
 80090a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80090a6:	9909      	ldr	r1, [sp, #36]	; 0x24
 80090a8:	eba3 020a 	sub.w	r2, r3, sl
 80090ac:	eba3 0a01 	sub.w	sl, r3, r1
 80090b0:	4592      	cmp	sl, r2
 80090b2:	bfa8      	it	ge
 80090b4:	4692      	movge	sl, r2
 80090b6:	f1ba 0f00 	cmp.w	sl, #0
 80090ba:	dc0e      	bgt.n	80090da <_printf_float+0x376>
 80090bc:	f04f 0800 	mov.w	r8, #0
 80090c0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80090c4:	f104 091a 	add.w	r9, r4, #26
 80090c8:	e019      	b.n	80090fe <_printf_float+0x39a>
 80090ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80090ce:	4631      	mov	r1, r6
 80090d0:	4628      	mov	r0, r5
 80090d2:	47b8      	blx	r7
 80090d4:	3001      	adds	r0, #1
 80090d6:	d1e5      	bne.n	80090a4 <_printf_float+0x340>
 80090d8:	e6a1      	b.n	8008e1e <_printf_float+0xba>
 80090da:	4653      	mov	r3, sl
 80090dc:	4642      	mov	r2, r8
 80090de:	4631      	mov	r1, r6
 80090e0:	4628      	mov	r0, r5
 80090e2:	47b8      	blx	r7
 80090e4:	3001      	adds	r0, #1
 80090e6:	d1e9      	bne.n	80090bc <_printf_float+0x358>
 80090e8:	e699      	b.n	8008e1e <_printf_float+0xba>
 80090ea:	2301      	movs	r3, #1
 80090ec:	464a      	mov	r2, r9
 80090ee:	4631      	mov	r1, r6
 80090f0:	4628      	mov	r0, r5
 80090f2:	47b8      	blx	r7
 80090f4:	3001      	adds	r0, #1
 80090f6:	f43f ae92 	beq.w	8008e1e <_printf_float+0xba>
 80090fa:	f108 0801 	add.w	r8, r8, #1
 80090fe:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009102:	1a9b      	subs	r3, r3, r2
 8009104:	eba3 030a 	sub.w	r3, r3, sl
 8009108:	4543      	cmp	r3, r8
 800910a:	dcee      	bgt.n	80090ea <_printf_float+0x386>
 800910c:	e74a      	b.n	8008fa4 <_printf_float+0x240>
 800910e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009110:	2a01      	cmp	r2, #1
 8009112:	dc01      	bgt.n	8009118 <_printf_float+0x3b4>
 8009114:	07db      	lsls	r3, r3, #31
 8009116:	d53a      	bpl.n	800918e <_printf_float+0x42a>
 8009118:	2301      	movs	r3, #1
 800911a:	4642      	mov	r2, r8
 800911c:	4631      	mov	r1, r6
 800911e:	4628      	mov	r0, r5
 8009120:	47b8      	blx	r7
 8009122:	3001      	adds	r0, #1
 8009124:	f43f ae7b 	beq.w	8008e1e <_printf_float+0xba>
 8009128:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800912c:	4631      	mov	r1, r6
 800912e:	4628      	mov	r0, r5
 8009130:	47b8      	blx	r7
 8009132:	3001      	adds	r0, #1
 8009134:	f108 0801 	add.w	r8, r8, #1
 8009138:	f43f ae71 	beq.w	8008e1e <_printf_float+0xba>
 800913c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800913e:	2200      	movs	r2, #0
 8009140:	f103 3aff 	add.w	sl, r3, #4294967295
 8009144:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009148:	2300      	movs	r3, #0
 800914a:	f7f7 fcbd 	bl	8000ac8 <__aeabi_dcmpeq>
 800914e:	b9c8      	cbnz	r0, 8009184 <_printf_float+0x420>
 8009150:	4653      	mov	r3, sl
 8009152:	4642      	mov	r2, r8
 8009154:	4631      	mov	r1, r6
 8009156:	4628      	mov	r0, r5
 8009158:	47b8      	blx	r7
 800915a:	3001      	adds	r0, #1
 800915c:	d10e      	bne.n	800917c <_printf_float+0x418>
 800915e:	e65e      	b.n	8008e1e <_printf_float+0xba>
 8009160:	2301      	movs	r3, #1
 8009162:	4652      	mov	r2, sl
 8009164:	4631      	mov	r1, r6
 8009166:	4628      	mov	r0, r5
 8009168:	47b8      	blx	r7
 800916a:	3001      	adds	r0, #1
 800916c:	f43f ae57 	beq.w	8008e1e <_printf_float+0xba>
 8009170:	f108 0801 	add.w	r8, r8, #1
 8009174:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009176:	3b01      	subs	r3, #1
 8009178:	4543      	cmp	r3, r8
 800917a:	dcf1      	bgt.n	8009160 <_printf_float+0x3fc>
 800917c:	464b      	mov	r3, r9
 800917e:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009182:	e6de      	b.n	8008f42 <_printf_float+0x1de>
 8009184:	f04f 0800 	mov.w	r8, #0
 8009188:	f104 0a1a 	add.w	sl, r4, #26
 800918c:	e7f2      	b.n	8009174 <_printf_float+0x410>
 800918e:	2301      	movs	r3, #1
 8009190:	e7df      	b.n	8009152 <_printf_float+0x3ee>
 8009192:	2301      	movs	r3, #1
 8009194:	464a      	mov	r2, r9
 8009196:	4631      	mov	r1, r6
 8009198:	4628      	mov	r0, r5
 800919a:	47b8      	blx	r7
 800919c:	3001      	adds	r0, #1
 800919e:	f43f ae3e 	beq.w	8008e1e <_printf_float+0xba>
 80091a2:	f108 0801 	add.w	r8, r8, #1
 80091a6:	68e3      	ldr	r3, [r4, #12]
 80091a8:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80091aa:	1a9b      	subs	r3, r3, r2
 80091ac:	4543      	cmp	r3, r8
 80091ae:	dcf0      	bgt.n	8009192 <_printf_float+0x42e>
 80091b0:	e6fc      	b.n	8008fac <_printf_float+0x248>
 80091b2:	f04f 0800 	mov.w	r8, #0
 80091b6:	f104 0919 	add.w	r9, r4, #25
 80091ba:	e7f4      	b.n	80091a6 <_printf_float+0x442>
 80091bc:	2900      	cmp	r1, #0
 80091be:	f43f ae8b 	beq.w	8008ed8 <_printf_float+0x174>
 80091c2:	2300      	movs	r3, #0
 80091c4:	e9cd 0302 	strd	r0, r3, [sp, #8]
 80091c8:	ab09      	add	r3, sp, #36	; 0x24
 80091ca:	9300      	str	r3, [sp, #0]
 80091cc:	ec49 8b10 	vmov	d0, r8, r9
 80091d0:	6022      	str	r2, [r4, #0]
 80091d2:	f8cd a004 	str.w	sl, [sp, #4]
 80091d6:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80091da:	4628      	mov	r0, r5
 80091dc:	f7ff fd2d 	bl	8008c3a <__cvt>
 80091e0:	4680      	mov	r8, r0
 80091e2:	e648      	b.n	8008e76 <_printf_float+0x112>

080091e4 <_printf_common>:
 80091e4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80091e8:	4691      	mov	r9, r2
 80091ea:	461f      	mov	r7, r3
 80091ec:	688a      	ldr	r2, [r1, #8]
 80091ee:	690b      	ldr	r3, [r1, #16]
 80091f0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80091f4:	4293      	cmp	r3, r2
 80091f6:	bfb8      	it	lt
 80091f8:	4613      	movlt	r3, r2
 80091fa:	f8c9 3000 	str.w	r3, [r9]
 80091fe:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8009202:	4606      	mov	r6, r0
 8009204:	460c      	mov	r4, r1
 8009206:	b112      	cbz	r2, 800920e <_printf_common+0x2a>
 8009208:	3301      	adds	r3, #1
 800920a:	f8c9 3000 	str.w	r3, [r9]
 800920e:	6823      	ldr	r3, [r4, #0]
 8009210:	0699      	lsls	r1, r3, #26
 8009212:	bf42      	ittt	mi
 8009214:	f8d9 3000 	ldrmi.w	r3, [r9]
 8009218:	3302      	addmi	r3, #2
 800921a:	f8c9 3000 	strmi.w	r3, [r9]
 800921e:	6825      	ldr	r5, [r4, #0]
 8009220:	f015 0506 	ands.w	r5, r5, #6
 8009224:	d107      	bne.n	8009236 <_printf_common+0x52>
 8009226:	f104 0a19 	add.w	sl, r4, #25
 800922a:	68e3      	ldr	r3, [r4, #12]
 800922c:	f8d9 2000 	ldr.w	r2, [r9]
 8009230:	1a9b      	subs	r3, r3, r2
 8009232:	42ab      	cmp	r3, r5
 8009234:	dc28      	bgt.n	8009288 <_printf_common+0xa4>
 8009236:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800923a:	6822      	ldr	r2, [r4, #0]
 800923c:	3300      	adds	r3, #0
 800923e:	bf18      	it	ne
 8009240:	2301      	movne	r3, #1
 8009242:	0692      	lsls	r2, r2, #26
 8009244:	d42d      	bmi.n	80092a2 <_printf_common+0xbe>
 8009246:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800924a:	4639      	mov	r1, r7
 800924c:	4630      	mov	r0, r6
 800924e:	47c0      	blx	r8
 8009250:	3001      	adds	r0, #1
 8009252:	d020      	beq.n	8009296 <_printf_common+0xb2>
 8009254:	6823      	ldr	r3, [r4, #0]
 8009256:	68e5      	ldr	r5, [r4, #12]
 8009258:	f8d9 2000 	ldr.w	r2, [r9]
 800925c:	f003 0306 	and.w	r3, r3, #6
 8009260:	2b04      	cmp	r3, #4
 8009262:	bf08      	it	eq
 8009264:	1aad      	subeq	r5, r5, r2
 8009266:	68a3      	ldr	r3, [r4, #8]
 8009268:	6922      	ldr	r2, [r4, #16]
 800926a:	bf0c      	ite	eq
 800926c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8009270:	2500      	movne	r5, #0
 8009272:	4293      	cmp	r3, r2
 8009274:	bfc4      	itt	gt
 8009276:	1a9b      	subgt	r3, r3, r2
 8009278:	18ed      	addgt	r5, r5, r3
 800927a:	f04f 0900 	mov.w	r9, #0
 800927e:	341a      	adds	r4, #26
 8009280:	454d      	cmp	r5, r9
 8009282:	d11a      	bne.n	80092ba <_printf_common+0xd6>
 8009284:	2000      	movs	r0, #0
 8009286:	e008      	b.n	800929a <_printf_common+0xb6>
 8009288:	2301      	movs	r3, #1
 800928a:	4652      	mov	r2, sl
 800928c:	4639      	mov	r1, r7
 800928e:	4630      	mov	r0, r6
 8009290:	47c0      	blx	r8
 8009292:	3001      	adds	r0, #1
 8009294:	d103      	bne.n	800929e <_printf_common+0xba>
 8009296:	f04f 30ff 	mov.w	r0, #4294967295
 800929a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800929e:	3501      	adds	r5, #1
 80092a0:	e7c3      	b.n	800922a <_printf_common+0x46>
 80092a2:	18e1      	adds	r1, r4, r3
 80092a4:	1c5a      	adds	r2, r3, #1
 80092a6:	2030      	movs	r0, #48	; 0x30
 80092a8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80092ac:	4422      	add	r2, r4
 80092ae:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80092b2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80092b6:	3302      	adds	r3, #2
 80092b8:	e7c5      	b.n	8009246 <_printf_common+0x62>
 80092ba:	2301      	movs	r3, #1
 80092bc:	4622      	mov	r2, r4
 80092be:	4639      	mov	r1, r7
 80092c0:	4630      	mov	r0, r6
 80092c2:	47c0      	blx	r8
 80092c4:	3001      	adds	r0, #1
 80092c6:	d0e6      	beq.n	8009296 <_printf_common+0xb2>
 80092c8:	f109 0901 	add.w	r9, r9, #1
 80092cc:	e7d8      	b.n	8009280 <_printf_common+0x9c>
	...

080092d0 <_printf_i>:
 80092d0:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80092d4:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 80092d8:	460c      	mov	r4, r1
 80092da:	7e09      	ldrb	r1, [r1, #24]
 80092dc:	b085      	sub	sp, #20
 80092de:	296e      	cmp	r1, #110	; 0x6e
 80092e0:	4617      	mov	r7, r2
 80092e2:	4606      	mov	r6, r0
 80092e4:	4698      	mov	r8, r3
 80092e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80092e8:	f000 80b3 	beq.w	8009452 <_printf_i+0x182>
 80092ec:	d822      	bhi.n	8009334 <_printf_i+0x64>
 80092ee:	2963      	cmp	r1, #99	; 0x63
 80092f0:	d036      	beq.n	8009360 <_printf_i+0x90>
 80092f2:	d80a      	bhi.n	800930a <_printf_i+0x3a>
 80092f4:	2900      	cmp	r1, #0
 80092f6:	f000 80b9 	beq.w	800946c <_printf_i+0x19c>
 80092fa:	2958      	cmp	r1, #88	; 0x58
 80092fc:	f000 8083 	beq.w	8009406 <_printf_i+0x136>
 8009300:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8009304:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8009308:	e032      	b.n	8009370 <_printf_i+0xa0>
 800930a:	2964      	cmp	r1, #100	; 0x64
 800930c:	d001      	beq.n	8009312 <_printf_i+0x42>
 800930e:	2969      	cmp	r1, #105	; 0x69
 8009310:	d1f6      	bne.n	8009300 <_printf_i+0x30>
 8009312:	6820      	ldr	r0, [r4, #0]
 8009314:	6813      	ldr	r3, [r2, #0]
 8009316:	0605      	lsls	r5, r0, #24
 8009318:	f103 0104 	add.w	r1, r3, #4
 800931c:	d52a      	bpl.n	8009374 <_printf_i+0xa4>
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	6011      	str	r1, [r2, #0]
 8009322:	2b00      	cmp	r3, #0
 8009324:	da03      	bge.n	800932e <_printf_i+0x5e>
 8009326:	222d      	movs	r2, #45	; 0x2d
 8009328:	425b      	negs	r3, r3
 800932a:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800932e:	486f      	ldr	r0, [pc, #444]	; (80094ec <_printf_i+0x21c>)
 8009330:	220a      	movs	r2, #10
 8009332:	e039      	b.n	80093a8 <_printf_i+0xd8>
 8009334:	2973      	cmp	r1, #115	; 0x73
 8009336:	f000 809d 	beq.w	8009474 <_printf_i+0x1a4>
 800933a:	d808      	bhi.n	800934e <_printf_i+0x7e>
 800933c:	296f      	cmp	r1, #111	; 0x6f
 800933e:	d020      	beq.n	8009382 <_printf_i+0xb2>
 8009340:	2970      	cmp	r1, #112	; 0x70
 8009342:	d1dd      	bne.n	8009300 <_printf_i+0x30>
 8009344:	6823      	ldr	r3, [r4, #0]
 8009346:	f043 0320 	orr.w	r3, r3, #32
 800934a:	6023      	str	r3, [r4, #0]
 800934c:	e003      	b.n	8009356 <_printf_i+0x86>
 800934e:	2975      	cmp	r1, #117	; 0x75
 8009350:	d017      	beq.n	8009382 <_printf_i+0xb2>
 8009352:	2978      	cmp	r1, #120	; 0x78
 8009354:	d1d4      	bne.n	8009300 <_printf_i+0x30>
 8009356:	2378      	movs	r3, #120	; 0x78
 8009358:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800935c:	4864      	ldr	r0, [pc, #400]	; (80094f0 <_printf_i+0x220>)
 800935e:	e055      	b.n	800940c <_printf_i+0x13c>
 8009360:	6813      	ldr	r3, [r2, #0]
 8009362:	1d19      	adds	r1, r3, #4
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	6011      	str	r1, [r2, #0]
 8009368:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800936c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8009370:	2301      	movs	r3, #1
 8009372:	e08c      	b.n	800948e <_printf_i+0x1be>
 8009374:	681b      	ldr	r3, [r3, #0]
 8009376:	6011      	str	r1, [r2, #0]
 8009378:	f010 0f40 	tst.w	r0, #64	; 0x40
 800937c:	bf18      	it	ne
 800937e:	b21b      	sxthne	r3, r3
 8009380:	e7cf      	b.n	8009322 <_printf_i+0x52>
 8009382:	6813      	ldr	r3, [r2, #0]
 8009384:	6825      	ldr	r5, [r4, #0]
 8009386:	1d18      	adds	r0, r3, #4
 8009388:	6010      	str	r0, [r2, #0]
 800938a:	0628      	lsls	r0, r5, #24
 800938c:	d501      	bpl.n	8009392 <_printf_i+0xc2>
 800938e:	681b      	ldr	r3, [r3, #0]
 8009390:	e002      	b.n	8009398 <_printf_i+0xc8>
 8009392:	0668      	lsls	r0, r5, #25
 8009394:	d5fb      	bpl.n	800938e <_printf_i+0xbe>
 8009396:	881b      	ldrh	r3, [r3, #0]
 8009398:	4854      	ldr	r0, [pc, #336]	; (80094ec <_printf_i+0x21c>)
 800939a:	296f      	cmp	r1, #111	; 0x6f
 800939c:	bf14      	ite	ne
 800939e:	220a      	movne	r2, #10
 80093a0:	2208      	moveq	r2, #8
 80093a2:	2100      	movs	r1, #0
 80093a4:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80093a8:	6865      	ldr	r5, [r4, #4]
 80093aa:	60a5      	str	r5, [r4, #8]
 80093ac:	2d00      	cmp	r5, #0
 80093ae:	f2c0 8095 	blt.w	80094dc <_printf_i+0x20c>
 80093b2:	6821      	ldr	r1, [r4, #0]
 80093b4:	f021 0104 	bic.w	r1, r1, #4
 80093b8:	6021      	str	r1, [r4, #0]
 80093ba:	2b00      	cmp	r3, #0
 80093bc:	d13d      	bne.n	800943a <_printf_i+0x16a>
 80093be:	2d00      	cmp	r5, #0
 80093c0:	f040 808e 	bne.w	80094e0 <_printf_i+0x210>
 80093c4:	4665      	mov	r5, ip
 80093c6:	2a08      	cmp	r2, #8
 80093c8:	d10b      	bne.n	80093e2 <_printf_i+0x112>
 80093ca:	6823      	ldr	r3, [r4, #0]
 80093cc:	07db      	lsls	r3, r3, #31
 80093ce:	d508      	bpl.n	80093e2 <_printf_i+0x112>
 80093d0:	6923      	ldr	r3, [r4, #16]
 80093d2:	6862      	ldr	r2, [r4, #4]
 80093d4:	429a      	cmp	r2, r3
 80093d6:	bfde      	ittt	le
 80093d8:	2330      	movle	r3, #48	; 0x30
 80093da:	f805 3c01 	strble.w	r3, [r5, #-1]
 80093de:	f105 35ff 	addle.w	r5, r5, #4294967295
 80093e2:	ebac 0305 	sub.w	r3, ip, r5
 80093e6:	6123      	str	r3, [r4, #16]
 80093e8:	f8cd 8000 	str.w	r8, [sp]
 80093ec:	463b      	mov	r3, r7
 80093ee:	aa03      	add	r2, sp, #12
 80093f0:	4621      	mov	r1, r4
 80093f2:	4630      	mov	r0, r6
 80093f4:	f7ff fef6 	bl	80091e4 <_printf_common>
 80093f8:	3001      	adds	r0, #1
 80093fa:	d14d      	bne.n	8009498 <_printf_i+0x1c8>
 80093fc:	f04f 30ff 	mov.w	r0, #4294967295
 8009400:	b005      	add	sp, #20
 8009402:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009406:	4839      	ldr	r0, [pc, #228]	; (80094ec <_printf_i+0x21c>)
 8009408:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800940c:	6813      	ldr	r3, [r2, #0]
 800940e:	6821      	ldr	r1, [r4, #0]
 8009410:	1d1d      	adds	r5, r3, #4
 8009412:	681b      	ldr	r3, [r3, #0]
 8009414:	6015      	str	r5, [r2, #0]
 8009416:	060a      	lsls	r2, r1, #24
 8009418:	d50b      	bpl.n	8009432 <_printf_i+0x162>
 800941a:	07ca      	lsls	r2, r1, #31
 800941c:	bf44      	itt	mi
 800941e:	f041 0120 	orrmi.w	r1, r1, #32
 8009422:	6021      	strmi	r1, [r4, #0]
 8009424:	b91b      	cbnz	r3, 800942e <_printf_i+0x15e>
 8009426:	6822      	ldr	r2, [r4, #0]
 8009428:	f022 0220 	bic.w	r2, r2, #32
 800942c:	6022      	str	r2, [r4, #0]
 800942e:	2210      	movs	r2, #16
 8009430:	e7b7      	b.n	80093a2 <_printf_i+0xd2>
 8009432:	064d      	lsls	r5, r1, #25
 8009434:	bf48      	it	mi
 8009436:	b29b      	uxthmi	r3, r3
 8009438:	e7ef      	b.n	800941a <_printf_i+0x14a>
 800943a:	4665      	mov	r5, ip
 800943c:	fbb3 f1f2 	udiv	r1, r3, r2
 8009440:	fb02 3311 	mls	r3, r2, r1, r3
 8009444:	5cc3      	ldrb	r3, [r0, r3]
 8009446:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800944a:	460b      	mov	r3, r1
 800944c:	2900      	cmp	r1, #0
 800944e:	d1f5      	bne.n	800943c <_printf_i+0x16c>
 8009450:	e7b9      	b.n	80093c6 <_printf_i+0xf6>
 8009452:	6813      	ldr	r3, [r2, #0]
 8009454:	6825      	ldr	r5, [r4, #0]
 8009456:	6961      	ldr	r1, [r4, #20]
 8009458:	1d18      	adds	r0, r3, #4
 800945a:	6010      	str	r0, [r2, #0]
 800945c:	0628      	lsls	r0, r5, #24
 800945e:	681b      	ldr	r3, [r3, #0]
 8009460:	d501      	bpl.n	8009466 <_printf_i+0x196>
 8009462:	6019      	str	r1, [r3, #0]
 8009464:	e002      	b.n	800946c <_printf_i+0x19c>
 8009466:	066a      	lsls	r2, r5, #25
 8009468:	d5fb      	bpl.n	8009462 <_printf_i+0x192>
 800946a:	8019      	strh	r1, [r3, #0]
 800946c:	2300      	movs	r3, #0
 800946e:	6123      	str	r3, [r4, #16]
 8009470:	4665      	mov	r5, ip
 8009472:	e7b9      	b.n	80093e8 <_printf_i+0x118>
 8009474:	6813      	ldr	r3, [r2, #0]
 8009476:	1d19      	adds	r1, r3, #4
 8009478:	6011      	str	r1, [r2, #0]
 800947a:	681d      	ldr	r5, [r3, #0]
 800947c:	6862      	ldr	r2, [r4, #4]
 800947e:	2100      	movs	r1, #0
 8009480:	4628      	mov	r0, r5
 8009482:	f7f6 fead 	bl	80001e0 <memchr>
 8009486:	b108      	cbz	r0, 800948c <_printf_i+0x1bc>
 8009488:	1b40      	subs	r0, r0, r5
 800948a:	6060      	str	r0, [r4, #4]
 800948c:	6863      	ldr	r3, [r4, #4]
 800948e:	6123      	str	r3, [r4, #16]
 8009490:	2300      	movs	r3, #0
 8009492:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009496:	e7a7      	b.n	80093e8 <_printf_i+0x118>
 8009498:	6923      	ldr	r3, [r4, #16]
 800949a:	462a      	mov	r2, r5
 800949c:	4639      	mov	r1, r7
 800949e:	4630      	mov	r0, r6
 80094a0:	47c0      	blx	r8
 80094a2:	3001      	adds	r0, #1
 80094a4:	d0aa      	beq.n	80093fc <_printf_i+0x12c>
 80094a6:	6823      	ldr	r3, [r4, #0]
 80094a8:	079b      	lsls	r3, r3, #30
 80094aa:	d413      	bmi.n	80094d4 <_printf_i+0x204>
 80094ac:	68e0      	ldr	r0, [r4, #12]
 80094ae:	9b03      	ldr	r3, [sp, #12]
 80094b0:	4298      	cmp	r0, r3
 80094b2:	bfb8      	it	lt
 80094b4:	4618      	movlt	r0, r3
 80094b6:	e7a3      	b.n	8009400 <_printf_i+0x130>
 80094b8:	2301      	movs	r3, #1
 80094ba:	464a      	mov	r2, r9
 80094bc:	4639      	mov	r1, r7
 80094be:	4630      	mov	r0, r6
 80094c0:	47c0      	blx	r8
 80094c2:	3001      	adds	r0, #1
 80094c4:	d09a      	beq.n	80093fc <_printf_i+0x12c>
 80094c6:	3501      	adds	r5, #1
 80094c8:	68e3      	ldr	r3, [r4, #12]
 80094ca:	9a03      	ldr	r2, [sp, #12]
 80094cc:	1a9b      	subs	r3, r3, r2
 80094ce:	42ab      	cmp	r3, r5
 80094d0:	dcf2      	bgt.n	80094b8 <_printf_i+0x1e8>
 80094d2:	e7eb      	b.n	80094ac <_printf_i+0x1dc>
 80094d4:	2500      	movs	r5, #0
 80094d6:	f104 0919 	add.w	r9, r4, #25
 80094da:	e7f5      	b.n	80094c8 <_printf_i+0x1f8>
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d1ac      	bne.n	800943a <_printf_i+0x16a>
 80094e0:	7803      	ldrb	r3, [r0, #0]
 80094e2:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80094e6:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80094ea:	e76c      	b.n	80093c6 <_printf_i+0xf6>
 80094ec:	0800c83a 	.word	0x0800c83a
 80094f0:	0800c84b 	.word	0x0800c84b

080094f4 <iprintf>:
 80094f4:	b40f      	push	{r0, r1, r2, r3}
 80094f6:	4b0a      	ldr	r3, [pc, #40]	; (8009520 <iprintf+0x2c>)
 80094f8:	b513      	push	{r0, r1, r4, lr}
 80094fa:	681c      	ldr	r4, [r3, #0]
 80094fc:	b124      	cbz	r4, 8009508 <iprintf+0x14>
 80094fe:	69a3      	ldr	r3, [r4, #24]
 8009500:	b913      	cbnz	r3, 8009508 <iprintf+0x14>
 8009502:	4620      	mov	r0, r4
 8009504:	f001 f968 	bl	800a7d8 <__sinit>
 8009508:	ab05      	add	r3, sp, #20
 800950a:	9a04      	ldr	r2, [sp, #16]
 800950c:	68a1      	ldr	r1, [r4, #8]
 800950e:	9301      	str	r3, [sp, #4]
 8009510:	4620      	mov	r0, r4
 8009512:	f001 ff89 	bl	800b428 <_vfiprintf_r>
 8009516:	b002      	add	sp, #8
 8009518:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800951c:	b004      	add	sp, #16
 800951e:	4770      	bx	lr
 8009520:	2000020c 	.word	0x2000020c

08009524 <_puts_r>:
 8009524:	b570      	push	{r4, r5, r6, lr}
 8009526:	460e      	mov	r6, r1
 8009528:	4605      	mov	r5, r0
 800952a:	b118      	cbz	r0, 8009534 <_puts_r+0x10>
 800952c:	6983      	ldr	r3, [r0, #24]
 800952e:	b90b      	cbnz	r3, 8009534 <_puts_r+0x10>
 8009530:	f001 f952 	bl	800a7d8 <__sinit>
 8009534:	69ab      	ldr	r3, [r5, #24]
 8009536:	68ac      	ldr	r4, [r5, #8]
 8009538:	b913      	cbnz	r3, 8009540 <_puts_r+0x1c>
 800953a:	4628      	mov	r0, r5
 800953c:	f001 f94c 	bl	800a7d8 <__sinit>
 8009540:	4b23      	ldr	r3, [pc, #140]	; (80095d0 <_puts_r+0xac>)
 8009542:	429c      	cmp	r4, r3
 8009544:	d117      	bne.n	8009576 <_puts_r+0x52>
 8009546:	686c      	ldr	r4, [r5, #4]
 8009548:	89a3      	ldrh	r3, [r4, #12]
 800954a:	071b      	lsls	r3, r3, #28
 800954c:	d51d      	bpl.n	800958a <_puts_r+0x66>
 800954e:	6923      	ldr	r3, [r4, #16]
 8009550:	b1db      	cbz	r3, 800958a <_puts_r+0x66>
 8009552:	3e01      	subs	r6, #1
 8009554:	68a3      	ldr	r3, [r4, #8]
 8009556:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800955a:	3b01      	subs	r3, #1
 800955c:	60a3      	str	r3, [r4, #8]
 800955e:	b9e9      	cbnz	r1, 800959c <_puts_r+0x78>
 8009560:	2b00      	cmp	r3, #0
 8009562:	da2e      	bge.n	80095c2 <_puts_r+0x9e>
 8009564:	4622      	mov	r2, r4
 8009566:	210a      	movs	r1, #10
 8009568:	4628      	mov	r0, r5
 800956a:	f000 f93f 	bl	80097ec <__swbuf_r>
 800956e:	3001      	adds	r0, #1
 8009570:	d011      	beq.n	8009596 <_puts_r+0x72>
 8009572:	200a      	movs	r0, #10
 8009574:	e011      	b.n	800959a <_puts_r+0x76>
 8009576:	4b17      	ldr	r3, [pc, #92]	; (80095d4 <_puts_r+0xb0>)
 8009578:	429c      	cmp	r4, r3
 800957a:	d101      	bne.n	8009580 <_puts_r+0x5c>
 800957c:	68ac      	ldr	r4, [r5, #8]
 800957e:	e7e3      	b.n	8009548 <_puts_r+0x24>
 8009580:	4b15      	ldr	r3, [pc, #84]	; (80095d8 <_puts_r+0xb4>)
 8009582:	429c      	cmp	r4, r3
 8009584:	bf08      	it	eq
 8009586:	68ec      	ldreq	r4, [r5, #12]
 8009588:	e7de      	b.n	8009548 <_puts_r+0x24>
 800958a:	4621      	mov	r1, r4
 800958c:	4628      	mov	r0, r5
 800958e:	f000 f97f 	bl	8009890 <__swsetup_r>
 8009592:	2800      	cmp	r0, #0
 8009594:	d0dd      	beq.n	8009552 <_puts_r+0x2e>
 8009596:	f04f 30ff 	mov.w	r0, #4294967295
 800959a:	bd70      	pop	{r4, r5, r6, pc}
 800959c:	2b00      	cmp	r3, #0
 800959e:	da04      	bge.n	80095aa <_puts_r+0x86>
 80095a0:	69a2      	ldr	r2, [r4, #24]
 80095a2:	429a      	cmp	r2, r3
 80095a4:	dc06      	bgt.n	80095b4 <_puts_r+0x90>
 80095a6:	290a      	cmp	r1, #10
 80095a8:	d004      	beq.n	80095b4 <_puts_r+0x90>
 80095aa:	6823      	ldr	r3, [r4, #0]
 80095ac:	1c5a      	adds	r2, r3, #1
 80095ae:	6022      	str	r2, [r4, #0]
 80095b0:	7019      	strb	r1, [r3, #0]
 80095b2:	e7cf      	b.n	8009554 <_puts_r+0x30>
 80095b4:	4622      	mov	r2, r4
 80095b6:	4628      	mov	r0, r5
 80095b8:	f000 f918 	bl	80097ec <__swbuf_r>
 80095bc:	3001      	adds	r0, #1
 80095be:	d1c9      	bne.n	8009554 <_puts_r+0x30>
 80095c0:	e7e9      	b.n	8009596 <_puts_r+0x72>
 80095c2:	6823      	ldr	r3, [r4, #0]
 80095c4:	200a      	movs	r0, #10
 80095c6:	1c5a      	adds	r2, r3, #1
 80095c8:	6022      	str	r2, [r4, #0]
 80095ca:	7018      	strb	r0, [r3, #0]
 80095cc:	e7e5      	b.n	800959a <_puts_r+0x76>
 80095ce:	bf00      	nop
 80095d0:	0800c88c 	.word	0x0800c88c
 80095d4:	0800c8ac 	.word	0x0800c8ac
 80095d8:	0800c86c 	.word	0x0800c86c

080095dc <puts>:
 80095dc:	4b02      	ldr	r3, [pc, #8]	; (80095e8 <puts+0xc>)
 80095de:	4601      	mov	r1, r0
 80095e0:	6818      	ldr	r0, [r3, #0]
 80095e2:	f7ff bf9f 	b.w	8009524 <_puts_r>
 80095e6:	bf00      	nop
 80095e8:	2000020c 	.word	0x2000020c

080095ec <sniprintf>:
 80095ec:	b40c      	push	{r2, r3}
 80095ee:	b530      	push	{r4, r5, lr}
 80095f0:	4b17      	ldr	r3, [pc, #92]	; (8009650 <sniprintf+0x64>)
 80095f2:	1e0c      	subs	r4, r1, #0
 80095f4:	b09d      	sub	sp, #116	; 0x74
 80095f6:	681d      	ldr	r5, [r3, #0]
 80095f8:	da08      	bge.n	800960c <sniprintf+0x20>
 80095fa:	238b      	movs	r3, #139	; 0x8b
 80095fc:	602b      	str	r3, [r5, #0]
 80095fe:	f04f 30ff 	mov.w	r0, #4294967295
 8009602:	b01d      	add	sp, #116	; 0x74
 8009604:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009608:	b002      	add	sp, #8
 800960a:	4770      	bx	lr
 800960c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009610:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009614:	bf14      	ite	ne
 8009616:	f104 33ff 	addne.w	r3, r4, #4294967295
 800961a:	4623      	moveq	r3, r4
 800961c:	9304      	str	r3, [sp, #16]
 800961e:	9307      	str	r3, [sp, #28]
 8009620:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8009624:	9002      	str	r0, [sp, #8]
 8009626:	9006      	str	r0, [sp, #24]
 8009628:	f8ad 3016 	strh.w	r3, [sp, #22]
 800962c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800962e:	ab21      	add	r3, sp, #132	; 0x84
 8009630:	a902      	add	r1, sp, #8
 8009632:	4628      	mov	r0, r5
 8009634:	9301      	str	r3, [sp, #4]
 8009636:	f001 fdd5 	bl	800b1e4 <_svfiprintf_r>
 800963a:	1c43      	adds	r3, r0, #1
 800963c:	bfbc      	itt	lt
 800963e:	238b      	movlt	r3, #139	; 0x8b
 8009640:	602b      	strlt	r3, [r5, #0]
 8009642:	2c00      	cmp	r4, #0
 8009644:	d0dd      	beq.n	8009602 <sniprintf+0x16>
 8009646:	9b02      	ldr	r3, [sp, #8]
 8009648:	2200      	movs	r2, #0
 800964a:	701a      	strb	r2, [r3, #0]
 800964c:	e7d9      	b.n	8009602 <sniprintf+0x16>
 800964e:	bf00      	nop
 8009650:	2000020c 	.word	0x2000020c

08009654 <siprintf>:
 8009654:	b40e      	push	{r1, r2, r3}
 8009656:	b500      	push	{lr}
 8009658:	b09c      	sub	sp, #112	; 0x70
 800965a:	ab1d      	add	r3, sp, #116	; 0x74
 800965c:	9002      	str	r0, [sp, #8]
 800965e:	9006      	str	r0, [sp, #24]
 8009660:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8009664:	4809      	ldr	r0, [pc, #36]	; (800968c <siprintf+0x38>)
 8009666:	9107      	str	r1, [sp, #28]
 8009668:	9104      	str	r1, [sp, #16]
 800966a:	4909      	ldr	r1, [pc, #36]	; (8009690 <siprintf+0x3c>)
 800966c:	f853 2b04 	ldr.w	r2, [r3], #4
 8009670:	9105      	str	r1, [sp, #20]
 8009672:	6800      	ldr	r0, [r0, #0]
 8009674:	9301      	str	r3, [sp, #4]
 8009676:	a902      	add	r1, sp, #8
 8009678:	f001 fdb4 	bl	800b1e4 <_svfiprintf_r>
 800967c:	9b02      	ldr	r3, [sp, #8]
 800967e:	2200      	movs	r2, #0
 8009680:	701a      	strb	r2, [r3, #0]
 8009682:	b01c      	add	sp, #112	; 0x70
 8009684:	f85d eb04 	ldr.w	lr, [sp], #4
 8009688:	b003      	add	sp, #12
 800968a:	4770      	bx	lr
 800968c:	2000020c 	.word	0x2000020c
 8009690:	ffff0208 	.word	0xffff0208

08009694 <strstr>:
 8009694:	b5f0      	push	{r4, r5, r6, r7, lr}
 8009696:	7803      	ldrb	r3, [r0, #0]
 8009698:	b17b      	cbz	r3, 80096ba <strstr+0x26>
 800969a:	4604      	mov	r4, r0
 800969c:	7823      	ldrb	r3, [r4, #0]
 800969e:	4620      	mov	r0, r4
 80096a0:	1c66      	adds	r6, r4, #1
 80096a2:	b17b      	cbz	r3, 80096c4 <strstr+0x30>
 80096a4:	1e4a      	subs	r2, r1, #1
 80096a6:	1e63      	subs	r3, r4, #1
 80096a8:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 80096ac:	b14d      	cbz	r5, 80096c2 <strstr+0x2e>
 80096ae:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 80096b2:	42af      	cmp	r7, r5
 80096b4:	4634      	mov	r4, r6
 80096b6:	d0f7      	beq.n	80096a8 <strstr+0x14>
 80096b8:	e7f0      	b.n	800969c <strstr+0x8>
 80096ba:	780b      	ldrb	r3, [r1, #0]
 80096bc:	2b00      	cmp	r3, #0
 80096be:	bf18      	it	ne
 80096c0:	2000      	movne	r0, #0
 80096c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80096c4:	4618      	mov	r0, r3
 80096c6:	e7fc      	b.n	80096c2 <strstr+0x2e>

080096c8 <_strtol_l.isra.0>:
 80096c8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80096cc:	4680      	mov	r8, r0
 80096ce:	4689      	mov	r9, r1
 80096d0:	4692      	mov	sl, r2
 80096d2:	461e      	mov	r6, r3
 80096d4:	460f      	mov	r7, r1
 80096d6:	463d      	mov	r5, r7
 80096d8:	9808      	ldr	r0, [sp, #32]
 80096da:	f815 4b01 	ldrb.w	r4, [r5], #1
 80096de:	f001 f905 	bl	800a8ec <__locale_ctype_ptr_l>
 80096e2:	4420      	add	r0, r4
 80096e4:	7843      	ldrb	r3, [r0, #1]
 80096e6:	f013 0308 	ands.w	r3, r3, #8
 80096ea:	d132      	bne.n	8009752 <_strtol_l.isra.0+0x8a>
 80096ec:	2c2d      	cmp	r4, #45	; 0x2d
 80096ee:	d132      	bne.n	8009756 <_strtol_l.isra.0+0x8e>
 80096f0:	787c      	ldrb	r4, [r7, #1]
 80096f2:	1cbd      	adds	r5, r7, #2
 80096f4:	2201      	movs	r2, #1
 80096f6:	2e00      	cmp	r6, #0
 80096f8:	d05d      	beq.n	80097b6 <_strtol_l.isra.0+0xee>
 80096fa:	2e10      	cmp	r6, #16
 80096fc:	d109      	bne.n	8009712 <_strtol_l.isra.0+0x4a>
 80096fe:	2c30      	cmp	r4, #48	; 0x30
 8009700:	d107      	bne.n	8009712 <_strtol_l.isra.0+0x4a>
 8009702:	782b      	ldrb	r3, [r5, #0]
 8009704:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009708:	2b58      	cmp	r3, #88	; 0x58
 800970a:	d14f      	bne.n	80097ac <_strtol_l.isra.0+0xe4>
 800970c:	786c      	ldrb	r4, [r5, #1]
 800970e:	2610      	movs	r6, #16
 8009710:	3502      	adds	r5, #2
 8009712:	2a00      	cmp	r2, #0
 8009714:	bf14      	ite	ne
 8009716:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800971a:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800971e:	2700      	movs	r7, #0
 8009720:	fbb1 fcf6 	udiv	ip, r1, r6
 8009724:	4638      	mov	r0, r7
 8009726:	fb06 1e1c 	mls	lr, r6, ip, r1
 800972a:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800972e:	2b09      	cmp	r3, #9
 8009730:	d817      	bhi.n	8009762 <_strtol_l.isra.0+0x9a>
 8009732:	461c      	mov	r4, r3
 8009734:	42a6      	cmp	r6, r4
 8009736:	dd23      	ble.n	8009780 <_strtol_l.isra.0+0xb8>
 8009738:	1c7b      	adds	r3, r7, #1
 800973a:	d007      	beq.n	800974c <_strtol_l.isra.0+0x84>
 800973c:	4584      	cmp	ip, r0
 800973e:	d31c      	bcc.n	800977a <_strtol_l.isra.0+0xb2>
 8009740:	d101      	bne.n	8009746 <_strtol_l.isra.0+0x7e>
 8009742:	45a6      	cmp	lr, r4
 8009744:	db19      	blt.n	800977a <_strtol_l.isra.0+0xb2>
 8009746:	fb00 4006 	mla	r0, r0, r6, r4
 800974a:	2701      	movs	r7, #1
 800974c:	f815 4b01 	ldrb.w	r4, [r5], #1
 8009750:	e7eb      	b.n	800972a <_strtol_l.isra.0+0x62>
 8009752:	462f      	mov	r7, r5
 8009754:	e7bf      	b.n	80096d6 <_strtol_l.isra.0+0xe>
 8009756:	2c2b      	cmp	r4, #43	; 0x2b
 8009758:	bf04      	itt	eq
 800975a:	1cbd      	addeq	r5, r7, #2
 800975c:	787c      	ldrbeq	r4, [r7, #1]
 800975e:	461a      	mov	r2, r3
 8009760:	e7c9      	b.n	80096f6 <_strtol_l.isra.0+0x2e>
 8009762:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 8009766:	2b19      	cmp	r3, #25
 8009768:	d801      	bhi.n	800976e <_strtol_l.isra.0+0xa6>
 800976a:	3c37      	subs	r4, #55	; 0x37
 800976c:	e7e2      	b.n	8009734 <_strtol_l.isra.0+0x6c>
 800976e:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8009772:	2b19      	cmp	r3, #25
 8009774:	d804      	bhi.n	8009780 <_strtol_l.isra.0+0xb8>
 8009776:	3c57      	subs	r4, #87	; 0x57
 8009778:	e7dc      	b.n	8009734 <_strtol_l.isra.0+0x6c>
 800977a:	f04f 37ff 	mov.w	r7, #4294967295
 800977e:	e7e5      	b.n	800974c <_strtol_l.isra.0+0x84>
 8009780:	1c7b      	adds	r3, r7, #1
 8009782:	d108      	bne.n	8009796 <_strtol_l.isra.0+0xce>
 8009784:	2322      	movs	r3, #34	; 0x22
 8009786:	f8c8 3000 	str.w	r3, [r8]
 800978a:	4608      	mov	r0, r1
 800978c:	f1ba 0f00 	cmp.w	sl, #0
 8009790:	d107      	bne.n	80097a2 <_strtol_l.isra.0+0xda>
 8009792:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009796:	b102      	cbz	r2, 800979a <_strtol_l.isra.0+0xd2>
 8009798:	4240      	negs	r0, r0
 800979a:	f1ba 0f00 	cmp.w	sl, #0
 800979e:	d0f8      	beq.n	8009792 <_strtol_l.isra.0+0xca>
 80097a0:	b10f      	cbz	r7, 80097a6 <_strtol_l.isra.0+0xde>
 80097a2:	f105 39ff 	add.w	r9, r5, #4294967295
 80097a6:	f8ca 9000 	str.w	r9, [sl]
 80097aa:	e7f2      	b.n	8009792 <_strtol_l.isra.0+0xca>
 80097ac:	2430      	movs	r4, #48	; 0x30
 80097ae:	2e00      	cmp	r6, #0
 80097b0:	d1af      	bne.n	8009712 <_strtol_l.isra.0+0x4a>
 80097b2:	2608      	movs	r6, #8
 80097b4:	e7ad      	b.n	8009712 <_strtol_l.isra.0+0x4a>
 80097b6:	2c30      	cmp	r4, #48	; 0x30
 80097b8:	d0a3      	beq.n	8009702 <_strtol_l.isra.0+0x3a>
 80097ba:	260a      	movs	r6, #10
 80097bc:	e7a9      	b.n	8009712 <_strtol_l.isra.0+0x4a>
	...

080097c0 <strtol>:
 80097c0:	4b08      	ldr	r3, [pc, #32]	; (80097e4 <strtol+0x24>)
 80097c2:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80097c4:	681c      	ldr	r4, [r3, #0]
 80097c6:	4d08      	ldr	r5, [pc, #32]	; (80097e8 <strtol+0x28>)
 80097c8:	6a23      	ldr	r3, [r4, #32]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	bf08      	it	eq
 80097ce:	462b      	moveq	r3, r5
 80097d0:	9300      	str	r3, [sp, #0]
 80097d2:	4613      	mov	r3, r2
 80097d4:	460a      	mov	r2, r1
 80097d6:	4601      	mov	r1, r0
 80097d8:	4620      	mov	r0, r4
 80097da:	f7ff ff75 	bl	80096c8 <_strtol_l.isra.0>
 80097de:	b003      	add	sp, #12
 80097e0:	bd30      	pop	{r4, r5, pc}
 80097e2:	bf00      	nop
 80097e4:	2000020c 	.word	0x2000020c
 80097e8:	20000270 	.word	0x20000270

080097ec <__swbuf_r>:
 80097ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80097ee:	460e      	mov	r6, r1
 80097f0:	4614      	mov	r4, r2
 80097f2:	4605      	mov	r5, r0
 80097f4:	b118      	cbz	r0, 80097fe <__swbuf_r+0x12>
 80097f6:	6983      	ldr	r3, [r0, #24]
 80097f8:	b90b      	cbnz	r3, 80097fe <__swbuf_r+0x12>
 80097fa:	f000 ffed 	bl	800a7d8 <__sinit>
 80097fe:	4b21      	ldr	r3, [pc, #132]	; (8009884 <__swbuf_r+0x98>)
 8009800:	429c      	cmp	r4, r3
 8009802:	d12a      	bne.n	800985a <__swbuf_r+0x6e>
 8009804:	686c      	ldr	r4, [r5, #4]
 8009806:	69a3      	ldr	r3, [r4, #24]
 8009808:	60a3      	str	r3, [r4, #8]
 800980a:	89a3      	ldrh	r3, [r4, #12]
 800980c:	071a      	lsls	r2, r3, #28
 800980e:	d52e      	bpl.n	800986e <__swbuf_r+0x82>
 8009810:	6923      	ldr	r3, [r4, #16]
 8009812:	b363      	cbz	r3, 800986e <__swbuf_r+0x82>
 8009814:	6923      	ldr	r3, [r4, #16]
 8009816:	6820      	ldr	r0, [r4, #0]
 8009818:	1ac0      	subs	r0, r0, r3
 800981a:	6963      	ldr	r3, [r4, #20]
 800981c:	b2f6      	uxtb	r6, r6
 800981e:	4283      	cmp	r3, r0
 8009820:	4637      	mov	r7, r6
 8009822:	dc04      	bgt.n	800982e <__swbuf_r+0x42>
 8009824:	4621      	mov	r1, r4
 8009826:	4628      	mov	r0, r5
 8009828:	f000 ff6c 	bl	800a704 <_fflush_r>
 800982c:	bb28      	cbnz	r0, 800987a <__swbuf_r+0x8e>
 800982e:	68a3      	ldr	r3, [r4, #8]
 8009830:	3b01      	subs	r3, #1
 8009832:	60a3      	str	r3, [r4, #8]
 8009834:	6823      	ldr	r3, [r4, #0]
 8009836:	1c5a      	adds	r2, r3, #1
 8009838:	6022      	str	r2, [r4, #0]
 800983a:	701e      	strb	r6, [r3, #0]
 800983c:	6963      	ldr	r3, [r4, #20]
 800983e:	3001      	adds	r0, #1
 8009840:	4283      	cmp	r3, r0
 8009842:	d004      	beq.n	800984e <__swbuf_r+0x62>
 8009844:	89a3      	ldrh	r3, [r4, #12]
 8009846:	07db      	lsls	r3, r3, #31
 8009848:	d519      	bpl.n	800987e <__swbuf_r+0x92>
 800984a:	2e0a      	cmp	r6, #10
 800984c:	d117      	bne.n	800987e <__swbuf_r+0x92>
 800984e:	4621      	mov	r1, r4
 8009850:	4628      	mov	r0, r5
 8009852:	f000 ff57 	bl	800a704 <_fflush_r>
 8009856:	b190      	cbz	r0, 800987e <__swbuf_r+0x92>
 8009858:	e00f      	b.n	800987a <__swbuf_r+0x8e>
 800985a:	4b0b      	ldr	r3, [pc, #44]	; (8009888 <__swbuf_r+0x9c>)
 800985c:	429c      	cmp	r4, r3
 800985e:	d101      	bne.n	8009864 <__swbuf_r+0x78>
 8009860:	68ac      	ldr	r4, [r5, #8]
 8009862:	e7d0      	b.n	8009806 <__swbuf_r+0x1a>
 8009864:	4b09      	ldr	r3, [pc, #36]	; (800988c <__swbuf_r+0xa0>)
 8009866:	429c      	cmp	r4, r3
 8009868:	bf08      	it	eq
 800986a:	68ec      	ldreq	r4, [r5, #12]
 800986c:	e7cb      	b.n	8009806 <__swbuf_r+0x1a>
 800986e:	4621      	mov	r1, r4
 8009870:	4628      	mov	r0, r5
 8009872:	f000 f80d 	bl	8009890 <__swsetup_r>
 8009876:	2800      	cmp	r0, #0
 8009878:	d0cc      	beq.n	8009814 <__swbuf_r+0x28>
 800987a:	f04f 37ff 	mov.w	r7, #4294967295
 800987e:	4638      	mov	r0, r7
 8009880:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009882:	bf00      	nop
 8009884:	0800c88c 	.word	0x0800c88c
 8009888:	0800c8ac 	.word	0x0800c8ac
 800988c:	0800c86c 	.word	0x0800c86c

08009890 <__swsetup_r>:
 8009890:	4b32      	ldr	r3, [pc, #200]	; (800995c <__swsetup_r+0xcc>)
 8009892:	b570      	push	{r4, r5, r6, lr}
 8009894:	681d      	ldr	r5, [r3, #0]
 8009896:	4606      	mov	r6, r0
 8009898:	460c      	mov	r4, r1
 800989a:	b125      	cbz	r5, 80098a6 <__swsetup_r+0x16>
 800989c:	69ab      	ldr	r3, [r5, #24]
 800989e:	b913      	cbnz	r3, 80098a6 <__swsetup_r+0x16>
 80098a0:	4628      	mov	r0, r5
 80098a2:	f000 ff99 	bl	800a7d8 <__sinit>
 80098a6:	4b2e      	ldr	r3, [pc, #184]	; (8009960 <__swsetup_r+0xd0>)
 80098a8:	429c      	cmp	r4, r3
 80098aa:	d10f      	bne.n	80098cc <__swsetup_r+0x3c>
 80098ac:	686c      	ldr	r4, [r5, #4]
 80098ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80098b2:	b29a      	uxth	r2, r3
 80098b4:	0715      	lsls	r5, r2, #28
 80098b6:	d42c      	bmi.n	8009912 <__swsetup_r+0x82>
 80098b8:	06d0      	lsls	r0, r2, #27
 80098ba:	d411      	bmi.n	80098e0 <__swsetup_r+0x50>
 80098bc:	2209      	movs	r2, #9
 80098be:	6032      	str	r2, [r6, #0]
 80098c0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80098c4:	81a3      	strh	r3, [r4, #12]
 80098c6:	f04f 30ff 	mov.w	r0, #4294967295
 80098ca:	e03e      	b.n	800994a <__swsetup_r+0xba>
 80098cc:	4b25      	ldr	r3, [pc, #148]	; (8009964 <__swsetup_r+0xd4>)
 80098ce:	429c      	cmp	r4, r3
 80098d0:	d101      	bne.n	80098d6 <__swsetup_r+0x46>
 80098d2:	68ac      	ldr	r4, [r5, #8]
 80098d4:	e7eb      	b.n	80098ae <__swsetup_r+0x1e>
 80098d6:	4b24      	ldr	r3, [pc, #144]	; (8009968 <__swsetup_r+0xd8>)
 80098d8:	429c      	cmp	r4, r3
 80098da:	bf08      	it	eq
 80098dc:	68ec      	ldreq	r4, [r5, #12]
 80098de:	e7e6      	b.n	80098ae <__swsetup_r+0x1e>
 80098e0:	0751      	lsls	r1, r2, #29
 80098e2:	d512      	bpl.n	800990a <__swsetup_r+0x7a>
 80098e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80098e6:	b141      	cbz	r1, 80098fa <__swsetup_r+0x6a>
 80098e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80098ec:	4299      	cmp	r1, r3
 80098ee:	d002      	beq.n	80098f6 <__swsetup_r+0x66>
 80098f0:	4630      	mov	r0, r6
 80098f2:	f001 fb75 	bl	800afe0 <_free_r>
 80098f6:	2300      	movs	r3, #0
 80098f8:	6363      	str	r3, [r4, #52]	; 0x34
 80098fa:	89a3      	ldrh	r3, [r4, #12]
 80098fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009900:	81a3      	strh	r3, [r4, #12]
 8009902:	2300      	movs	r3, #0
 8009904:	6063      	str	r3, [r4, #4]
 8009906:	6923      	ldr	r3, [r4, #16]
 8009908:	6023      	str	r3, [r4, #0]
 800990a:	89a3      	ldrh	r3, [r4, #12]
 800990c:	f043 0308 	orr.w	r3, r3, #8
 8009910:	81a3      	strh	r3, [r4, #12]
 8009912:	6923      	ldr	r3, [r4, #16]
 8009914:	b94b      	cbnz	r3, 800992a <__swsetup_r+0x9a>
 8009916:	89a3      	ldrh	r3, [r4, #12]
 8009918:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800991c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009920:	d003      	beq.n	800992a <__swsetup_r+0x9a>
 8009922:	4621      	mov	r1, r4
 8009924:	4630      	mov	r0, r6
 8009926:	f001 f817 	bl	800a958 <__smakebuf_r>
 800992a:	89a2      	ldrh	r2, [r4, #12]
 800992c:	f012 0301 	ands.w	r3, r2, #1
 8009930:	d00c      	beq.n	800994c <__swsetup_r+0xbc>
 8009932:	2300      	movs	r3, #0
 8009934:	60a3      	str	r3, [r4, #8]
 8009936:	6963      	ldr	r3, [r4, #20]
 8009938:	425b      	negs	r3, r3
 800993a:	61a3      	str	r3, [r4, #24]
 800993c:	6923      	ldr	r3, [r4, #16]
 800993e:	b953      	cbnz	r3, 8009956 <__swsetup_r+0xc6>
 8009940:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009944:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8009948:	d1ba      	bne.n	80098c0 <__swsetup_r+0x30>
 800994a:	bd70      	pop	{r4, r5, r6, pc}
 800994c:	0792      	lsls	r2, r2, #30
 800994e:	bf58      	it	pl
 8009950:	6963      	ldrpl	r3, [r4, #20]
 8009952:	60a3      	str	r3, [r4, #8]
 8009954:	e7f2      	b.n	800993c <__swsetup_r+0xac>
 8009956:	2000      	movs	r0, #0
 8009958:	e7f7      	b.n	800994a <__swsetup_r+0xba>
 800995a:	bf00      	nop
 800995c:	2000020c 	.word	0x2000020c
 8009960:	0800c88c 	.word	0x0800c88c
 8009964:	0800c8ac 	.word	0x0800c8ac
 8009968:	0800c86c 	.word	0x0800c86c

0800996c <quorem>:
 800996c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009970:	6903      	ldr	r3, [r0, #16]
 8009972:	690c      	ldr	r4, [r1, #16]
 8009974:	42a3      	cmp	r3, r4
 8009976:	4680      	mov	r8, r0
 8009978:	f2c0 8082 	blt.w	8009a80 <quorem+0x114>
 800997c:	3c01      	subs	r4, #1
 800997e:	f101 0714 	add.w	r7, r1, #20
 8009982:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 8009986:	f100 0614 	add.w	r6, r0, #20
 800998a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800998e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 8009992:	eb06 030c 	add.w	r3, r6, ip
 8009996:	3501      	adds	r5, #1
 8009998:	eb07 090c 	add.w	r9, r7, ip
 800999c:	9301      	str	r3, [sp, #4]
 800999e:	fbb0 f5f5 	udiv	r5, r0, r5
 80099a2:	b395      	cbz	r5, 8009a0a <quorem+0x9e>
 80099a4:	f04f 0a00 	mov.w	sl, #0
 80099a8:	4638      	mov	r0, r7
 80099aa:	46b6      	mov	lr, r6
 80099ac:	46d3      	mov	fp, sl
 80099ae:	f850 2b04 	ldr.w	r2, [r0], #4
 80099b2:	b293      	uxth	r3, r2
 80099b4:	fb05 a303 	mla	r3, r5, r3, sl
 80099b8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80099bc:	b29b      	uxth	r3, r3
 80099be:	ebab 0303 	sub.w	r3, fp, r3
 80099c2:	0c12      	lsrs	r2, r2, #16
 80099c4:	f8de b000 	ldr.w	fp, [lr]
 80099c8:	fb05 a202 	mla	r2, r5, r2, sl
 80099cc:	fa13 f38b 	uxtah	r3, r3, fp
 80099d0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 80099d4:	fa1f fb82 	uxth.w	fp, r2
 80099d8:	f8de 2000 	ldr.w	r2, [lr]
 80099dc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 80099e0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 80099e4:	b29b      	uxth	r3, r3
 80099e6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80099ea:	4581      	cmp	r9, r0
 80099ec:	ea4f 4b22 	mov.w	fp, r2, asr #16
 80099f0:	f84e 3b04 	str.w	r3, [lr], #4
 80099f4:	d2db      	bcs.n	80099ae <quorem+0x42>
 80099f6:	f856 300c 	ldr.w	r3, [r6, ip]
 80099fa:	b933      	cbnz	r3, 8009a0a <quorem+0x9e>
 80099fc:	9b01      	ldr	r3, [sp, #4]
 80099fe:	3b04      	subs	r3, #4
 8009a00:	429e      	cmp	r6, r3
 8009a02:	461a      	mov	r2, r3
 8009a04:	d330      	bcc.n	8009a68 <quorem+0xfc>
 8009a06:	f8c8 4010 	str.w	r4, [r8, #16]
 8009a0a:	4640      	mov	r0, r8
 8009a0c:	f001 fa14 	bl	800ae38 <__mcmp>
 8009a10:	2800      	cmp	r0, #0
 8009a12:	db25      	blt.n	8009a60 <quorem+0xf4>
 8009a14:	3501      	adds	r5, #1
 8009a16:	4630      	mov	r0, r6
 8009a18:	f04f 0c00 	mov.w	ip, #0
 8009a1c:	f857 2b04 	ldr.w	r2, [r7], #4
 8009a20:	f8d0 e000 	ldr.w	lr, [r0]
 8009a24:	b293      	uxth	r3, r2
 8009a26:	ebac 0303 	sub.w	r3, ip, r3
 8009a2a:	0c12      	lsrs	r2, r2, #16
 8009a2c:	fa13 f38e 	uxtah	r3, r3, lr
 8009a30:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8009a34:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8009a38:	b29b      	uxth	r3, r3
 8009a3a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8009a3e:	45b9      	cmp	r9, r7
 8009a40:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8009a44:	f840 3b04 	str.w	r3, [r0], #4
 8009a48:	d2e8      	bcs.n	8009a1c <quorem+0xb0>
 8009a4a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 8009a4e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 8009a52:	b92a      	cbnz	r2, 8009a60 <quorem+0xf4>
 8009a54:	3b04      	subs	r3, #4
 8009a56:	429e      	cmp	r6, r3
 8009a58:	461a      	mov	r2, r3
 8009a5a:	d30b      	bcc.n	8009a74 <quorem+0x108>
 8009a5c:	f8c8 4010 	str.w	r4, [r8, #16]
 8009a60:	4628      	mov	r0, r5
 8009a62:	b003      	add	sp, #12
 8009a64:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009a68:	6812      	ldr	r2, [r2, #0]
 8009a6a:	3b04      	subs	r3, #4
 8009a6c:	2a00      	cmp	r2, #0
 8009a6e:	d1ca      	bne.n	8009a06 <quorem+0x9a>
 8009a70:	3c01      	subs	r4, #1
 8009a72:	e7c5      	b.n	8009a00 <quorem+0x94>
 8009a74:	6812      	ldr	r2, [r2, #0]
 8009a76:	3b04      	subs	r3, #4
 8009a78:	2a00      	cmp	r2, #0
 8009a7a:	d1ef      	bne.n	8009a5c <quorem+0xf0>
 8009a7c:	3c01      	subs	r4, #1
 8009a7e:	e7ea      	b.n	8009a56 <quorem+0xea>
 8009a80:	2000      	movs	r0, #0
 8009a82:	e7ee      	b.n	8009a62 <quorem+0xf6>
 8009a84:	0000      	movs	r0, r0
	...

08009a88 <_dtoa_r>:
 8009a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a8c:	ec57 6b10 	vmov	r6, r7, d0
 8009a90:	b097      	sub	sp, #92	; 0x5c
 8009a92:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8009a94:	9106      	str	r1, [sp, #24]
 8009a96:	4604      	mov	r4, r0
 8009a98:	920b      	str	r2, [sp, #44]	; 0x2c
 8009a9a:	9312      	str	r3, [sp, #72]	; 0x48
 8009a9c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8009aa0:	e9cd 6700 	strd	r6, r7, [sp]
 8009aa4:	b93d      	cbnz	r5, 8009ab6 <_dtoa_r+0x2e>
 8009aa6:	2010      	movs	r0, #16
 8009aa8:	f000 ff96 	bl	800a9d8 <malloc>
 8009aac:	6260      	str	r0, [r4, #36]	; 0x24
 8009aae:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8009ab2:	6005      	str	r5, [r0, #0]
 8009ab4:	60c5      	str	r5, [r0, #12]
 8009ab6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ab8:	6819      	ldr	r1, [r3, #0]
 8009aba:	b151      	cbz	r1, 8009ad2 <_dtoa_r+0x4a>
 8009abc:	685a      	ldr	r2, [r3, #4]
 8009abe:	604a      	str	r2, [r1, #4]
 8009ac0:	2301      	movs	r3, #1
 8009ac2:	4093      	lsls	r3, r2
 8009ac4:	608b      	str	r3, [r1, #8]
 8009ac6:	4620      	mov	r0, r4
 8009ac8:	f000 ffd4 	bl	800aa74 <_Bfree>
 8009acc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ace:	2200      	movs	r2, #0
 8009ad0:	601a      	str	r2, [r3, #0]
 8009ad2:	1e3b      	subs	r3, r7, #0
 8009ad4:	bfbb      	ittet	lt
 8009ad6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8009ada:	9301      	strlt	r3, [sp, #4]
 8009adc:	2300      	movge	r3, #0
 8009ade:	2201      	movlt	r2, #1
 8009ae0:	bfac      	ite	ge
 8009ae2:	f8c8 3000 	strge.w	r3, [r8]
 8009ae6:	f8c8 2000 	strlt.w	r2, [r8]
 8009aea:	4baf      	ldr	r3, [pc, #700]	; (8009da8 <_dtoa_r+0x320>)
 8009aec:	f8dd 8004 	ldr.w	r8, [sp, #4]
 8009af0:	ea33 0308 	bics.w	r3, r3, r8
 8009af4:	d114      	bne.n	8009b20 <_dtoa_r+0x98>
 8009af6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009af8:	f242 730f 	movw	r3, #9999	; 0x270f
 8009afc:	6013      	str	r3, [r2, #0]
 8009afe:	9b00      	ldr	r3, [sp, #0]
 8009b00:	b923      	cbnz	r3, 8009b0c <_dtoa_r+0x84>
 8009b02:	f3c8 0013 	ubfx	r0, r8, #0, #20
 8009b06:	2800      	cmp	r0, #0
 8009b08:	f000 8542 	beq.w	800a590 <_dtoa_r+0xb08>
 8009b0c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b0e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 8009dbc <_dtoa_r+0x334>
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	f000 8544 	beq.w	800a5a0 <_dtoa_r+0xb18>
 8009b18:	f10b 0303 	add.w	r3, fp, #3
 8009b1c:	f000 bd3e 	b.w	800a59c <_dtoa_r+0xb14>
 8009b20:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009b24:	2200      	movs	r2, #0
 8009b26:	2300      	movs	r3, #0
 8009b28:	4630      	mov	r0, r6
 8009b2a:	4639      	mov	r1, r7
 8009b2c:	f7f6 ffcc 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b30:	4681      	mov	r9, r0
 8009b32:	b168      	cbz	r0, 8009b50 <_dtoa_r+0xc8>
 8009b34:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8009b36:	2301      	movs	r3, #1
 8009b38:	6013      	str	r3, [r2, #0]
 8009b3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b3c:	2b00      	cmp	r3, #0
 8009b3e:	f000 8524 	beq.w	800a58a <_dtoa_r+0xb02>
 8009b42:	4b9a      	ldr	r3, [pc, #616]	; (8009dac <_dtoa_r+0x324>)
 8009b44:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8009b46:	f103 3bff 	add.w	fp, r3, #4294967295
 8009b4a:	6013      	str	r3, [r2, #0]
 8009b4c:	f000 bd28 	b.w	800a5a0 <_dtoa_r+0xb18>
 8009b50:	aa14      	add	r2, sp, #80	; 0x50
 8009b52:	a915      	add	r1, sp, #84	; 0x54
 8009b54:	ec47 6b10 	vmov	d0, r6, r7
 8009b58:	4620      	mov	r0, r4
 8009b5a:	f001 f9e4 	bl	800af26 <__d2b>
 8009b5e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 8009b62:	9004      	str	r0, [sp, #16]
 8009b64:	2d00      	cmp	r5, #0
 8009b66:	d07c      	beq.n	8009c62 <_dtoa_r+0x1da>
 8009b68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8009b6c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 8009b70:	46b2      	mov	sl, r6
 8009b72:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 8009b76:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8009b7a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 8009b7e:	2200      	movs	r2, #0
 8009b80:	4b8b      	ldr	r3, [pc, #556]	; (8009db0 <_dtoa_r+0x328>)
 8009b82:	4650      	mov	r0, sl
 8009b84:	4659      	mov	r1, fp
 8009b86:	f7f6 fb7f 	bl	8000288 <__aeabi_dsub>
 8009b8a:	a381      	add	r3, pc, #516	; (adr r3, 8009d90 <_dtoa_r+0x308>)
 8009b8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b90:	f7f6 fd32 	bl	80005f8 <__aeabi_dmul>
 8009b94:	a380      	add	r3, pc, #512	; (adr r3, 8009d98 <_dtoa_r+0x310>)
 8009b96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b9a:	f7f6 fb77 	bl	800028c <__adddf3>
 8009b9e:	4606      	mov	r6, r0
 8009ba0:	4628      	mov	r0, r5
 8009ba2:	460f      	mov	r7, r1
 8009ba4:	f7f6 fcbe 	bl	8000524 <__aeabi_i2d>
 8009ba8:	a37d      	add	r3, pc, #500	; (adr r3, 8009da0 <_dtoa_r+0x318>)
 8009baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bae:	f7f6 fd23 	bl	80005f8 <__aeabi_dmul>
 8009bb2:	4602      	mov	r2, r0
 8009bb4:	460b      	mov	r3, r1
 8009bb6:	4630      	mov	r0, r6
 8009bb8:	4639      	mov	r1, r7
 8009bba:	f7f6 fb67 	bl	800028c <__adddf3>
 8009bbe:	4606      	mov	r6, r0
 8009bc0:	460f      	mov	r7, r1
 8009bc2:	f7f6 ffc9 	bl	8000b58 <__aeabi_d2iz>
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	4682      	mov	sl, r0
 8009bca:	2300      	movs	r3, #0
 8009bcc:	4630      	mov	r0, r6
 8009bce:	4639      	mov	r1, r7
 8009bd0:	f7f6 ff84 	bl	8000adc <__aeabi_dcmplt>
 8009bd4:	b148      	cbz	r0, 8009bea <_dtoa_r+0x162>
 8009bd6:	4650      	mov	r0, sl
 8009bd8:	f7f6 fca4 	bl	8000524 <__aeabi_i2d>
 8009bdc:	4632      	mov	r2, r6
 8009bde:	463b      	mov	r3, r7
 8009be0:	f7f6 ff72 	bl	8000ac8 <__aeabi_dcmpeq>
 8009be4:	b908      	cbnz	r0, 8009bea <_dtoa_r+0x162>
 8009be6:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009bea:	f1ba 0f16 	cmp.w	sl, #22
 8009bee:	d859      	bhi.n	8009ca4 <_dtoa_r+0x21c>
 8009bf0:	4970      	ldr	r1, [pc, #448]	; (8009db4 <_dtoa_r+0x32c>)
 8009bf2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 8009bf6:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009bfa:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009bfe:	f7f6 ff8b 	bl	8000b18 <__aeabi_dcmpgt>
 8009c02:	2800      	cmp	r0, #0
 8009c04:	d050      	beq.n	8009ca8 <_dtoa_r+0x220>
 8009c06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8009c0a:	2300      	movs	r3, #0
 8009c0c:	930f      	str	r3, [sp, #60]	; 0x3c
 8009c0e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009c10:	1b5d      	subs	r5, r3, r5
 8009c12:	f1b5 0801 	subs.w	r8, r5, #1
 8009c16:	bf49      	itett	mi
 8009c18:	f1c5 0301 	rsbmi	r3, r5, #1
 8009c1c:	2300      	movpl	r3, #0
 8009c1e:	9305      	strmi	r3, [sp, #20]
 8009c20:	f04f 0800 	movmi.w	r8, #0
 8009c24:	bf58      	it	pl
 8009c26:	9305      	strpl	r3, [sp, #20]
 8009c28:	f1ba 0f00 	cmp.w	sl, #0
 8009c2c:	db3e      	blt.n	8009cac <_dtoa_r+0x224>
 8009c2e:	2300      	movs	r3, #0
 8009c30:	44d0      	add	r8, sl
 8009c32:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 8009c36:	9307      	str	r3, [sp, #28]
 8009c38:	9b06      	ldr	r3, [sp, #24]
 8009c3a:	2b09      	cmp	r3, #9
 8009c3c:	f200 8090 	bhi.w	8009d60 <_dtoa_r+0x2d8>
 8009c40:	2b05      	cmp	r3, #5
 8009c42:	bfc4      	itt	gt
 8009c44:	3b04      	subgt	r3, #4
 8009c46:	9306      	strgt	r3, [sp, #24]
 8009c48:	9b06      	ldr	r3, [sp, #24]
 8009c4a:	f1a3 0302 	sub.w	r3, r3, #2
 8009c4e:	bfcc      	ite	gt
 8009c50:	2500      	movgt	r5, #0
 8009c52:	2501      	movle	r5, #1
 8009c54:	2b03      	cmp	r3, #3
 8009c56:	f200 808f 	bhi.w	8009d78 <_dtoa_r+0x2f0>
 8009c5a:	e8df f003 	tbb	[pc, r3]
 8009c5e:	7f7d      	.short	0x7f7d
 8009c60:	7131      	.short	0x7131
 8009c62:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 8009c66:	441d      	add	r5, r3
 8009c68:	f205 4032 	addw	r0, r5, #1074	; 0x432
 8009c6c:	2820      	cmp	r0, #32
 8009c6e:	dd13      	ble.n	8009c98 <_dtoa_r+0x210>
 8009c70:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 8009c74:	9b00      	ldr	r3, [sp, #0]
 8009c76:	fa08 f800 	lsl.w	r8, r8, r0
 8009c7a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 8009c7e:	fa23 f000 	lsr.w	r0, r3, r0
 8009c82:	ea48 0000 	orr.w	r0, r8, r0
 8009c86:	f7f6 fc3d 	bl	8000504 <__aeabi_ui2d>
 8009c8a:	2301      	movs	r3, #1
 8009c8c:	4682      	mov	sl, r0
 8009c8e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 8009c92:	3d01      	subs	r5, #1
 8009c94:	9313      	str	r3, [sp, #76]	; 0x4c
 8009c96:	e772      	b.n	8009b7e <_dtoa_r+0xf6>
 8009c98:	9b00      	ldr	r3, [sp, #0]
 8009c9a:	f1c0 0020 	rsb	r0, r0, #32
 8009c9e:	fa03 f000 	lsl.w	r0, r3, r0
 8009ca2:	e7f0      	b.n	8009c86 <_dtoa_r+0x1fe>
 8009ca4:	2301      	movs	r3, #1
 8009ca6:	e7b1      	b.n	8009c0c <_dtoa_r+0x184>
 8009ca8:	900f      	str	r0, [sp, #60]	; 0x3c
 8009caa:	e7b0      	b.n	8009c0e <_dtoa_r+0x186>
 8009cac:	9b05      	ldr	r3, [sp, #20]
 8009cae:	eba3 030a 	sub.w	r3, r3, sl
 8009cb2:	9305      	str	r3, [sp, #20]
 8009cb4:	f1ca 0300 	rsb	r3, sl, #0
 8009cb8:	9307      	str	r3, [sp, #28]
 8009cba:	2300      	movs	r3, #0
 8009cbc:	930e      	str	r3, [sp, #56]	; 0x38
 8009cbe:	e7bb      	b.n	8009c38 <_dtoa_r+0x1b0>
 8009cc0:	2301      	movs	r3, #1
 8009cc2:	930a      	str	r3, [sp, #40]	; 0x28
 8009cc4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	dd59      	ble.n	8009d7e <_dtoa_r+0x2f6>
 8009cca:	9302      	str	r3, [sp, #8]
 8009ccc:	4699      	mov	r9, r3
 8009cce:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8009cd0:	2200      	movs	r2, #0
 8009cd2:	6072      	str	r2, [r6, #4]
 8009cd4:	2204      	movs	r2, #4
 8009cd6:	f102 0014 	add.w	r0, r2, #20
 8009cda:	4298      	cmp	r0, r3
 8009cdc:	6871      	ldr	r1, [r6, #4]
 8009cde:	d953      	bls.n	8009d88 <_dtoa_r+0x300>
 8009ce0:	4620      	mov	r0, r4
 8009ce2:	f000 fe93 	bl	800aa0c <_Balloc>
 8009ce6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009ce8:	6030      	str	r0, [r6, #0]
 8009cea:	f1b9 0f0e 	cmp.w	r9, #14
 8009cee:	f8d3 b000 	ldr.w	fp, [r3]
 8009cf2:	f200 80e6 	bhi.w	8009ec2 <_dtoa_r+0x43a>
 8009cf6:	2d00      	cmp	r5, #0
 8009cf8:	f000 80e3 	beq.w	8009ec2 <_dtoa_r+0x43a>
 8009cfc:	ed9d 7b00 	vldr	d7, [sp]
 8009d00:	f1ba 0f00 	cmp.w	sl, #0
 8009d04:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 8009d08:	dd74      	ble.n	8009df4 <_dtoa_r+0x36c>
 8009d0a:	4a2a      	ldr	r2, [pc, #168]	; (8009db4 <_dtoa_r+0x32c>)
 8009d0c:	f00a 030f 	and.w	r3, sl, #15
 8009d10:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009d14:	ed93 7b00 	vldr	d7, [r3]
 8009d18:	ea4f 162a 	mov.w	r6, sl, asr #4
 8009d1c:	06f0      	lsls	r0, r6, #27
 8009d1e:	ed8d 7b08 	vstr	d7, [sp, #32]
 8009d22:	d565      	bpl.n	8009df0 <_dtoa_r+0x368>
 8009d24:	4b24      	ldr	r3, [pc, #144]	; (8009db8 <_dtoa_r+0x330>)
 8009d26:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009d2a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8009d2e:	f7f6 fd8d 	bl	800084c <__aeabi_ddiv>
 8009d32:	e9cd 0100 	strd	r0, r1, [sp]
 8009d36:	f006 060f 	and.w	r6, r6, #15
 8009d3a:	2503      	movs	r5, #3
 8009d3c:	4f1e      	ldr	r7, [pc, #120]	; (8009db8 <_dtoa_r+0x330>)
 8009d3e:	e04c      	b.n	8009dda <_dtoa_r+0x352>
 8009d40:	2301      	movs	r3, #1
 8009d42:	930a      	str	r3, [sp, #40]	; 0x28
 8009d44:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009d46:	4453      	add	r3, sl
 8009d48:	f103 0901 	add.w	r9, r3, #1
 8009d4c:	9302      	str	r3, [sp, #8]
 8009d4e:	464b      	mov	r3, r9
 8009d50:	2b01      	cmp	r3, #1
 8009d52:	bfb8      	it	lt
 8009d54:	2301      	movlt	r3, #1
 8009d56:	e7ba      	b.n	8009cce <_dtoa_r+0x246>
 8009d58:	2300      	movs	r3, #0
 8009d5a:	e7b2      	b.n	8009cc2 <_dtoa_r+0x23a>
 8009d5c:	2300      	movs	r3, #0
 8009d5e:	e7f0      	b.n	8009d42 <_dtoa_r+0x2ba>
 8009d60:	2501      	movs	r5, #1
 8009d62:	2300      	movs	r3, #0
 8009d64:	9306      	str	r3, [sp, #24]
 8009d66:	950a      	str	r5, [sp, #40]	; 0x28
 8009d68:	f04f 33ff 	mov.w	r3, #4294967295
 8009d6c:	9302      	str	r3, [sp, #8]
 8009d6e:	4699      	mov	r9, r3
 8009d70:	2200      	movs	r2, #0
 8009d72:	2312      	movs	r3, #18
 8009d74:	920b      	str	r2, [sp, #44]	; 0x2c
 8009d76:	e7aa      	b.n	8009cce <_dtoa_r+0x246>
 8009d78:	2301      	movs	r3, #1
 8009d7a:	930a      	str	r3, [sp, #40]	; 0x28
 8009d7c:	e7f4      	b.n	8009d68 <_dtoa_r+0x2e0>
 8009d7e:	2301      	movs	r3, #1
 8009d80:	9302      	str	r3, [sp, #8]
 8009d82:	4699      	mov	r9, r3
 8009d84:	461a      	mov	r2, r3
 8009d86:	e7f5      	b.n	8009d74 <_dtoa_r+0x2ec>
 8009d88:	3101      	adds	r1, #1
 8009d8a:	6071      	str	r1, [r6, #4]
 8009d8c:	0052      	lsls	r2, r2, #1
 8009d8e:	e7a2      	b.n	8009cd6 <_dtoa_r+0x24e>
 8009d90:	636f4361 	.word	0x636f4361
 8009d94:	3fd287a7 	.word	0x3fd287a7
 8009d98:	8b60c8b3 	.word	0x8b60c8b3
 8009d9c:	3fc68a28 	.word	0x3fc68a28
 8009da0:	509f79fb 	.word	0x509f79fb
 8009da4:	3fd34413 	.word	0x3fd34413
 8009da8:	7ff00000 	.word	0x7ff00000
 8009dac:	0800c839 	.word	0x0800c839
 8009db0:	3ff80000 	.word	0x3ff80000
 8009db4:	0800c900 	.word	0x0800c900
 8009db8:	0800c8d8 	.word	0x0800c8d8
 8009dbc:	0800c865 	.word	0x0800c865
 8009dc0:	07f1      	lsls	r1, r6, #31
 8009dc2:	d508      	bpl.n	8009dd6 <_dtoa_r+0x34e>
 8009dc4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8009dc8:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dcc:	f7f6 fc14 	bl	80005f8 <__aeabi_dmul>
 8009dd0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009dd4:	3501      	adds	r5, #1
 8009dd6:	1076      	asrs	r6, r6, #1
 8009dd8:	3708      	adds	r7, #8
 8009dda:	2e00      	cmp	r6, #0
 8009ddc:	d1f0      	bne.n	8009dc0 <_dtoa_r+0x338>
 8009dde:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8009de2:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009de6:	f7f6 fd31 	bl	800084c <__aeabi_ddiv>
 8009dea:	e9cd 0100 	strd	r0, r1, [sp]
 8009dee:	e01a      	b.n	8009e26 <_dtoa_r+0x39e>
 8009df0:	2502      	movs	r5, #2
 8009df2:	e7a3      	b.n	8009d3c <_dtoa_r+0x2b4>
 8009df4:	f000 80a0 	beq.w	8009f38 <_dtoa_r+0x4b0>
 8009df8:	f1ca 0600 	rsb	r6, sl, #0
 8009dfc:	4b9f      	ldr	r3, [pc, #636]	; (800a07c <_dtoa_r+0x5f4>)
 8009dfe:	4fa0      	ldr	r7, [pc, #640]	; (800a080 <_dtoa_r+0x5f8>)
 8009e00:	f006 020f 	and.w	r2, r6, #15
 8009e04:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009e0c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 8009e10:	f7f6 fbf2 	bl	80005f8 <__aeabi_dmul>
 8009e14:	e9cd 0100 	strd	r0, r1, [sp]
 8009e18:	1136      	asrs	r6, r6, #4
 8009e1a:	2300      	movs	r3, #0
 8009e1c:	2502      	movs	r5, #2
 8009e1e:	2e00      	cmp	r6, #0
 8009e20:	d17f      	bne.n	8009f22 <_dtoa_r+0x49a>
 8009e22:	2b00      	cmp	r3, #0
 8009e24:	d1e1      	bne.n	8009dea <_dtoa_r+0x362>
 8009e26:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8009e28:	2b00      	cmp	r3, #0
 8009e2a:	f000 8087 	beq.w	8009f3c <_dtoa_r+0x4b4>
 8009e2e:	e9dd 6700 	ldrd	r6, r7, [sp]
 8009e32:	2200      	movs	r2, #0
 8009e34:	4b93      	ldr	r3, [pc, #588]	; (800a084 <_dtoa_r+0x5fc>)
 8009e36:	4630      	mov	r0, r6
 8009e38:	4639      	mov	r1, r7
 8009e3a:	f7f6 fe4f 	bl	8000adc <__aeabi_dcmplt>
 8009e3e:	2800      	cmp	r0, #0
 8009e40:	d07c      	beq.n	8009f3c <_dtoa_r+0x4b4>
 8009e42:	f1b9 0f00 	cmp.w	r9, #0
 8009e46:	d079      	beq.n	8009f3c <_dtoa_r+0x4b4>
 8009e48:	9b02      	ldr	r3, [sp, #8]
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	dd35      	ble.n	8009eba <_dtoa_r+0x432>
 8009e4e:	f10a 33ff 	add.w	r3, sl, #4294967295
 8009e52:	9308      	str	r3, [sp, #32]
 8009e54:	4639      	mov	r1, r7
 8009e56:	2200      	movs	r2, #0
 8009e58:	4b8b      	ldr	r3, [pc, #556]	; (800a088 <_dtoa_r+0x600>)
 8009e5a:	4630      	mov	r0, r6
 8009e5c:	f7f6 fbcc 	bl	80005f8 <__aeabi_dmul>
 8009e60:	e9cd 0100 	strd	r0, r1, [sp]
 8009e64:	9f02      	ldr	r7, [sp, #8]
 8009e66:	3501      	adds	r5, #1
 8009e68:	4628      	mov	r0, r5
 8009e6a:	f7f6 fb5b 	bl	8000524 <__aeabi_i2d>
 8009e6e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009e72:	f7f6 fbc1 	bl	80005f8 <__aeabi_dmul>
 8009e76:	2200      	movs	r2, #0
 8009e78:	4b84      	ldr	r3, [pc, #528]	; (800a08c <_dtoa_r+0x604>)
 8009e7a:	f7f6 fa07 	bl	800028c <__adddf3>
 8009e7e:	4605      	mov	r5, r0
 8009e80:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 8009e84:	2f00      	cmp	r7, #0
 8009e86:	d15d      	bne.n	8009f44 <_dtoa_r+0x4bc>
 8009e88:	2200      	movs	r2, #0
 8009e8a:	4b81      	ldr	r3, [pc, #516]	; (800a090 <_dtoa_r+0x608>)
 8009e8c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e90:	f7f6 f9fa 	bl	8000288 <__aeabi_dsub>
 8009e94:	462a      	mov	r2, r5
 8009e96:	4633      	mov	r3, r6
 8009e98:	e9cd 0100 	strd	r0, r1, [sp]
 8009e9c:	f7f6 fe3c 	bl	8000b18 <__aeabi_dcmpgt>
 8009ea0:	2800      	cmp	r0, #0
 8009ea2:	f040 8288 	bne.w	800a3b6 <_dtoa_r+0x92e>
 8009ea6:	462a      	mov	r2, r5
 8009ea8:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 8009eac:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009eb0:	f7f6 fe14 	bl	8000adc <__aeabi_dcmplt>
 8009eb4:	2800      	cmp	r0, #0
 8009eb6:	f040 827c 	bne.w	800a3b2 <_dtoa_r+0x92a>
 8009eba:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8009ebe:	e9cd 2300 	strd	r2, r3, [sp]
 8009ec2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009ec4:	2b00      	cmp	r3, #0
 8009ec6:	f2c0 8150 	blt.w	800a16a <_dtoa_r+0x6e2>
 8009eca:	f1ba 0f0e 	cmp.w	sl, #14
 8009ece:	f300 814c 	bgt.w	800a16a <_dtoa_r+0x6e2>
 8009ed2:	4b6a      	ldr	r3, [pc, #424]	; (800a07c <_dtoa_r+0x5f4>)
 8009ed4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8009ed8:	ed93 7b00 	vldr	d7, [r3]
 8009edc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	ed8d 7b02 	vstr	d7, [sp, #8]
 8009ee4:	f280 80d8 	bge.w	800a098 <_dtoa_r+0x610>
 8009ee8:	f1b9 0f00 	cmp.w	r9, #0
 8009eec:	f300 80d4 	bgt.w	800a098 <_dtoa_r+0x610>
 8009ef0:	f040 825e 	bne.w	800a3b0 <_dtoa_r+0x928>
 8009ef4:	2200      	movs	r2, #0
 8009ef6:	4b66      	ldr	r3, [pc, #408]	; (800a090 <_dtoa_r+0x608>)
 8009ef8:	ec51 0b17 	vmov	r0, r1, d7
 8009efc:	f7f6 fb7c 	bl	80005f8 <__aeabi_dmul>
 8009f00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009f04:	f7f6 fdfe 	bl	8000b04 <__aeabi_dcmpge>
 8009f08:	464f      	mov	r7, r9
 8009f0a:	464e      	mov	r6, r9
 8009f0c:	2800      	cmp	r0, #0
 8009f0e:	f040 8234 	bne.w	800a37a <_dtoa_r+0x8f2>
 8009f12:	2331      	movs	r3, #49	; 0x31
 8009f14:	f10b 0501 	add.w	r5, fp, #1
 8009f18:	f88b 3000 	strb.w	r3, [fp]
 8009f1c:	f10a 0a01 	add.w	sl, sl, #1
 8009f20:	e22f      	b.n	800a382 <_dtoa_r+0x8fa>
 8009f22:	07f2      	lsls	r2, r6, #31
 8009f24:	d505      	bpl.n	8009f32 <_dtoa_r+0x4aa>
 8009f26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009f2a:	f7f6 fb65 	bl	80005f8 <__aeabi_dmul>
 8009f2e:	3501      	adds	r5, #1
 8009f30:	2301      	movs	r3, #1
 8009f32:	1076      	asrs	r6, r6, #1
 8009f34:	3708      	adds	r7, #8
 8009f36:	e772      	b.n	8009e1e <_dtoa_r+0x396>
 8009f38:	2502      	movs	r5, #2
 8009f3a:	e774      	b.n	8009e26 <_dtoa_r+0x39e>
 8009f3c:	f8cd a020 	str.w	sl, [sp, #32]
 8009f40:	464f      	mov	r7, r9
 8009f42:	e791      	b.n	8009e68 <_dtoa_r+0x3e0>
 8009f44:	4b4d      	ldr	r3, [pc, #308]	; (800a07c <_dtoa_r+0x5f4>)
 8009f46:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8009f4a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 8009f4e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f50:	2b00      	cmp	r3, #0
 8009f52:	d047      	beq.n	8009fe4 <_dtoa_r+0x55c>
 8009f54:	4602      	mov	r2, r0
 8009f56:	460b      	mov	r3, r1
 8009f58:	2000      	movs	r0, #0
 8009f5a:	494e      	ldr	r1, [pc, #312]	; (800a094 <_dtoa_r+0x60c>)
 8009f5c:	f7f6 fc76 	bl	800084c <__aeabi_ddiv>
 8009f60:	462a      	mov	r2, r5
 8009f62:	4633      	mov	r3, r6
 8009f64:	f7f6 f990 	bl	8000288 <__aeabi_dsub>
 8009f68:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009f6c:	465d      	mov	r5, fp
 8009f6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f72:	f7f6 fdf1 	bl	8000b58 <__aeabi_d2iz>
 8009f76:	4606      	mov	r6, r0
 8009f78:	f7f6 fad4 	bl	8000524 <__aeabi_i2d>
 8009f7c:	4602      	mov	r2, r0
 8009f7e:	460b      	mov	r3, r1
 8009f80:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009f84:	f7f6 f980 	bl	8000288 <__aeabi_dsub>
 8009f88:	3630      	adds	r6, #48	; 0x30
 8009f8a:	f805 6b01 	strb.w	r6, [r5], #1
 8009f8e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009f92:	e9cd 0100 	strd	r0, r1, [sp]
 8009f96:	f7f6 fda1 	bl	8000adc <__aeabi_dcmplt>
 8009f9a:	2800      	cmp	r0, #0
 8009f9c:	d163      	bne.n	800a066 <_dtoa_r+0x5de>
 8009f9e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009fa2:	2000      	movs	r0, #0
 8009fa4:	4937      	ldr	r1, [pc, #220]	; (800a084 <_dtoa_r+0x5fc>)
 8009fa6:	f7f6 f96f 	bl	8000288 <__aeabi_dsub>
 8009faa:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 8009fae:	f7f6 fd95 	bl	8000adc <__aeabi_dcmplt>
 8009fb2:	2800      	cmp	r0, #0
 8009fb4:	f040 80b7 	bne.w	800a126 <_dtoa_r+0x69e>
 8009fb8:	eba5 030b 	sub.w	r3, r5, fp
 8009fbc:	429f      	cmp	r7, r3
 8009fbe:	f77f af7c 	ble.w	8009eba <_dtoa_r+0x432>
 8009fc2:	2200      	movs	r2, #0
 8009fc4:	4b30      	ldr	r3, [pc, #192]	; (800a088 <_dtoa_r+0x600>)
 8009fc6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8009fca:	f7f6 fb15 	bl	80005f8 <__aeabi_dmul>
 8009fce:	2200      	movs	r2, #0
 8009fd0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009fd4:	4b2c      	ldr	r3, [pc, #176]	; (800a088 <_dtoa_r+0x600>)
 8009fd6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009fda:	f7f6 fb0d 	bl	80005f8 <__aeabi_dmul>
 8009fde:	e9cd 0100 	strd	r0, r1, [sp]
 8009fe2:	e7c4      	b.n	8009f6e <_dtoa_r+0x4e6>
 8009fe4:	462a      	mov	r2, r5
 8009fe6:	4633      	mov	r3, r6
 8009fe8:	f7f6 fb06 	bl	80005f8 <__aeabi_dmul>
 8009fec:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8009ff0:	eb0b 0507 	add.w	r5, fp, r7
 8009ff4:	465e      	mov	r6, fp
 8009ff6:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009ffa:	f7f6 fdad 	bl	8000b58 <__aeabi_d2iz>
 8009ffe:	4607      	mov	r7, r0
 800a000:	f7f6 fa90 	bl	8000524 <__aeabi_i2d>
 800a004:	3730      	adds	r7, #48	; 0x30
 800a006:	4602      	mov	r2, r0
 800a008:	460b      	mov	r3, r1
 800a00a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a00e:	f7f6 f93b 	bl	8000288 <__aeabi_dsub>
 800a012:	f806 7b01 	strb.w	r7, [r6], #1
 800a016:	42ae      	cmp	r6, r5
 800a018:	e9cd 0100 	strd	r0, r1, [sp]
 800a01c:	f04f 0200 	mov.w	r2, #0
 800a020:	d126      	bne.n	800a070 <_dtoa_r+0x5e8>
 800a022:	4b1c      	ldr	r3, [pc, #112]	; (800a094 <_dtoa_r+0x60c>)
 800a024:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800a028:	f7f6 f930 	bl	800028c <__adddf3>
 800a02c:	4602      	mov	r2, r0
 800a02e:	460b      	mov	r3, r1
 800a030:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a034:	f7f6 fd70 	bl	8000b18 <__aeabi_dcmpgt>
 800a038:	2800      	cmp	r0, #0
 800a03a:	d174      	bne.n	800a126 <_dtoa_r+0x69e>
 800a03c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800a040:	2000      	movs	r0, #0
 800a042:	4914      	ldr	r1, [pc, #80]	; (800a094 <_dtoa_r+0x60c>)
 800a044:	f7f6 f920 	bl	8000288 <__aeabi_dsub>
 800a048:	4602      	mov	r2, r0
 800a04a:	460b      	mov	r3, r1
 800a04c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800a050:	f7f6 fd44 	bl	8000adc <__aeabi_dcmplt>
 800a054:	2800      	cmp	r0, #0
 800a056:	f43f af30 	beq.w	8009eba <_dtoa_r+0x432>
 800a05a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a05e:	2b30      	cmp	r3, #48	; 0x30
 800a060:	f105 32ff 	add.w	r2, r5, #4294967295
 800a064:	d002      	beq.n	800a06c <_dtoa_r+0x5e4>
 800a066:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a06a:	e04a      	b.n	800a102 <_dtoa_r+0x67a>
 800a06c:	4615      	mov	r5, r2
 800a06e:	e7f4      	b.n	800a05a <_dtoa_r+0x5d2>
 800a070:	4b05      	ldr	r3, [pc, #20]	; (800a088 <_dtoa_r+0x600>)
 800a072:	f7f6 fac1 	bl	80005f8 <__aeabi_dmul>
 800a076:	e9cd 0100 	strd	r0, r1, [sp]
 800a07a:	e7bc      	b.n	8009ff6 <_dtoa_r+0x56e>
 800a07c:	0800c900 	.word	0x0800c900
 800a080:	0800c8d8 	.word	0x0800c8d8
 800a084:	3ff00000 	.word	0x3ff00000
 800a088:	40240000 	.word	0x40240000
 800a08c:	401c0000 	.word	0x401c0000
 800a090:	40140000 	.word	0x40140000
 800a094:	3fe00000 	.word	0x3fe00000
 800a098:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a09c:	465d      	mov	r5, fp
 800a09e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0a2:	4630      	mov	r0, r6
 800a0a4:	4639      	mov	r1, r7
 800a0a6:	f7f6 fbd1 	bl	800084c <__aeabi_ddiv>
 800a0aa:	f7f6 fd55 	bl	8000b58 <__aeabi_d2iz>
 800a0ae:	4680      	mov	r8, r0
 800a0b0:	f7f6 fa38 	bl	8000524 <__aeabi_i2d>
 800a0b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0b8:	f7f6 fa9e 	bl	80005f8 <__aeabi_dmul>
 800a0bc:	4602      	mov	r2, r0
 800a0be:	460b      	mov	r3, r1
 800a0c0:	4630      	mov	r0, r6
 800a0c2:	4639      	mov	r1, r7
 800a0c4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800a0c8:	f7f6 f8de 	bl	8000288 <__aeabi_dsub>
 800a0cc:	f805 6b01 	strb.w	r6, [r5], #1
 800a0d0:	eba5 060b 	sub.w	r6, r5, fp
 800a0d4:	45b1      	cmp	r9, r6
 800a0d6:	4602      	mov	r2, r0
 800a0d8:	460b      	mov	r3, r1
 800a0da:	d139      	bne.n	800a150 <_dtoa_r+0x6c8>
 800a0dc:	f7f6 f8d6 	bl	800028c <__adddf3>
 800a0e0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0e4:	4606      	mov	r6, r0
 800a0e6:	460f      	mov	r7, r1
 800a0e8:	f7f6 fd16 	bl	8000b18 <__aeabi_dcmpgt>
 800a0ec:	b9c8      	cbnz	r0, 800a122 <_dtoa_r+0x69a>
 800a0ee:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800a0f2:	4630      	mov	r0, r6
 800a0f4:	4639      	mov	r1, r7
 800a0f6:	f7f6 fce7 	bl	8000ac8 <__aeabi_dcmpeq>
 800a0fa:	b110      	cbz	r0, 800a102 <_dtoa_r+0x67a>
 800a0fc:	f018 0f01 	tst.w	r8, #1
 800a100:	d10f      	bne.n	800a122 <_dtoa_r+0x69a>
 800a102:	9904      	ldr	r1, [sp, #16]
 800a104:	4620      	mov	r0, r4
 800a106:	f000 fcb5 	bl	800aa74 <_Bfree>
 800a10a:	2300      	movs	r3, #0
 800a10c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a10e:	702b      	strb	r3, [r5, #0]
 800a110:	f10a 0301 	add.w	r3, sl, #1
 800a114:	6013      	str	r3, [r2, #0]
 800a116:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a118:	2b00      	cmp	r3, #0
 800a11a:	f000 8241 	beq.w	800a5a0 <_dtoa_r+0xb18>
 800a11e:	601d      	str	r5, [r3, #0]
 800a120:	e23e      	b.n	800a5a0 <_dtoa_r+0xb18>
 800a122:	f8cd a020 	str.w	sl, [sp, #32]
 800a126:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800a12a:	2a39      	cmp	r2, #57	; 0x39
 800a12c:	f105 33ff 	add.w	r3, r5, #4294967295
 800a130:	d108      	bne.n	800a144 <_dtoa_r+0x6bc>
 800a132:	459b      	cmp	fp, r3
 800a134:	d10a      	bne.n	800a14c <_dtoa_r+0x6c4>
 800a136:	9b08      	ldr	r3, [sp, #32]
 800a138:	3301      	adds	r3, #1
 800a13a:	9308      	str	r3, [sp, #32]
 800a13c:	2330      	movs	r3, #48	; 0x30
 800a13e:	f88b 3000 	strb.w	r3, [fp]
 800a142:	465b      	mov	r3, fp
 800a144:	781a      	ldrb	r2, [r3, #0]
 800a146:	3201      	adds	r2, #1
 800a148:	701a      	strb	r2, [r3, #0]
 800a14a:	e78c      	b.n	800a066 <_dtoa_r+0x5de>
 800a14c:	461d      	mov	r5, r3
 800a14e:	e7ea      	b.n	800a126 <_dtoa_r+0x69e>
 800a150:	2200      	movs	r2, #0
 800a152:	4b9b      	ldr	r3, [pc, #620]	; (800a3c0 <_dtoa_r+0x938>)
 800a154:	f7f6 fa50 	bl	80005f8 <__aeabi_dmul>
 800a158:	2200      	movs	r2, #0
 800a15a:	2300      	movs	r3, #0
 800a15c:	4606      	mov	r6, r0
 800a15e:	460f      	mov	r7, r1
 800a160:	f7f6 fcb2 	bl	8000ac8 <__aeabi_dcmpeq>
 800a164:	2800      	cmp	r0, #0
 800a166:	d09a      	beq.n	800a09e <_dtoa_r+0x616>
 800a168:	e7cb      	b.n	800a102 <_dtoa_r+0x67a>
 800a16a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a16c:	2a00      	cmp	r2, #0
 800a16e:	f000 808b 	beq.w	800a288 <_dtoa_r+0x800>
 800a172:	9a06      	ldr	r2, [sp, #24]
 800a174:	2a01      	cmp	r2, #1
 800a176:	dc6e      	bgt.n	800a256 <_dtoa_r+0x7ce>
 800a178:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800a17a:	2a00      	cmp	r2, #0
 800a17c:	d067      	beq.n	800a24e <_dtoa_r+0x7c6>
 800a17e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800a182:	9f07      	ldr	r7, [sp, #28]
 800a184:	9d05      	ldr	r5, [sp, #20]
 800a186:	9a05      	ldr	r2, [sp, #20]
 800a188:	2101      	movs	r1, #1
 800a18a:	441a      	add	r2, r3
 800a18c:	4620      	mov	r0, r4
 800a18e:	9205      	str	r2, [sp, #20]
 800a190:	4498      	add	r8, r3
 800a192:	f000 fd0f 	bl	800abb4 <__i2b>
 800a196:	4606      	mov	r6, r0
 800a198:	2d00      	cmp	r5, #0
 800a19a:	dd0c      	ble.n	800a1b6 <_dtoa_r+0x72e>
 800a19c:	f1b8 0f00 	cmp.w	r8, #0
 800a1a0:	dd09      	ble.n	800a1b6 <_dtoa_r+0x72e>
 800a1a2:	4545      	cmp	r5, r8
 800a1a4:	9a05      	ldr	r2, [sp, #20]
 800a1a6:	462b      	mov	r3, r5
 800a1a8:	bfa8      	it	ge
 800a1aa:	4643      	movge	r3, r8
 800a1ac:	1ad2      	subs	r2, r2, r3
 800a1ae:	9205      	str	r2, [sp, #20]
 800a1b0:	1aed      	subs	r5, r5, r3
 800a1b2:	eba8 0803 	sub.w	r8, r8, r3
 800a1b6:	9b07      	ldr	r3, [sp, #28]
 800a1b8:	b1eb      	cbz	r3, 800a1f6 <_dtoa_r+0x76e>
 800a1ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d067      	beq.n	800a290 <_dtoa_r+0x808>
 800a1c0:	b18f      	cbz	r7, 800a1e6 <_dtoa_r+0x75e>
 800a1c2:	4631      	mov	r1, r6
 800a1c4:	463a      	mov	r2, r7
 800a1c6:	4620      	mov	r0, r4
 800a1c8:	f000 fd94 	bl	800acf4 <__pow5mult>
 800a1cc:	9a04      	ldr	r2, [sp, #16]
 800a1ce:	4601      	mov	r1, r0
 800a1d0:	4606      	mov	r6, r0
 800a1d2:	4620      	mov	r0, r4
 800a1d4:	f000 fcf7 	bl	800abc6 <__multiply>
 800a1d8:	9904      	ldr	r1, [sp, #16]
 800a1da:	9008      	str	r0, [sp, #32]
 800a1dc:	4620      	mov	r0, r4
 800a1de:	f000 fc49 	bl	800aa74 <_Bfree>
 800a1e2:	9b08      	ldr	r3, [sp, #32]
 800a1e4:	9304      	str	r3, [sp, #16]
 800a1e6:	9b07      	ldr	r3, [sp, #28]
 800a1e8:	1bda      	subs	r2, r3, r7
 800a1ea:	d004      	beq.n	800a1f6 <_dtoa_r+0x76e>
 800a1ec:	9904      	ldr	r1, [sp, #16]
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f000 fd80 	bl	800acf4 <__pow5mult>
 800a1f4:	9004      	str	r0, [sp, #16]
 800a1f6:	2101      	movs	r1, #1
 800a1f8:	4620      	mov	r0, r4
 800a1fa:	f000 fcdb 	bl	800abb4 <__i2b>
 800a1fe:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a200:	4607      	mov	r7, r0
 800a202:	2b00      	cmp	r3, #0
 800a204:	f000 81d0 	beq.w	800a5a8 <_dtoa_r+0xb20>
 800a208:	461a      	mov	r2, r3
 800a20a:	4601      	mov	r1, r0
 800a20c:	4620      	mov	r0, r4
 800a20e:	f000 fd71 	bl	800acf4 <__pow5mult>
 800a212:	9b06      	ldr	r3, [sp, #24]
 800a214:	2b01      	cmp	r3, #1
 800a216:	4607      	mov	r7, r0
 800a218:	dc40      	bgt.n	800a29c <_dtoa_r+0x814>
 800a21a:	9b00      	ldr	r3, [sp, #0]
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d139      	bne.n	800a294 <_dtoa_r+0x80c>
 800a220:	9b01      	ldr	r3, [sp, #4]
 800a222:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a226:	2b00      	cmp	r3, #0
 800a228:	d136      	bne.n	800a298 <_dtoa_r+0x810>
 800a22a:	9b01      	ldr	r3, [sp, #4]
 800a22c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800a230:	0d1b      	lsrs	r3, r3, #20
 800a232:	051b      	lsls	r3, r3, #20
 800a234:	b12b      	cbz	r3, 800a242 <_dtoa_r+0x7ba>
 800a236:	9b05      	ldr	r3, [sp, #20]
 800a238:	3301      	adds	r3, #1
 800a23a:	9305      	str	r3, [sp, #20]
 800a23c:	f108 0801 	add.w	r8, r8, #1
 800a240:	2301      	movs	r3, #1
 800a242:	9307      	str	r3, [sp, #28]
 800a244:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a246:	2b00      	cmp	r3, #0
 800a248:	d12a      	bne.n	800a2a0 <_dtoa_r+0x818>
 800a24a:	2001      	movs	r0, #1
 800a24c:	e030      	b.n	800a2b0 <_dtoa_r+0x828>
 800a24e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a250:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800a254:	e795      	b.n	800a182 <_dtoa_r+0x6fa>
 800a256:	9b07      	ldr	r3, [sp, #28]
 800a258:	f109 37ff 	add.w	r7, r9, #4294967295
 800a25c:	42bb      	cmp	r3, r7
 800a25e:	bfbf      	itttt	lt
 800a260:	9b07      	ldrlt	r3, [sp, #28]
 800a262:	9707      	strlt	r7, [sp, #28]
 800a264:	1afa      	sublt	r2, r7, r3
 800a266:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800a268:	bfbb      	ittet	lt
 800a26a:	189b      	addlt	r3, r3, r2
 800a26c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800a26e:	1bdf      	subge	r7, r3, r7
 800a270:	2700      	movlt	r7, #0
 800a272:	f1b9 0f00 	cmp.w	r9, #0
 800a276:	bfb5      	itete	lt
 800a278:	9b05      	ldrlt	r3, [sp, #20]
 800a27a:	9d05      	ldrge	r5, [sp, #20]
 800a27c:	eba3 0509 	sublt.w	r5, r3, r9
 800a280:	464b      	movge	r3, r9
 800a282:	bfb8      	it	lt
 800a284:	2300      	movlt	r3, #0
 800a286:	e77e      	b.n	800a186 <_dtoa_r+0x6fe>
 800a288:	9f07      	ldr	r7, [sp, #28]
 800a28a:	9d05      	ldr	r5, [sp, #20]
 800a28c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800a28e:	e783      	b.n	800a198 <_dtoa_r+0x710>
 800a290:	9a07      	ldr	r2, [sp, #28]
 800a292:	e7ab      	b.n	800a1ec <_dtoa_r+0x764>
 800a294:	2300      	movs	r3, #0
 800a296:	e7d4      	b.n	800a242 <_dtoa_r+0x7ba>
 800a298:	9b00      	ldr	r3, [sp, #0]
 800a29a:	e7d2      	b.n	800a242 <_dtoa_r+0x7ba>
 800a29c:	2300      	movs	r3, #0
 800a29e:	9307      	str	r3, [sp, #28]
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800a2a6:	6918      	ldr	r0, [r3, #16]
 800a2a8:	f000 fc36 	bl	800ab18 <__hi0bits>
 800a2ac:	f1c0 0020 	rsb	r0, r0, #32
 800a2b0:	4440      	add	r0, r8
 800a2b2:	f010 001f 	ands.w	r0, r0, #31
 800a2b6:	d047      	beq.n	800a348 <_dtoa_r+0x8c0>
 800a2b8:	f1c0 0320 	rsb	r3, r0, #32
 800a2bc:	2b04      	cmp	r3, #4
 800a2be:	dd3b      	ble.n	800a338 <_dtoa_r+0x8b0>
 800a2c0:	9b05      	ldr	r3, [sp, #20]
 800a2c2:	f1c0 001c 	rsb	r0, r0, #28
 800a2c6:	4403      	add	r3, r0
 800a2c8:	9305      	str	r3, [sp, #20]
 800a2ca:	4405      	add	r5, r0
 800a2cc:	4480      	add	r8, r0
 800a2ce:	9b05      	ldr	r3, [sp, #20]
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	dd05      	ble.n	800a2e0 <_dtoa_r+0x858>
 800a2d4:	461a      	mov	r2, r3
 800a2d6:	9904      	ldr	r1, [sp, #16]
 800a2d8:	4620      	mov	r0, r4
 800a2da:	f000 fd59 	bl	800ad90 <__lshift>
 800a2de:	9004      	str	r0, [sp, #16]
 800a2e0:	f1b8 0f00 	cmp.w	r8, #0
 800a2e4:	dd05      	ble.n	800a2f2 <_dtoa_r+0x86a>
 800a2e6:	4639      	mov	r1, r7
 800a2e8:	4642      	mov	r2, r8
 800a2ea:	4620      	mov	r0, r4
 800a2ec:	f000 fd50 	bl	800ad90 <__lshift>
 800a2f0:	4607      	mov	r7, r0
 800a2f2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a2f4:	b353      	cbz	r3, 800a34c <_dtoa_r+0x8c4>
 800a2f6:	4639      	mov	r1, r7
 800a2f8:	9804      	ldr	r0, [sp, #16]
 800a2fa:	f000 fd9d 	bl	800ae38 <__mcmp>
 800a2fe:	2800      	cmp	r0, #0
 800a300:	da24      	bge.n	800a34c <_dtoa_r+0x8c4>
 800a302:	2300      	movs	r3, #0
 800a304:	220a      	movs	r2, #10
 800a306:	9904      	ldr	r1, [sp, #16]
 800a308:	4620      	mov	r0, r4
 800a30a:	f000 fbca 	bl	800aaa2 <__multadd>
 800a30e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a310:	9004      	str	r0, [sp, #16]
 800a312:	f10a 3aff 	add.w	sl, sl, #4294967295
 800a316:	2b00      	cmp	r3, #0
 800a318:	f000 814d 	beq.w	800a5b6 <_dtoa_r+0xb2e>
 800a31c:	2300      	movs	r3, #0
 800a31e:	4631      	mov	r1, r6
 800a320:	220a      	movs	r2, #10
 800a322:	4620      	mov	r0, r4
 800a324:	f000 fbbd 	bl	800aaa2 <__multadd>
 800a328:	9b02      	ldr	r3, [sp, #8]
 800a32a:	2b00      	cmp	r3, #0
 800a32c:	4606      	mov	r6, r0
 800a32e:	dc4f      	bgt.n	800a3d0 <_dtoa_r+0x948>
 800a330:	9b06      	ldr	r3, [sp, #24]
 800a332:	2b02      	cmp	r3, #2
 800a334:	dd4c      	ble.n	800a3d0 <_dtoa_r+0x948>
 800a336:	e011      	b.n	800a35c <_dtoa_r+0x8d4>
 800a338:	d0c9      	beq.n	800a2ce <_dtoa_r+0x846>
 800a33a:	9a05      	ldr	r2, [sp, #20]
 800a33c:	331c      	adds	r3, #28
 800a33e:	441a      	add	r2, r3
 800a340:	9205      	str	r2, [sp, #20]
 800a342:	441d      	add	r5, r3
 800a344:	4498      	add	r8, r3
 800a346:	e7c2      	b.n	800a2ce <_dtoa_r+0x846>
 800a348:	4603      	mov	r3, r0
 800a34a:	e7f6      	b.n	800a33a <_dtoa_r+0x8b2>
 800a34c:	f1b9 0f00 	cmp.w	r9, #0
 800a350:	dc38      	bgt.n	800a3c4 <_dtoa_r+0x93c>
 800a352:	9b06      	ldr	r3, [sp, #24]
 800a354:	2b02      	cmp	r3, #2
 800a356:	dd35      	ble.n	800a3c4 <_dtoa_r+0x93c>
 800a358:	f8cd 9008 	str.w	r9, [sp, #8]
 800a35c:	9b02      	ldr	r3, [sp, #8]
 800a35e:	b963      	cbnz	r3, 800a37a <_dtoa_r+0x8f2>
 800a360:	4639      	mov	r1, r7
 800a362:	2205      	movs	r2, #5
 800a364:	4620      	mov	r0, r4
 800a366:	f000 fb9c 	bl	800aaa2 <__multadd>
 800a36a:	4601      	mov	r1, r0
 800a36c:	4607      	mov	r7, r0
 800a36e:	9804      	ldr	r0, [sp, #16]
 800a370:	f000 fd62 	bl	800ae38 <__mcmp>
 800a374:	2800      	cmp	r0, #0
 800a376:	f73f adcc 	bgt.w	8009f12 <_dtoa_r+0x48a>
 800a37a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a37c:	465d      	mov	r5, fp
 800a37e:	ea6f 0a03 	mvn.w	sl, r3
 800a382:	f04f 0900 	mov.w	r9, #0
 800a386:	4639      	mov	r1, r7
 800a388:	4620      	mov	r0, r4
 800a38a:	f000 fb73 	bl	800aa74 <_Bfree>
 800a38e:	2e00      	cmp	r6, #0
 800a390:	f43f aeb7 	beq.w	800a102 <_dtoa_r+0x67a>
 800a394:	f1b9 0f00 	cmp.w	r9, #0
 800a398:	d005      	beq.n	800a3a6 <_dtoa_r+0x91e>
 800a39a:	45b1      	cmp	r9, r6
 800a39c:	d003      	beq.n	800a3a6 <_dtoa_r+0x91e>
 800a39e:	4649      	mov	r1, r9
 800a3a0:	4620      	mov	r0, r4
 800a3a2:	f000 fb67 	bl	800aa74 <_Bfree>
 800a3a6:	4631      	mov	r1, r6
 800a3a8:	4620      	mov	r0, r4
 800a3aa:	f000 fb63 	bl	800aa74 <_Bfree>
 800a3ae:	e6a8      	b.n	800a102 <_dtoa_r+0x67a>
 800a3b0:	2700      	movs	r7, #0
 800a3b2:	463e      	mov	r6, r7
 800a3b4:	e7e1      	b.n	800a37a <_dtoa_r+0x8f2>
 800a3b6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800a3ba:	463e      	mov	r6, r7
 800a3bc:	e5a9      	b.n	8009f12 <_dtoa_r+0x48a>
 800a3be:	bf00      	nop
 800a3c0:	40240000 	.word	0x40240000
 800a3c4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a3c6:	f8cd 9008 	str.w	r9, [sp, #8]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	f000 80fa 	beq.w	800a5c4 <_dtoa_r+0xb3c>
 800a3d0:	2d00      	cmp	r5, #0
 800a3d2:	dd05      	ble.n	800a3e0 <_dtoa_r+0x958>
 800a3d4:	4631      	mov	r1, r6
 800a3d6:	462a      	mov	r2, r5
 800a3d8:	4620      	mov	r0, r4
 800a3da:	f000 fcd9 	bl	800ad90 <__lshift>
 800a3de:	4606      	mov	r6, r0
 800a3e0:	9b07      	ldr	r3, [sp, #28]
 800a3e2:	2b00      	cmp	r3, #0
 800a3e4:	d04c      	beq.n	800a480 <_dtoa_r+0x9f8>
 800a3e6:	6871      	ldr	r1, [r6, #4]
 800a3e8:	4620      	mov	r0, r4
 800a3ea:	f000 fb0f 	bl	800aa0c <_Balloc>
 800a3ee:	6932      	ldr	r2, [r6, #16]
 800a3f0:	3202      	adds	r2, #2
 800a3f2:	4605      	mov	r5, r0
 800a3f4:	0092      	lsls	r2, r2, #2
 800a3f6:	f106 010c 	add.w	r1, r6, #12
 800a3fa:	300c      	adds	r0, #12
 800a3fc:	f7fe fc0a 	bl	8008c14 <memcpy>
 800a400:	2201      	movs	r2, #1
 800a402:	4629      	mov	r1, r5
 800a404:	4620      	mov	r0, r4
 800a406:	f000 fcc3 	bl	800ad90 <__lshift>
 800a40a:	9b00      	ldr	r3, [sp, #0]
 800a40c:	f8cd b014 	str.w	fp, [sp, #20]
 800a410:	f003 0301 	and.w	r3, r3, #1
 800a414:	46b1      	mov	r9, r6
 800a416:	9307      	str	r3, [sp, #28]
 800a418:	4606      	mov	r6, r0
 800a41a:	4639      	mov	r1, r7
 800a41c:	9804      	ldr	r0, [sp, #16]
 800a41e:	f7ff faa5 	bl	800996c <quorem>
 800a422:	4649      	mov	r1, r9
 800a424:	4605      	mov	r5, r0
 800a426:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a42a:	9804      	ldr	r0, [sp, #16]
 800a42c:	f000 fd04 	bl	800ae38 <__mcmp>
 800a430:	4632      	mov	r2, r6
 800a432:	9000      	str	r0, [sp, #0]
 800a434:	4639      	mov	r1, r7
 800a436:	4620      	mov	r0, r4
 800a438:	f000 fd18 	bl	800ae6c <__mdiff>
 800a43c:	68c3      	ldr	r3, [r0, #12]
 800a43e:	4602      	mov	r2, r0
 800a440:	bb03      	cbnz	r3, 800a484 <_dtoa_r+0x9fc>
 800a442:	4601      	mov	r1, r0
 800a444:	9008      	str	r0, [sp, #32]
 800a446:	9804      	ldr	r0, [sp, #16]
 800a448:	f000 fcf6 	bl	800ae38 <__mcmp>
 800a44c:	9a08      	ldr	r2, [sp, #32]
 800a44e:	4603      	mov	r3, r0
 800a450:	4611      	mov	r1, r2
 800a452:	4620      	mov	r0, r4
 800a454:	9308      	str	r3, [sp, #32]
 800a456:	f000 fb0d 	bl	800aa74 <_Bfree>
 800a45a:	9b08      	ldr	r3, [sp, #32]
 800a45c:	b9a3      	cbnz	r3, 800a488 <_dtoa_r+0xa00>
 800a45e:	9a06      	ldr	r2, [sp, #24]
 800a460:	b992      	cbnz	r2, 800a488 <_dtoa_r+0xa00>
 800a462:	9a07      	ldr	r2, [sp, #28]
 800a464:	b982      	cbnz	r2, 800a488 <_dtoa_r+0xa00>
 800a466:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a46a:	d029      	beq.n	800a4c0 <_dtoa_r+0xa38>
 800a46c:	9b00      	ldr	r3, [sp, #0]
 800a46e:	2b00      	cmp	r3, #0
 800a470:	dd01      	ble.n	800a476 <_dtoa_r+0x9ee>
 800a472:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800a476:	9b05      	ldr	r3, [sp, #20]
 800a478:	1c5d      	adds	r5, r3, #1
 800a47a:	f883 8000 	strb.w	r8, [r3]
 800a47e:	e782      	b.n	800a386 <_dtoa_r+0x8fe>
 800a480:	4630      	mov	r0, r6
 800a482:	e7c2      	b.n	800a40a <_dtoa_r+0x982>
 800a484:	2301      	movs	r3, #1
 800a486:	e7e3      	b.n	800a450 <_dtoa_r+0x9c8>
 800a488:	9a00      	ldr	r2, [sp, #0]
 800a48a:	2a00      	cmp	r2, #0
 800a48c:	db04      	blt.n	800a498 <_dtoa_r+0xa10>
 800a48e:	d125      	bne.n	800a4dc <_dtoa_r+0xa54>
 800a490:	9a06      	ldr	r2, [sp, #24]
 800a492:	bb1a      	cbnz	r2, 800a4dc <_dtoa_r+0xa54>
 800a494:	9a07      	ldr	r2, [sp, #28]
 800a496:	bb0a      	cbnz	r2, 800a4dc <_dtoa_r+0xa54>
 800a498:	2b00      	cmp	r3, #0
 800a49a:	ddec      	ble.n	800a476 <_dtoa_r+0x9ee>
 800a49c:	2201      	movs	r2, #1
 800a49e:	9904      	ldr	r1, [sp, #16]
 800a4a0:	4620      	mov	r0, r4
 800a4a2:	f000 fc75 	bl	800ad90 <__lshift>
 800a4a6:	4639      	mov	r1, r7
 800a4a8:	9004      	str	r0, [sp, #16]
 800a4aa:	f000 fcc5 	bl	800ae38 <__mcmp>
 800a4ae:	2800      	cmp	r0, #0
 800a4b0:	dc03      	bgt.n	800a4ba <_dtoa_r+0xa32>
 800a4b2:	d1e0      	bne.n	800a476 <_dtoa_r+0x9ee>
 800a4b4:	f018 0f01 	tst.w	r8, #1
 800a4b8:	d0dd      	beq.n	800a476 <_dtoa_r+0x9ee>
 800a4ba:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a4be:	d1d8      	bne.n	800a472 <_dtoa_r+0x9ea>
 800a4c0:	9b05      	ldr	r3, [sp, #20]
 800a4c2:	9a05      	ldr	r2, [sp, #20]
 800a4c4:	1c5d      	adds	r5, r3, #1
 800a4c6:	2339      	movs	r3, #57	; 0x39
 800a4c8:	7013      	strb	r3, [r2, #0]
 800a4ca:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a4ce:	2b39      	cmp	r3, #57	; 0x39
 800a4d0:	f105 32ff 	add.w	r2, r5, #4294967295
 800a4d4:	d04f      	beq.n	800a576 <_dtoa_r+0xaee>
 800a4d6:	3301      	adds	r3, #1
 800a4d8:	7013      	strb	r3, [r2, #0]
 800a4da:	e754      	b.n	800a386 <_dtoa_r+0x8fe>
 800a4dc:	9a05      	ldr	r2, [sp, #20]
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	f102 0501 	add.w	r5, r2, #1
 800a4e4:	dd06      	ble.n	800a4f4 <_dtoa_r+0xa6c>
 800a4e6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800a4ea:	d0e9      	beq.n	800a4c0 <_dtoa_r+0xa38>
 800a4ec:	f108 0801 	add.w	r8, r8, #1
 800a4f0:	9b05      	ldr	r3, [sp, #20]
 800a4f2:	e7c2      	b.n	800a47a <_dtoa_r+0x9f2>
 800a4f4:	9a02      	ldr	r2, [sp, #8]
 800a4f6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800a4fa:	eba5 030b 	sub.w	r3, r5, fp
 800a4fe:	4293      	cmp	r3, r2
 800a500:	d021      	beq.n	800a546 <_dtoa_r+0xabe>
 800a502:	2300      	movs	r3, #0
 800a504:	220a      	movs	r2, #10
 800a506:	9904      	ldr	r1, [sp, #16]
 800a508:	4620      	mov	r0, r4
 800a50a:	f000 faca 	bl	800aaa2 <__multadd>
 800a50e:	45b1      	cmp	r9, r6
 800a510:	9004      	str	r0, [sp, #16]
 800a512:	f04f 0300 	mov.w	r3, #0
 800a516:	f04f 020a 	mov.w	r2, #10
 800a51a:	4649      	mov	r1, r9
 800a51c:	4620      	mov	r0, r4
 800a51e:	d105      	bne.n	800a52c <_dtoa_r+0xaa4>
 800a520:	f000 fabf 	bl	800aaa2 <__multadd>
 800a524:	4681      	mov	r9, r0
 800a526:	4606      	mov	r6, r0
 800a528:	9505      	str	r5, [sp, #20]
 800a52a:	e776      	b.n	800a41a <_dtoa_r+0x992>
 800a52c:	f000 fab9 	bl	800aaa2 <__multadd>
 800a530:	4631      	mov	r1, r6
 800a532:	4681      	mov	r9, r0
 800a534:	2300      	movs	r3, #0
 800a536:	220a      	movs	r2, #10
 800a538:	4620      	mov	r0, r4
 800a53a:	f000 fab2 	bl	800aaa2 <__multadd>
 800a53e:	4606      	mov	r6, r0
 800a540:	e7f2      	b.n	800a528 <_dtoa_r+0xaa0>
 800a542:	f04f 0900 	mov.w	r9, #0
 800a546:	2201      	movs	r2, #1
 800a548:	9904      	ldr	r1, [sp, #16]
 800a54a:	4620      	mov	r0, r4
 800a54c:	f000 fc20 	bl	800ad90 <__lshift>
 800a550:	4639      	mov	r1, r7
 800a552:	9004      	str	r0, [sp, #16]
 800a554:	f000 fc70 	bl	800ae38 <__mcmp>
 800a558:	2800      	cmp	r0, #0
 800a55a:	dcb6      	bgt.n	800a4ca <_dtoa_r+0xa42>
 800a55c:	d102      	bne.n	800a564 <_dtoa_r+0xadc>
 800a55e:	f018 0f01 	tst.w	r8, #1
 800a562:	d1b2      	bne.n	800a4ca <_dtoa_r+0xa42>
 800a564:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800a568:	2b30      	cmp	r3, #48	; 0x30
 800a56a:	f105 32ff 	add.w	r2, r5, #4294967295
 800a56e:	f47f af0a 	bne.w	800a386 <_dtoa_r+0x8fe>
 800a572:	4615      	mov	r5, r2
 800a574:	e7f6      	b.n	800a564 <_dtoa_r+0xadc>
 800a576:	4593      	cmp	fp, r2
 800a578:	d105      	bne.n	800a586 <_dtoa_r+0xafe>
 800a57a:	2331      	movs	r3, #49	; 0x31
 800a57c:	f10a 0a01 	add.w	sl, sl, #1
 800a580:	f88b 3000 	strb.w	r3, [fp]
 800a584:	e6ff      	b.n	800a386 <_dtoa_r+0x8fe>
 800a586:	4615      	mov	r5, r2
 800a588:	e79f      	b.n	800a4ca <_dtoa_r+0xa42>
 800a58a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800a5f0 <_dtoa_r+0xb68>
 800a58e:	e007      	b.n	800a5a0 <_dtoa_r+0xb18>
 800a590:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a592:	f8df b060 	ldr.w	fp, [pc, #96]	; 800a5f4 <_dtoa_r+0xb6c>
 800a596:	b11b      	cbz	r3, 800a5a0 <_dtoa_r+0xb18>
 800a598:	f10b 0308 	add.w	r3, fp, #8
 800a59c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a59e:	6013      	str	r3, [r2, #0]
 800a5a0:	4658      	mov	r0, fp
 800a5a2:	b017      	add	sp, #92	; 0x5c
 800a5a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5a8:	9b06      	ldr	r3, [sp, #24]
 800a5aa:	2b01      	cmp	r3, #1
 800a5ac:	f77f ae35 	ble.w	800a21a <_dtoa_r+0x792>
 800a5b0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a5b2:	9307      	str	r3, [sp, #28]
 800a5b4:	e649      	b.n	800a24a <_dtoa_r+0x7c2>
 800a5b6:	9b02      	ldr	r3, [sp, #8]
 800a5b8:	2b00      	cmp	r3, #0
 800a5ba:	dc03      	bgt.n	800a5c4 <_dtoa_r+0xb3c>
 800a5bc:	9b06      	ldr	r3, [sp, #24]
 800a5be:	2b02      	cmp	r3, #2
 800a5c0:	f73f aecc 	bgt.w	800a35c <_dtoa_r+0x8d4>
 800a5c4:	465d      	mov	r5, fp
 800a5c6:	4639      	mov	r1, r7
 800a5c8:	9804      	ldr	r0, [sp, #16]
 800a5ca:	f7ff f9cf 	bl	800996c <quorem>
 800a5ce:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800a5d2:	f805 8b01 	strb.w	r8, [r5], #1
 800a5d6:	9a02      	ldr	r2, [sp, #8]
 800a5d8:	eba5 030b 	sub.w	r3, r5, fp
 800a5dc:	429a      	cmp	r2, r3
 800a5de:	ddb0      	ble.n	800a542 <_dtoa_r+0xaba>
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	220a      	movs	r2, #10
 800a5e4:	9904      	ldr	r1, [sp, #16]
 800a5e6:	4620      	mov	r0, r4
 800a5e8:	f000 fa5b 	bl	800aaa2 <__multadd>
 800a5ec:	9004      	str	r0, [sp, #16]
 800a5ee:	e7ea      	b.n	800a5c6 <_dtoa_r+0xb3e>
 800a5f0:	0800c838 	.word	0x0800c838
 800a5f4:	0800c85c 	.word	0x0800c85c

0800a5f8 <__sflush_r>:
 800a5f8:	898a      	ldrh	r2, [r1, #12]
 800a5fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a5fe:	4605      	mov	r5, r0
 800a600:	0710      	lsls	r0, r2, #28
 800a602:	460c      	mov	r4, r1
 800a604:	d458      	bmi.n	800a6b8 <__sflush_r+0xc0>
 800a606:	684b      	ldr	r3, [r1, #4]
 800a608:	2b00      	cmp	r3, #0
 800a60a:	dc05      	bgt.n	800a618 <__sflush_r+0x20>
 800a60c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800a60e:	2b00      	cmp	r3, #0
 800a610:	dc02      	bgt.n	800a618 <__sflush_r+0x20>
 800a612:	2000      	movs	r0, #0
 800a614:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a618:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a61a:	2e00      	cmp	r6, #0
 800a61c:	d0f9      	beq.n	800a612 <__sflush_r+0x1a>
 800a61e:	2300      	movs	r3, #0
 800a620:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800a624:	682f      	ldr	r7, [r5, #0]
 800a626:	6a21      	ldr	r1, [r4, #32]
 800a628:	602b      	str	r3, [r5, #0]
 800a62a:	d032      	beq.n	800a692 <__sflush_r+0x9a>
 800a62c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800a62e:	89a3      	ldrh	r3, [r4, #12]
 800a630:	075a      	lsls	r2, r3, #29
 800a632:	d505      	bpl.n	800a640 <__sflush_r+0x48>
 800a634:	6863      	ldr	r3, [r4, #4]
 800a636:	1ac0      	subs	r0, r0, r3
 800a638:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800a63a:	b10b      	cbz	r3, 800a640 <__sflush_r+0x48>
 800a63c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800a63e:	1ac0      	subs	r0, r0, r3
 800a640:	2300      	movs	r3, #0
 800a642:	4602      	mov	r2, r0
 800a644:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800a646:	6a21      	ldr	r1, [r4, #32]
 800a648:	4628      	mov	r0, r5
 800a64a:	47b0      	blx	r6
 800a64c:	1c43      	adds	r3, r0, #1
 800a64e:	89a3      	ldrh	r3, [r4, #12]
 800a650:	d106      	bne.n	800a660 <__sflush_r+0x68>
 800a652:	6829      	ldr	r1, [r5, #0]
 800a654:	291d      	cmp	r1, #29
 800a656:	d848      	bhi.n	800a6ea <__sflush_r+0xf2>
 800a658:	4a29      	ldr	r2, [pc, #164]	; (800a700 <__sflush_r+0x108>)
 800a65a:	40ca      	lsrs	r2, r1
 800a65c:	07d6      	lsls	r6, r2, #31
 800a65e:	d544      	bpl.n	800a6ea <__sflush_r+0xf2>
 800a660:	2200      	movs	r2, #0
 800a662:	6062      	str	r2, [r4, #4]
 800a664:	04d9      	lsls	r1, r3, #19
 800a666:	6922      	ldr	r2, [r4, #16]
 800a668:	6022      	str	r2, [r4, #0]
 800a66a:	d504      	bpl.n	800a676 <__sflush_r+0x7e>
 800a66c:	1c42      	adds	r2, r0, #1
 800a66e:	d101      	bne.n	800a674 <__sflush_r+0x7c>
 800a670:	682b      	ldr	r3, [r5, #0]
 800a672:	b903      	cbnz	r3, 800a676 <__sflush_r+0x7e>
 800a674:	6560      	str	r0, [r4, #84]	; 0x54
 800a676:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a678:	602f      	str	r7, [r5, #0]
 800a67a:	2900      	cmp	r1, #0
 800a67c:	d0c9      	beq.n	800a612 <__sflush_r+0x1a>
 800a67e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a682:	4299      	cmp	r1, r3
 800a684:	d002      	beq.n	800a68c <__sflush_r+0x94>
 800a686:	4628      	mov	r0, r5
 800a688:	f000 fcaa 	bl	800afe0 <_free_r>
 800a68c:	2000      	movs	r0, #0
 800a68e:	6360      	str	r0, [r4, #52]	; 0x34
 800a690:	e7c0      	b.n	800a614 <__sflush_r+0x1c>
 800a692:	2301      	movs	r3, #1
 800a694:	4628      	mov	r0, r5
 800a696:	47b0      	blx	r6
 800a698:	1c41      	adds	r1, r0, #1
 800a69a:	d1c8      	bne.n	800a62e <__sflush_r+0x36>
 800a69c:	682b      	ldr	r3, [r5, #0]
 800a69e:	2b00      	cmp	r3, #0
 800a6a0:	d0c5      	beq.n	800a62e <__sflush_r+0x36>
 800a6a2:	2b1d      	cmp	r3, #29
 800a6a4:	d001      	beq.n	800a6aa <__sflush_r+0xb2>
 800a6a6:	2b16      	cmp	r3, #22
 800a6a8:	d101      	bne.n	800a6ae <__sflush_r+0xb6>
 800a6aa:	602f      	str	r7, [r5, #0]
 800a6ac:	e7b1      	b.n	800a612 <__sflush_r+0x1a>
 800a6ae:	89a3      	ldrh	r3, [r4, #12]
 800a6b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6b4:	81a3      	strh	r3, [r4, #12]
 800a6b6:	e7ad      	b.n	800a614 <__sflush_r+0x1c>
 800a6b8:	690f      	ldr	r7, [r1, #16]
 800a6ba:	2f00      	cmp	r7, #0
 800a6bc:	d0a9      	beq.n	800a612 <__sflush_r+0x1a>
 800a6be:	0793      	lsls	r3, r2, #30
 800a6c0:	680e      	ldr	r6, [r1, #0]
 800a6c2:	bf08      	it	eq
 800a6c4:	694b      	ldreq	r3, [r1, #20]
 800a6c6:	600f      	str	r7, [r1, #0]
 800a6c8:	bf18      	it	ne
 800a6ca:	2300      	movne	r3, #0
 800a6cc:	eba6 0807 	sub.w	r8, r6, r7
 800a6d0:	608b      	str	r3, [r1, #8]
 800a6d2:	f1b8 0f00 	cmp.w	r8, #0
 800a6d6:	dd9c      	ble.n	800a612 <__sflush_r+0x1a>
 800a6d8:	4643      	mov	r3, r8
 800a6da:	463a      	mov	r2, r7
 800a6dc:	6a21      	ldr	r1, [r4, #32]
 800a6de:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800a6e0:	4628      	mov	r0, r5
 800a6e2:	47b0      	blx	r6
 800a6e4:	2800      	cmp	r0, #0
 800a6e6:	dc06      	bgt.n	800a6f6 <__sflush_r+0xfe>
 800a6e8:	89a3      	ldrh	r3, [r4, #12]
 800a6ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a6ee:	81a3      	strh	r3, [r4, #12]
 800a6f0:	f04f 30ff 	mov.w	r0, #4294967295
 800a6f4:	e78e      	b.n	800a614 <__sflush_r+0x1c>
 800a6f6:	4407      	add	r7, r0
 800a6f8:	eba8 0800 	sub.w	r8, r8, r0
 800a6fc:	e7e9      	b.n	800a6d2 <__sflush_r+0xda>
 800a6fe:	bf00      	nop
 800a700:	20400001 	.word	0x20400001

0800a704 <_fflush_r>:
 800a704:	b538      	push	{r3, r4, r5, lr}
 800a706:	690b      	ldr	r3, [r1, #16]
 800a708:	4605      	mov	r5, r0
 800a70a:	460c      	mov	r4, r1
 800a70c:	b1db      	cbz	r3, 800a746 <_fflush_r+0x42>
 800a70e:	b118      	cbz	r0, 800a718 <_fflush_r+0x14>
 800a710:	6983      	ldr	r3, [r0, #24]
 800a712:	b90b      	cbnz	r3, 800a718 <_fflush_r+0x14>
 800a714:	f000 f860 	bl	800a7d8 <__sinit>
 800a718:	4b0c      	ldr	r3, [pc, #48]	; (800a74c <_fflush_r+0x48>)
 800a71a:	429c      	cmp	r4, r3
 800a71c:	d109      	bne.n	800a732 <_fflush_r+0x2e>
 800a71e:	686c      	ldr	r4, [r5, #4]
 800a720:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a724:	b17b      	cbz	r3, 800a746 <_fflush_r+0x42>
 800a726:	4621      	mov	r1, r4
 800a728:	4628      	mov	r0, r5
 800a72a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800a72e:	f7ff bf63 	b.w	800a5f8 <__sflush_r>
 800a732:	4b07      	ldr	r3, [pc, #28]	; (800a750 <_fflush_r+0x4c>)
 800a734:	429c      	cmp	r4, r3
 800a736:	d101      	bne.n	800a73c <_fflush_r+0x38>
 800a738:	68ac      	ldr	r4, [r5, #8]
 800a73a:	e7f1      	b.n	800a720 <_fflush_r+0x1c>
 800a73c:	4b05      	ldr	r3, [pc, #20]	; (800a754 <_fflush_r+0x50>)
 800a73e:	429c      	cmp	r4, r3
 800a740:	bf08      	it	eq
 800a742:	68ec      	ldreq	r4, [r5, #12]
 800a744:	e7ec      	b.n	800a720 <_fflush_r+0x1c>
 800a746:	2000      	movs	r0, #0
 800a748:	bd38      	pop	{r3, r4, r5, pc}
 800a74a:	bf00      	nop
 800a74c:	0800c88c 	.word	0x0800c88c
 800a750:	0800c8ac 	.word	0x0800c8ac
 800a754:	0800c86c 	.word	0x0800c86c

0800a758 <std>:
 800a758:	2300      	movs	r3, #0
 800a75a:	b510      	push	{r4, lr}
 800a75c:	4604      	mov	r4, r0
 800a75e:	e9c0 3300 	strd	r3, r3, [r0]
 800a762:	6083      	str	r3, [r0, #8]
 800a764:	8181      	strh	r1, [r0, #12]
 800a766:	6643      	str	r3, [r0, #100]	; 0x64
 800a768:	81c2      	strh	r2, [r0, #14]
 800a76a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800a76e:	6183      	str	r3, [r0, #24]
 800a770:	4619      	mov	r1, r3
 800a772:	2208      	movs	r2, #8
 800a774:	305c      	adds	r0, #92	; 0x5c
 800a776:	f7fe fa58 	bl	8008c2a <memset>
 800a77a:	4b05      	ldr	r3, [pc, #20]	; (800a790 <std+0x38>)
 800a77c:	6263      	str	r3, [r4, #36]	; 0x24
 800a77e:	4b05      	ldr	r3, [pc, #20]	; (800a794 <std+0x3c>)
 800a780:	62a3      	str	r3, [r4, #40]	; 0x28
 800a782:	4b05      	ldr	r3, [pc, #20]	; (800a798 <std+0x40>)
 800a784:	62e3      	str	r3, [r4, #44]	; 0x2c
 800a786:	4b05      	ldr	r3, [pc, #20]	; (800a79c <std+0x44>)
 800a788:	6224      	str	r4, [r4, #32]
 800a78a:	6323      	str	r3, [r4, #48]	; 0x30
 800a78c:	bd10      	pop	{r4, pc}
 800a78e:	bf00      	nop
 800a790:	0800b675 	.word	0x0800b675
 800a794:	0800b697 	.word	0x0800b697
 800a798:	0800b6cf 	.word	0x0800b6cf
 800a79c:	0800b6f3 	.word	0x0800b6f3

0800a7a0 <_cleanup_r>:
 800a7a0:	4901      	ldr	r1, [pc, #4]	; (800a7a8 <_cleanup_r+0x8>)
 800a7a2:	f000 b885 	b.w	800a8b0 <_fwalk_reent>
 800a7a6:	bf00      	nop
 800a7a8:	0800a705 	.word	0x0800a705

0800a7ac <__sfmoreglue>:
 800a7ac:	b570      	push	{r4, r5, r6, lr}
 800a7ae:	1e4a      	subs	r2, r1, #1
 800a7b0:	2568      	movs	r5, #104	; 0x68
 800a7b2:	4355      	muls	r5, r2
 800a7b4:	460e      	mov	r6, r1
 800a7b6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800a7ba:	f000 fc5f 	bl	800b07c <_malloc_r>
 800a7be:	4604      	mov	r4, r0
 800a7c0:	b140      	cbz	r0, 800a7d4 <__sfmoreglue+0x28>
 800a7c2:	2100      	movs	r1, #0
 800a7c4:	e9c0 1600 	strd	r1, r6, [r0]
 800a7c8:	300c      	adds	r0, #12
 800a7ca:	60a0      	str	r0, [r4, #8]
 800a7cc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800a7d0:	f7fe fa2b 	bl	8008c2a <memset>
 800a7d4:	4620      	mov	r0, r4
 800a7d6:	bd70      	pop	{r4, r5, r6, pc}

0800a7d8 <__sinit>:
 800a7d8:	6983      	ldr	r3, [r0, #24]
 800a7da:	b510      	push	{r4, lr}
 800a7dc:	4604      	mov	r4, r0
 800a7de:	bb33      	cbnz	r3, 800a82e <__sinit+0x56>
 800a7e0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800a7e4:	6503      	str	r3, [r0, #80]	; 0x50
 800a7e6:	4b12      	ldr	r3, [pc, #72]	; (800a830 <__sinit+0x58>)
 800a7e8:	4a12      	ldr	r2, [pc, #72]	; (800a834 <__sinit+0x5c>)
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	6282      	str	r2, [r0, #40]	; 0x28
 800a7ee:	4298      	cmp	r0, r3
 800a7f0:	bf04      	itt	eq
 800a7f2:	2301      	moveq	r3, #1
 800a7f4:	6183      	streq	r3, [r0, #24]
 800a7f6:	f000 f81f 	bl	800a838 <__sfp>
 800a7fa:	6060      	str	r0, [r4, #4]
 800a7fc:	4620      	mov	r0, r4
 800a7fe:	f000 f81b 	bl	800a838 <__sfp>
 800a802:	60a0      	str	r0, [r4, #8]
 800a804:	4620      	mov	r0, r4
 800a806:	f000 f817 	bl	800a838 <__sfp>
 800a80a:	2200      	movs	r2, #0
 800a80c:	60e0      	str	r0, [r4, #12]
 800a80e:	2104      	movs	r1, #4
 800a810:	6860      	ldr	r0, [r4, #4]
 800a812:	f7ff ffa1 	bl	800a758 <std>
 800a816:	2201      	movs	r2, #1
 800a818:	2109      	movs	r1, #9
 800a81a:	68a0      	ldr	r0, [r4, #8]
 800a81c:	f7ff ff9c 	bl	800a758 <std>
 800a820:	2202      	movs	r2, #2
 800a822:	2112      	movs	r1, #18
 800a824:	68e0      	ldr	r0, [r4, #12]
 800a826:	f7ff ff97 	bl	800a758 <std>
 800a82a:	2301      	movs	r3, #1
 800a82c:	61a3      	str	r3, [r4, #24]
 800a82e:	bd10      	pop	{r4, pc}
 800a830:	0800c824 	.word	0x0800c824
 800a834:	0800a7a1 	.word	0x0800a7a1

0800a838 <__sfp>:
 800a838:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a83a:	4b1b      	ldr	r3, [pc, #108]	; (800a8a8 <__sfp+0x70>)
 800a83c:	681e      	ldr	r6, [r3, #0]
 800a83e:	69b3      	ldr	r3, [r6, #24]
 800a840:	4607      	mov	r7, r0
 800a842:	b913      	cbnz	r3, 800a84a <__sfp+0x12>
 800a844:	4630      	mov	r0, r6
 800a846:	f7ff ffc7 	bl	800a7d8 <__sinit>
 800a84a:	3648      	adds	r6, #72	; 0x48
 800a84c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800a850:	3b01      	subs	r3, #1
 800a852:	d503      	bpl.n	800a85c <__sfp+0x24>
 800a854:	6833      	ldr	r3, [r6, #0]
 800a856:	b133      	cbz	r3, 800a866 <__sfp+0x2e>
 800a858:	6836      	ldr	r6, [r6, #0]
 800a85a:	e7f7      	b.n	800a84c <__sfp+0x14>
 800a85c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800a860:	b16d      	cbz	r5, 800a87e <__sfp+0x46>
 800a862:	3468      	adds	r4, #104	; 0x68
 800a864:	e7f4      	b.n	800a850 <__sfp+0x18>
 800a866:	2104      	movs	r1, #4
 800a868:	4638      	mov	r0, r7
 800a86a:	f7ff ff9f 	bl	800a7ac <__sfmoreglue>
 800a86e:	6030      	str	r0, [r6, #0]
 800a870:	2800      	cmp	r0, #0
 800a872:	d1f1      	bne.n	800a858 <__sfp+0x20>
 800a874:	230c      	movs	r3, #12
 800a876:	603b      	str	r3, [r7, #0]
 800a878:	4604      	mov	r4, r0
 800a87a:	4620      	mov	r0, r4
 800a87c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a87e:	4b0b      	ldr	r3, [pc, #44]	; (800a8ac <__sfp+0x74>)
 800a880:	6665      	str	r5, [r4, #100]	; 0x64
 800a882:	e9c4 5500 	strd	r5, r5, [r4]
 800a886:	60a5      	str	r5, [r4, #8]
 800a888:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800a88c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800a890:	2208      	movs	r2, #8
 800a892:	4629      	mov	r1, r5
 800a894:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800a898:	f7fe f9c7 	bl	8008c2a <memset>
 800a89c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800a8a0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800a8a4:	e7e9      	b.n	800a87a <__sfp+0x42>
 800a8a6:	bf00      	nop
 800a8a8:	0800c824 	.word	0x0800c824
 800a8ac:	ffff0001 	.word	0xffff0001

0800a8b0 <_fwalk_reent>:
 800a8b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a8b4:	4680      	mov	r8, r0
 800a8b6:	4689      	mov	r9, r1
 800a8b8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800a8bc:	2600      	movs	r6, #0
 800a8be:	b914      	cbnz	r4, 800a8c6 <_fwalk_reent+0x16>
 800a8c0:	4630      	mov	r0, r6
 800a8c2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a8c6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800a8ca:	3f01      	subs	r7, #1
 800a8cc:	d501      	bpl.n	800a8d2 <_fwalk_reent+0x22>
 800a8ce:	6824      	ldr	r4, [r4, #0]
 800a8d0:	e7f5      	b.n	800a8be <_fwalk_reent+0xe>
 800a8d2:	89ab      	ldrh	r3, [r5, #12]
 800a8d4:	2b01      	cmp	r3, #1
 800a8d6:	d907      	bls.n	800a8e8 <_fwalk_reent+0x38>
 800a8d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800a8dc:	3301      	adds	r3, #1
 800a8de:	d003      	beq.n	800a8e8 <_fwalk_reent+0x38>
 800a8e0:	4629      	mov	r1, r5
 800a8e2:	4640      	mov	r0, r8
 800a8e4:	47c8      	blx	r9
 800a8e6:	4306      	orrs	r6, r0
 800a8e8:	3568      	adds	r5, #104	; 0x68
 800a8ea:	e7ee      	b.n	800a8ca <_fwalk_reent+0x1a>

0800a8ec <__locale_ctype_ptr_l>:
 800a8ec:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800a8f0:	4770      	bx	lr
	...

0800a8f4 <_localeconv_r>:
 800a8f4:	4b04      	ldr	r3, [pc, #16]	; (800a908 <_localeconv_r+0x14>)
 800a8f6:	681b      	ldr	r3, [r3, #0]
 800a8f8:	6a18      	ldr	r0, [r3, #32]
 800a8fa:	4b04      	ldr	r3, [pc, #16]	; (800a90c <_localeconv_r+0x18>)
 800a8fc:	2800      	cmp	r0, #0
 800a8fe:	bf08      	it	eq
 800a900:	4618      	moveq	r0, r3
 800a902:	30f0      	adds	r0, #240	; 0xf0
 800a904:	4770      	bx	lr
 800a906:	bf00      	nop
 800a908:	2000020c 	.word	0x2000020c
 800a90c:	20000270 	.word	0x20000270

0800a910 <__swhatbuf_r>:
 800a910:	b570      	push	{r4, r5, r6, lr}
 800a912:	460e      	mov	r6, r1
 800a914:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a918:	2900      	cmp	r1, #0
 800a91a:	b096      	sub	sp, #88	; 0x58
 800a91c:	4614      	mov	r4, r2
 800a91e:	461d      	mov	r5, r3
 800a920:	da07      	bge.n	800a932 <__swhatbuf_r+0x22>
 800a922:	2300      	movs	r3, #0
 800a924:	602b      	str	r3, [r5, #0]
 800a926:	89b3      	ldrh	r3, [r6, #12]
 800a928:	061a      	lsls	r2, r3, #24
 800a92a:	d410      	bmi.n	800a94e <__swhatbuf_r+0x3e>
 800a92c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a930:	e00e      	b.n	800a950 <__swhatbuf_r+0x40>
 800a932:	466a      	mov	r2, sp
 800a934:	f000 ff10 	bl	800b758 <_fstat_r>
 800a938:	2800      	cmp	r0, #0
 800a93a:	dbf2      	blt.n	800a922 <__swhatbuf_r+0x12>
 800a93c:	9a01      	ldr	r2, [sp, #4]
 800a93e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800a942:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800a946:	425a      	negs	r2, r3
 800a948:	415a      	adcs	r2, r3
 800a94a:	602a      	str	r2, [r5, #0]
 800a94c:	e7ee      	b.n	800a92c <__swhatbuf_r+0x1c>
 800a94e:	2340      	movs	r3, #64	; 0x40
 800a950:	2000      	movs	r0, #0
 800a952:	6023      	str	r3, [r4, #0]
 800a954:	b016      	add	sp, #88	; 0x58
 800a956:	bd70      	pop	{r4, r5, r6, pc}

0800a958 <__smakebuf_r>:
 800a958:	898b      	ldrh	r3, [r1, #12]
 800a95a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a95c:	079d      	lsls	r5, r3, #30
 800a95e:	4606      	mov	r6, r0
 800a960:	460c      	mov	r4, r1
 800a962:	d507      	bpl.n	800a974 <__smakebuf_r+0x1c>
 800a964:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800a968:	6023      	str	r3, [r4, #0]
 800a96a:	6123      	str	r3, [r4, #16]
 800a96c:	2301      	movs	r3, #1
 800a96e:	6163      	str	r3, [r4, #20]
 800a970:	b002      	add	sp, #8
 800a972:	bd70      	pop	{r4, r5, r6, pc}
 800a974:	ab01      	add	r3, sp, #4
 800a976:	466a      	mov	r2, sp
 800a978:	f7ff ffca 	bl	800a910 <__swhatbuf_r>
 800a97c:	9900      	ldr	r1, [sp, #0]
 800a97e:	4605      	mov	r5, r0
 800a980:	4630      	mov	r0, r6
 800a982:	f000 fb7b 	bl	800b07c <_malloc_r>
 800a986:	b948      	cbnz	r0, 800a99c <__smakebuf_r+0x44>
 800a988:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a98c:	059a      	lsls	r2, r3, #22
 800a98e:	d4ef      	bmi.n	800a970 <__smakebuf_r+0x18>
 800a990:	f023 0303 	bic.w	r3, r3, #3
 800a994:	f043 0302 	orr.w	r3, r3, #2
 800a998:	81a3      	strh	r3, [r4, #12]
 800a99a:	e7e3      	b.n	800a964 <__smakebuf_r+0xc>
 800a99c:	4b0d      	ldr	r3, [pc, #52]	; (800a9d4 <__smakebuf_r+0x7c>)
 800a99e:	62b3      	str	r3, [r6, #40]	; 0x28
 800a9a0:	89a3      	ldrh	r3, [r4, #12]
 800a9a2:	6020      	str	r0, [r4, #0]
 800a9a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800a9a8:	81a3      	strh	r3, [r4, #12]
 800a9aa:	9b00      	ldr	r3, [sp, #0]
 800a9ac:	6163      	str	r3, [r4, #20]
 800a9ae:	9b01      	ldr	r3, [sp, #4]
 800a9b0:	6120      	str	r0, [r4, #16]
 800a9b2:	b15b      	cbz	r3, 800a9cc <__smakebuf_r+0x74>
 800a9b4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800a9b8:	4630      	mov	r0, r6
 800a9ba:	f000 fedf 	bl	800b77c <_isatty_r>
 800a9be:	b128      	cbz	r0, 800a9cc <__smakebuf_r+0x74>
 800a9c0:	89a3      	ldrh	r3, [r4, #12]
 800a9c2:	f023 0303 	bic.w	r3, r3, #3
 800a9c6:	f043 0301 	orr.w	r3, r3, #1
 800a9ca:	81a3      	strh	r3, [r4, #12]
 800a9cc:	89a3      	ldrh	r3, [r4, #12]
 800a9ce:	431d      	orrs	r5, r3
 800a9d0:	81a5      	strh	r5, [r4, #12]
 800a9d2:	e7cd      	b.n	800a970 <__smakebuf_r+0x18>
 800a9d4:	0800a7a1 	.word	0x0800a7a1

0800a9d8 <malloc>:
 800a9d8:	4b02      	ldr	r3, [pc, #8]	; (800a9e4 <malloc+0xc>)
 800a9da:	4601      	mov	r1, r0
 800a9dc:	6818      	ldr	r0, [r3, #0]
 800a9de:	f000 bb4d 	b.w	800b07c <_malloc_r>
 800a9e2:	bf00      	nop
 800a9e4:	2000020c 	.word	0x2000020c

0800a9e8 <__ascii_mbtowc>:
 800a9e8:	b082      	sub	sp, #8
 800a9ea:	b901      	cbnz	r1, 800a9ee <__ascii_mbtowc+0x6>
 800a9ec:	a901      	add	r1, sp, #4
 800a9ee:	b142      	cbz	r2, 800aa02 <__ascii_mbtowc+0x1a>
 800a9f0:	b14b      	cbz	r3, 800aa06 <__ascii_mbtowc+0x1e>
 800a9f2:	7813      	ldrb	r3, [r2, #0]
 800a9f4:	600b      	str	r3, [r1, #0]
 800a9f6:	7812      	ldrb	r2, [r2, #0]
 800a9f8:	1c10      	adds	r0, r2, #0
 800a9fa:	bf18      	it	ne
 800a9fc:	2001      	movne	r0, #1
 800a9fe:	b002      	add	sp, #8
 800aa00:	4770      	bx	lr
 800aa02:	4610      	mov	r0, r2
 800aa04:	e7fb      	b.n	800a9fe <__ascii_mbtowc+0x16>
 800aa06:	f06f 0001 	mvn.w	r0, #1
 800aa0a:	e7f8      	b.n	800a9fe <__ascii_mbtowc+0x16>

0800aa0c <_Balloc>:
 800aa0c:	b570      	push	{r4, r5, r6, lr}
 800aa0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800aa10:	4604      	mov	r4, r0
 800aa12:	460e      	mov	r6, r1
 800aa14:	b93d      	cbnz	r5, 800aa26 <_Balloc+0x1a>
 800aa16:	2010      	movs	r0, #16
 800aa18:	f7ff ffde 	bl	800a9d8 <malloc>
 800aa1c:	6260      	str	r0, [r4, #36]	; 0x24
 800aa1e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800aa22:	6005      	str	r5, [r0, #0]
 800aa24:	60c5      	str	r5, [r0, #12]
 800aa26:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800aa28:	68eb      	ldr	r3, [r5, #12]
 800aa2a:	b183      	cbz	r3, 800aa4e <_Balloc+0x42>
 800aa2c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa2e:	68db      	ldr	r3, [r3, #12]
 800aa30:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800aa34:	b9b8      	cbnz	r0, 800aa66 <_Balloc+0x5a>
 800aa36:	2101      	movs	r1, #1
 800aa38:	fa01 f506 	lsl.w	r5, r1, r6
 800aa3c:	1d6a      	adds	r2, r5, #5
 800aa3e:	0092      	lsls	r2, r2, #2
 800aa40:	4620      	mov	r0, r4
 800aa42:	f000 fabf 	bl	800afc4 <_calloc_r>
 800aa46:	b160      	cbz	r0, 800aa62 <_Balloc+0x56>
 800aa48:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800aa4c:	e00e      	b.n	800aa6c <_Balloc+0x60>
 800aa4e:	2221      	movs	r2, #33	; 0x21
 800aa50:	2104      	movs	r1, #4
 800aa52:	4620      	mov	r0, r4
 800aa54:	f000 fab6 	bl	800afc4 <_calloc_r>
 800aa58:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800aa5a:	60e8      	str	r0, [r5, #12]
 800aa5c:	68db      	ldr	r3, [r3, #12]
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d1e4      	bne.n	800aa2c <_Balloc+0x20>
 800aa62:	2000      	movs	r0, #0
 800aa64:	bd70      	pop	{r4, r5, r6, pc}
 800aa66:	6802      	ldr	r2, [r0, #0]
 800aa68:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800aa6c:	2300      	movs	r3, #0
 800aa6e:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800aa72:	e7f7      	b.n	800aa64 <_Balloc+0x58>

0800aa74 <_Bfree>:
 800aa74:	b570      	push	{r4, r5, r6, lr}
 800aa76:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800aa78:	4606      	mov	r6, r0
 800aa7a:	460d      	mov	r5, r1
 800aa7c:	b93c      	cbnz	r4, 800aa8e <_Bfree+0x1a>
 800aa7e:	2010      	movs	r0, #16
 800aa80:	f7ff ffaa 	bl	800a9d8 <malloc>
 800aa84:	6270      	str	r0, [r6, #36]	; 0x24
 800aa86:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800aa8a:	6004      	str	r4, [r0, #0]
 800aa8c:	60c4      	str	r4, [r0, #12]
 800aa8e:	b13d      	cbz	r5, 800aaa0 <_Bfree+0x2c>
 800aa90:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800aa92:	686a      	ldr	r2, [r5, #4]
 800aa94:	68db      	ldr	r3, [r3, #12]
 800aa96:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800aa9a:	6029      	str	r1, [r5, #0]
 800aa9c:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800aaa0:	bd70      	pop	{r4, r5, r6, pc}

0800aaa2 <__multadd>:
 800aaa2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800aaa6:	690d      	ldr	r5, [r1, #16]
 800aaa8:	461f      	mov	r7, r3
 800aaaa:	4606      	mov	r6, r0
 800aaac:	460c      	mov	r4, r1
 800aaae:	f101 0c14 	add.w	ip, r1, #20
 800aab2:	2300      	movs	r3, #0
 800aab4:	f8dc 0000 	ldr.w	r0, [ip]
 800aab8:	b281      	uxth	r1, r0
 800aaba:	fb02 7101 	mla	r1, r2, r1, r7
 800aabe:	0c0f      	lsrs	r7, r1, #16
 800aac0:	0c00      	lsrs	r0, r0, #16
 800aac2:	fb02 7000 	mla	r0, r2, r0, r7
 800aac6:	b289      	uxth	r1, r1
 800aac8:	3301      	adds	r3, #1
 800aaca:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800aace:	429d      	cmp	r5, r3
 800aad0:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800aad4:	f84c 1b04 	str.w	r1, [ip], #4
 800aad8:	dcec      	bgt.n	800aab4 <__multadd+0x12>
 800aada:	b1d7      	cbz	r7, 800ab12 <__multadd+0x70>
 800aadc:	68a3      	ldr	r3, [r4, #8]
 800aade:	42ab      	cmp	r3, r5
 800aae0:	dc12      	bgt.n	800ab08 <__multadd+0x66>
 800aae2:	6861      	ldr	r1, [r4, #4]
 800aae4:	4630      	mov	r0, r6
 800aae6:	3101      	adds	r1, #1
 800aae8:	f7ff ff90 	bl	800aa0c <_Balloc>
 800aaec:	6922      	ldr	r2, [r4, #16]
 800aaee:	3202      	adds	r2, #2
 800aaf0:	f104 010c 	add.w	r1, r4, #12
 800aaf4:	4680      	mov	r8, r0
 800aaf6:	0092      	lsls	r2, r2, #2
 800aaf8:	300c      	adds	r0, #12
 800aafa:	f7fe f88b 	bl	8008c14 <memcpy>
 800aafe:	4621      	mov	r1, r4
 800ab00:	4630      	mov	r0, r6
 800ab02:	f7ff ffb7 	bl	800aa74 <_Bfree>
 800ab06:	4644      	mov	r4, r8
 800ab08:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800ab0c:	3501      	adds	r5, #1
 800ab0e:	615f      	str	r7, [r3, #20]
 800ab10:	6125      	str	r5, [r4, #16]
 800ab12:	4620      	mov	r0, r4
 800ab14:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800ab18 <__hi0bits>:
 800ab18:	0c02      	lsrs	r2, r0, #16
 800ab1a:	0412      	lsls	r2, r2, #16
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	b9b2      	cbnz	r2, 800ab4e <__hi0bits+0x36>
 800ab20:	0403      	lsls	r3, r0, #16
 800ab22:	2010      	movs	r0, #16
 800ab24:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800ab28:	bf04      	itt	eq
 800ab2a:	021b      	lsleq	r3, r3, #8
 800ab2c:	3008      	addeq	r0, #8
 800ab2e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800ab32:	bf04      	itt	eq
 800ab34:	011b      	lsleq	r3, r3, #4
 800ab36:	3004      	addeq	r0, #4
 800ab38:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800ab3c:	bf04      	itt	eq
 800ab3e:	009b      	lsleq	r3, r3, #2
 800ab40:	3002      	addeq	r0, #2
 800ab42:	2b00      	cmp	r3, #0
 800ab44:	db06      	blt.n	800ab54 <__hi0bits+0x3c>
 800ab46:	005b      	lsls	r3, r3, #1
 800ab48:	d503      	bpl.n	800ab52 <__hi0bits+0x3a>
 800ab4a:	3001      	adds	r0, #1
 800ab4c:	4770      	bx	lr
 800ab4e:	2000      	movs	r0, #0
 800ab50:	e7e8      	b.n	800ab24 <__hi0bits+0xc>
 800ab52:	2020      	movs	r0, #32
 800ab54:	4770      	bx	lr

0800ab56 <__lo0bits>:
 800ab56:	6803      	ldr	r3, [r0, #0]
 800ab58:	f013 0207 	ands.w	r2, r3, #7
 800ab5c:	4601      	mov	r1, r0
 800ab5e:	d00b      	beq.n	800ab78 <__lo0bits+0x22>
 800ab60:	07da      	lsls	r2, r3, #31
 800ab62:	d423      	bmi.n	800abac <__lo0bits+0x56>
 800ab64:	0798      	lsls	r0, r3, #30
 800ab66:	bf49      	itett	mi
 800ab68:	085b      	lsrmi	r3, r3, #1
 800ab6a:	089b      	lsrpl	r3, r3, #2
 800ab6c:	2001      	movmi	r0, #1
 800ab6e:	600b      	strmi	r3, [r1, #0]
 800ab70:	bf5c      	itt	pl
 800ab72:	600b      	strpl	r3, [r1, #0]
 800ab74:	2002      	movpl	r0, #2
 800ab76:	4770      	bx	lr
 800ab78:	b298      	uxth	r0, r3
 800ab7a:	b9a8      	cbnz	r0, 800aba8 <__lo0bits+0x52>
 800ab7c:	0c1b      	lsrs	r3, r3, #16
 800ab7e:	2010      	movs	r0, #16
 800ab80:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ab84:	bf04      	itt	eq
 800ab86:	0a1b      	lsreq	r3, r3, #8
 800ab88:	3008      	addeq	r0, #8
 800ab8a:	071a      	lsls	r2, r3, #28
 800ab8c:	bf04      	itt	eq
 800ab8e:	091b      	lsreq	r3, r3, #4
 800ab90:	3004      	addeq	r0, #4
 800ab92:	079a      	lsls	r2, r3, #30
 800ab94:	bf04      	itt	eq
 800ab96:	089b      	lsreq	r3, r3, #2
 800ab98:	3002      	addeq	r0, #2
 800ab9a:	07da      	lsls	r2, r3, #31
 800ab9c:	d402      	bmi.n	800aba4 <__lo0bits+0x4e>
 800ab9e:	085b      	lsrs	r3, r3, #1
 800aba0:	d006      	beq.n	800abb0 <__lo0bits+0x5a>
 800aba2:	3001      	adds	r0, #1
 800aba4:	600b      	str	r3, [r1, #0]
 800aba6:	4770      	bx	lr
 800aba8:	4610      	mov	r0, r2
 800abaa:	e7e9      	b.n	800ab80 <__lo0bits+0x2a>
 800abac:	2000      	movs	r0, #0
 800abae:	4770      	bx	lr
 800abb0:	2020      	movs	r0, #32
 800abb2:	4770      	bx	lr

0800abb4 <__i2b>:
 800abb4:	b510      	push	{r4, lr}
 800abb6:	460c      	mov	r4, r1
 800abb8:	2101      	movs	r1, #1
 800abba:	f7ff ff27 	bl	800aa0c <_Balloc>
 800abbe:	2201      	movs	r2, #1
 800abc0:	6144      	str	r4, [r0, #20]
 800abc2:	6102      	str	r2, [r0, #16]
 800abc4:	bd10      	pop	{r4, pc}

0800abc6 <__multiply>:
 800abc6:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800abca:	4614      	mov	r4, r2
 800abcc:	690a      	ldr	r2, [r1, #16]
 800abce:	6923      	ldr	r3, [r4, #16]
 800abd0:	429a      	cmp	r2, r3
 800abd2:	bfb8      	it	lt
 800abd4:	460b      	movlt	r3, r1
 800abd6:	4688      	mov	r8, r1
 800abd8:	bfbc      	itt	lt
 800abda:	46a0      	movlt	r8, r4
 800abdc:	461c      	movlt	r4, r3
 800abde:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800abe2:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800abe6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800abea:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800abee:	eb07 0609 	add.w	r6, r7, r9
 800abf2:	42b3      	cmp	r3, r6
 800abf4:	bfb8      	it	lt
 800abf6:	3101      	addlt	r1, #1
 800abf8:	f7ff ff08 	bl	800aa0c <_Balloc>
 800abfc:	f100 0514 	add.w	r5, r0, #20
 800ac00:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ac04:	462b      	mov	r3, r5
 800ac06:	2200      	movs	r2, #0
 800ac08:	4573      	cmp	r3, lr
 800ac0a:	d316      	bcc.n	800ac3a <__multiply+0x74>
 800ac0c:	f104 0214 	add.w	r2, r4, #20
 800ac10:	f108 0114 	add.w	r1, r8, #20
 800ac14:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ac18:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ac1c:	9300      	str	r3, [sp, #0]
 800ac1e:	9b00      	ldr	r3, [sp, #0]
 800ac20:	9201      	str	r2, [sp, #4]
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d80c      	bhi.n	800ac40 <__multiply+0x7a>
 800ac26:	2e00      	cmp	r6, #0
 800ac28:	dd03      	ble.n	800ac32 <__multiply+0x6c>
 800ac2a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ac2e:	2b00      	cmp	r3, #0
 800ac30:	d05d      	beq.n	800acee <__multiply+0x128>
 800ac32:	6106      	str	r6, [r0, #16]
 800ac34:	b003      	add	sp, #12
 800ac36:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ac3a:	f843 2b04 	str.w	r2, [r3], #4
 800ac3e:	e7e3      	b.n	800ac08 <__multiply+0x42>
 800ac40:	f8b2 b000 	ldrh.w	fp, [r2]
 800ac44:	f1bb 0f00 	cmp.w	fp, #0
 800ac48:	d023      	beq.n	800ac92 <__multiply+0xcc>
 800ac4a:	4689      	mov	r9, r1
 800ac4c:	46ac      	mov	ip, r5
 800ac4e:	f04f 0800 	mov.w	r8, #0
 800ac52:	f859 4b04 	ldr.w	r4, [r9], #4
 800ac56:	f8dc a000 	ldr.w	sl, [ip]
 800ac5a:	b2a3      	uxth	r3, r4
 800ac5c:	fa1f fa8a 	uxth.w	sl, sl
 800ac60:	fb0b a303 	mla	r3, fp, r3, sl
 800ac64:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800ac68:	f8dc 4000 	ldr.w	r4, [ip]
 800ac6c:	4443      	add	r3, r8
 800ac6e:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ac72:	fb0b 840a 	mla	r4, fp, sl, r8
 800ac76:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800ac7a:	46e2      	mov	sl, ip
 800ac7c:	b29b      	uxth	r3, r3
 800ac7e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800ac82:	454f      	cmp	r7, r9
 800ac84:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800ac88:	f84a 3b04 	str.w	r3, [sl], #4
 800ac8c:	d82b      	bhi.n	800ace6 <__multiply+0x120>
 800ac8e:	f8cc 8004 	str.w	r8, [ip, #4]
 800ac92:	9b01      	ldr	r3, [sp, #4]
 800ac94:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800ac98:	3204      	adds	r2, #4
 800ac9a:	f1ba 0f00 	cmp.w	sl, #0
 800ac9e:	d020      	beq.n	800ace2 <__multiply+0x11c>
 800aca0:	682b      	ldr	r3, [r5, #0]
 800aca2:	4689      	mov	r9, r1
 800aca4:	46a8      	mov	r8, r5
 800aca6:	f04f 0b00 	mov.w	fp, #0
 800acaa:	f8b9 c000 	ldrh.w	ip, [r9]
 800acae:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800acb2:	fb0a 440c 	mla	r4, sl, ip, r4
 800acb6:	445c      	add	r4, fp
 800acb8:	46c4      	mov	ip, r8
 800acba:	b29b      	uxth	r3, r3
 800acbc:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800acc0:	f84c 3b04 	str.w	r3, [ip], #4
 800acc4:	f859 3b04 	ldr.w	r3, [r9], #4
 800acc8:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800accc:	0c1b      	lsrs	r3, r3, #16
 800acce:	fb0a b303 	mla	r3, sl, r3, fp
 800acd2:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800acd6:	454f      	cmp	r7, r9
 800acd8:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800acdc:	d805      	bhi.n	800acea <__multiply+0x124>
 800acde:	f8c8 3004 	str.w	r3, [r8, #4]
 800ace2:	3504      	adds	r5, #4
 800ace4:	e79b      	b.n	800ac1e <__multiply+0x58>
 800ace6:	46d4      	mov	ip, sl
 800ace8:	e7b3      	b.n	800ac52 <__multiply+0x8c>
 800acea:	46e0      	mov	r8, ip
 800acec:	e7dd      	b.n	800acaa <__multiply+0xe4>
 800acee:	3e01      	subs	r6, #1
 800acf0:	e799      	b.n	800ac26 <__multiply+0x60>
	...

0800acf4 <__pow5mult>:
 800acf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800acf8:	4615      	mov	r5, r2
 800acfa:	f012 0203 	ands.w	r2, r2, #3
 800acfe:	4606      	mov	r6, r0
 800ad00:	460f      	mov	r7, r1
 800ad02:	d007      	beq.n	800ad14 <__pow5mult+0x20>
 800ad04:	3a01      	subs	r2, #1
 800ad06:	4c21      	ldr	r4, [pc, #132]	; (800ad8c <__pow5mult+0x98>)
 800ad08:	2300      	movs	r3, #0
 800ad0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ad0e:	f7ff fec8 	bl	800aaa2 <__multadd>
 800ad12:	4607      	mov	r7, r0
 800ad14:	10ad      	asrs	r5, r5, #2
 800ad16:	d035      	beq.n	800ad84 <__pow5mult+0x90>
 800ad18:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800ad1a:	b93c      	cbnz	r4, 800ad2c <__pow5mult+0x38>
 800ad1c:	2010      	movs	r0, #16
 800ad1e:	f7ff fe5b 	bl	800a9d8 <malloc>
 800ad22:	6270      	str	r0, [r6, #36]	; 0x24
 800ad24:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800ad28:	6004      	str	r4, [r0, #0]
 800ad2a:	60c4      	str	r4, [r0, #12]
 800ad2c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800ad30:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad34:	b94c      	cbnz	r4, 800ad4a <__pow5mult+0x56>
 800ad36:	f240 2171 	movw	r1, #625	; 0x271
 800ad3a:	4630      	mov	r0, r6
 800ad3c:	f7ff ff3a 	bl	800abb4 <__i2b>
 800ad40:	2300      	movs	r3, #0
 800ad42:	f8c8 0008 	str.w	r0, [r8, #8]
 800ad46:	4604      	mov	r4, r0
 800ad48:	6003      	str	r3, [r0, #0]
 800ad4a:	f04f 0800 	mov.w	r8, #0
 800ad4e:	07eb      	lsls	r3, r5, #31
 800ad50:	d50a      	bpl.n	800ad68 <__pow5mult+0x74>
 800ad52:	4639      	mov	r1, r7
 800ad54:	4622      	mov	r2, r4
 800ad56:	4630      	mov	r0, r6
 800ad58:	f7ff ff35 	bl	800abc6 <__multiply>
 800ad5c:	4639      	mov	r1, r7
 800ad5e:	4681      	mov	r9, r0
 800ad60:	4630      	mov	r0, r6
 800ad62:	f7ff fe87 	bl	800aa74 <_Bfree>
 800ad66:	464f      	mov	r7, r9
 800ad68:	106d      	asrs	r5, r5, #1
 800ad6a:	d00b      	beq.n	800ad84 <__pow5mult+0x90>
 800ad6c:	6820      	ldr	r0, [r4, #0]
 800ad6e:	b938      	cbnz	r0, 800ad80 <__pow5mult+0x8c>
 800ad70:	4622      	mov	r2, r4
 800ad72:	4621      	mov	r1, r4
 800ad74:	4630      	mov	r0, r6
 800ad76:	f7ff ff26 	bl	800abc6 <__multiply>
 800ad7a:	6020      	str	r0, [r4, #0]
 800ad7c:	f8c0 8000 	str.w	r8, [r0]
 800ad80:	4604      	mov	r4, r0
 800ad82:	e7e4      	b.n	800ad4e <__pow5mult+0x5a>
 800ad84:	4638      	mov	r0, r7
 800ad86:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad8a:	bf00      	nop
 800ad8c:	0800c9c8 	.word	0x0800c9c8

0800ad90 <__lshift>:
 800ad90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ad94:	460c      	mov	r4, r1
 800ad96:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ad9a:	6923      	ldr	r3, [r4, #16]
 800ad9c:	6849      	ldr	r1, [r1, #4]
 800ad9e:	eb0a 0903 	add.w	r9, sl, r3
 800ada2:	68a3      	ldr	r3, [r4, #8]
 800ada4:	4607      	mov	r7, r0
 800ada6:	4616      	mov	r6, r2
 800ada8:	f109 0501 	add.w	r5, r9, #1
 800adac:	42ab      	cmp	r3, r5
 800adae:	db32      	blt.n	800ae16 <__lshift+0x86>
 800adb0:	4638      	mov	r0, r7
 800adb2:	f7ff fe2b 	bl	800aa0c <_Balloc>
 800adb6:	2300      	movs	r3, #0
 800adb8:	4680      	mov	r8, r0
 800adba:	f100 0114 	add.w	r1, r0, #20
 800adbe:	461a      	mov	r2, r3
 800adc0:	4553      	cmp	r3, sl
 800adc2:	db2b      	blt.n	800ae1c <__lshift+0x8c>
 800adc4:	6920      	ldr	r0, [r4, #16]
 800adc6:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800adca:	f104 0314 	add.w	r3, r4, #20
 800adce:	f016 021f 	ands.w	r2, r6, #31
 800add2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800add6:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800adda:	d025      	beq.n	800ae28 <__lshift+0x98>
 800addc:	f1c2 0e20 	rsb	lr, r2, #32
 800ade0:	2000      	movs	r0, #0
 800ade2:	681e      	ldr	r6, [r3, #0]
 800ade4:	468a      	mov	sl, r1
 800ade6:	4096      	lsls	r6, r2
 800ade8:	4330      	orrs	r0, r6
 800adea:	f84a 0b04 	str.w	r0, [sl], #4
 800adee:	f853 0b04 	ldr.w	r0, [r3], #4
 800adf2:	459c      	cmp	ip, r3
 800adf4:	fa20 f00e 	lsr.w	r0, r0, lr
 800adf8:	d814      	bhi.n	800ae24 <__lshift+0x94>
 800adfa:	6048      	str	r0, [r1, #4]
 800adfc:	b108      	cbz	r0, 800ae02 <__lshift+0x72>
 800adfe:	f109 0502 	add.w	r5, r9, #2
 800ae02:	3d01      	subs	r5, #1
 800ae04:	4638      	mov	r0, r7
 800ae06:	f8c8 5010 	str.w	r5, [r8, #16]
 800ae0a:	4621      	mov	r1, r4
 800ae0c:	f7ff fe32 	bl	800aa74 <_Bfree>
 800ae10:	4640      	mov	r0, r8
 800ae12:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae16:	3101      	adds	r1, #1
 800ae18:	005b      	lsls	r3, r3, #1
 800ae1a:	e7c7      	b.n	800adac <__lshift+0x1c>
 800ae1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800ae20:	3301      	adds	r3, #1
 800ae22:	e7cd      	b.n	800adc0 <__lshift+0x30>
 800ae24:	4651      	mov	r1, sl
 800ae26:	e7dc      	b.n	800ade2 <__lshift+0x52>
 800ae28:	3904      	subs	r1, #4
 800ae2a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ae2e:	f841 2f04 	str.w	r2, [r1, #4]!
 800ae32:	459c      	cmp	ip, r3
 800ae34:	d8f9      	bhi.n	800ae2a <__lshift+0x9a>
 800ae36:	e7e4      	b.n	800ae02 <__lshift+0x72>

0800ae38 <__mcmp>:
 800ae38:	6903      	ldr	r3, [r0, #16]
 800ae3a:	690a      	ldr	r2, [r1, #16]
 800ae3c:	1a9b      	subs	r3, r3, r2
 800ae3e:	b530      	push	{r4, r5, lr}
 800ae40:	d10c      	bne.n	800ae5c <__mcmp+0x24>
 800ae42:	0092      	lsls	r2, r2, #2
 800ae44:	3014      	adds	r0, #20
 800ae46:	3114      	adds	r1, #20
 800ae48:	1884      	adds	r4, r0, r2
 800ae4a:	4411      	add	r1, r2
 800ae4c:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ae50:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ae54:	4295      	cmp	r5, r2
 800ae56:	d003      	beq.n	800ae60 <__mcmp+0x28>
 800ae58:	d305      	bcc.n	800ae66 <__mcmp+0x2e>
 800ae5a:	2301      	movs	r3, #1
 800ae5c:	4618      	mov	r0, r3
 800ae5e:	bd30      	pop	{r4, r5, pc}
 800ae60:	42a0      	cmp	r0, r4
 800ae62:	d3f3      	bcc.n	800ae4c <__mcmp+0x14>
 800ae64:	e7fa      	b.n	800ae5c <__mcmp+0x24>
 800ae66:	f04f 33ff 	mov.w	r3, #4294967295
 800ae6a:	e7f7      	b.n	800ae5c <__mcmp+0x24>

0800ae6c <__mdiff>:
 800ae6c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae70:	460d      	mov	r5, r1
 800ae72:	4607      	mov	r7, r0
 800ae74:	4611      	mov	r1, r2
 800ae76:	4628      	mov	r0, r5
 800ae78:	4614      	mov	r4, r2
 800ae7a:	f7ff ffdd 	bl	800ae38 <__mcmp>
 800ae7e:	1e06      	subs	r6, r0, #0
 800ae80:	d108      	bne.n	800ae94 <__mdiff+0x28>
 800ae82:	4631      	mov	r1, r6
 800ae84:	4638      	mov	r0, r7
 800ae86:	f7ff fdc1 	bl	800aa0c <_Balloc>
 800ae8a:	2301      	movs	r3, #1
 800ae8c:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800ae90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae94:	bfa4      	itt	ge
 800ae96:	4623      	movge	r3, r4
 800ae98:	462c      	movge	r4, r5
 800ae9a:	4638      	mov	r0, r7
 800ae9c:	6861      	ldr	r1, [r4, #4]
 800ae9e:	bfa6      	itte	ge
 800aea0:	461d      	movge	r5, r3
 800aea2:	2600      	movge	r6, #0
 800aea4:	2601      	movlt	r6, #1
 800aea6:	f7ff fdb1 	bl	800aa0c <_Balloc>
 800aeaa:	692b      	ldr	r3, [r5, #16]
 800aeac:	60c6      	str	r6, [r0, #12]
 800aeae:	6926      	ldr	r6, [r4, #16]
 800aeb0:	f105 0914 	add.w	r9, r5, #20
 800aeb4:	f104 0214 	add.w	r2, r4, #20
 800aeb8:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800aebc:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800aec0:	f100 0514 	add.w	r5, r0, #20
 800aec4:	f04f 0e00 	mov.w	lr, #0
 800aec8:	f852 ab04 	ldr.w	sl, [r2], #4
 800aecc:	f859 4b04 	ldr.w	r4, [r9], #4
 800aed0:	fa1e f18a 	uxtah	r1, lr, sl
 800aed4:	b2a3      	uxth	r3, r4
 800aed6:	1ac9      	subs	r1, r1, r3
 800aed8:	0c23      	lsrs	r3, r4, #16
 800aeda:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800aede:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800aee2:	b289      	uxth	r1, r1
 800aee4:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800aee8:	45c8      	cmp	r8, r9
 800aeea:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800aeee:	4694      	mov	ip, r2
 800aef0:	f845 3b04 	str.w	r3, [r5], #4
 800aef4:	d8e8      	bhi.n	800aec8 <__mdiff+0x5c>
 800aef6:	45bc      	cmp	ip, r7
 800aef8:	d304      	bcc.n	800af04 <__mdiff+0x98>
 800aefa:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800aefe:	b183      	cbz	r3, 800af22 <__mdiff+0xb6>
 800af00:	6106      	str	r6, [r0, #16]
 800af02:	e7c5      	b.n	800ae90 <__mdiff+0x24>
 800af04:	f85c 1b04 	ldr.w	r1, [ip], #4
 800af08:	fa1e f381 	uxtah	r3, lr, r1
 800af0c:	141a      	asrs	r2, r3, #16
 800af0e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800af12:	b29b      	uxth	r3, r3
 800af14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800af18:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800af1c:	f845 3b04 	str.w	r3, [r5], #4
 800af20:	e7e9      	b.n	800aef6 <__mdiff+0x8a>
 800af22:	3e01      	subs	r6, #1
 800af24:	e7e9      	b.n	800aefa <__mdiff+0x8e>

0800af26 <__d2b>:
 800af26:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800af2a:	460e      	mov	r6, r1
 800af2c:	2101      	movs	r1, #1
 800af2e:	ec59 8b10 	vmov	r8, r9, d0
 800af32:	4615      	mov	r5, r2
 800af34:	f7ff fd6a 	bl	800aa0c <_Balloc>
 800af38:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800af3c:	4607      	mov	r7, r0
 800af3e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800af42:	bb34      	cbnz	r4, 800af92 <__d2b+0x6c>
 800af44:	9301      	str	r3, [sp, #4]
 800af46:	f1b8 0300 	subs.w	r3, r8, #0
 800af4a:	d027      	beq.n	800af9c <__d2b+0x76>
 800af4c:	a802      	add	r0, sp, #8
 800af4e:	f840 3d08 	str.w	r3, [r0, #-8]!
 800af52:	f7ff fe00 	bl	800ab56 <__lo0bits>
 800af56:	9900      	ldr	r1, [sp, #0]
 800af58:	b1f0      	cbz	r0, 800af98 <__d2b+0x72>
 800af5a:	9a01      	ldr	r2, [sp, #4]
 800af5c:	f1c0 0320 	rsb	r3, r0, #32
 800af60:	fa02 f303 	lsl.w	r3, r2, r3
 800af64:	430b      	orrs	r3, r1
 800af66:	40c2      	lsrs	r2, r0
 800af68:	617b      	str	r3, [r7, #20]
 800af6a:	9201      	str	r2, [sp, #4]
 800af6c:	9b01      	ldr	r3, [sp, #4]
 800af6e:	61bb      	str	r3, [r7, #24]
 800af70:	2b00      	cmp	r3, #0
 800af72:	bf14      	ite	ne
 800af74:	2102      	movne	r1, #2
 800af76:	2101      	moveq	r1, #1
 800af78:	6139      	str	r1, [r7, #16]
 800af7a:	b1c4      	cbz	r4, 800afae <__d2b+0x88>
 800af7c:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800af80:	4404      	add	r4, r0
 800af82:	6034      	str	r4, [r6, #0]
 800af84:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800af88:	6028      	str	r0, [r5, #0]
 800af8a:	4638      	mov	r0, r7
 800af8c:	b003      	add	sp, #12
 800af8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800af92:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800af96:	e7d5      	b.n	800af44 <__d2b+0x1e>
 800af98:	6179      	str	r1, [r7, #20]
 800af9a:	e7e7      	b.n	800af6c <__d2b+0x46>
 800af9c:	a801      	add	r0, sp, #4
 800af9e:	f7ff fdda 	bl	800ab56 <__lo0bits>
 800afa2:	9b01      	ldr	r3, [sp, #4]
 800afa4:	617b      	str	r3, [r7, #20]
 800afa6:	2101      	movs	r1, #1
 800afa8:	6139      	str	r1, [r7, #16]
 800afaa:	3020      	adds	r0, #32
 800afac:	e7e5      	b.n	800af7a <__d2b+0x54>
 800afae:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800afb2:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800afb6:	6030      	str	r0, [r6, #0]
 800afb8:	6918      	ldr	r0, [r3, #16]
 800afba:	f7ff fdad 	bl	800ab18 <__hi0bits>
 800afbe:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800afc2:	e7e1      	b.n	800af88 <__d2b+0x62>

0800afc4 <_calloc_r>:
 800afc4:	b538      	push	{r3, r4, r5, lr}
 800afc6:	fb02 f401 	mul.w	r4, r2, r1
 800afca:	4621      	mov	r1, r4
 800afcc:	f000 f856 	bl	800b07c <_malloc_r>
 800afd0:	4605      	mov	r5, r0
 800afd2:	b118      	cbz	r0, 800afdc <_calloc_r+0x18>
 800afd4:	4622      	mov	r2, r4
 800afd6:	2100      	movs	r1, #0
 800afd8:	f7fd fe27 	bl	8008c2a <memset>
 800afdc:	4628      	mov	r0, r5
 800afde:	bd38      	pop	{r3, r4, r5, pc}

0800afe0 <_free_r>:
 800afe0:	b538      	push	{r3, r4, r5, lr}
 800afe2:	4605      	mov	r5, r0
 800afe4:	2900      	cmp	r1, #0
 800afe6:	d045      	beq.n	800b074 <_free_r+0x94>
 800afe8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800afec:	1f0c      	subs	r4, r1, #4
 800afee:	2b00      	cmp	r3, #0
 800aff0:	bfb8      	it	lt
 800aff2:	18e4      	addlt	r4, r4, r3
 800aff4:	f000 fbfd 	bl	800b7f2 <__malloc_lock>
 800aff8:	4a1f      	ldr	r2, [pc, #124]	; (800b078 <_free_r+0x98>)
 800affa:	6813      	ldr	r3, [r2, #0]
 800affc:	4610      	mov	r0, r2
 800affe:	b933      	cbnz	r3, 800b00e <_free_r+0x2e>
 800b000:	6063      	str	r3, [r4, #4]
 800b002:	6014      	str	r4, [r2, #0]
 800b004:	4628      	mov	r0, r5
 800b006:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b00a:	f000 bbf3 	b.w	800b7f4 <__malloc_unlock>
 800b00e:	42a3      	cmp	r3, r4
 800b010:	d90c      	bls.n	800b02c <_free_r+0x4c>
 800b012:	6821      	ldr	r1, [r4, #0]
 800b014:	1862      	adds	r2, r4, r1
 800b016:	4293      	cmp	r3, r2
 800b018:	bf04      	itt	eq
 800b01a:	681a      	ldreq	r2, [r3, #0]
 800b01c:	685b      	ldreq	r3, [r3, #4]
 800b01e:	6063      	str	r3, [r4, #4]
 800b020:	bf04      	itt	eq
 800b022:	1852      	addeq	r2, r2, r1
 800b024:	6022      	streq	r2, [r4, #0]
 800b026:	6004      	str	r4, [r0, #0]
 800b028:	e7ec      	b.n	800b004 <_free_r+0x24>
 800b02a:	4613      	mov	r3, r2
 800b02c:	685a      	ldr	r2, [r3, #4]
 800b02e:	b10a      	cbz	r2, 800b034 <_free_r+0x54>
 800b030:	42a2      	cmp	r2, r4
 800b032:	d9fa      	bls.n	800b02a <_free_r+0x4a>
 800b034:	6819      	ldr	r1, [r3, #0]
 800b036:	1858      	adds	r0, r3, r1
 800b038:	42a0      	cmp	r0, r4
 800b03a:	d10b      	bne.n	800b054 <_free_r+0x74>
 800b03c:	6820      	ldr	r0, [r4, #0]
 800b03e:	4401      	add	r1, r0
 800b040:	1858      	adds	r0, r3, r1
 800b042:	4282      	cmp	r2, r0
 800b044:	6019      	str	r1, [r3, #0]
 800b046:	d1dd      	bne.n	800b004 <_free_r+0x24>
 800b048:	6810      	ldr	r0, [r2, #0]
 800b04a:	6852      	ldr	r2, [r2, #4]
 800b04c:	605a      	str	r2, [r3, #4]
 800b04e:	4401      	add	r1, r0
 800b050:	6019      	str	r1, [r3, #0]
 800b052:	e7d7      	b.n	800b004 <_free_r+0x24>
 800b054:	d902      	bls.n	800b05c <_free_r+0x7c>
 800b056:	230c      	movs	r3, #12
 800b058:	602b      	str	r3, [r5, #0]
 800b05a:	e7d3      	b.n	800b004 <_free_r+0x24>
 800b05c:	6820      	ldr	r0, [r4, #0]
 800b05e:	1821      	adds	r1, r4, r0
 800b060:	428a      	cmp	r2, r1
 800b062:	bf04      	itt	eq
 800b064:	6811      	ldreq	r1, [r2, #0]
 800b066:	6852      	ldreq	r2, [r2, #4]
 800b068:	6062      	str	r2, [r4, #4]
 800b06a:	bf04      	itt	eq
 800b06c:	1809      	addeq	r1, r1, r0
 800b06e:	6021      	streq	r1, [r4, #0]
 800b070:	605c      	str	r4, [r3, #4]
 800b072:	e7c7      	b.n	800b004 <_free_r+0x24>
 800b074:	bd38      	pop	{r3, r4, r5, pc}
 800b076:	bf00      	nop
 800b078:	200008cc 	.word	0x200008cc

0800b07c <_malloc_r>:
 800b07c:	b570      	push	{r4, r5, r6, lr}
 800b07e:	1ccd      	adds	r5, r1, #3
 800b080:	f025 0503 	bic.w	r5, r5, #3
 800b084:	3508      	adds	r5, #8
 800b086:	2d0c      	cmp	r5, #12
 800b088:	bf38      	it	cc
 800b08a:	250c      	movcc	r5, #12
 800b08c:	2d00      	cmp	r5, #0
 800b08e:	4606      	mov	r6, r0
 800b090:	db01      	blt.n	800b096 <_malloc_r+0x1a>
 800b092:	42a9      	cmp	r1, r5
 800b094:	d903      	bls.n	800b09e <_malloc_r+0x22>
 800b096:	230c      	movs	r3, #12
 800b098:	6033      	str	r3, [r6, #0]
 800b09a:	2000      	movs	r0, #0
 800b09c:	bd70      	pop	{r4, r5, r6, pc}
 800b09e:	f000 fba8 	bl	800b7f2 <__malloc_lock>
 800b0a2:	4a21      	ldr	r2, [pc, #132]	; (800b128 <_malloc_r+0xac>)
 800b0a4:	6814      	ldr	r4, [r2, #0]
 800b0a6:	4621      	mov	r1, r4
 800b0a8:	b991      	cbnz	r1, 800b0d0 <_malloc_r+0x54>
 800b0aa:	4c20      	ldr	r4, [pc, #128]	; (800b12c <_malloc_r+0xb0>)
 800b0ac:	6823      	ldr	r3, [r4, #0]
 800b0ae:	b91b      	cbnz	r3, 800b0b8 <_malloc_r+0x3c>
 800b0b0:	4630      	mov	r0, r6
 800b0b2:	f000 facf 	bl	800b654 <_sbrk_r>
 800b0b6:	6020      	str	r0, [r4, #0]
 800b0b8:	4629      	mov	r1, r5
 800b0ba:	4630      	mov	r0, r6
 800b0bc:	f000 faca 	bl	800b654 <_sbrk_r>
 800b0c0:	1c43      	adds	r3, r0, #1
 800b0c2:	d124      	bne.n	800b10e <_malloc_r+0x92>
 800b0c4:	230c      	movs	r3, #12
 800b0c6:	6033      	str	r3, [r6, #0]
 800b0c8:	4630      	mov	r0, r6
 800b0ca:	f000 fb93 	bl	800b7f4 <__malloc_unlock>
 800b0ce:	e7e4      	b.n	800b09a <_malloc_r+0x1e>
 800b0d0:	680b      	ldr	r3, [r1, #0]
 800b0d2:	1b5b      	subs	r3, r3, r5
 800b0d4:	d418      	bmi.n	800b108 <_malloc_r+0x8c>
 800b0d6:	2b0b      	cmp	r3, #11
 800b0d8:	d90f      	bls.n	800b0fa <_malloc_r+0x7e>
 800b0da:	600b      	str	r3, [r1, #0]
 800b0dc:	50cd      	str	r5, [r1, r3]
 800b0de:	18cc      	adds	r4, r1, r3
 800b0e0:	4630      	mov	r0, r6
 800b0e2:	f000 fb87 	bl	800b7f4 <__malloc_unlock>
 800b0e6:	f104 000b 	add.w	r0, r4, #11
 800b0ea:	1d23      	adds	r3, r4, #4
 800b0ec:	f020 0007 	bic.w	r0, r0, #7
 800b0f0:	1ac3      	subs	r3, r0, r3
 800b0f2:	d0d3      	beq.n	800b09c <_malloc_r+0x20>
 800b0f4:	425a      	negs	r2, r3
 800b0f6:	50e2      	str	r2, [r4, r3]
 800b0f8:	e7d0      	b.n	800b09c <_malloc_r+0x20>
 800b0fa:	428c      	cmp	r4, r1
 800b0fc:	684b      	ldr	r3, [r1, #4]
 800b0fe:	bf16      	itet	ne
 800b100:	6063      	strne	r3, [r4, #4]
 800b102:	6013      	streq	r3, [r2, #0]
 800b104:	460c      	movne	r4, r1
 800b106:	e7eb      	b.n	800b0e0 <_malloc_r+0x64>
 800b108:	460c      	mov	r4, r1
 800b10a:	6849      	ldr	r1, [r1, #4]
 800b10c:	e7cc      	b.n	800b0a8 <_malloc_r+0x2c>
 800b10e:	1cc4      	adds	r4, r0, #3
 800b110:	f024 0403 	bic.w	r4, r4, #3
 800b114:	42a0      	cmp	r0, r4
 800b116:	d005      	beq.n	800b124 <_malloc_r+0xa8>
 800b118:	1a21      	subs	r1, r4, r0
 800b11a:	4630      	mov	r0, r6
 800b11c:	f000 fa9a 	bl	800b654 <_sbrk_r>
 800b120:	3001      	adds	r0, #1
 800b122:	d0cf      	beq.n	800b0c4 <_malloc_r+0x48>
 800b124:	6025      	str	r5, [r4, #0]
 800b126:	e7db      	b.n	800b0e0 <_malloc_r+0x64>
 800b128:	200008cc 	.word	0x200008cc
 800b12c:	200008d0 	.word	0x200008d0

0800b130 <__ssputs_r>:
 800b130:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b134:	688e      	ldr	r6, [r1, #8]
 800b136:	429e      	cmp	r6, r3
 800b138:	4682      	mov	sl, r0
 800b13a:	460c      	mov	r4, r1
 800b13c:	4690      	mov	r8, r2
 800b13e:	4699      	mov	r9, r3
 800b140:	d837      	bhi.n	800b1b2 <__ssputs_r+0x82>
 800b142:	898a      	ldrh	r2, [r1, #12]
 800b144:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800b148:	d031      	beq.n	800b1ae <__ssputs_r+0x7e>
 800b14a:	6825      	ldr	r5, [r4, #0]
 800b14c:	6909      	ldr	r1, [r1, #16]
 800b14e:	1a6f      	subs	r7, r5, r1
 800b150:	6965      	ldr	r5, [r4, #20]
 800b152:	2302      	movs	r3, #2
 800b154:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b158:	fb95 f5f3 	sdiv	r5, r5, r3
 800b15c:	f109 0301 	add.w	r3, r9, #1
 800b160:	443b      	add	r3, r7
 800b162:	429d      	cmp	r5, r3
 800b164:	bf38      	it	cc
 800b166:	461d      	movcc	r5, r3
 800b168:	0553      	lsls	r3, r2, #21
 800b16a:	d530      	bpl.n	800b1ce <__ssputs_r+0x9e>
 800b16c:	4629      	mov	r1, r5
 800b16e:	f7ff ff85 	bl	800b07c <_malloc_r>
 800b172:	4606      	mov	r6, r0
 800b174:	b950      	cbnz	r0, 800b18c <__ssputs_r+0x5c>
 800b176:	230c      	movs	r3, #12
 800b178:	f8ca 3000 	str.w	r3, [sl]
 800b17c:	89a3      	ldrh	r3, [r4, #12]
 800b17e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b182:	81a3      	strh	r3, [r4, #12]
 800b184:	f04f 30ff 	mov.w	r0, #4294967295
 800b188:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b18c:	463a      	mov	r2, r7
 800b18e:	6921      	ldr	r1, [r4, #16]
 800b190:	f7fd fd40 	bl	8008c14 <memcpy>
 800b194:	89a3      	ldrh	r3, [r4, #12]
 800b196:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800b19a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b19e:	81a3      	strh	r3, [r4, #12]
 800b1a0:	6126      	str	r6, [r4, #16]
 800b1a2:	6165      	str	r5, [r4, #20]
 800b1a4:	443e      	add	r6, r7
 800b1a6:	1bed      	subs	r5, r5, r7
 800b1a8:	6026      	str	r6, [r4, #0]
 800b1aa:	60a5      	str	r5, [r4, #8]
 800b1ac:	464e      	mov	r6, r9
 800b1ae:	454e      	cmp	r6, r9
 800b1b0:	d900      	bls.n	800b1b4 <__ssputs_r+0x84>
 800b1b2:	464e      	mov	r6, r9
 800b1b4:	4632      	mov	r2, r6
 800b1b6:	4641      	mov	r1, r8
 800b1b8:	6820      	ldr	r0, [r4, #0]
 800b1ba:	f000 fb01 	bl	800b7c0 <memmove>
 800b1be:	68a3      	ldr	r3, [r4, #8]
 800b1c0:	1b9b      	subs	r3, r3, r6
 800b1c2:	60a3      	str	r3, [r4, #8]
 800b1c4:	6823      	ldr	r3, [r4, #0]
 800b1c6:	441e      	add	r6, r3
 800b1c8:	6026      	str	r6, [r4, #0]
 800b1ca:	2000      	movs	r0, #0
 800b1cc:	e7dc      	b.n	800b188 <__ssputs_r+0x58>
 800b1ce:	462a      	mov	r2, r5
 800b1d0:	f000 fb11 	bl	800b7f6 <_realloc_r>
 800b1d4:	4606      	mov	r6, r0
 800b1d6:	2800      	cmp	r0, #0
 800b1d8:	d1e2      	bne.n	800b1a0 <__ssputs_r+0x70>
 800b1da:	6921      	ldr	r1, [r4, #16]
 800b1dc:	4650      	mov	r0, sl
 800b1de:	f7ff feff 	bl	800afe0 <_free_r>
 800b1e2:	e7c8      	b.n	800b176 <__ssputs_r+0x46>

0800b1e4 <_svfiprintf_r>:
 800b1e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1e8:	461d      	mov	r5, r3
 800b1ea:	898b      	ldrh	r3, [r1, #12]
 800b1ec:	061f      	lsls	r7, r3, #24
 800b1ee:	b09d      	sub	sp, #116	; 0x74
 800b1f0:	4680      	mov	r8, r0
 800b1f2:	460c      	mov	r4, r1
 800b1f4:	4616      	mov	r6, r2
 800b1f6:	d50f      	bpl.n	800b218 <_svfiprintf_r+0x34>
 800b1f8:	690b      	ldr	r3, [r1, #16]
 800b1fa:	b96b      	cbnz	r3, 800b218 <_svfiprintf_r+0x34>
 800b1fc:	2140      	movs	r1, #64	; 0x40
 800b1fe:	f7ff ff3d 	bl	800b07c <_malloc_r>
 800b202:	6020      	str	r0, [r4, #0]
 800b204:	6120      	str	r0, [r4, #16]
 800b206:	b928      	cbnz	r0, 800b214 <_svfiprintf_r+0x30>
 800b208:	230c      	movs	r3, #12
 800b20a:	f8c8 3000 	str.w	r3, [r8]
 800b20e:	f04f 30ff 	mov.w	r0, #4294967295
 800b212:	e0c8      	b.n	800b3a6 <_svfiprintf_r+0x1c2>
 800b214:	2340      	movs	r3, #64	; 0x40
 800b216:	6163      	str	r3, [r4, #20]
 800b218:	2300      	movs	r3, #0
 800b21a:	9309      	str	r3, [sp, #36]	; 0x24
 800b21c:	2320      	movs	r3, #32
 800b21e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b222:	2330      	movs	r3, #48	; 0x30
 800b224:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b228:	9503      	str	r5, [sp, #12]
 800b22a:	f04f 0b01 	mov.w	fp, #1
 800b22e:	4637      	mov	r7, r6
 800b230:	463d      	mov	r5, r7
 800b232:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b236:	b10b      	cbz	r3, 800b23c <_svfiprintf_r+0x58>
 800b238:	2b25      	cmp	r3, #37	; 0x25
 800b23a:	d13e      	bne.n	800b2ba <_svfiprintf_r+0xd6>
 800b23c:	ebb7 0a06 	subs.w	sl, r7, r6
 800b240:	d00b      	beq.n	800b25a <_svfiprintf_r+0x76>
 800b242:	4653      	mov	r3, sl
 800b244:	4632      	mov	r2, r6
 800b246:	4621      	mov	r1, r4
 800b248:	4640      	mov	r0, r8
 800b24a:	f7ff ff71 	bl	800b130 <__ssputs_r>
 800b24e:	3001      	adds	r0, #1
 800b250:	f000 80a4 	beq.w	800b39c <_svfiprintf_r+0x1b8>
 800b254:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b256:	4453      	add	r3, sl
 800b258:	9309      	str	r3, [sp, #36]	; 0x24
 800b25a:	783b      	ldrb	r3, [r7, #0]
 800b25c:	2b00      	cmp	r3, #0
 800b25e:	f000 809d 	beq.w	800b39c <_svfiprintf_r+0x1b8>
 800b262:	2300      	movs	r3, #0
 800b264:	f04f 32ff 	mov.w	r2, #4294967295
 800b268:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b26c:	9304      	str	r3, [sp, #16]
 800b26e:	9307      	str	r3, [sp, #28]
 800b270:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b274:	931a      	str	r3, [sp, #104]	; 0x68
 800b276:	462f      	mov	r7, r5
 800b278:	2205      	movs	r2, #5
 800b27a:	f817 1b01 	ldrb.w	r1, [r7], #1
 800b27e:	4850      	ldr	r0, [pc, #320]	; (800b3c0 <_svfiprintf_r+0x1dc>)
 800b280:	f7f4 ffae 	bl	80001e0 <memchr>
 800b284:	9b04      	ldr	r3, [sp, #16]
 800b286:	b9d0      	cbnz	r0, 800b2be <_svfiprintf_r+0xda>
 800b288:	06d9      	lsls	r1, r3, #27
 800b28a:	bf44      	itt	mi
 800b28c:	2220      	movmi	r2, #32
 800b28e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b292:	071a      	lsls	r2, r3, #28
 800b294:	bf44      	itt	mi
 800b296:	222b      	movmi	r2, #43	; 0x2b
 800b298:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b29c:	782a      	ldrb	r2, [r5, #0]
 800b29e:	2a2a      	cmp	r2, #42	; 0x2a
 800b2a0:	d015      	beq.n	800b2ce <_svfiprintf_r+0xea>
 800b2a2:	9a07      	ldr	r2, [sp, #28]
 800b2a4:	462f      	mov	r7, r5
 800b2a6:	2000      	movs	r0, #0
 800b2a8:	250a      	movs	r5, #10
 800b2aa:	4639      	mov	r1, r7
 800b2ac:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2b0:	3b30      	subs	r3, #48	; 0x30
 800b2b2:	2b09      	cmp	r3, #9
 800b2b4:	d94d      	bls.n	800b352 <_svfiprintf_r+0x16e>
 800b2b6:	b1b8      	cbz	r0, 800b2e8 <_svfiprintf_r+0x104>
 800b2b8:	e00f      	b.n	800b2da <_svfiprintf_r+0xf6>
 800b2ba:	462f      	mov	r7, r5
 800b2bc:	e7b8      	b.n	800b230 <_svfiprintf_r+0x4c>
 800b2be:	4a40      	ldr	r2, [pc, #256]	; (800b3c0 <_svfiprintf_r+0x1dc>)
 800b2c0:	1a80      	subs	r0, r0, r2
 800b2c2:	fa0b f000 	lsl.w	r0, fp, r0
 800b2c6:	4318      	orrs	r0, r3
 800b2c8:	9004      	str	r0, [sp, #16]
 800b2ca:	463d      	mov	r5, r7
 800b2cc:	e7d3      	b.n	800b276 <_svfiprintf_r+0x92>
 800b2ce:	9a03      	ldr	r2, [sp, #12]
 800b2d0:	1d11      	adds	r1, r2, #4
 800b2d2:	6812      	ldr	r2, [r2, #0]
 800b2d4:	9103      	str	r1, [sp, #12]
 800b2d6:	2a00      	cmp	r2, #0
 800b2d8:	db01      	blt.n	800b2de <_svfiprintf_r+0xfa>
 800b2da:	9207      	str	r2, [sp, #28]
 800b2dc:	e004      	b.n	800b2e8 <_svfiprintf_r+0x104>
 800b2de:	4252      	negs	r2, r2
 800b2e0:	f043 0302 	orr.w	r3, r3, #2
 800b2e4:	9207      	str	r2, [sp, #28]
 800b2e6:	9304      	str	r3, [sp, #16]
 800b2e8:	783b      	ldrb	r3, [r7, #0]
 800b2ea:	2b2e      	cmp	r3, #46	; 0x2e
 800b2ec:	d10c      	bne.n	800b308 <_svfiprintf_r+0x124>
 800b2ee:	787b      	ldrb	r3, [r7, #1]
 800b2f0:	2b2a      	cmp	r3, #42	; 0x2a
 800b2f2:	d133      	bne.n	800b35c <_svfiprintf_r+0x178>
 800b2f4:	9b03      	ldr	r3, [sp, #12]
 800b2f6:	1d1a      	adds	r2, r3, #4
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	9203      	str	r2, [sp, #12]
 800b2fc:	2b00      	cmp	r3, #0
 800b2fe:	bfb8      	it	lt
 800b300:	f04f 33ff 	movlt.w	r3, #4294967295
 800b304:	3702      	adds	r7, #2
 800b306:	9305      	str	r3, [sp, #20]
 800b308:	4d2e      	ldr	r5, [pc, #184]	; (800b3c4 <_svfiprintf_r+0x1e0>)
 800b30a:	7839      	ldrb	r1, [r7, #0]
 800b30c:	2203      	movs	r2, #3
 800b30e:	4628      	mov	r0, r5
 800b310:	f7f4 ff66 	bl	80001e0 <memchr>
 800b314:	b138      	cbz	r0, 800b326 <_svfiprintf_r+0x142>
 800b316:	2340      	movs	r3, #64	; 0x40
 800b318:	1b40      	subs	r0, r0, r5
 800b31a:	fa03 f000 	lsl.w	r0, r3, r0
 800b31e:	9b04      	ldr	r3, [sp, #16]
 800b320:	4303      	orrs	r3, r0
 800b322:	3701      	adds	r7, #1
 800b324:	9304      	str	r3, [sp, #16]
 800b326:	7839      	ldrb	r1, [r7, #0]
 800b328:	4827      	ldr	r0, [pc, #156]	; (800b3c8 <_svfiprintf_r+0x1e4>)
 800b32a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b32e:	2206      	movs	r2, #6
 800b330:	1c7e      	adds	r6, r7, #1
 800b332:	f7f4 ff55 	bl	80001e0 <memchr>
 800b336:	2800      	cmp	r0, #0
 800b338:	d038      	beq.n	800b3ac <_svfiprintf_r+0x1c8>
 800b33a:	4b24      	ldr	r3, [pc, #144]	; (800b3cc <_svfiprintf_r+0x1e8>)
 800b33c:	bb13      	cbnz	r3, 800b384 <_svfiprintf_r+0x1a0>
 800b33e:	9b03      	ldr	r3, [sp, #12]
 800b340:	3307      	adds	r3, #7
 800b342:	f023 0307 	bic.w	r3, r3, #7
 800b346:	3308      	adds	r3, #8
 800b348:	9303      	str	r3, [sp, #12]
 800b34a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b34c:	444b      	add	r3, r9
 800b34e:	9309      	str	r3, [sp, #36]	; 0x24
 800b350:	e76d      	b.n	800b22e <_svfiprintf_r+0x4a>
 800b352:	fb05 3202 	mla	r2, r5, r2, r3
 800b356:	2001      	movs	r0, #1
 800b358:	460f      	mov	r7, r1
 800b35a:	e7a6      	b.n	800b2aa <_svfiprintf_r+0xc6>
 800b35c:	2300      	movs	r3, #0
 800b35e:	3701      	adds	r7, #1
 800b360:	9305      	str	r3, [sp, #20]
 800b362:	4619      	mov	r1, r3
 800b364:	250a      	movs	r5, #10
 800b366:	4638      	mov	r0, r7
 800b368:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b36c:	3a30      	subs	r2, #48	; 0x30
 800b36e:	2a09      	cmp	r2, #9
 800b370:	d903      	bls.n	800b37a <_svfiprintf_r+0x196>
 800b372:	2b00      	cmp	r3, #0
 800b374:	d0c8      	beq.n	800b308 <_svfiprintf_r+0x124>
 800b376:	9105      	str	r1, [sp, #20]
 800b378:	e7c6      	b.n	800b308 <_svfiprintf_r+0x124>
 800b37a:	fb05 2101 	mla	r1, r5, r1, r2
 800b37e:	2301      	movs	r3, #1
 800b380:	4607      	mov	r7, r0
 800b382:	e7f0      	b.n	800b366 <_svfiprintf_r+0x182>
 800b384:	ab03      	add	r3, sp, #12
 800b386:	9300      	str	r3, [sp, #0]
 800b388:	4622      	mov	r2, r4
 800b38a:	4b11      	ldr	r3, [pc, #68]	; (800b3d0 <_svfiprintf_r+0x1ec>)
 800b38c:	a904      	add	r1, sp, #16
 800b38e:	4640      	mov	r0, r8
 800b390:	f7fd fce8 	bl	8008d64 <_printf_float>
 800b394:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b398:	4681      	mov	r9, r0
 800b39a:	d1d6      	bne.n	800b34a <_svfiprintf_r+0x166>
 800b39c:	89a3      	ldrh	r3, [r4, #12]
 800b39e:	065b      	lsls	r3, r3, #25
 800b3a0:	f53f af35 	bmi.w	800b20e <_svfiprintf_r+0x2a>
 800b3a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b3a6:	b01d      	add	sp, #116	; 0x74
 800b3a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b3ac:	ab03      	add	r3, sp, #12
 800b3ae:	9300      	str	r3, [sp, #0]
 800b3b0:	4622      	mov	r2, r4
 800b3b2:	4b07      	ldr	r3, [pc, #28]	; (800b3d0 <_svfiprintf_r+0x1ec>)
 800b3b4:	a904      	add	r1, sp, #16
 800b3b6:	4640      	mov	r0, r8
 800b3b8:	f7fd ff8a 	bl	80092d0 <_printf_i>
 800b3bc:	e7ea      	b.n	800b394 <_svfiprintf_r+0x1b0>
 800b3be:	bf00      	nop
 800b3c0:	0800c9d4 	.word	0x0800c9d4
 800b3c4:	0800c9da 	.word	0x0800c9da
 800b3c8:	0800c9de 	.word	0x0800c9de
 800b3cc:	08008d65 	.word	0x08008d65
 800b3d0:	0800b131 	.word	0x0800b131

0800b3d4 <__sfputc_r>:
 800b3d4:	6893      	ldr	r3, [r2, #8]
 800b3d6:	3b01      	subs	r3, #1
 800b3d8:	2b00      	cmp	r3, #0
 800b3da:	b410      	push	{r4}
 800b3dc:	6093      	str	r3, [r2, #8]
 800b3de:	da08      	bge.n	800b3f2 <__sfputc_r+0x1e>
 800b3e0:	6994      	ldr	r4, [r2, #24]
 800b3e2:	42a3      	cmp	r3, r4
 800b3e4:	db01      	blt.n	800b3ea <__sfputc_r+0x16>
 800b3e6:	290a      	cmp	r1, #10
 800b3e8:	d103      	bne.n	800b3f2 <__sfputc_r+0x1e>
 800b3ea:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b3ee:	f7fe b9fd 	b.w	80097ec <__swbuf_r>
 800b3f2:	6813      	ldr	r3, [r2, #0]
 800b3f4:	1c58      	adds	r0, r3, #1
 800b3f6:	6010      	str	r0, [r2, #0]
 800b3f8:	7019      	strb	r1, [r3, #0]
 800b3fa:	4608      	mov	r0, r1
 800b3fc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b400:	4770      	bx	lr

0800b402 <__sfputs_r>:
 800b402:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b404:	4606      	mov	r6, r0
 800b406:	460f      	mov	r7, r1
 800b408:	4614      	mov	r4, r2
 800b40a:	18d5      	adds	r5, r2, r3
 800b40c:	42ac      	cmp	r4, r5
 800b40e:	d101      	bne.n	800b414 <__sfputs_r+0x12>
 800b410:	2000      	movs	r0, #0
 800b412:	e007      	b.n	800b424 <__sfputs_r+0x22>
 800b414:	463a      	mov	r2, r7
 800b416:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b41a:	4630      	mov	r0, r6
 800b41c:	f7ff ffda 	bl	800b3d4 <__sfputc_r>
 800b420:	1c43      	adds	r3, r0, #1
 800b422:	d1f3      	bne.n	800b40c <__sfputs_r+0xa>
 800b424:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800b428 <_vfiprintf_r>:
 800b428:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b42c:	460c      	mov	r4, r1
 800b42e:	b09d      	sub	sp, #116	; 0x74
 800b430:	4617      	mov	r7, r2
 800b432:	461d      	mov	r5, r3
 800b434:	4606      	mov	r6, r0
 800b436:	b118      	cbz	r0, 800b440 <_vfiprintf_r+0x18>
 800b438:	6983      	ldr	r3, [r0, #24]
 800b43a:	b90b      	cbnz	r3, 800b440 <_vfiprintf_r+0x18>
 800b43c:	f7ff f9cc 	bl	800a7d8 <__sinit>
 800b440:	4b7c      	ldr	r3, [pc, #496]	; (800b634 <_vfiprintf_r+0x20c>)
 800b442:	429c      	cmp	r4, r3
 800b444:	d158      	bne.n	800b4f8 <_vfiprintf_r+0xd0>
 800b446:	6874      	ldr	r4, [r6, #4]
 800b448:	89a3      	ldrh	r3, [r4, #12]
 800b44a:	0718      	lsls	r0, r3, #28
 800b44c:	d55e      	bpl.n	800b50c <_vfiprintf_r+0xe4>
 800b44e:	6923      	ldr	r3, [r4, #16]
 800b450:	2b00      	cmp	r3, #0
 800b452:	d05b      	beq.n	800b50c <_vfiprintf_r+0xe4>
 800b454:	2300      	movs	r3, #0
 800b456:	9309      	str	r3, [sp, #36]	; 0x24
 800b458:	2320      	movs	r3, #32
 800b45a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b45e:	2330      	movs	r3, #48	; 0x30
 800b460:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b464:	9503      	str	r5, [sp, #12]
 800b466:	f04f 0b01 	mov.w	fp, #1
 800b46a:	46b8      	mov	r8, r7
 800b46c:	4645      	mov	r5, r8
 800b46e:	f815 3b01 	ldrb.w	r3, [r5], #1
 800b472:	b10b      	cbz	r3, 800b478 <_vfiprintf_r+0x50>
 800b474:	2b25      	cmp	r3, #37	; 0x25
 800b476:	d154      	bne.n	800b522 <_vfiprintf_r+0xfa>
 800b478:	ebb8 0a07 	subs.w	sl, r8, r7
 800b47c:	d00b      	beq.n	800b496 <_vfiprintf_r+0x6e>
 800b47e:	4653      	mov	r3, sl
 800b480:	463a      	mov	r2, r7
 800b482:	4621      	mov	r1, r4
 800b484:	4630      	mov	r0, r6
 800b486:	f7ff ffbc 	bl	800b402 <__sfputs_r>
 800b48a:	3001      	adds	r0, #1
 800b48c:	f000 80c2 	beq.w	800b614 <_vfiprintf_r+0x1ec>
 800b490:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b492:	4453      	add	r3, sl
 800b494:	9309      	str	r3, [sp, #36]	; 0x24
 800b496:	f898 3000 	ldrb.w	r3, [r8]
 800b49a:	2b00      	cmp	r3, #0
 800b49c:	f000 80ba 	beq.w	800b614 <_vfiprintf_r+0x1ec>
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	f04f 32ff 	mov.w	r2, #4294967295
 800b4a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b4aa:	9304      	str	r3, [sp, #16]
 800b4ac:	9307      	str	r3, [sp, #28]
 800b4ae:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b4b2:	931a      	str	r3, [sp, #104]	; 0x68
 800b4b4:	46a8      	mov	r8, r5
 800b4b6:	2205      	movs	r2, #5
 800b4b8:	f818 1b01 	ldrb.w	r1, [r8], #1
 800b4bc:	485e      	ldr	r0, [pc, #376]	; (800b638 <_vfiprintf_r+0x210>)
 800b4be:	f7f4 fe8f 	bl	80001e0 <memchr>
 800b4c2:	9b04      	ldr	r3, [sp, #16]
 800b4c4:	bb78      	cbnz	r0, 800b526 <_vfiprintf_r+0xfe>
 800b4c6:	06d9      	lsls	r1, r3, #27
 800b4c8:	bf44      	itt	mi
 800b4ca:	2220      	movmi	r2, #32
 800b4cc:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b4d0:	071a      	lsls	r2, r3, #28
 800b4d2:	bf44      	itt	mi
 800b4d4:	222b      	movmi	r2, #43	; 0x2b
 800b4d6:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800b4da:	782a      	ldrb	r2, [r5, #0]
 800b4dc:	2a2a      	cmp	r2, #42	; 0x2a
 800b4de:	d02a      	beq.n	800b536 <_vfiprintf_r+0x10e>
 800b4e0:	9a07      	ldr	r2, [sp, #28]
 800b4e2:	46a8      	mov	r8, r5
 800b4e4:	2000      	movs	r0, #0
 800b4e6:	250a      	movs	r5, #10
 800b4e8:	4641      	mov	r1, r8
 800b4ea:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b4ee:	3b30      	subs	r3, #48	; 0x30
 800b4f0:	2b09      	cmp	r3, #9
 800b4f2:	d969      	bls.n	800b5c8 <_vfiprintf_r+0x1a0>
 800b4f4:	b360      	cbz	r0, 800b550 <_vfiprintf_r+0x128>
 800b4f6:	e024      	b.n	800b542 <_vfiprintf_r+0x11a>
 800b4f8:	4b50      	ldr	r3, [pc, #320]	; (800b63c <_vfiprintf_r+0x214>)
 800b4fa:	429c      	cmp	r4, r3
 800b4fc:	d101      	bne.n	800b502 <_vfiprintf_r+0xda>
 800b4fe:	68b4      	ldr	r4, [r6, #8]
 800b500:	e7a2      	b.n	800b448 <_vfiprintf_r+0x20>
 800b502:	4b4f      	ldr	r3, [pc, #316]	; (800b640 <_vfiprintf_r+0x218>)
 800b504:	429c      	cmp	r4, r3
 800b506:	bf08      	it	eq
 800b508:	68f4      	ldreq	r4, [r6, #12]
 800b50a:	e79d      	b.n	800b448 <_vfiprintf_r+0x20>
 800b50c:	4621      	mov	r1, r4
 800b50e:	4630      	mov	r0, r6
 800b510:	f7fe f9be 	bl	8009890 <__swsetup_r>
 800b514:	2800      	cmp	r0, #0
 800b516:	d09d      	beq.n	800b454 <_vfiprintf_r+0x2c>
 800b518:	f04f 30ff 	mov.w	r0, #4294967295
 800b51c:	b01d      	add	sp, #116	; 0x74
 800b51e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b522:	46a8      	mov	r8, r5
 800b524:	e7a2      	b.n	800b46c <_vfiprintf_r+0x44>
 800b526:	4a44      	ldr	r2, [pc, #272]	; (800b638 <_vfiprintf_r+0x210>)
 800b528:	1a80      	subs	r0, r0, r2
 800b52a:	fa0b f000 	lsl.w	r0, fp, r0
 800b52e:	4318      	orrs	r0, r3
 800b530:	9004      	str	r0, [sp, #16]
 800b532:	4645      	mov	r5, r8
 800b534:	e7be      	b.n	800b4b4 <_vfiprintf_r+0x8c>
 800b536:	9a03      	ldr	r2, [sp, #12]
 800b538:	1d11      	adds	r1, r2, #4
 800b53a:	6812      	ldr	r2, [r2, #0]
 800b53c:	9103      	str	r1, [sp, #12]
 800b53e:	2a00      	cmp	r2, #0
 800b540:	db01      	blt.n	800b546 <_vfiprintf_r+0x11e>
 800b542:	9207      	str	r2, [sp, #28]
 800b544:	e004      	b.n	800b550 <_vfiprintf_r+0x128>
 800b546:	4252      	negs	r2, r2
 800b548:	f043 0302 	orr.w	r3, r3, #2
 800b54c:	9207      	str	r2, [sp, #28]
 800b54e:	9304      	str	r3, [sp, #16]
 800b550:	f898 3000 	ldrb.w	r3, [r8]
 800b554:	2b2e      	cmp	r3, #46	; 0x2e
 800b556:	d10e      	bne.n	800b576 <_vfiprintf_r+0x14e>
 800b558:	f898 3001 	ldrb.w	r3, [r8, #1]
 800b55c:	2b2a      	cmp	r3, #42	; 0x2a
 800b55e:	d138      	bne.n	800b5d2 <_vfiprintf_r+0x1aa>
 800b560:	9b03      	ldr	r3, [sp, #12]
 800b562:	1d1a      	adds	r2, r3, #4
 800b564:	681b      	ldr	r3, [r3, #0]
 800b566:	9203      	str	r2, [sp, #12]
 800b568:	2b00      	cmp	r3, #0
 800b56a:	bfb8      	it	lt
 800b56c:	f04f 33ff 	movlt.w	r3, #4294967295
 800b570:	f108 0802 	add.w	r8, r8, #2
 800b574:	9305      	str	r3, [sp, #20]
 800b576:	4d33      	ldr	r5, [pc, #204]	; (800b644 <_vfiprintf_r+0x21c>)
 800b578:	f898 1000 	ldrb.w	r1, [r8]
 800b57c:	2203      	movs	r2, #3
 800b57e:	4628      	mov	r0, r5
 800b580:	f7f4 fe2e 	bl	80001e0 <memchr>
 800b584:	b140      	cbz	r0, 800b598 <_vfiprintf_r+0x170>
 800b586:	2340      	movs	r3, #64	; 0x40
 800b588:	1b40      	subs	r0, r0, r5
 800b58a:	fa03 f000 	lsl.w	r0, r3, r0
 800b58e:	9b04      	ldr	r3, [sp, #16]
 800b590:	4303      	orrs	r3, r0
 800b592:	f108 0801 	add.w	r8, r8, #1
 800b596:	9304      	str	r3, [sp, #16]
 800b598:	f898 1000 	ldrb.w	r1, [r8]
 800b59c:	482a      	ldr	r0, [pc, #168]	; (800b648 <_vfiprintf_r+0x220>)
 800b59e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b5a2:	2206      	movs	r2, #6
 800b5a4:	f108 0701 	add.w	r7, r8, #1
 800b5a8:	f7f4 fe1a 	bl	80001e0 <memchr>
 800b5ac:	2800      	cmp	r0, #0
 800b5ae:	d037      	beq.n	800b620 <_vfiprintf_r+0x1f8>
 800b5b0:	4b26      	ldr	r3, [pc, #152]	; (800b64c <_vfiprintf_r+0x224>)
 800b5b2:	bb1b      	cbnz	r3, 800b5fc <_vfiprintf_r+0x1d4>
 800b5b4:	9b03      	ldr	r3, [sp, #12]
 800b5b6:	3307      	adds	r3, #7
 800b5b8:	f023 0307 	bic.w	r3, r3, #7
 800b5bc:	3308      	adds	r3, #8
 800b5be:	9303      	str	r3, [sp, #12]
 800b5c0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b5c2:	444b      	add	r3, r9
 800b5c4:	9309      	str	r3, [sp, #36]	; 0x24
 800b5c6:	e750      	b.n	800b46a <_vfiprintf_r+0x42>
 800b5c8:	fb05 3202 	mla	r2, r5, r2, r3
 800b5cc:	2001      	movs	r0, #1
 800b5ce:	4688      	mov	r8, r1
 800b5d0:	e78a      	b.n	800b4e8 <_vfiprintf_r+0xc0>
 800b5d2:	2300      	movs	r3, #0
 800b5d4:	f108 0801 	add.w	r8, r8, #1
 800b5d8:	9305      	str	r3, [sp, #20]
 800b5da:	4619      	mov	r1, r3
 800b5dc:	250a      	movs	r5, #10
 800b5de:	4640      	mov	r0, r8
 800b5e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b5e4:	3a30      	subs	r2, #48	; 0x30
 800b5e6:	2a09      	cmp	r2, #9
 800b5e8:	d903      	bls.n	800b5f2 <_vfiprintf_r+0x1ca>
 800b5ea:	2b00      	cmp	r3, #0
 800b5ec:	d0c3      	beq.n	800b576 <_vfiprintf_r+0x14e>
 800b5ee:	9105      	str	r1, [sp, #20]
 800b5f0:	e7c1      	b.n	800b576 <_vfiprintf_r+0x14e>
 800b5f2:	fb05 2101 	mla	r1, r5, r1, r2
 800b5f6:	2301      	movs	r3, #1
 800b5f8:	4680      	mov	r8, r0
 800b5fa:	e7f0      	b.n	800b5de <_vfiprintf_r+0x1b6>
 800b5fc:	ab03      	add	r3, sp, #12
 800b5fe:	9300      	str	r3, [sp, #0]
 800b600:	4622      	mov	r2, r4
 800b602:	4b13      	ldr	r3, [pc, #76]	; (800b650 <_vfiprintf_r+0x228>)
 800b604:	a904      	add	r1, sp, #16
 800b606:	4630      	mov	r0, r6
 800b608:	f7fd fbac 	bl	8008d64 <_printf_float>
 800b60c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800b610:	4681      	mov	r9, r0
 800b612:	d1d5      	bne.n	800b5c0 <_vfiprintf_r+0x198>
 800b614:	89a3      	ldrh	r3, [r4, #12]
 800b616:	065b      	lsls	r3, r3, #25
 800b618:	f53f af7e 	bmi.w	800b518 <_vfiprintf_r+0xf0>
 800b61c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b61e:	e77d      	b.n	800b51c <_vfiprintf_r+0xf4>
 800b620:	ab03      	add	r3, sp, #12
 800b622:	9300      	str	r3, [sp, #0]
 800b624:	4622      	mov	r2, r4
 800b626:	4b0a      	ldr	r3, [pc, #40]	; (800b650 <_vfiprintf_r+0x228>)
 800b628:	a904      	add	r1, sp, #16
 800b62a:	4630      	mov	r0, r6
 800b62c:	f7fd fe50 	bl	80092d0 <_printf_i>
 800b630:	e7ec      	b.n	800b60c <_vfiprintf_r+0x1e4>
 800b632:	bf00      	nop
 800b634:	0800c88c 	.word	0x0800c88c
 800b638:	0800c9d4 	.word	0x0800c9d4
 800b63c:	0800c8ac 	.word	0x0800c8ac
 800b640:	0800c86c 	.word	0x0800c86c
 800b644:	0800c9da 	.word	0x0800c9da
 800b648:	0800c9de 	.word	0x0800c9de
 800b64c:	08008d65 	.word	0x08008d65
 800b650:	0800b403 	.word	0x0800b403

0800b654 <_sbrk_r>:
 800b654:	b538      	push	{r3, r4, r5, lr}
 800b656:	4c06      	ldr	r4, [pc, #24]	; (800b670 <_sbrk_r+0x1c>)
 800b658:	2300      	movs	r3, #0
 800b65a:	4605      	mov	r5, r0
 800b65c:	4608      	mov	r0, r1
 800b65e:	6023      	str	r3, [r4, #0]
 800b660:	f7f7 fce6 	bl	8003030 <_sbrk>
 800b664:	1c43      	adds	r3, r0, #1
 800b666:	d102      	bne.n	800b66e <_sbrk_r+0x1a>
 800b668:	6823      	ldr	r3, [r4, #0]
 800b66a:	b103      	cbz	r3, 800b66e <_sbrk_r+0x1a>
 800b66c:	602b      	str	r3, [r5, #0]
 800b66e:	bd38      	pop	{r3, r4, r5, pc}
 800b670:	20000b10 	.word	0x20000b10

0800b674 <__sread>:
 800b674:	b510      	push	{r4, lr}
 800b676:	460c      	mov	r4, r1
 800b678:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b67c:	f000 f8e2 	bl	800b844 <_read_r>
 800b680:	2800      	cmp	r0, #0
 800b682:	bfab      	itete	ge
 800b684:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b686:	89a3      	ldrhlt	r3, [r4, #12]
 800b688:	181b      	addge	r3, r3, r0
 800b68a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b68e:	bfac      	ite	ge
 800b690:	6563      	strge	r3, [r4, #84]	; 0x54
 800b692:	81a3      	strhlt	r3, [r4, #12]
 800b694:	bd10      	pop	{r4, pc}

0800b696 <__swrite>:
 800b696:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b69a:	461f      	mov	r7, r3
 800b69c:	898b      	ldrh	r3, [r1, #12]
 800b69e:	05db      	lsls	r3, r3, #23
 800b6a0:	4605      	mov	r5, r0
 800b6a2:	460c      	mov	r4, r1
 800b6a4:	4616      	mov	r6, r2
 800b6a6:	d505      	bpl.n	800b6b4 <__swrite+0x1e>
 800b6a8:	2302      	movs	r3, #2
 800b6aa:	2200      	movs	r2, #0
 800b6ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6b0:	f000 f874 	bl	800b79c <_lseek_r>
 800b6b4:	89a3      	ldrh	r3, [r4, #12]
 800b6b6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b6ba:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b6be:	81a3      	strh	r3, [r4, #12]
 800b6c0:	4632      	mov	r2, r6
 800b6c2:	463b      	mov	r3, r7
 800b6c4:	4628      	mov	r0, r5
 800b6c6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b6ca:	f000 b823 	b.w	800b714 <_write_r>

0800b6ce <__sseek>:
 800b6ce:	b510      	push	{r4, lr}
 800b6d0:	460c      	mov	r4, r1
 800b6d2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6d6:	f000 f861 	bl	800b79c <_lseek_r>
 800b6da:	1c43      	adds	r3, r0, #1
 800b6dc:	89a3      	ldrh	r3, [r4, #12]
 800b6de:	bf15      	itete	ne
 800b6e0:	6560      	strne	r0, [r4, #84]	; 0x54
 800b6e2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b6e6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b6ea:	81a3      	strheq	r3, [r4, #12]
 800b6ec:	bf18      	it	ne
 800b6ee:	81a3      	strhne	r3, [r4, #12]
 800b6f0:	bd10      	pop	{r4, pc}

0800b6f2 <__sclose>:
 800b6f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b6f6:	f000 b81f 	b.w	800b738 <_close_r>

0800b6fa <__ascii_wctomb>:
 800b6fa:	b149      	cbz	r1, 800b710 <__ascii_wctomb+0x16>
 800b6fc:	2aff      	cmp	r2, #255	; 0xff
 800b6fe:	bf85      	ittet	hi
 800b700:	238a      	movhi	r3, #138	; 0x8a
 800b702:	6003      	strhi	r3, [r0, #0]
 800b704:	700a      	strbls	r2, [r1, #0]
 800b706:	f04f 30ff 	movhi.w	r0, #4294967295
 800b70a:	bf98      	it	ls
 800b70c:	2001      	movls	r0, #1
 800b70e:	4770      	bx	lr
 800b710:	4608      	mov	r0, r1
 800b712:	4770      	bx	lr

0800b714 <_write_r>:
 800b714:	b538      	push	{r3, r4, r5, lr}
 800b716:	4c07      	ldr	r4, [pc, #28]	; (800b734 <_write_r+0x20>)
 800b718:	4605      	mov	r5, r0
 800b71a:	4608      	mov	r0, r1
 800b71c:	4611      	mov	r1, r2
 800b71e:	2200      	movs	r2, #0
 800b720:	6022      	str	r2, [r4, #0]
 800b722:	461a      	mov	r2, r3
 800b724:	f7f7 fc33 	bl	8002f8e <_write>
 800b728:	1c43      	adds	r3, r0, #1
 800b72a:	d102      	bne.n	800b732 <_write_r+0x1e>
 800b72c:	6823      	ldr	r3, [r4, #0]
 800b72e:	b103      	cbz	r3, 800b732 <_write_r+0x1e>
 800b730:	602b      	str	r3, [r5, #0]
 800b732:	bd38      	pop	{r3, r4, r5, pc}
 800b734:	20000b10 	.word	0x20000b10

0800b738 <_close_r>:
 800b738:	b538      	push	{r3, r4, r5, lr}
 800b73a:	4c06      	ldr	r4, [pc, #24]	; (800b754 <_close_r+0x1c>)
 800b73c:	2300      	movs	r3, #0
 800b73e:	4605      	mov	r5, r0
 800b740:	4608      	mov	r0, r1
 800b742:	6023      	str	r3, [r4, #0]
 800b744:	f7f7 fc3f 	bl	8002fc6 <_close>
 800b748:	1c43      	adds	r3, r0, #1
 800b74a:	d102      	bne.n	800b752 <_close_r+0x1a>
 800b74c:	6823      	ldr	r3, [r4, #0]
 800b74e:	b103      	cbz	r3, 800b752 <_close_r+0x1a>
 800b750:	602b      	str	r3, [r5, #0]
 800b752:	bd38      	pop	{r3, r4, r5, pc}
 800b754:	20000b10 	.word	0x20000b10

0800b758 <_fstat_r>:
 800b758:	b538      	push	{r3, r4, r5, lr}
 800b75a:	4c07      	ldr	r4, [pc, #28]	; (800b778 <_fstat_r+0x20>)
 800b75c:	2300      	movs	r3, #0
 800b75e:	4605      	mov	r5, r0
 800b760:	4608      	mov	r0, r1
 800b762:	4611      	mov	r1, r2
 800b764:	6023      	str	r3, [r4, #0]
 800b766:	f7f7 fc3a 	bl	8002fde <_fstat>
 800b76a:	1c43      	adds	r3, r0, #1
 800b76c:	d102      	bne.n	800b774 <_fstat_r+0x1c>
 800b76e:	6823      	ldr	r3, [r4, #0]
 800b770:	b103      	cbz	r3, 800b774 <_fstat_r+0x1c>
 800b772:	602b      	str	r3, [r5, #0]
 800b774:	bd38      	pop	{r3, r4, r5, pc}
 800b776:	bf00      	nop
 800b778:	20000b10 	.word	0x20000b10

0800b77c <_isatty_r>:
 800b77c:	b538      	push	{r3, r4, r5, lr}
 800b77e:	4c06      	ldr	r4, [pc, #24]	; (800b798 <_isatty_r+0x1c>)
 800b780:	2300      	movs	r3, #0
 800b782:	4605      	mov	r5, r0
 800b784:	4608      	mov	r0, r1
 800b786:	6023      	str	r3, [r4, #0]
 800b788:	f7f7 fc39 	bl	8002ffe <_isatty>
 800b78c:	1c43      	adds	r3, r0, #1
 800b78e:	d102      	bne.n	800b796 <_isatty_r+0x1a>
 800b790:	6823      	ldr	r3, [r4, #0]
 800b792:	b103      	cbz	r3, 800b796 <_isatty_r+0x1a>
 800b794:	602b      	str	r3, [r5, #0]
 800b796:	bd38      	pop	{r3, r4, r5, pc}
 800b798:	20000b10 	.word	0x20000b10

0800b79c <_lseek_r>:
 800b79c:	b538      	push	{r3, r4, r5, lr}
 800b79e:	4c07      	ldr	r4, [pc, #28]	; (800b7bc <_lseek_r+0x20>)
 800b7a0:	4605      	mov	r5, r0
 800b7a2:	4608      	mov	r0, r1
 800b7a4:	4611      	mov	r1, r2
 800b7a6:	2200      	movs	r2, #0
 800b7a8:	6022      	str	r2, [r4, #0]
 800b7aa:	461a      	mov	r2, r3
 800b7ac:	f7f7 fc32 	bl	8003014 <_lseek>
 800b7b0:	1c43      	adds	r3, r0, #1
 800b7b2:	d102      	bne.n	800b7ba <_lseek_r+0x1e>
 800b7b4:	6823      	ldr	r3, [r4, #0]
 800b7b6:	b103      	cbz	r3, 800b7ba <_lseek_r+0x1e>
 800b7b8:	602b      	str	r3, [r5, #0]
 800b7ba:	bd38      	pop	{r3, r4, r5, pc}
 800b7bc:	20000b10 	.word	0x20000b10

0800b7c0 <memmove>:
 800b7c0:	4288      	cmp	r0, r1
 800b7c2:	b510      	push	{r4, lr}
 800b7c4:	eb01 0302 	add.w	r3, r1, r2
 800b7c8:	d807      	bhi.n	800b7da <memmove+0x1a>
 800b7ca:	1e42      	subs	r2, r0, #1
 800b7cc:	4299      	cmp	r1, r3
 800b7ce:	d00a      	beq.n	800b7e6 <memmove+0x26>
 800b7d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b7d4:	f802 4f01 	strb.w	r4, [r2, #1]!
 800b7d8:	e7f8      	b.n	800b7cc <memmove+0xc>
 800b7da:	4283      	cmp	r3, r0
 800b7dc:	d9f5      	bls.n	800b7ca <memmove+0xa>
 800b7de:	1881      	adds	r1, r0, r2
 800b7e0:	1ad2      	subs	r2, r2, r3
 800b7e2:	42d3      	cmn	r3, r2
 800b7e4:	d100      	bne.n	800b7e8 <memmove+0x28>
 800b7e6:	bd10      	pop	{r4, pc}
 800b7e8:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b7ec:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800b7f0:	e7f7      	b.n	800b7e2 <memmove+0x22>

0800b7f2 <__malloc_lock>:
 800b7f2:	4770      	bx	lr

0800b7f4 <__malloc_unlock>:
 800b7f4:	4770      	bx	lr

0800b7f6 <_realloc_r>:
 800b7f6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b7f8:	4607      	mov	r7, r0
 800b7fa:	4614      	mov	r4, r2
 800b7fc:	460e      	mov	r6, r1
 800b7fe:	b921      	cbnz	r1, 800b80a <_realloc_r+0x14>
 800b800:	4611      	mov	r1, r2
 800b802:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800b806:	f7ff bc39 	b.w	800b07c <_malloc_r>
 800b80a:	b922      	cbnz	r2, 800b816 <_realloc_r+0x20>
 800b80c:	f7ff fbe8 	bl	800afe0 <_free_r>
 800b810:	4625      	mov	r5, r4
 800b812:	4628      	mov	r0, r5
 800b814:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b816:	f000 f827 	bl	800b868 <_malloc_usable_size_r>
 800b81a:	42a0      	cmp	r0, r4
 800b81c:	d20f      	bcs.n	800b83e <_realloc_r+0x48>
 800b81e:	4621      	mov	r1, r4
 800b820:	4638      	mov	r0, r7
 800b822:	f7ff fc2b 	bl	800b07c <_malloc_r>
 800b826:	4605      	mov	r5, r0
 800b828:	2800      	cmp	r0, #0
 800b82a:	d0f2      	beq.n	800b812 <_realloc_r+0x1c>
 800b82c:	4631      	mov	r1, r6
 800b82e:	4622      	mov	r2, r4
 800b830:	f7fd f9f0 	bl	8008c14 <memcpy>
 800b834:	4631      	mov	r1, r6
 800b836:	4638      	mov	r0, r7
 800b838:	f7ff fbd2 	bl	800afe0 <_free_r>
 800b83c:	e7e9      	b.n	800b812 <_realloc_r+0x1c>
 800b83e:	4635      	mov	r5, r6
 800b840:	e7e7      	b.n	800b812 <_realloc_r+0x1c>
	...

0800b844 <_read_r>:
 800b844:	b538      	push	{r3, r4, r5, lr}
 800b846:	4c07      	ldr	r4, [pc, #28]	; (800b864 <_read_r+0x20>)
 800b848:	4605      	mov	r5, r0
 800b84a:	4608      	mov	r0, r1
 800b84c:	4611      	mov	r1, r2
 800b84e:	2200      	movs	r2, #0
 800b850:	6022      	str	r2, [r4, #0]
 800b852:	461a      	mov	r2, r3
 800b854:	f7f7 fb7e 	bl	8002f54 <_read>
 800b858:	1c43      	adds	r3, r0, #1
 800b85a:	d102      	bne.n	800b862 <_read_r+0x1e>
 800b85c:	6823      	ldr	r3, [r4, #0]
 800b85e:	b103      	cbz	r3, 800b862 <_read_r+0x1e>
 800b860:	602b      	str	r3, [r5, #0]
 800b862:	bd38      	pop	{r3, r4, r5, pc}
 800b864:	20000b10 	.word	0x20000b10

0800b868 <_malloc_usable_size_r>:
 800b868:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b86c:	1f18      	subs	r0, r3, #4
 800b86e:	2b00      	cmp	r3, #0
 800b870:	bfbc      	itt	lt
 800b872:	580b      	ldrlt	r3, [r1, r0]
 800b874:	18c0      	addlt	r0, r0, r3
 800b876:	4770      	bx	lr

0800b878 <_init>:
 800b878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b87a:	bf00      	nop
 800b87c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b87e:	bc08      	pop	{r3}
 800b880:	469e      	mov	lr, r3
 800b882:	4770      	bx	lr

0800b884 <_fini>:
 800b884:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b886:	bf00      	nop
 800b888:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b88a:	bc08      	pop	{r3}
 800b88c:	469e      	mov	lr, r3
 800b88e:	4770      	bx	lr
