// Seed: 616733476
module module_0 (
    input wor id_0,
    input tri0 id_1,
    output wand id_2,
    output tri0 id_3,
    output supply1 id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    output uwire id_8,
    output uwire id_9,
    output wor id_10
);
  assign id_9 = id_7;
  assign id_3 = -1;
  assign id_3 = "" || id_1;
  assign module_1.id_2 = 0;
  assign id_9 = -1;
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1,
    output tri   id_2
);
  id_4 :
  assert property (@(1'b0) 1) id_0 <= 1'b0;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_2,
      id_2,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2
  );
endmodule
