/dts-v1/;

/ {
    #address-cells = <2>;
    #size-cells = <2>;
    compatible = "rvm,riscv-virt";
    model = "RVM";

    chosen {
        stdout-path = &uart0;
    };

    cpus {
        #address-cells = <1>;
        #size-cells = <0>;
        timebase-frequency = <10000000>;

        CPU0: cpu@0 {
            device_type = "cpu";
            compatible = "riscv";
            reg = <0>;
            interrupt-controller;
            #interrupt-cells = <1>;
            riscv,isa = "rv64gc";
            mmu-type = "riscv,sv39";
            status = "okay";
        };
    };

    memory@80000000 {
        device_type = "memory";
        reg = <0x0 0x80000000 0x0 0x40000000>;
    };

    soc {
        #address-cells = <2>;
        #size-cells = <2>;
        compatible = "simple-bus";
        ranges;

        clint0: clint@2000000 {
            compatible = "riscv,clint0";
            reg = <0x0 0x2000000 0x0 0x10000>;
            interrupts-extended = <&CPU0 3 &CPU0 7>;
        };

        plic0: plic@c000000 {
            compatible = "riscv,plic0";
            reg = <0x0 0x0c000000 0x0 0x4000000>;
            interrupt-controller;
            #interrupt-cells = <1>;
            riscv,ndev = <32>;
            interrupts-extended = <&CPU0 11>;
        };

        uart0: serial@10000000 {
            compatible = "ns16550a";
            reg = <0x0 0x10000000 0x0 0x100>;
            clock-frequency = <3686400>;
            current-speed = <115200>;
            reg-shift = <0>;
            reg-io-width = <4>;
            interrupts = <1>;
            interrupt-parent = <&plic0>;
        };
    };
};
