CHIP_R600,VAR_0
CP_PACKET2,FUNC_0
DRM_MEMORYBARRIER,FUNC_1
GET_RING_HEAD,FUNC_2
R600_CP_RB_RPTR,VAR_1
R600_CP_RB_WPTR,VAR_2
RADEON_CP_RB_RPTR,VAR_3
RADEON_CP_RB_WPTR,VAR_4
RADEON_FAMILY_MASK,VAR_5
RADEON_READ,FUNC_3
RADEON_RING_ALIGN,VAR_6
RADEON_WRITE,FUNC_4
radeon_commit_ring,FUNC_5
dev_priv,VAR_7
i,VAR_8
ring,VAR_9
tail_aligned,VAR_10
num_p2,VAR_11
