// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module compute_and_insert_i (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        ip_header_out_V_dout,
        ip_header_out_V_empty_n,
        ip_header_out_V_read,
        ip_header_checksum_V_din,
        ip_header_checksum_V_full_n,
        ip_header_checksum_V_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [576:0] ip_header_out_V_dout;
input   ip_header_out_V_empty_n;
output   ip_header_out_V_read;
output  [576:0] ip_header_checksum_V_din;
input   ip_header_checksum_V_full_n;
output   ip_header_checksum_V_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg ip_header_out_V_read;
reg ip_header_checksum_V_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_340_p3;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
reg   [0:0] tmp_reg_2102;
reg   [0:0] tmp_reg_2102_pp0_iter2_reg;
reg    ap_block_state4_pp0_stage0_iter3;
reg    ap_block_pp0_stage0_11001;
reg    ip_header_out_V_blk_n;
wire    ap_block_pp0_stage0;
reg    ip_header_checksum_V_blk_n;
reg   [0:0] tmp_reg_2102_pp0_iter1_reg;
reg   [576:0] tmp39_reg_2106;
wire   [511:0] currWord_data_V_fu_361_p1;
reg   [511:0] currWord_data_V_reg_2112;
reg   [511:0] currWord_data_V_reg_2112_pp0_iter1_reg;
wire   [0:0] icmp_ln887_4_fu_559_p2;
reg   [0:0] icmp_ln887_4_reg_2117;
wire   [16:0] add_ln1353_fu_1591_p2;
reg   [16:0] add_ln1353_reg_2122;
wire   [16:0] add_ln1353_1_fu_1605_p2;
reg   [16:0] add_ln1353_1_reg_2127;
wire   [16:0] add_ln1353_2_fu_1619_p2;
reg   [16:0] add_ln1353_2_reg_2132;
wire   [16:0] add_ln1353_3_fu_1633_p2;
reg   [16:0] add_ln1353_3_reg_2137;
wire   [16:0] add_ln1353_4_fu_1647_p2;
reg   [16:0] add_ln1353_4_reg_2142;
wire   [16:0] add_ln1353_5_fu_1661_p2;
reg   [16:0] add_ln1353_5_reg_2147;
wire   [16:0] add_ln1353_6_fu_1675_p2;
reg   [16:0] add_ln1353_6_reg_2152;
wire   [16:0] add_ln1353_7_fu_1689_p2;
reg   [16:0] add_ln1353_7_reg_2157;
wire   [16:0] add_ln1353_8_fu_1703_p2;
reg   [16:0] add_ln1353_8_reg_2162;
wire   [16:0] add_ln1353_9_fu_1717_p2;
reg   [16:0] add_ln1353_9_reg_2167;
wire   [16:0] add_ln1353_10_fu_1731_p2;
reg   [16:0] add_ln1353_10_reg_2172;
wire   [16:0] add_ln1353_11_fu_1745_p2;
reg   [16:0] add_ln1353_11_reg_2177;
wire   [16:0] add_ln1353_12_fu_1759_p2;
reg   [16:0] add_ln1353_12_reg_2182;
wire   [16:0] add_ln1353_13_fu_1773_p2;
reg   [16:0] add_ln1353_13_reg_2187;
reg   [64:0] tmp_6_i_reg_2192;
reg   [64:0] tmp_6_i_reg_2192_pp0_iter1_reg;
reg   [64:0] tmp_6_i_reg_2192_pp0_iter2_reg;
wire   [19:0] ret_V_fu_1970_p2;
reg   [19:0] ret_V_reg_2197;
wire   [19:0] ret_V_1_fu_1984_p2;
reg   [19:0] ret_V_1_reg_2203;
wire   [511:0] p_Result_s_fu_2084_p5;
reg   [511:0] p_Result_s_reg_2209;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln647_2_fu_379_p1;
wire   [7:0] p_Result_74_i_fu_369_p4;
wire   [3:0] trunc_ln647_fu_365_p1;
wire   [0:0] icmp_ln887_fu_391_p2;
wire   [15:0] p_Result_77_i_fu_383_p3;
wire   [7:0] p_Result_76_1_i_fu_415_p4;
wire   [7:0] p_Result_74_1_i_fu_405_p4;
wire   [0:0] icmp_ln887_1_fu_441_p2;
wire   [15:0] p_Result_77_1_i_fu_425_p3;
wire   [7:0] p_Result_76_2_i_fu_465_p4;
wire   [7:0] p_Result_74_2_i_fu_455_p4;
wire   [2:0] tmp_12_fu_483_p4;
wire   [0:0] icmp_ln887_2_fu_493_p2;
wire   [15:0] p_Result_77_2_i_fu_475_p3;
wire   [7:0] p_Result_76_3_i_fu_517_p4;
wire   [7:0] p_Result_74_3_i_fu_507_p4;
wire   [2:0] tmp_13_fu_535_p4;
wire   [0:0] icmp_ln887_3_fu_545_p2;
wire   [15:0] p_Result_77_3_i_fu_527_p3;
wire   [7:0] p_Result_76_6_i_fu_575_p4;
wire   [7:0] p_Result_74_6_i_fu_565_p4;
wire   [1:0] tmp_14_fu_593_p4;
wire   [0:0] icmp_ln887_5_fu_603_p2;
wire   [15:0] p_Result_77_6_i_fu_585_p3;
wire   [7:0] p_Result_76_7_i_fu_627_p4;
wire   [7:0] p_Result_74_7_i_fu_617_p4;
wire   [1:0] tmp_15_fu_645_p4;
wire   [0:0] icmp_ln887_6_fu_655_p2;
wire   [15:0] p_Result_77_7_i_fu_637_p3;
wire   [7:0] p_Result_76_8_i_fu_679_p4;
wire   [7:0] p_Result_74_8_i_fu_669_p4;
wire   [0:0] icmp_ln887_7_fu_697_p2;
wire   [15:0] p_Result_77_8_i_fu_689_p3;
wire   [7:0] p_Result_76_9_i_fu_721_p4;
wire   [7:0] p_Result_74_9_i_fu_711_p4;
wire   [4:0] shl_ln_fu_433_p3;
wire   [0:0] icmp_ln887_8_fu_739_p2;
wire   [15:0] p_Result_77_9_i_fu_731_p3;
wire   [7:0] p_Result_76_i_fu_763_p4;
wire   [7:0] p_Result_74_i_20_fu_753_p4;
wire   [0:0] icmp_ln887_9_fu_781_p2;
wire   [15:0] p_Result_77_i_21_fu_773_p3;
wire   [7:0] p_Result_76_5_i_fu_805_p4;
wire   [7:0] p_Result_74_5_i_fu_795_p4;
wire   [0:0] icmp_ln887_10_fu_823_p2;
wire   [15:0] p_Result_77_5_i_fu_815_p3;
wire   [7:0] p_Result_76_10_i_fu_847_p4;
wire   [7:0] p_Result_74_10_i_fu_837_p4;
wire   [0:0] icmp_ln887_11_fu_865_p2;
wire   [15:0] p_Result_77_10_i_fu_857_p3;
wire   [7:0] p_Result_76_11_i_fu_889_p4;
wire   [7:0] p_Result_74_11_i_fu_879_p4;
wire   [0:0] icmp_ln887_12_fu_907_p2;
wire   [15:0] p_Result_77_11_i_fu_899_p3;
wire   [7:0] p_Result_76_12_i_fu_931_p4;
wire   [7:0] p_Result_74_12_i_fu_921_p4;
wire   [0:0] tmp_16_fu_949_p3;
wire   [15:0] p_Result_77_12_i_fu_941_p3;
wire   [7:0] p_Result_76_13_i_fu_975_p4;
wire   [7:0] p_Result_74_13_i_fu_965_p4;
wire   [15:0] p_Result_77_13_i_fu_985_p3;
wire   [7:0] p_Result_76_14_i_fu_1011_p4;
wire   [7:0] p_Result_74_14_i_fu_1001_p4;
wire   [0:0] icmp_ln887_13_fu_1029_p2;
wire   [15:0] p_Result_77_14_i_fu_1021_p3;
wire   [7:0] p_Result_76_15_i_fu_1053_p4;
wire   [7:0] p_Result_74_15_i_fu_1043_p4;
wire   [0:0] icmp_ln887_14_fu_1071_p2;
wire   [15:0] p_Result_77_15_i_fu_1063_p3;
wire   [7:0] p_Result_76_16_i_fu_1095_p4;
wire   [7:0] p_Result_74_16_i_fu_1085_p4;
wire   [0:0] icmp_ln887_15_fu_1113_p2;
wire   [15:0] p_Result_77_16_i_fu_1105_p3;
wire   [7:0] p_Result_76_17_i_fu_1137_p4;
wire   [7:0] p_Result_74_17_i_fu_1127_p4;
wire   [0:0] icmp_ln887_16_fu_1155_p2;
wire   [15:0] p_Result_77_17_i_fu_1147_p3;
wire   [7:0] p_Result_76_18_i_fu_1179_p4;
wire   [7:0] p_Result_74_18_i_fu_1169_p4;
wire   [0:0] icmp_ln887_17_fu_1197_p2;
wire   [15:0] p_Result_77_18_i_fu_1189_p3;
wire   [7:0] p_Result_76_19_i_fu_1221_p4;
wire   [7:0] p_Result_74_19_i_fu_1211_p4;
wire   [0:0] icmp_ln887_18_fu_1239_p2;
wire   [15:0] p_Result_77_19_i_fu_1231_p3;
wire   [7:0] p_Result_76_20_i_fu_1263_p4;
wire   [7:0] p_Result_74_20_i_fu_1253_p4;
wire   [0:0] icmp_ln887_19_fu_1281_p2;
wire   [15:0] p_Result_77_20_i_fu_1273_p3;
wire   [7:0] p_Result_76_21_i_fu_1305_p4;
wire   [7:0] p_Result_74_21_i_fu_1295_p4;
wire   [0:0] icmp_ln887_20_fu_1323_p2;
wire   [15:0] p_Result_77_21_i_fu_1315_p3;
wire   [7:0] p_Result_76_22_i_fu_1347_p4;
wire   [7:0] p_Result_74_22_i_fu_1337_p4;
wire   [0:0] icmp_ln887_21_fu_1365_p2;
wire   [15:0] p_Result_77_22_i_fu_1357_p3;
wire   [7:0] p_Result_76_23_i_fu_1389_p4;
wire   [7:0] p_Result_74_23_i_fu_1379_p4;
wire   [0:0] icmp_ln887_22_fu_1407_p2;
wire   [15:0] p_Result_77_23_i_fu_1399_p3;
wire   [7:0] p_Result_76_24_i_fu_1431_p4;
wire   [7:0] p_Result_74_24_i_fu_1421_p4;
wire   [0:0] icmp_ln887_23_fu_1449_p2;
wire   [15:0] p_Result_77_24_i_fu_1441_p3;
wire   [7:0] p_Result_76_25_i_fu_1473_p4;
wire   [7:0] p_Result_74_25_i_fu_1463_p4;
wire   [0:0] icmp_ln887_24_fu_1491_p2;
wire   [15:0] p_Result_77_25_i_fu_1483_p3;
wire   [7:0] p_Result_76_26_i_fu_1515_p4;
wire   [7:0] p_Result_74_26_i_fu_1505_p4;
wire   [0:0] icmp_ln887_25_fu_1533_p2;
wire   [15:0] p_Result_77_26_i_fu_1525_p3;
wire   [7:0] p_Result_76_27_i_fu_1557_p4;
wire   [7:0] p_Result_74_27_i_fu_1547_p4;
wire   [15:0] p_Result_77_27_i_fu_1567_p3;
wire   [15:0] select_ln253_fu_397_p3;
wire   [15:0] select_ln253_1_fu_447_p3;
wire   [16:0] zext_ln215_1_fu_1587_p1;
wire   [16:0] zext_ln215_fu_1583_p1;
wire   [15:0] select_ln253_2_fu_499_p3;
wire   [15:0] select_ln253_3_fu_551_p3;
wire   [16:0] zext_ln215_3_fu_1601_p1;
wire   [16:0] zext_ln215_2_fu_1597_p1;
wire   [15:0] select_ln253_5_fu_609_p3;
wire   [15:0] select_ln253_6_fu_661_p3;
wire   [16:0] zext_ln215_5_fu_1615_p1;
wire   [16:0] zext_ln215_4_fu_1611_p1;
wire   [15:0] select_ln253_7_fu_703_p3;
wire   [15:0] select_ln253_8_fu_745_p3;
wire   [16:0] zext_ln215_7_fu_1629_p1;
wire   [16:0] zext_ln215_6_fu_1625_p1;
wire   [15:0] select_ln253_9_fu_787_p3;
wire   [15:0] select_ln253_10_fu_829_p3;
wire   [16:0] zext_ln215_9_fu_1643_p1;
wire   [16:0] zext_ln215_8_fu_1639_p1;
wire   [15:0] select_ln253_11_fu_871_p3;
wire   [15:0] select_ln253_12_fu_913_p3;
wire   [16:0] zext_ln215_11_fu_1657_p1;
wire   [16:0] zext_ln215_10_fu_1653_p1;
wire   [15:0] select_ln253_13_fu_957_p3;
wire   [15:0] select_ln253_14_fu_993_p3;
wire   [16:0] zext_ln215_13_fu_1671_p1;
wire   [16:0] zext_ln215_12_fu_1667_p1;
wire   [15:0] select_ln253_15_fu_1035_p3;
wire   [15:0] select_ln253_16_fu_1077_p3;
wire   [16:0] zext_ln215_15_fu_1685_p1;
wire   [16:0] zext_ln215_14_fu_1681_p1;
wire   [15:0] select_ln253_17_fu_1119_p3;
wire   [15:0] select_ln253_18_fu_1161_p3;
wire   [16:0] zext_ln215_17_fu_1699_p1;
wire   [16:0] zext_ln215_16_fu_1695_p1;
wire   [15:0] select_ln253_19_fu_1203_p3;
wire   [15:0] select_ln253_20_fu_1245_p3;
wire   [16:0] zext_ln215_19_fu_1713_p1;
wire   [16:0] zext_ln215_18_fu_1709_p1;
wire   [15:0] select_ln253_21_fu_1287_p3;
wire   [15:0] select_ln253_22_fu_1329_p3;
wire   [16:0] zext_ln215_21_fu_1727_p1;
wire   [16:0] zext_ln215_20_fu_1723_p1;
wire   [15:0] select_ln253_23_fu_1371_p3;
wire   [15:0] select_ln253_24_fu_1413_p3;
wire   [16:0] zext_ln215_23_fu_1741_p1;
wire   [16:0] zext_ln215_22_fu_1737_p1;
wire   [15:0] select_ln253_25_fu_1455_p3;
wire   [15:0] select_ln253_26_fu_1497_p3;
wire   [16:0] zext_ln215_25_fu_1755_p1;
wire   [16:0] zext_ln215_24_fu_1751_p1;
wire   [15:0] select_ln253_27_fu_1539_p3;
wire   [15:0] select_ln253_28_fu_1575_p3;
wire   [16:0] zext_ln215_27_fu_1769_p1;
wire   [16:0] zext_ln215_26_fu_1765_p1;
wire   [7:0] p_Result_76_4_i_fu_1798_p4;
wire   [7:0] p_Result_74_4_i_fu_1789_p4;
wire   [15:0] p_Result_77_4_i_fu_1807_p3;
wire   [17:0] zext_ln215_29_fu_1825_p1;
wire   [17:0] zext_ln215_28_fu_1822_p1;
wire   [15:0] select_ln253_4_fu_1815_p3;
wire   [17:0] zext_ln215_31_fu_1837_p1;
wire   [17:0] zext_ln215_30_fu_1834_p1;
wire   [17:0] zext_ln215_33_fu_1850_p1;
wire   [17:0] zext_ln215_32_fu_1847_p1;
wire   [17:0] zext_ln215_35_fu_1862_p1;
wire   [17:0] zext_ln215_34_fu_1859_p1;
wire   [17:0] zext_ln215_37_fu_1874_p1;
wire   [17:0] zext_ln215_36_fu_1871_p1;
wire   [17:0] zext_ln215_39_fu_1886_p1;
wire   [17:0] zext_ln215_38_fu_1883_p1;
wire   [17:0] zext_ln215_41_fu_1898_p1;
wire   [17:0] zext_ln215_40_fu_1895_p1;
wire   [17:0] add_ln1353_15_fu_1841_p2;
wire   [17:0] add_ln1353_14_fu_1828_p2;
wire   [18:0] zext_ln215_43_fu_1911_p1;
wire   [18:0] zext_ln215_42_fu_1907_p1;
wire   [17:0] add_ln1353_17_fu_1865_p2;
wire   [17:0] add_ln1353_16_fu_1853_p2;
wire   [18:0] zext_ln215_45_fu_1925_p1;
wire   [18:0] zext_ln215_44_fu_1921_p1;
wire   [17:0] add_ln1353_19_fu_1889_p2;
wire   [17:0] add_ln1353_18_fu_1877_p2;
wire   [18:0] zext_ln215_47_fu_1939_p1;
wire   [18:0] zext_ln215_46_fu_1935_p1;
wire   [17:0] add_ln1353_20_fu_1901_p2;
wire   [18:0] zext_ln215_48_fu_1949_p1;
wire   [18:0] zext_ln215_49_fu_1952_p1;
wire   [18:0] add_ln1353_22_fu_1929_p2;
wire   [18:0] add_ln1353_21_fu_1915_p2;
wire   [19:0] rhs_V_fu_1966_p1;
wire   [19:0] lhs_V_fu_1962_p1;
wire   [18:0] add_ln1353_24_fu_1956_p2;
wire   [18:0] add_ln1353_23_fu_1943_p2;
wire   [19:0] rhs_V_1_fu_1980_p1;
wire   [19:0] lhs_V_1_fu_1976_p1;
wire   [20:0] lhs_V_2_fu_1990_p1;
wire   [20:0] rhs_V_2_fu_1993_p1;
wire   [19:0] add_ln1353_27_fu_1996_p2;
wire   [20:0] ret_V_3_fu_2000_p2;
wire   [15:0] trunc_ln357_fu_2006_p1;
wire   [4:0] p_Result_13_i_fu_2010_p4;
wire   [16:0] zext_ln209_1_fu_2024_p1;
wire   [16:0] zext_ln209_fu_2020_p1;
wire   [16:0] p_Val2_2_fu_2028_p2;
wire   [0:0] tmp_17_fu_2034_p3;
wire   [15:0] zext_ln209_2_fu_2042_p1;
wire   [15:0] trunc_ln209_fu_2046_p1;
wire   [15:0] add_ln681_fu_2050_p2;
wire   [15:0] p_Val2_3_fu_2056_p2;
wire   [7:0] trunc_ln647_3_fu_2062_p1;
wire   [7:0] p_Result_15_i_fu_2066_p4;
wire   [15:0] tmp_5_i_fu_2076_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to2;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_340_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln1353_10_reg_2172 <= add_ln1353_10_fu_1731_p2;
        add_ln1353_11_reg_2177 <= add_ln1353_11_fu_1745_p2;
        add_ln1353_12_reg_2182 <= add_ln1353_12_fu_1759_p2;
        add_ln1353_13_reg_2187 <= add_ln1353_13_fu_1773_p2;
        add_ln1353_1_reg_2127 <= add_ln1353_1_fu_1605_p2;
        add_ln1353_2_reg_2132 <= add_ln1353_2_fu_1619_p2;
        add_ln1353_3_reg_2137 <= add_ln1353_3_fu_1633_p2;
        add_ln1353_4_reg_2142 <= add_ln1353_4_fu_1647_p2;
        add_ln1353_5_reg_2147 <= add_ln1353_5_fu_1661_p2;
        add_ln1353_6_reg_2152 <= add_ln1353_6_fu_1675_p2;
        add_ln1353_7_reg_2157 <= add_ln1353_7_fu_1689_p2;
        add_ln1353_8_reg_2162 <= add_ln1353_8_fu_1703_p2;
        add_ln1353_9_reg_2167 <= add_ln1353_9_fu_1717_p2;
        add_ln1353_reg_2122 <= add_ln1353_fu_1591_p2;
        currWord_data_V_reg_2112 <= currWord_data_V_fu_361_p1;
        icmp_ln887_4_reg_2117 <= icmp_ln887_4_fu_559_p2;
        tmp39_reg_2106 <= ip_header_out_V_dout;
        tmp_6_i_reg_2192 <= {{ip_header_out_V_dout[576:512]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        currWord_data_V_reg_2112_pp0_iter1_reg <= currWord_data_V_reg_2112;
        tmp_6_i_reg_2192_pp0_iter1_reg <= tmp_6_i_reg_2192;
        tmp_reg_2102 <= tmp_nbreadreq_fu_340_p3;
        tmp_reg_2102_pp0_iter1_reg <= tmp_reg_2102;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2102_pp0_iter1_reg == 1'd1))) begin
        p_Result_s_reg_2209 <= p_Result_s_fu_2084_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2102 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ret_V_1_reg_2203 <= ret_V_1_fu_1984_p2;
        ret_V_reg_2197 <= ret_V_fu_1970_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_6_i_reg_2192_pp0_iter2_reg <= tmp_6_i_reg_2192_pp0_iter1_reg;
        tmp_reg_2102_pp0_iter2_reg <= tmp_reg_2102_pp0_iter1_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to2 = 1'b1;
    end else begin
        ap_idle_pp0_0to2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to2 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_2102_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ip_header_checksum_V_blk_n = ip_header_checksum_V_full_n;
    end else begin
        ip_header_checksum_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_2102_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        ip_header_checksum_V_write = 1'b1;
    end else begin
        ip_header_checksum_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (1'b0 == ap_block_pp0_stage0) & (tmp_nbreadreq_fu_340_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip_header_out_V_blk_n = ip_header_out_V_empty_n;
    end else begin
        ip_header_out_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_340_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ip_header_out_V_read = 1'b1;
    end else begin
        ip_header_out_V_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1353_10_fu_1731_p2 = (zext_ln215_21_fu_1727_p1 + zext_ln215_20_fu_1723_p1);

assign add_ln1353_11_fu_1745_p2 = (zext_ln215_23_fu_1741_p1 + zext_ln215_22_fu_1737_p1);

assign add_ln1353_12_fu_1759_p2 = (zext_ln215_25_fu_1755_p1 + zext_ln215_24_fu_1751_p1);

assign add_ln1353_13_fu_1773_p2 = (zext_ln215_27_fu_1769_p1 + zext_ln215_26_fu_1765_p1);

assign add_ln1353_14_fu_1828_p2 = (zext_ln215_29_fu_1825_p1 + zext_ln215_28_fu_1822_p1);

assign add_ln1353_15_fu_1841_p2 = (zext_ln215_31_fu_1837_p1 + zext_ln215_30_fu_1834_p1);

assign add_ln1353_16_fu_1853_p2 = (zext_ln215_33_fu_1850_p1 + zext_ln215_32_fu_1847_p1);

assign add_ln1353_17_fu_1865_p2 = (zext_ln215_35_fu_1862_p1 + zext_ln215_34_fu_1859_p1);

assign add_ln1353_18_fu_1877_p2 = (zext_ln215_37_fu_1874_p1 + zext_ln215_36_fu_1871_p1);

assign add_ln1353_19_fu_1889_p2 = (zext_ln215_39_fu_1886_p1 + zext_ln215_38_fu_1883_p1);

assign add_ln1353_1_fu_1605_p2 = (zext_ln215_3_fu_1601_p1 + zext_ln215_2_fu_1597_p1);

assign add_ln1353_20_fu_1901_p2 = (zext_ln215_41_fu_1898_p1 + zext_ln215_40_fu_1895_p1);

assign add_ln1353_21_fu_1915_p2 = (zext_ln215_43_fu_1911_p1 + zext_ln215_42_fu_1907_p1);

assign add_ln1353_22_fu_1929_p2 = (zext_ln215_45_fu_1925_p1 + zext_ln215_44_fu_1921_p1);

assign add_ln1353_23_fu_1943_p2 = (zext_ln215_47_fu_1939_p1 + zext_ln215_46_fu_1935_p1);

assign add_ln1353_24_fu_1956_p2 = (zext_ln215_48_fu_1949_p1 + zext_ln215_49_fu_1952_p1);

assign add_ln1353_27_fu_1996_p2 = (ret_V_reg_2197 + ret_V_1_reg_2203);

assign add_ln1353_2_fu_1619_p2 = (zext_ln215_5_fu_1615_p1 + zext_ln215_4_fu_1611_p1);

assign add_ln1353_3_fu_1633_p2 = (zext_ln215_7_fu_1629_p1 + zext_ln215_6_fu_1625_p1);

assign add_ln1353_4_fu_1647_p2 = (zext_ln215_9_fu_1643_p1 + zext_ln215_8_fu_1639_p1);

assign add_ln1353_5_fu_1661_p2 = (zext_ln215_11_fu_1657_p1 + zext_ln215_10_fu_1653_p1);

assign add_ln1353_6_fu_1675_p2 = (zext_ln215_13_fu_1671_p1 + zext_ln215_12_fu_1667_p1);

assign add_ln1353_7_fu_1689_p2 = (zext_ln215_15_fu_1685_p1 + zext_ln215_14_fu_1681_p1);

assign add_ln1353_8_fu_1703_p2 = (zext_ln215_17_fu_1699_p1 + zext_ln215_16_fu_1695_p1);

assign add_ln1353_9_fu_1717_p2 = (zext_ln215_19_fu_1713_p1 + zext_ln215_18_fu_1709_p1);

assign add_ln1353_fu_1591_p2 = (zext_ln215_1_fu_1587_p1 + zext_ln215_fu_1583_p1);

assign add_ln681_fu_2050_p2 = (zext_ln209_2_fu_2042_p1 + trunc_ln209_fu_2046_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_reg_2102_pp0_iter2_reg == 1'd1) & (ip_header_checksum_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_340_p3 == 1'd1) & (ip_header_out_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_reg_2102_pp0_iter2_reg == 1'd1) & (ip_header_checksum_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_340_p3 == 1'd1) & (ip_header_out_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_reg_2102_pp0_iter2_reg == 1'd1) & (ip_header_checksum_V_full_n == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b1)) | ((ap_start == 1'b1) & ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_340_p3 == 1'd1) & (ip_header_out_V_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_340_p3 == 1'd1) & (ip_header_out_V_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter3 = ((tmp_reg_2102_pp0_iter2_reg == 1'd1) & (ip_header_checksum_V_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign currWord_data_V_fu_361_p1 = ip_header_out_V_dout[511:0];

assign icmp_ln887_10_fu_823_p2 = ((shl_ln_fu_433_p3 > 5'd11) ? 1'b1 : 1'b0);

assign icmp_ln887_11_fu_865_p2 = ((trunc_ln647_fu_365_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln887_12_fu_907_p2 = ((shl_ln_fu_433_p3 > 5'd13) ? 1'b1 : 1'b0);

assign icmp_ln887_13_fu_1029_p2 = ((trunc_ln647_fu_365_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln887_14_fu_1071_p2 = ((shl_ln_fu_433_p3 > 5'd17) ? 1'b1 : 1'b0);

assign icmp_ln887_15_fu_1113_p2 = ((trunc_ln647_fu_365_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln887_16_fu_1155_p2 = ((shl_ln_fu_433_p3 > 5'd19) ? 1'b1 : 1'b0);

assign icmp_ln887_17_fu_1197_p2 = ((trunc_ln647_fu_365_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln887_18_fu_1239_p2 = ((shl_ln_fu_433_p3 > 5'd21) ? 1'b1 : 1'b0);

assign icmp_ln887_19_fu_1281_p2 = ((trunc_ln647_fu_365_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_441_p2 = ((trunc_ln647_fu_365_p1 != 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_20_fu_1323_p2 = ((shl_ln_fu_433_p3 > 5'd23) ? 1'b1 : 1'b0);

assign icmp_ln887_21_fu_1365_p2 = ((trunc_ln647_fu_365_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln887_22_fu_1407_p2 = ((shl_ln_fu_433_p3 > 5'd25) ? 1'b1 : 1'b0);

assign icmp_ln887_23_fu_1449_p2 = ((trunc_ln647_fu_365_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln887_24_fu_1491_p2 = ((shl_ln_fu_433_p3 > 5'd27) ? 1'b1 : 1'b0);

assign icmp_ln887_25_fu_1533_p2 = ((trunc_ln647_fu_365_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln887_2_fu_493_p2 = ((tmp_12_fu_483_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_3_fu_545_p2 = ((tmp_13_fu_535_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_4_fu_559_p2 = ((trunc_ln647_fu_365_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln887_5_fu_603_p2 = ((tmp_14_fu_593_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_6_fu_655_p2 = ((tmp_15_fu_645_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_7_fu_697_p2 = ((trunc_ln647_fu_365_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln887_8_fu_739_p2 = ((shl_ln_fu_433_p3 > 5'd9) ? 1'b1 : 1'b0);

assign icmp_ln887_9_fu_781_p2 = ((trunc_ln647_fu_365_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_391_p2 = ((trunc_ln647_fu_365_p1 == 4'd0) ? 1'b1 : 1'b0);

assign ip_header_checksum_V_din = {{tmp_6_i_reg_2192_pp0_iter2_reg}, {p_Result_s_reg_2209}};

assign lhs_V_1_fu_1976_p1 = add_ln1353_24_fu_1956_p2;

assign lhs_V_2_fu_1990_p1 = ret_V_1_reg_2203;

assign lhs_V_fu_1962_p1 = add_ln1353_22_fu_1929_p2;

assign p_Result_13_i_fu_2010_p4 = {{ret_V_3_fu_2000_p2[20:16]}};

assign p_Result_15_i_fu_2066_p4 = {{p_Val2_3_fu_2056_p2[15:8]}};

assign p_Result_74_10_i_fu_837_p4 = {{ip_header_out_V_dout[207:200]}};

assign p_Result_74_11_i_fu_879_p4 = {{ip_header_out_V_dout[223:216]}};

assign p_Result_74_12_i_fu_921_p4 = {{ip_header_out_V_dout[239:232]}};

assign p_Result_74_13_i_fu_965_p4 = {{ip_header_out_V_dout[255:248]}};

assign p_Result_74_14_i_fu_1001_p4 = {{ip_header_out_V_dout[271:264]}};

assign p_Result_74_15_i_fu_1043_p4 = {{ip_header_out_V_dout[287:280]}};

assign p_Result_74_16_i_fu_1085_p4 = {{ip_header_out_V_dout[303:296]}};

assign p_Result_74_17_i_fu_1127_p4 = {{ip_header_out_V_dout[319:312]}};

assign p_Result_74_18_i_fu_1169_p4 = {{ip_header_out_V_dout[335:328]}};

assign p_Result_74_19_i_fu_1211_p4 = {{ip_header_out_V_dout[351:344]}};

assign p_Result_74_1_i_fu_405_p4 = {{ip_header_out_V_dout[31:24]}};

assign p_Result_74_20_i_fu_1253_p4 = {{ip_header_out_V_dout[367:360]}};

assign p_Result_74_21_i_fu_1295_p4 = {{ip_header_out_V_dout[383:376]}};

assign p_Result_74_22_i_fu_1337_p4 = {{ip_header_out_V_dout[399:392]}};

assign p_Result_74_23_i_fu_1379_p4 = {{ip_header_out_V_dout[415:408]}};

assign p_Result_74_24_i_fu_1421_p4 = {{ip_header_out_V_dout[431:424]}};

assign p_Result_74_25_i_fu_1463_p4 = {{ip_header_out_V_dout[447:440]}};

assign p_Result_74_26_i_fu_1505_p4 = {{ip_header_out_V_dout[463:456]}};

assign p_Result_74_27_i_fu_1547_p4 = {{ip_header_out_V_dout[479:472]}};

assign p_Result_74_2_i_fu_455_p4 = {{ip_header_out_V_dout[47:40]}};

assign p_Result_74_3_i_fu_507_p4 = {{ip_header_out_V_dout[63:56]}};

assign p_Result_74_4_i_fu_1789_p4 = {{tmp39_reg_2106[79:72]}};

assign p_Result_74_5_i_fu_795_p4 = {{ip_header_out_V_dout[191:184]}};

assign p_Result_74_6_i_fu_565_p4 = {{ip_header_out_V_dout[111:104]}};

assign p_Result_74_7_i_fu_617_p4 = {{ip_header_out_V_dout[127:120]}};

assign p_Result_74_8_i_fu_669_p4 = {{ip_header_out_V_dout[143:136]}};

assign p_Result_74_9_i_fu_711_p4 = {{ip_header_out_V_dout[159:152]}};

assign p_Result_74_i_20_fu_753_p4 = {{ip_header_out_V_dout[175:168]}};

assign p_Result_74_i_fu_369_p4 = {{ip_header_out_V_dout[15:8]}};

assign p_Result_76_10_i_fu_847_p4 = {{ip_header_out_V_dout[199:192]}};

assign p_Result_76_11_i_fu_889_p4 = {{ip_header_out_V_dout[215:208]}};

assign p_Result_76_12_i_fu_931_p4 = {{ip_header_out_V_dout[231:224]}};

assign p_Result_76_13_i_fu_975_p4 = {{ip_header_out_V_dout[247:240]}};

assign p_Result_76_14_i_fu_1011_p4 = {{ip_header_out_V_dout[263:256]}};

assign p_Result_76_15_i_fu_1053_p4 = {{ip_header_out_V_dout[279:272]}};

assign p_Result_76_16_i_fu_1095_p4 = {{ip_header_out_V_dout[295:288]}};

assign p_Result_76_17_i_fu_1137_p4 = {{ip_header_out_V_dout[311:304]}};

assign p_Result_76_18_i_fu_1179_p4 = {{ip_header_out_V_dout[327:320]}};

assign p_Result_76_19_i_fu_1221_p4 = {{ip_header_out_V_dout[343:336]}};

assign p_Result_76_1_i_fu_415_p4 = {{ip_header_out_V_dout[23:16]}};

assign p_Result_76_20_i_fu_1263_p4 = {{ip_header_out_V_dout[359:352]}};

assign p_Result_76_21_i_fu_1305_p4 = {{ip_header_out_V_dout[375:368]}};

assign p_Result_76_22_i_fu_1347_p4 = {{ip_header_out_V_dout[391:384]}};

assign p_Result_76_23_i_fu_1389_p4 = {{ip_header_out_V_dout[407:400]}};

assign p_Result_76_24_i_fu_1431_p4 = {{ip_header_out_V_dout[423:416]}};

assign p_Result_76_25_i_fu_1473_p4 = {{ip_header_out_V_dout[439:432]}};

assign p_Result_76_26_i_fu_1515_p4 = {{ip_header_out_V_dout[455:448]}};

assign p_Result_76_27_i_fu_1557_p4 = {{ip_header_out_V_dout[471:464]}};

assign p_Result_76_2_i_fu_465_p4 = {{ip_header_out_V_dout[39:32]}};

assign p_Result_76_3_i_fu_517_p4 = {{ip_header_out_V_dout[55:48]}};

assign p_Result_76_4_i_fu_1798_p4 = {{tmp39_reg_2106[71:64]}};

assign p_Result_76_5_i_fu_805_p4 = {{ip_header_out_V_dout[183:176]}};

assign p_Result_76_6_i_fu_575_p4 = {{ip_header_out_V_dout[103:96]}};

assign p_Result_76_7_i_fu_627_p4 = {{ip_header_out_V_dout[119:112]}};

assign p_Result_76_8_i_fu_679_p4 = {{ip_header_out_V_dout[135:128]}};

assign p_Result_76_9_i_fu_721_p4 = {{ip_header_out_V_dout[151:144]}};

assign p_Result_76_i_fu_763_p4 = {{ip_header_out_V_dout[167:160]}};

assign p_Result_77_10_i_fu_857_p3 = {{p_Result_76_10_i_fu_847_p4}, {p_Result_74_10_i_fu_837_p4}};

assign p_Result_77_11_i_fu_899_p3 = {{p_Result_76_11_i_fu_889_p4}, {p_Result_74_11_i_fu_879_p4}};

assign p_Result_77_12_i_fu_941_p3 = {{p_Result_76_12_i_fu_931_p4}, {p_Result_74_12_i_fu_921_p4}};

assign p_Result_77_13_i_fu_985_p3 = {{p_Result_76_13_i_fu_975_p4}, {p_Result_74_13_i_fu_965_p4}};

assign p_Result_77_14_i_fu_1021_p3 = {{p_Result_76_14_i_fu_1011_p4}, {p_Result_74_14_i_fu_1001_p4}};

assign p_Result_77_15_i_fu_1063_p3 = {{p_Result_76_15_i_fu_1053_p4}, {p_Result_74_15_i_fu_1043_p4}};

assign p_Result_77_16_i_fu_1105_p3 = {{p_Result_76_16_i_fu_1095_p4}, {p_Result_74_16_i_fu_1085_p4}};

assign p_Result_77_17_i_fu_1147_p3 = {{p_Result_76_17_i_fu_1137_p4}, {p_Result_74_17_i_fu_1127_p4}};

assign p_Result_77_18_i_fu_1189_p3 = {{p_Result_76_18_i_fu_1179_p4}, {p_Result_74_18_i_fu_1169_p4}};

assign p_Result_77_19_i_fu_1231_p3 = {{p_Result_76_19_i_fu_1221_p4}, {p_Result_74_19_i_fu_1211_p4}};

assign p_Result_77_1_i_fu_425_p3 = {{p_Result_76_1_i_fu_415_p4}, {p_Result_74_1_i_fu_405_p4}};

assign p_Result_77_20_i_fu_1273_p3 = {{p_Result_76_20_i_fu_1263_p4}, {p_Result_74_20_i_fu_1253_p4}};

assign p_Result_77_21_i_fu_1315_p3 = {{p_Result_76_21_i_fu_1305_p4}, {p_Result_74_21_i_fu_1295_p4}};

assign p_Result_77_22_i_fu_1357_p3 = {{p_Result_76_22_i_fu_1347_p4}, {p_Result_74_22_i_fu_1337_p4}};

assign p_Result_77_23_i_fu_1399_p3 = {{p_Result_76_23_i_fu_1389_p4}, {p_Result_74_23_i_fu_1379_p4}};

assign p_Result_77_24_i_fu_1441_p3 = {{p_Result_76_24_i_fu_1431_p4}, {p_Result_74_24_i_fu_1421_p4}};

assign p_Result_77_25_i_fu_1483_p3 = {{p_Result_76_25_i_fu_1473_p4}, {p_Result_74_25_i_fu_1463_p4}};

assign p_Result_77_26_i_fu_1525_p3 = {{p_Result_76_26_i_fu_1515_p4}, {p_Result_74_26_i_fu_1505_p4}};

assign p_Result_77_27_i_fu_1567_p3 = {{p_Result_76_27_i_fu_1557_p4}, {p_Result_74_27_i_fu_1547_p4}};

assign p_Result_77_2_i_fu_475_p3 = {{p_Result_76_2_i_fu_465_p4}, {p_Result_74_2_i_fu_455_p4}};

assign p_Result_77_3_i_fu_527_p3 = {{p_Result_76_3_i_fu_517_p4}, {p_Result_74_3_i_fu_507_p4}};

assign p_Result_77_4_i_fu_1807_p3 = {{p_Result_76_4_i_fu_1798_p4}, {p_Result_74_4_i_fu_1789_p4}};

assign p_Result_77_5_i_fu_815_p3 = {{p_Result_76_5_i_fu_805_p4}, {p_Result_74_5_i_fu_795_p4}};

assign p_Result_77_6_i_fu_585_p3 = {{p_Result_76_6_i_fu_575_p4}, {p_Result_74_6_i_fu_565_p4}};

assign p_Result_77_7_i_fu_637_p3 = {{p_Result_76_7_i_fu_627_p4}, {p_Result_74_7_i_fu_617_p4}};

assign p_Result_77_8_i_fu_689_p3 = {{p_Result_76_8_i_fu_679_p4}, {p_Result_74_8_i_fu_669_p4}};

assign p_Result_77_9_i_fu_731_p3 = {{p_Result_76_9_i_fu_721_p4}, {p_Result_74_9_i_fu_711_p4}};

assign p_Result_77_i_21_fu_773_p3 = {{p_Result_76_i_fu_763_p4}, {p_Result_74_i_20_fu_753_p4}};

assign p_Result_77_i_fu_383_p3 = {{trunc_ln647_2_fu_379_p1}, {p_Result_74_i_fu_369_p4}};

assign p_Result_s_fu_2084_p5 = {{currWord_data_V_reg_2112_pp0_iter1_reg[511:96]}, {tmp_5_i_fu_2076_p3}, {currWord_data_V_reg_2112_pp0_iter1_reg[79:0]}};

assign p_Val2_2_fu_2028_p2 = (zext_ln209_1_fu_2024_p1 + zext_ln209_fu_2020_p1);

assign p_Val2_3_fu_2056_p2 = (16'd65535 ^ add_ln681_fu_2050_p2);

assign ret_V_1_fu_1984_p2 = (rhs_V_1_fu_1980_p1 + lhs_V_1_fu_1976_p1);

assign ret_V_3_fu_2000_p2 = (lhs_V_2_fu_1990_p1 + rhs_V_2_fu_1993_p1);

assign ret_V_fu_1970_p2 = (rhs_V_fu_1966_p1 + lhs_V_fu_1962_p1);

assign rhs_V_1_fu_1980_p1 = add_ln1353_23_fu_1943_p2;

assign rhs_V_2_fu_1993_p1 = ret_V_reg_2197;

assign rhs_V_fu_1966_p1 = add_ln1353_21_fu_1915_p2;

assign select_ln253_10_fu_829_p3 = ((icmp_ln887_10_fu_823_p2[0:0] === 1'b1) ? p_Result_77_5_i_fu_815_p3 : 16'd0);

assign select_ln253_11_fu_871_p3 = ((icmp_ln887_11_fu_865_p2[0:0] === 1'b1) ? p_Result_77_10_i_fu_857_p3 : 16'd0);

assign select_ln253_12_fu_913_p3 = ((icmp_ln887_12_fu_907_p2[0:0] === 1'b1) ? p_Result_77_11_i_fu_899_p3 : 16'd0);

assign select_ln253_13_fu_957_p3 = ((tmp_16_fu_949_p3[0:0] === 1'b1) ? p_Result_77_12_i_fu_941_p3 : 16'd0);

assign select_ln253_14_fu_993_p3 = ((tmp_16_fu_949_p3[0:0] === 1'b1) ? p_Result_77_13_i_fu_985_p3 : 16'd0);

assign select_ln253_15_fu_1035_p3 = ((icmp_ln887_13_fu_1029_p2[0:0] === 1'b1) ? p_Result_77_14_i_fu_1021_p3 : 16'd0);

assign select_ln253_16_fu_1077_p3 = ((icmp_ln887_14_fu_1071_p2[0:0] === 1'b1) ? p_Result_77_15_i_fu_1063_p3 : 16'd0);

assign select_ln253_17_fu_1119_p3 = ((icmp_ln887_15_fu_1113_p2[0:0] === 1'b1) ? p_Result_77_16_i_fu_1105_p3 : 16'd0);

assign select_ln253_18_fu_1161_p3 = ((icmp_ln887_16_fu_1155_p2[0:0] === 1'b1) ? p_Result_77_17_i_fu_1147_p3 : 16'd0);

assign select_ln253_19_fu_1203_p3 = ((icmp_ln887_17_fu_1197_p2[0:0] === 1'b1) ? p_Result_77_18_i_fu_1189_p3 : 16'd0);

assign select_ln253_1_fu_447_p3 = ((icmp_ln887_1_fu_441_p2[0:0] === 1'b1) ? p_Result_77_1_i_fu_425_p3 : 16'd0);

assign select_ln253_20_fu_1245_p3 = ((icmp_ln887_18_fu_1239_p2[0:0] === 1'b1) ? p_Result_77_19_i_fu_1231_p3 : 16'd0);

assign select_ln253_21_fu_1287_p3 = ((icmp_ln887_19_fu_1281_p2[0:0] === 1'b1) ? p_Result_77_20_i_fu_1273_p3 : 16'd0);

assign select_ln253_22_fu_1329_p3 = ((icmp_ln887_20_fu_1323_p2[0:0] === 1'b1) ? p_Result_77_21_i_fu_1315_p3 : 16'd0);

assign select_ln253_23_fu_1371_p3 = ((icmp_ln887_21_fu_1365_p2[0:0] === 1'b1) ? p_Result_77_22_i_fu_1357_p3 : 16'd0);

assign select_ln253_24_fu_1413_p3 = ((icmp_ln887_22_fu_1407_p2[0:0] === 1'b1) ? p_Result_77_23_i_fu_1399_p3 : 16'd0);

assign select_ln253_25_fu_1455_p3 = ((icmp_ln887_23_fu_1449_p2[0:0] === 1'b1) ? p_Result_77_24_i_fu_1441_p3 : 16'd0);

assign select_ln253_26_fu_1497_p3 = ((icmp_ln887_24_fu_1491_p2[0:0] === 1'b1) ? p_Result_77_25_i_fu_1483_p3 : 16'd0);

assign select_ln253_27_fu_1539_p3 = ((icmp_ln887_25_fu_1533_p2[0:0] === 1'b1) ? p_Result_77_26_i_fu_1525_p3 : 16'd0);

assign select_ln253_28_fu_1575_p3 = ((icmp_ln887_25_fu_1533_p2[0:0] === 1'b1) ? p_Result_77_27_i_fu_1567_p3 : 16'd0);

assign select_ln253_2_fu_499_p3 = ((icmp_ln887_2_fu_493_p2[0:0] === 1'b1) ? p_Result_77_2_i_fu_475_p3 : 16'd0);

assign select_ln253_3_fu_551_p3 = ((icmp_ln887_3_fu_545_p2[0:0] === 1'b1) ? p_Result_77_3_i_fu_527_p3 : 16'd0);

assign select_ln253_4_fu_1815_p3 = ((icmp_ln887_4_reg_2117[0:0] === 1'b1) ? p_Result_77_4_i_fu_1807_p3 : 16'd0);

assign select_ln253_5_fu_609_p3 = ((icmp_ln887_5_fu_603_p2[0:0] === 1'b1) ? p_Result_77_6_i_fu_585_p3 : 16'd0);

assign select_ln253_6_fu_661_p3 = ((icmp_ln887_6_fu_655_p2[0:0] === 1'b1) ? p_Result_77_7_i_fu_637_p3 : 16'd0);

assign select_ln253_7_fu_703_p3 = ((icmp_ln887_7_fu_697_p2[0:0] === 1'b1) ? p_Result_77_8_i_fu_689_p3 : 16'd0);

assign select_ln253_8_fu_745_p3 = ((icmp_ln887_8_fu_739_p2[0:0] === 1'b1) ? p_Result_77_9_i_fu_731_p3 : 16'd0);

assign select_ln253_9_fu_787_p3 = ((icmp_ln887_9_fu_781_p2[0:0] === 1'b1) ? p_Result_77_i_21_fu_773_p3 : 16'd0);

assign select_ln253_fu_397_p3 = ((icmp_ln887_fu_391_p2[0:0] === 1'b1) ? 16'd0 : p_Result_77_i_fu_383_p3);

assign shl_ln_fu_433_p3 = {{trunc_ln647_fu_365_p1}, {1'd0}};

assign tmp_12_fu_483_p4 = {{ip_header_out_V_dout[3:1]}};

assign tmp_13_fu_535_p4 = {{ip_header_out_V_dout[3:1]}};

assign tmp_14_fu_593_p4 = {{ip_header_out_V_dout[3:2]}};

assign tmp_15_fu_645_p4 = {{ip_header_out_V_dout[3:2]}};

assign tmp_16_fu_949_p3 = ip_header_out_V_dout[32'd3];

assign tmp_17_fu_2034_p3 = p_Val2_2_fu_2028_p2[32'd16];

assign tmp_5_i_fu_2076_p3 = {{trunc_ln647_3_fu_2062_p1}, {p_Result_15_i_fu_2066_p4}};

assign tmp_nbreadreq_fu_340_p3 = ip_header_out_V_empty_n;

assign trunc_ln209_fu_2046_p1 = p_Val2_2_fu_2028_p2[15:0];

assign trunc_ln357_fu_2006_p1 = add_ln1353_27_fu_1996_p2[15:0];

assign trunc_ln647_2_fu_379_p1 = ip_header_out_V_dout[7:0];

assign trunc_ln647_3_fu_2062_p1 = p_Val2_3_fu_2056_p2[7:0];

assign trunc_ln647_fu_365_p1 = ip_header_out_V_dout[3:0];

assign zext_ln209_1_fu_2024_p1 = p_Result_13_i_fu_2010_p4;

assign zext_ln209_2_fu_2042_p1 = tmp_17_fu_2034_p3;

assign zext_ln209_fu_2020_p1 = trunc_ln357_fu_2006_p1;

assign zext_ln215_10_fu_1653_p1 = select_ln253_11_fu_871_p3;

assign zext_ln215_11_fu_1657_p1 = select_ln253_12_fu_913_p3;

assign zext_ln215_12_fu_1667_p1 = select_ln253_13_fu_957_p3;

assign zext_ln215_13_fu_1671_p1 = select_ln253_14_fu_993_p3;

assign zext_ln215_14_fu_1681_p1 = select_ln253_15_fu_1035_p3;

assign zext_ln215_15_fu_1685_p1 = select_ln253_16_fu_1077_p3;

assign zext_ln215_16_fu_1695_p1 = select_ln253_17_fu_1119_p3;

assign zext_ln215_17_fu_1699_p1 = select_ln253_18_fu_1161_p3;

assign zext_ln215_18_fu_1709_p1 = select_ln253_19_fu_1203_p3;

assign zext_ln215_19_fu_1713_p1 = select_ln253_20_fu_1245_p3;

assign zext_ln215_1_fu_1587_p1 = select_ln253_1_fu_447_p3;

assign zext_ln215_20_fu_1723_p1 = select_ln253_21_fu_1287_p3;

assign zext_ln215_21_fu_1727_p1 = select_ln253_22_fu_1329_p3;

assign zext_ln215_22_fu_1737_p1 = select_ln253_23_fu_1371_p3;

assign zext_ln215_23_fu_1741_p1 = select_ln253_24_fu_1413_p3;

assign zext_ln215_24_fu_1751_p1 = select_ln253_25_fu_1455_p3;

assign zext_ln215_25_fu_1755_p1 = select_ln253_26_fu_1497_p3;

assign zext_ln215_26_fu_1765_p1 = select_ln253_27_fu_1539_p3;

assign zext_ln215_27_fu_1769_p1 = select_ln253_28_fu_1575_p3;

assign zext_ln215_28_fu_1822_p1 = add_ln1353_1_reg_2127;

assign zext_ln215_29_fu_1825_p1 = add_ln1353_reg_2122;

assign zext_ln215_2_fu_1597_p1 = select_ln253_2_fu_499_p3;

assign zext_ln215_30_fu_1834_p1 = add_ln1353_2_reg_2132;

assign zext_ln215_31_fu_1837_p1 = select_ln253_4_fu_1815_p3;

assign zext_ln215_32_fu_1847_p1 = add_ln1353_4_reg_2142;

assign zext_ln215_33_fu_1850_p1 = add_ln1353_3_reg_2137;

assign zext_ln215_34_fu_1859_p1 = add_ln1353_6_reg_2152;

assign zext_ln215_35_fu_1862_p1 = add_ln1353_5_reg_2147;

assign zext_ln215_36_fu_1871_p1 = add_ln1353_8_reg_2162;

assign zext_ln215_37_fu_1874_p1 = add_ln1353_7_reg_2157;

assign zext_ln215_38_fu_1883_p1 = add_ln1353_10_reg_2172;

assign zext_ln215_39_fu_1886_p1 = add_ln1353_9_reg_2167;

assign zext_ln215_3_fu_1601_p1 = select_ln253_3_fu_551_p3;

assign zext_ln215_40_fu_1895_p1 = add_ln1353_12_reg_2182;

assign zext_ln215_41_fu_1898_p1 = add_ln1353_11_reg_2177;

assign zext_ln215_42_fu_1907_p1 = add_ln1353_15_fu_1841_p2;

assign zext_ln215_43_fu_1911_p1 = add_ln1353_14_fu_1828_p2;

assign zext_ln215_44_fu_1921_p1 = add_ln1353_17_fu_1865_p2;

assign zext_ln215_45_fu_1925_p1 = add_ln1353_16_fu_1853_p2;

assign zext_ln215_46_fu_1935_p1 = add_ln1353_19_fu_1889_p2;

assign zext_ln215_47_fu_1939_p1 = add_ln1353_18_fu_1877_p2;

assign zext_ln215_48_fu_1949_p1 = add_ln1353_13_reg_2187;

assign zext_ln215_49_fu_1952_p1 = add_ln1353_20_fu_1901_p2;

assign zext_ln215_4_fu_1611_p1 = select_ln253_5_fu_609_p3;

assign zext_ln215_5_fu_1615_p1 = select_ln253_6_fu_661_p3;

assign zext_ln215_6_fu_1625_p1 = select_ln253_7_fu_703_p3;

assign zext_ln215_7_fu_1629_p1 = select_ln253_8_fu_745_p3;

assign zext_ln215_8_fu_1639_p1 = select_ln253_9_fu_787_p3;

assign zext_ln215_9_fu_1643_p1 = select_ln253_10_fu_829_p3;

assign zext_ln215_fu_1583_p1 = select_ln253_fu_397_p3;

endmodule //compute_and_insert_i
