{"Source Block": ["oh/memory/hdl/fifo_full_block.v@38:48@HdlIdDef", "   //##########\n   wire            wr_fifo_full_next;\n   wire [AW:0]     wr_gray_next;\n   wire [AW:0]     wr_binary_next;\n   \n   wire \t   wr_fifo_prog_full_next;\n   reg \t\t   wr_fifo_prog_full;\n   \n   //Counter States\n   always @(posedge wr_clk or posedge reset)\n     if(reset)\n"], "Clone Blocks": [["oh/memory/hdl/fifo_full_block.v@34:44", "   reg             wr_fifo_full;\n\n   //##########\n   //# WIRES\n   //##########\n   wire            wr_fifo_full_next;\n   wire [AW:0]     wr_gray_next;\n   wire [AW:0]     wr_binary_next;\n   \n   wire \t   wr_fifo_prog_full_next;\n   reg \t\t   wr_fifo_prog_full;\n"], ["oh/memory/hdl/fifo_full_block.v@36:46", "   //##########\n   //# WIRES\n   //##########\n   wire            wr_fifo_full_next;\n   wire [AW:0]     wr_gray_next;\n   wire [AW:0]     wr_binary_next;\n   \n   wire \t   wr_fifo_prog_full_next;\n   reg \t\t   wr_fifo_prog_full;\n   \n   //Counter States\n"], ["oh/memory/hdl/fifo_full_block.v@35:45", "\n   //##########\n   //# WIRES\n   //##########\n   wire            wr_fifo_full_next;\n   wire [AW:0]     wr_gray_next;\n   wire [AW:0]     wr_binary_next;\n   \n   wire \t   wr_fifo_prog_full_next;\n   reg \t\t   wr_fifo_prog_full;\n   \n"]], "Diff Content": {"Delete": [[43, "   wire \t   wr_fifo_prog_full_next;\n"]], "Add": []}}