{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1745825326806 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1745825326807 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 28 01:28:46 2025 " "Processing started: Mon Apr 28 01:28:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1745825326807 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825326807 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off AES -c AES " "Command: quartus_map --read_settings_files=on --write_settings_files=off AES -c AES" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825326807 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1745825327137 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1745825327138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Top-structure " "Found design unit 1: Top-structure" {  } { { "Top.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/Top.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334093 ""} { "Info" "ISGN_ENTITY_NAME" "1 Top " "Found entity 1: Top" {  } { { "Top.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/Top.vhd" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbytes.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytes-behavioral " "Found design unit 1: SubBytes-behavioral" {  } { { "SubBytes.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/SubBytes.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334096 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytes " "Found entity 1: SubBytes" {  } { { "SubBytes.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/SubBytes.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "statemach.vhd 2 1 " "Found 2 design units, including 1 entities, in source file statemach.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 StateMach-rtl " "Found design unit 1: StateMach-rtl" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/StateMach.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334097 ""} { "Info" "ISGN_ENTITY_NAME" "1 StateMach " "Found entity 1: StateMach" {  } { { "StateMach.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/StateMach.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334097 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ShiftRows.vhd " "Can't analyze file -- file ShiftRows.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1745825334102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2to1-rtl " "Found design unit 1: Mux2to1-rtl" {  } { { "Mux2to1.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/Mux2to1.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334105 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2to1 " "Found entity 1: Mux2to1" {  } { { "Mux2to1.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/Mux2to1.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mixcolumns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mixcolumns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MixColumns-Behavioral " "Found design unit 1: MixColumns-Behavioral" {  } { { "MixColumns.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/MixColumns.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334107 ""} { "Info" "ISGN_ENTITY_NAME" "1 MixColumns " "Found entity 1: MixColumns" {  } { { "MixColumns.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/MixColumns.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyschedule.vhd 2 1 " "Found 2 design units, including 1 entities, in source file keyschedule.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 key_schedule_inverse-Behavioral " "Found design unit 1: key_schedule_inverse-Behavioral" {  } { { "KeySchedule.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/KeySchedule.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334108 ""} { "Info" "ISGN_ENTITY_NAME" "1 key_schedule_inverse " "Found entity 1: key_schedule_inverse" {  } { { "KeySchedule.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/KeySchedule.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cyperkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cyperkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CyperKey-rtl " "Found design unit 1: CyperKey-rtl" {  } { { "CyperKey.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/CyperKey.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334109 ""} { "Info" "ISGN_ENTITY_NAME" "1 CyperKey " "Found entity 1: CyperKey" {  } { { "CyperKey.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/CyperKey.vhd" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addroundkey.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addroundkey.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 InvRoundKey-data_processing " "Found design unit 1: InvRoundKey-data_processing" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/AddRoundKey.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334110 ""} { "Info" "ISGN_ENTITY_NAME" "1 AddRoundKey " "Found entity 1: AddRoundKey" {  } { { "AddRoundKey.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/AddRoundKey.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subbytes_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file subbytes_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SubBytes_tb-behavior " "Found design unit 1: SubBytes_tb-behavior" {  } { { "SubBytes_tb.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/SubBytes_tb.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334112 ""} { "Info" "ISGN_ENTITY_NAME" "1 SubBytes_tb " "Found entity 1: SubBytes_tb" {  } { { "SubBytes_tb.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/SubBytes_tb.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1745825334112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334112 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "aes_pkg work KeySchedule.vhd(4) " "VHDL Use Clause error at KeySchedule.vhd(4): design library \"work\" does not contain primary unit \"aes_pkg\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "KeySchedule.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/KeySchedule.vhd" 4 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1745825334115 ""}
{ "Error" "EVRFX_VHDL_2031_UNCONVERTED" "KeySchedule.vhd(4) " "VHDL error at KeySchedule.vhd(4): selected name in use clause is not an expanded name" {  } { { "KeySchedule.vhd" "" { Text "C:/Users/matia/Documents/New/TE2002B/Decryptor/KeySchedule.vhd" 4 0 0 } }  } 0 10800 "VHDL error at %1!s!: selected name in use clause is not an expanded name" 0 0 "Analysis & Synthesis" 0 -1 1745825334116 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4796 " "Peak virtual memory: 4796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1745825334243 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 28 01:28:54 2025 " "Processing ended: Mon Apr 28 01:28:54 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1745825334243 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1745825334243 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1745825334243 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334243 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1745825334964 ""}
