Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Mon Apr 20 14:27:21 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.7.1908 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/intII/fir_SHI/fir_SHI_ED97_3_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.904ns  (required time - arrival time)
  Source:                 Delay1No6_instance/Y_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum11_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.003ns  (logic 1.120ns (37.296%)  route 1.883ns (62.704%))
  Logic Levels:           10  (CARRY8=3 LUT3=1 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.601ns = ( 6.601 - 4.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.200ns (routing 1.366ns, distribution 0.834ns)
  Clock Net Delay (Destination): 1.954ns (routing 1.239ns, distribution 0.715ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=3365, routed)        2.200     3.137    Delay1No6_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X135Y212       FDCE                                         r  Delay1No6_instance/Y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X135Y212       FDCE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     3.218 r  Delay1No6_instance/Y_reg[5]/Q
                         net (fo=4, routed)           0.376     3.594    Delay1No6_instance/Q[5]
    SLICE_X134Y207       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     3.682 r  Delay1No6_instance/geqOp_carry_i_14__0/O
                         net (fo=1, routed)           0.010     3.692    Sum11_impl_instance/FPAddSubOp_instance/S[2]
    SLICE_X134Y207       CARRY8 (Prop_CARRY8_SLICEL_S[2]_CO[7])
                                                      0.155     3.847 r  Sum11_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.873    Sum11_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X134Y208       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.015     3.888 r  Sum11_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.914    Sum11_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X134Y209       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     3.966 r  Sum11_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.311     4.277    Delay1No7_instance/CO[0]
    SLICE_X137Y208       LUT5 (Prop_D5LUT_SLICEM_I4_O)
                                                      0.097     4.374 r  Delay1No7_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.207     4.581    Delay1No6_instance/Y_reg[23]_0[0]
    SLICE_X137Y208       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.152     4.733 r  Delay1No6_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.150     4.883    Delay1No6_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X137Y208       LUT5 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.088     4.971 r  Delay1No6_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.393     5.364    Delay1No7_instance/shiftVal__5[0]
    SLICE_X130Y212       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     5.511 r  Delay1No7_instance/shiftedFracY_d1[27]_i_3__0/O
                         net (fo=4, routed)           0.107     5.618    Delay1No7_instance/Sum11_impl_instance/level2[24]
    SLICE_X130Y212       LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     5.741 r  Delay1No7_instance/shiftedFracY_d1[35]_i_1__0/O
                         net (fo=2, routed)           0.205     5.946    Delay1No6_instance/Y_reg[26]_0[12]
    SLICE_X128Y210       LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.068 r  Delay1No6_instance/shiftedFracY_d1[19]_i_1__0/O
                         net (fo=1, routed)           0.072     6.140    Sum11_impl_instance/FPAddSubOp_instance/D[8]
    SLICE_X128Y210       FDRE                                         r  Sum11_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=3365, routed)        1.954     6.601    Sum11_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X128Y210       FDRE                                         r  Sum11_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]/C
                         clock pessimism              0.454     7.055    
                         clock uncertainty           -0.035     7.019    
    SLICE_X128Y210       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     7.044    Sum11_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[19]
  -------------------------------------------------------------------
                         required time                          7.044    
                         arrival time                          -6.140    
  -------------------------------------------------------------------
                         slack                                  0.904    




