[16:06:34.246] <TB0>     INFO: *** Welcome to pxar ***
[16:06:34.246] <TB0>     INFO: *** Today: 2016/09/08
[16:06:34.253] <TB0>     INFO: *** Version: 47bc-dirty
[16:06:34.253] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C15.dat
[16:06:34.254] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:06:34.254] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//defaultMaskFile.dat
[16:06:34.254] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters_C15.dat
[16:06:34.328] <TB0>     INFO:         clk: 4
[16:06:34.328] <TB0>     INFO:         ctr: 4
[16:06:34.328] <TB0>     INFO:         sda: 19
[16:06:34.328] <TB0>     INFO:         tin: 9
[16:06:34.328] <TB0>     INFO:         level: 15
[16:06:34.328] <TB0>     INFO:         triggerdelay: 0
[16:06:34.328] <TB0>    QUIET: Instanciating API for pxar v1.9.0+788~g8b11555
[16:06:34.328] <TB0>     INFO: Log level: DEBUG
[16:06:34.339] <TB0>     INFO: Found DTB DTB_WWXGRB
[16:06:34.351] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[16:06:34.354] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[16:06:34.356] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[16:06:35.909] <TB0>     INFO: DUT info: 
[16:06:35.909] <TB0>     INFO: The DUT currently contains the following objects:
[16:06:35.909] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[16:06:35.909] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[16:06:35.909] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[16:06:35.909] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[16:06:35.909] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.909] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.909] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.909] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.909] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.909] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.909] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:35.910] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[16:06:35.911] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[16:06:35.912] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[16:06:35.916] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 31305728
[16:06:35.916] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x18ec310
[16:06:35.917] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x185e770
[16:06:35.917] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7fd061d94010
[16:06:35.917] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7fd067fff510
[16:06:35.917] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 31371264 fPxarMemory = 0x7fd061d94010
[16:06:35.918] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 381mA
[16:06:35.918] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 461.4mA
[16:06:35.919] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 13.9 C
[16:06:35.919] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[16:06:36.319] <TB0>     INFO: enter 'restricted' command line mode
[16:06:36.319] <TB0>     INFO: enter test to run
[16:06:36.319] <TB0>     INFO:   test: FPIXTest no parameter change
[16:06:36.319] <TB0>     INFO:   running: fpixtest
[16:06:36.319] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[16:06:36.322] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[16:06:36.322] <TB0>     INFO: ######################################################################
[16:06:36.322] <TB0>     INFO: PixTestFPIXTest::doTest()
[16:06:36.322] <TB0>     INFO: ######################################################################
[16:06:36.325] <TB0>     INFO: ######################################################################
[16:06:36.325] <TB0>     INFO: PixTestPretest::doTest()
[16:06:36.325] <TB0>     INFO: ######################################################################
[16:06:36.328] <TB0>     INFO:    ----------------------------------------------------------------------
[16:06:36.328] <TB0>     INFO:    PixTestPretest::programROC() 
[16:06:36.328] <TB0>     INFO:    ----------------------------------------------------------------------
[16:06:54.345] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[16:06:54.345] <TB0>     INFO: IA differences per ROC:  17.7 20.9 20.1 16.9 19.3 17.7 19.3 18.5 19.3 20.9 20.1 20.1 19.3 17.7 19.3 20.1
[16:06:54.411] <TB0>     INFO:    ----------------------------------------------------------------------
[16:06:54.411] <TB0>     INFO:    PixTestPretest::checkIdig() 
[16:06:54.411] <TB0>     INFO:    ----------------------------------------------------------------------
[16:06:55.664] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC0: 1.6 mA
[16:06:56.166] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC1: 2.4 mA
[16:06:56.668] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC2: 2.4 mA
[16:06:57.170] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC3: 2.4 mA
[16:06:57.671] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC4: 2.4 mA
[16:06:58.173] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC5: 2.4 mA
[16:06:58.675] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC6: 2.4 mA
[16:06:59.176] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC7: 2.4 mA
[16:06:59.679] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC8: 2.4 mA
[16:07:00.181] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC9: 2.4 mA
[16:07:00.683] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC10: 2.4 mA
[16:07:01.184] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC11: 2.4 mA
[16:07:01.686] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC12: 2.4 mA
[16:07:02.188] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC13: 2.4 mA
[16:07:02.690] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC14: 2.4 mA
[16:07:03.191] <TB0>    DEBUG: <PixTestPretest.cc/checkIdig:L487> Idig for ROC15: 2.4 mA
[16:07:03.445] <TB0>     INFO: Idig [mA/ROC]: 1.6 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 2.4 
[16:07:03.445] <TB0>     INFO: Test took 9037 ms.
[16:07:03.445] <TB0>     INFO: PixTestPretest::checkIdig() done.
[16:07:03.480] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:03.480] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[16:07:03.480] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:03.583] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L291> offset current from other 15 ROCs is 70.0312 mA
[16:07:03.684] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 0 iter 0 Vana 78 Ia 22.3687 mA
[16:07:03.785] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  1 Vana  88 Ia 24.7687 mA
[16:07:03.886] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  0 iter  2 Vana  84 Ia 23.9688 mA
[16:07:03.988] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 1 iter 0 Vana 78 Ia 26.3688 mA
[16:07:04.088] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  1 Vana  65 Ia 23.1688 mA
[16:07:04.189] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  2 Vana  70 Ia 24.7687 mA
[16:07:04.290] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  3 Vana  66 Ia 23.1688 mA
[16:07:04.390] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  4 Vana  71 Ia 24.7687 mA
[16:07:04.491] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  1 iter  5 Vana  67 Ia 23.9688 mA
[16:07:04.592] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 2 iter 0 Vana 78 Ia 24.7687 mA
[16:07:04.693] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  2 iter  1 Vana  74 Ia 23.9688 mA
[16:07:04.795] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 3 iter 0 Vana 78 Ia 22.3687 mA
[16:07:04.895] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  3 iter  1 Vana  88 Ia 23.9688 mA
[16:07:04.996] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 4 iter 0 Vana 78 Ia 23.9688 mA
[16:07:05.098] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 5 iter 0 Vana 78 Ia 23.1688 mA
[16:07:05.198] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  1 Vana  83 Ia 24.7687 mA
[16:07:05.299] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  2 Vana  79 Ia 23.1688 mA
[16:07:05.400] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  3 Vana  84 Ia 24.7687 mA
[16:07:05.501] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  5 iter  4 Vana  80 Ia 23.9688 mA
[16:07:05.602] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 6 iter 0 Vana 78 Ia 23.9688 mA
[16:07:05.704] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 7 iter 0 Vana 78 Ia 23.1688 mA
[16:07:05.805] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  1 Vana  83 Ia 24.7687 mA
[16:07:05.905] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  2 Vana  79 Ia 23.1688 mA
[16:07:06.006] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  3 Vana  84 Ia 24.7687 mA
[16:07:06.107] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  7 iter  4 Vana  80 Ia 23.9688 mA
[16:07:06.208] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 8 iter 0 Vana 78 Ia 24.7687 mA
[16:07:06.309] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  1 Vana  74 Ia 23.1688 mA
[16:07:06.410] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  2 Vana  79 Ia 24.7687 mA
[16:07:06.511] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  8 iter  3 Vana  75 Ia 23.9688 mA
[16:07:06.612] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 9 iter 0 Vana 78 Ia 25.5688 mA
[16:07:06.713] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC  9 iter  1 Vana  70 Ia 23.9688 mA
[16:07:06.814] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 10 iter 0 Vana 78 Ia 24.7687 mA
[16:07:06.915] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  1 Vana  74 Ia 23.1688 mA
[16:07:07.016] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  2 Vana  79 Ia 24.7687 mA
[16:07:07.117] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 10 iter  3 Vana  75 Ia 23.9688 mA
[16:07:07.218] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 11 iter 0 Vana 78 Ia 23.9688 mA
[16:07:07.320] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 12 iter 0 Vana 78 Ia 23.9688 mA
[16:07:07.422] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 13 iter 0 Vana 78 Ia 22.3687 mA
[16:07:07.522] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  1 Vana  88 Ia 24.7687 mA
[16:07:07.623] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L353> ROC 13 iter  2 Vana  84 Ia 23.9688 mA
[16:07:07.724] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 14 iter 0 Vana 78 Ia 23.9688 mA
[16:07:07.826] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L321> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[16:07:07.856] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  0 Vana  84
[16:07:07.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  1 Vana  67
[16:07:07.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  2 Vana  74
[16:07:07.857] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  3 Vana  88
[16:07:07.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  4 Vana  78
[16:07:07.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  5 Vana  80
[16:07:07.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  6 Vana  78
[16:07:07.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  7 Vana  80
[16:07:07.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  8 Vana  75
[16:07:07.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC  9 Vana  70
[16:07:07.858] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 10 Vana  75
[16:07:07.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 11 Vana  78
[16:07:07.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 12 Vana  78
[16:07:07.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 13 Vana  84
[16:07:07.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 14 Vana  78
[16:07:07.859] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L385> ROC 15 Vana  78
[16:07:09.686] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 385.1 mA = 24.0688 mA/ROC
[16:07:09.686] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  19.3  18.5  19.3  19.3  18.5  20.1  19.3  18.5  18.5  19.3  19.3  18.5  19.3  18.5  19.3
[16:07:09.720] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:09.720] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[16:07:09.720] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:09.855] <TB0>     INFO: Expecting 231680 events.
[16:07:17.915] <TB0>     INFO: 231680 events read in total (7342ms).
[16:07:18.072] <TB0>     INFO: Test took 8350ms.
[16:07:18.272] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C0 OK, with vthrComp = 88 and Delta(CalDel) = 59
[16:07:18.276] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C1 OK, with vthrComp = 88 and Delta(CalDel) = 62
[16:07:18.279] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C2 OK, with vthrComp = 91 and Delta(CalDel) = 59
[16:07:18.283] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C3 OK, with vthrComp = 79 and Delta(CalDel) = 59
[16:07:18.286] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C4 OK, with vthrComp = 89 and Delta(CalDel) = 62
[16:07:18.289] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C5 OK, with vthrComp = 102 and Delta(CalDel) = 59
[16:07:18.293] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C6 OK, with vthrComp = 94 and Delta(CalDel) = 58
[16:07:18.297] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C7 OK, with vthrComp = 82 and Delta(CalDel) = 63
[16:07:18.300] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C8 OK, with vthrComp = 94 and Delta(CalDel) = 61
[16:07:18.303] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C9 OK, with vthrComp = 72 and Delta(CalDel) = 63
[16:07:18.307] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C10 OK, with vthrComp = 91 and Delta(CalDel) = 64
[16:07:18.310] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C11 OK, with vthrComp = 89 and Delta(CalDel) = 58
[16:07:18.314] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C12 OK, with vthrComp = 83 and Delta(CalDel) = 66
[16:07:18.318] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C13 OK, with vthrComp = 88 and Delta(CalDel) = 61
[16:07:18.321] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C14 OK, with vthrComp = 83 and Delta(CalDel) = 60
[16:07:18.325] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1257> fwp_c12_r22_C15 OK, with vthrComp = 97 and Delta(CalDel) = 64
[16:07:18.366] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[16:07:18.400] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:18.400] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[16:07:18.400] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:18.536] <TB0>     INFO: Expecting 231680 events.
[16:07:26.589] <TB0>     INFO: 231680 events read in total (7338ms).
[16:07:26.593] <TB0>     INFO: Test took 8189ms.
[16:07:26.616] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 123 +/- 30
[16:07:26.932] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 139 +/- 30
[16:07:26.935] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 129 +/- 30
[16:07:26.939] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 30
[16:07:26.943] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 125 +/- 30.5
[16:07:26.947] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 119 +/- 29
[16:07:26.951] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 120 +/- 28
[16:07:26.955] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[16:07:26.959] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 133 +/- 30.5
[16:07:26.962] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 143 +/- 31.5
[16:07:26.966] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 147 +/- 32.5
[16:07:26.970] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 126 +/- 29.5
[16:07:26.973] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 33.5
[16:07:26.977] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 135 +/- 29
[16:07:26.980] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 124 +/- 30
[16:07:26.983] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L779> CalDel: 153 +/- 33
[16:07:27.020] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[16:07:27.020] <TB0>     INFO: CalDel:      123   139   129   126   125   119   120   143   133   143   147   126   153   135   124   153
[16:07:27.020] <TB0>     INFO: VthrComp:     51    51    51    51    51    52    51    51    51    51    51    51    51    51    51    51
[16:07:27.024] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C0.dat
[16:07:27.024] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C1.dat
[16:07:27.024] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C2.dat
[16:07:27.024] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C3.dat
[16:07:27.024] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C4.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C5.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C6.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C7.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C8.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C9.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C10.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C11.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C12.dat
[16:07:27.025] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C13.dat
[16:07:27.026] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C14.dat
[16:07:27.026] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters_C15.dat
[16:07:27.026] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:07:27.026] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:07:27.026] <TB0>     INFO: PixTestPretest::doTest() done, duration: 50 seconds
[16:07:27.026] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[16:07:27.111] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L61> PixTestTiming::PixTest() targetclk = 4
[16:07:27.111] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L65> PixTestTiming::PixTest() ntrig = 10
[16:07:27.111] <TB0>    DEBUG: <PixTestTiming.cc/setParameter:L49> fNoTokenPass: 0
[16:07:27.111] <TB0>    DEBUG: <PixTestTiming.cc/init:L75> PixTestTiming::init()
[16:07:27.114] <TB0>     INFO: ######################################################################
[16:07:27.114] <TB0>     INFO: PixTestTiming::doTest()
[16:07:27.114] <TB0>     INFO: ######################################################################
[16:07:27.114] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:27.114] <TB0>     INFO:    PixTestTiming::TBMPhaseScan()
[16:07:27.114] <TB0>     INFO:    ----------------------------------------------------------------------
[16:07:27.114] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:07:34.271] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:07:36.544] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:07:38.817] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:07:41.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:07:43.362] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:07:45.635] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:07:47.908] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:07:50.181] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:07:57.715] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:07:59.236] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:08:00.756] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:08:02.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:08:03.795] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:08:05.314] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:08:06.833] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:08:08.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:08:15.887] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:08:17.406] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:08:18.926] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:08:20.446] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:08:21.966] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:08:23.486] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:08:25.006] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:08:26.526] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:08:29.176] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:08:41.603] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:08:54.023] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:09:05.595] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:09:17.923] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:09:30.275] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:09:42.637] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:09:54.981] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:09:58.480] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:10:10.844] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:10:23.228] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:10:35.624] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:10:47.977] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:11:00.331] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:11:12.681] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:11:25.030] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:11:30.219] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:11:32.492] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:11:34.765] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:11:37.038] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:11:39.497] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:11:41.771] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:11:44.044] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:11:46.879] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:11:52.065] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:11:54.339] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:11:56.612] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:11:58.885] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:12:01.158] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:12:03.431] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:12:05.704] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:12:07.977] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:12:13.352] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:12:15.625] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:12:17.898] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:12:20.172] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:12:23.759] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:12:26.032] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:12:28.305] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 0 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:12:30.578] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 0 TBM Phase: 00000000
[16:12:38.113] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 1 TBM Phase: 00000100
[16:12:40.386] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 2 TBM Phase: 00001000
[16:12:42.659] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 3 TBM Phase: 00001100
[16:12:44.932] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 4 TBM Phase: 00010000
[16:12:47.206] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 5 TBM Phase: 00010100
[16:12:49.478] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 6 TBM Phase: 00011000
[16:12:51.751] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 0 400MHz Phase: 7 TBM Phase: 00011100
[16:12:54.024] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 0 TBM Phase: 00100000
[16:12:58.739] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 1 TBM Phase: 00100100
[16:13:01.012] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 2 TBM Phase: 00101000
[16:13:03.285] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 3 TBM Phase: 00101100
[16:13:05.559] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 4 TBM Phase: 00110000
[16:13:07.832] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 5 TBM Phase: 00110100
[16:13:10.106] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 6 TBM Phase: 00111000
[16:13:12.378] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 1 400MHz Phase: 7 TBM Phase: 00111100
[16:13:14.651] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 0 TBM Phase: 01000000
[16:13:21.811] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 1 TBM Phase: 01000100
[16:13:23.330] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 2 TBM Phase: 01001000
[16:13:24.850] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 3 TBM Phase: 01001100
[16:13:37.272] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 4 TBM Phase: 01010000
[16:13:38.792] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 5 TBM Phase: 01010100
[16:13:40.312] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 6 TBM Phase: 01011000
[16:13:41.831] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 2 400MHz Phase: 7 TBM Phase: 01011100
[16:13:43.351] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 0 TBM Phase: 01100000
[16:14:00.858] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 1 TBM Phase: 01100100
[16:14:02.379] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 2 TBM Phase: 01101000
[16:14:03.899] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 3 TBM Phase: 01101100
[16:14:05.421] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 4 TBM Phase: 01110000
[16:14:06.942] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 5 TBM Phase: 01110100
[16:14:08.465] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 6 TBM Phase: 01111000
[16:14:09.986] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 3 400MHz Phase: 7 TBM Phase: 01111100
[16:14:11.507] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 0 TBM Phase: 10000000
[16:14:28.736] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 1 TBM Phase: 10000100
[16:14:30.256] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 2 TBM Phase: 10001000
[16:14:31.776] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 3 TBM Phase: 10001100
[16:14:33.296] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 4 TBM Phase: 10010000
[16:14:34.815] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 5 TBM Phase: 10010100
[16:14:36.335] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 6 TBM Phase: 10011000
[16:14:37.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 4 400MHz Phase: 7 TBM Phase: 10011100
[16:14:39.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 0 TBM Phase: 10100000
[16:14:47.102] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 1 TBM Phase: 10100100
[16:14:49.375] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 2 TBM Phase: 10101000
[16:14:51.648] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 3 TBM Phase: 10101100
[16:14:53.921] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 4 TBM Phase: 10110000
[16:14:56.195] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 5 TBM Phase: 10110100
[16:14:58.467] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 6 TBM Phase: 10111000
[16:15:00.741] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 5 400MHz Phase: 7 TBM Phase: 10111100
[16:15:14.683] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 0 TBM Phase: 11000000
[16:15:32.582] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 1 TBM Phase: 11000100
[16:15:34.855] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 2 TBM Phase: 11001000
[16:15:37.128] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 3 TBM Phase: 11001100
[16:15:39.401] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 4 TBM Phase: 11010000
[16:15:41.674] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 5 TBM Phase: 11010100
[16:15:43.947] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 6 TBM Phase: 11011000
[16:15:46.220] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 6 400MHz Phase: 7 TBM Phase: 11011100
[16:15:48.493] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 0 TBM Phase: 11100000
[16:16:05.818] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 1 TBM Phase: 11100100
[16:16:08.090] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 2 TBM Phase: 11101000
[16:16:10.364] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 3 TBM Phase: 11101100
[16:16:12.636] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 4 TBM Phase: 11110000
[16:16:14.909] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 5 TBM Phase: 11110100
[16:16:17.182] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 6 TBM Phase: 11111000
[16:16:19.455] <TB0>    DEBUG: <PixTestTiming.cc/TBMPhaseScan:L437> TBM Core: 1 160MHz Phase: 7 400MHz Phase: 7 TBM Phase: 11111100
[16:16:22.114] <TB0>     INFO: TBM Phase Settings: 200
[16:16:22.114] <TB0>     INFO: 400MHz Phase: 2
[16:16:22.114] <TB0>     INFO: 160MHz Phase: 6
[16:16:22.114] <TB0>     INFO: Functional Phase Area: 3
[16:16:22.117] <TB0>     INFO: Test took 535003 ms.
[16:16:22.117] <TB0>     INFO: PixTestTiming::TBMPhaseScan() done.
[16:16:22.117] <TB0>     INFO:    ----------------------------------------------------------------------
[16:16:22.117] <TB0>     INFO:    PixTestTiming::ROCDelayScan()
[16:16:22.117] <TB0>     INFO:    ----------------------------------------------------------------------
[16:16:22.117] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 0 ROCDelay Setting: 11000000
[16:16:23.259] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 1 ROCDelay Setting: 11000001
[16:16:24.779] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 2 ROCDelay Setting: 11000010
[16:16:26.299] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 3 ROCDelay Setting: 11000011
[16:16:27.819] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 4 ROCDelay Setting: 11000100
[16:16:29.339] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 5 ROCDelay Setting: 11000101
[16:16:30.859] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 6 ROCDelay Setting: 11000110
[16:16:32.381] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 0 ROC Port0: 7 ROCDelay Setting: 11000111
[16:16:33.902] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 0 ROCDelay Setting: 11001000
[16:16:35.421] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 1 ROCDelay Setting: 11001001
[16:16:36.940] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 2 ROCDelay Setting: 11001010
[16:16:38.459] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 3 ROCDelay Setting: 11001011
[16:16:39.979] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 4 ROCDelay Setting: 11001100
[16:16:41.498] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 5 ROCDelay Setting: 11001101
[16:16:43.017] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 6 ROCDelay Setting: 11001110
[16:16:44.537] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 1 ROC Port0: 7 ROCDelay Setting: 11001111
[16:16:46.056] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 0 ROCDelay Setting: 11010000
[16:16:47.576] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 1 ROCDelay Setting: 11010001
[16:16:49.849] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 2 ROCDelay Setting: 11010010
[16:16:52.122] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 3 ROCDelay Setting: 11010011
[16:16:54.397] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 4 ROCDelay Setting: 11010100
[16:16:56.670] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 5 ROCDelay Setting: 11010101
[16:16:58.944] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 6 ROCDelay Setting: 11010110
[16:17:00.464] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 2 ROC Port0: 7 ROCDelay Setting: 11010111
[16:17:01.984] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 0 ROCDelay Setting: 11011000
[16:17:03.505] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 1 ROCDelay Setting: 11011001
[16:17:05.778] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 2 ROCDelay Setting: 11011010
[16:17:08.052] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 3 ROCDelay Setting: 11011011
[16:17:10.326] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 4 ROCDelay Setting: 11011100
[16:17:12.598] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 5 ROCDelay Setting: 11011101
[16:17:14.871] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 6 ROCDelay Setting: 11011110
[16:17:16.392] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 3 ROC Port0: 7 ROCDelay Setting: 11011111
[16:17:17.911] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 0 ROCDelay Setting: 11100000
[16:17:19.431] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 1 ROCDelay Setting: 11100001
[16:17:21.704] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 2 ROCDelay Setting: 11100010
[16:17:23.977] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 3 ROCDelay Setting: 11100011
[16:17:26.251] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 4 ROCDelay Setting: 11100100
[16:17:28.524] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 5 ROCDelay Setting: 11100101
[16:17:30.797] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 6 ROCDelay Setting: 11100110
[16:17:32.317] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 4 ROC Port0: 7 ROCDelay Setting: 11100111
[16:17:33.837] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 0 ROCDelay Setting: 11101000
[16:17:35.356] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 1 ROCDelay Setting: 11101001
[16:17:36.877] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 2 ROCDelay Setting: 11101010
[16:17:38.395] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 3 ROCDelay Setting: 11101011
[16:17:39.916] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 4 ROCDelay Setting: 11101100
[16:17:41.434] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 5 ROCDelay Setting: 11101101
[16:17:42.954] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 6 ROCDelay Setting: 11101110
[16:17:44.474] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 5 ROC Port0: 7 ROCDelay Setting: 11101111
[16:17:45.994] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 0 ROCDelay Setting: 11110000
[16:17:47.514] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 1 ROCDelay Setting: 11110001
[16:17:49.036] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 2 ROCDelay Setting: 11110010
[16:17:50.555] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 3 ROCDelay Setting: 11110011
[16:17:52.075] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 4 ROCDelay Setting: 11110100
[16:17:53.595] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 5 ROCDelay Setting: 11110101
[16:17:55.115] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 6 ROCDelay Setting: 11110110
[16:17:56.637] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 6 ROC Port0: 7 ROCDelay Setting: 11110111
[16:17:58.157] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 0 ROCDelay Setting: 11111000
[16:17:59.678] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 1 ROCDelay Setting: 11111001
[16:18:01.198] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 2 ROCDelay Setting: 11111010
[16:18:02.718] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 3 ROCDelay Setting: 11111011
[16:18:04.238] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 4 ROCDelay Setting: 11111100
[16:18:05.758] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 5 ROCDelay Setting: 11111101
[16:18:07.278] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 6 ROCDelay Setting: 11111110
[16:18:08.798] <TB0>    DEBUG: <PixTestTiming.cc/ROCDelayScan:L548> Token Header/Trailer Delay: 11 ROC Port1: 7 ROC Port0: 7 ROCDelay Setting: 11111111
[16:18:10.701] <TB0>     INFO: ROC Delay Settings: 219
[16:18:10.701] <TB0>     INFO: ROC Header-Trailer/Token Delay: 11
[16:18:10.701] <TB0>     INFO: ROC Port 0 Delay: 3
[16:18:10.701] <TB0>     INFO: ROC Port 1 Delay: 3
[16:18:10.701] <TB0>     INFO: Functional ROC Area: 3
[16:18:10.704] <TB0>     INFO: Test took 108587 ms.
[16:18:10.704] <TB0>     INFO: PixTestTiming::ROCDelayScan() done.
[16:18:10.704] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:10.704] <TB0>     INFO:    PixTestTiming::TimingTest()
[16:18:10.704] <TB0>     INFO:    ----------------------------------------------------------------------
[16:18:11.843] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a001 80c0 4c08 4c08 4c08 4c08 4c08 4c08 4c08 4c08 e062 c000 a101 8000 4c09 4c09 4c09 4c0b 4c09 4c08 4c09 4c09 e062 c000 
[16:18:11.843] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a002 8000 4c09 4c09 4c09 4c09 4c09 4c0a 4c09 4c09 e022 c000 a102 8040 4c0b 4c0b 4c0b 4c09 4c0b 4c09 4c09 4c09 e022 c000 
[16:18:11.843] <TB0>    DEBUG: <PixTest.cc/getEvents:L2459> Event: ====== 0 ====== a003 8040 4c09 4c0b 4c09 4c09 4c09 4c08 4c09 4c09 e022 c000 a103 80b1 4c09 4c09 4c09 4c08 4c09 4c08 4c08 4c09 e022 c000 
[16:18:11.843] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 1000000/10000000 Triggers
[16:18:25.829] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:25.829] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 2000000/10000000 Triggers
[16:18:39.739] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:39.739] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 3000000/10000000 Triggers
[16:18:53.662] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:18:53.662] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 4000000/10000000 Triggers
[16:19:07.612] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:07.612] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 5000000/10000000 Triggers
[16:19:21.571] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:21.571] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 6000000/10000000 Triggers
[16:19:35.538] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:35.538] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 7000000/10000000 Triggers
[16:19:49.391] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:19:49.391] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 8000000/10000000 Triggers
[16:20:03.126] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:03.127] <TB0>    DEBUG: <PixTest.cc/getEvents:L2463> Collecting 9000000/10000000 Triggers
[16:20:17.009] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:17.009] <TB0>    DEBUG: <PixTest.cc/getEvents:L2470> Collecting 10000000/10000000 Triggers
[16:20:30.981] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:31.363] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:31.376] <TB0>     INFO: Decoding statistics:
[16:20:31.376] <TB0>     INFO:   General information:
[16:20:31.376] <TB0>     INFO: 	 16bit words read:         240000000
[16:20:31.376] <TB0>     INFO: 	 valid events total:       20000000
[16:20:31.376] <TB0>     INFO: 	 empty events:             20000000
[16:20:31.376] <TB0>     INFO: 	 valid events with pixels: 0
[16:20:31.376] <TB0>     INFO: 	 valid pixel hits:         0
[16:20:31.376] <TB0>     INFO:   Event errors: 	           0
[16:20:31.376] <TB0>     INFO: 	 start marker:             0
[16:20:31.376] <TB0>     INFO: 	 stop marker:              0
[16:20:31.376] <TB0>     INFO: 	 overflow:                 0
[16:20:31.376] <TB0>     INFO: 	 invalid 5bit words:       0
[16:20:31.376] <TB0>     INFO: 	 invalid XOR eye diagram:  0
[16:20:31.376] <TB0>     INFO:   TBM errors: 		           0
[16:20:31.376] <TB0>     INFO: 	 flawed TBM headers:       0
[16:20:31.376] <TB0>     INFO: 	 flawed TBM trailers:      0
[16:20:31.376] <TB0>     INFO: 	 event ID mismatches:      0
[16:20:31.376] <TB0>     INFO:   ROC errors: 		           0
[16:20:31.376] <TB0>     INFO: 	 missing ROC header(s):    0
[16:20:31.376] <TB0>     INFO: 	 misplaced readback start: 0
[16:20:31.376] <TB0>     INFO:   Pixel decoding errors:	   0
[16:20:31.376] <TB0>     INFO: 	 pixel data incomplete:    0
[16:20:31.376] <TB0>     INFO: 	 pixel address:            0
[16:20:31.376] <TB0>     INFO: 	 pulse height fill bit:    0
[16:20:31.376] <TB0>     INFO: 	 buffer corruption:        0
[16:20:31.376] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:31.376] <TB0>     INFO:    The fraction of properly decoded events is 100.00%: 10000000/10000000
[16:20:31.376] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:31.376] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:31.376] <TB0>     INFO:    Read back bit status: 1
[16:20:31.376] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:31.376] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:31.376] <TB0>     INFO:    Timings are good!
[16:20:31.376] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:31.376] <TB0>     INFO: Test took 140672 ms.
[16:20:31.376] <TB0>     INFO: PixTestTiming::TimingTest() done.
[16:20:31.377] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0a.dat
[16:20:31.377] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//tbmParameters_C0b.dat
[16:20:31.377] <TB0>     INFO: PixTestTiming::doTest took 784266 ms.
[16:20:31.377] <TB0>     INFO: PixTestTiming::doTest() done
[16:20:31.377] <TB0>    DEBUG: <PixTestTiming.cc/~PixTestTiming:L98> PixTestTiming dtor
[16:20:31.377] <TB0>     INFO: Write out TBMPhaseScan_0_V0
[16:20:31.377] <TB0>     INFO: Write out TBMPhaseScan_1_V0
[16:20:31.377] <TB0>     INFO: Write out CombinedTBMPhaseScan_V0
[16:20:31.377] <TB0>     INFO: Write out ROCDelayScan3_V0
[16:20:31.378] <TB0>    DEBUG: <PixTestAlive.cc/init:L83> PixTestAlive::init()
[16:20:31.378] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[16:20:31.731] <TB0>     INFO: ######################################################################
[16:20:31.731] <TB0>     INFO: PixTestAlive::doTest()
[16:20:31.731] <TB0>     INFO: ######################################################################
[16:20:31.734] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:31.734] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:20:31.734] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:31.735] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:20:32.085] <TB0>     INFO: Expecting 41600 events.
[16:20:36.171] <TB0>     INFO: 41600 events read in total (3371ms).
[16:20:36.171] <TB0>     INFO: Test took 4436ms.
[16:20:36.180] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:36.180] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:20:36.180] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[16:20:36.553] <TB0>     INFO: PixTestAlive::aliveTest() done
[16:20:36.553] <TB0>     INFO: number of dead pixels (per ROC):     1    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:20:36.553] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L199> number of red-efficiency pixels:     1    0    0    0    0    0    0    0    1    0    0    0    0    0    0    0
[16:20:36.556] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:36.556] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:20:36.556] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:36.557] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:20:36.899] <TB0>     INFO: Expecting 41600 events.
[16:20:39.853] <TB0>     INFO: 41600 events read in total (2239ms).
[16:20:39.854] <TB0>     INFO: Test took 3297ms.
[16:20:39.854] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:39.854] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[16:20:39.854] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[16:20:39.855] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[16:20:40.259] <TB0>     INFO: PixTestAlive::maskTest() done
[16:20:40.259] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:20:40.262] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:40.262] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[16:20:40.262] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:40.264] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[16:20:40.614] <TB0>     INFO: Expecting 41600 events.
[16:20:44.681] <TB0>     INFO: 41600 events read in total (3352ms).
[16:20:44.681] <TB0>     INFO: Test took 4417ms.
[16:20:44.690] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:20:44.690] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[16:20:44.690] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[16:20:45.065] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[16:20:45.065] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[16:20:45.065] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[16:20:45.065] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L115> PixTestAlive dtor
[16:20:45.072] <TB0>     INFO: ######################################################################
[16:20:45.072] <TB0>     INFO: PixTestTrim::doTest()
[16:20:45.072] <TB0>     INFO: ######################################################################
[16:20:45.075] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:45.075] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[16:20:45.075] <TB0>     INFO:    ----------------------------------------------------------------------
[16:20:45.154] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[16:20:45.154] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:20:45.168] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:20:45.168] <TB0>     INFO:     run 1 of 1
[16:20:45.168] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:20:45.520] <TB0>     INFO: Expecting 5025280 events.
[16:21:30.854] <TB0>     INFO: 1440224 events read in total (44619ms).
[16:22:15.298] <TB0>     INFO: 2865192 events read in total (89063ms).
[16:22:59.953] <TB0>     INFO: 4303224 events read in total (133719ms).
[16:23:22.468] <TB0>     INFO: 5025280 events read in total (156233ms).
[16:23:22.504] <TB0>     INFO: Test took 157336ms.
[16:23:22.556] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:23:22.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:23:24.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:23:25.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:23:26.632] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:23:27.947] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:23:29.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:23:30.603] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:23:31.987] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:23:33.281] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:23:34.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:23:35.916] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:23:37.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:23:38.557] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:23:39.825] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:23:41.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:23:42.455] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:23:43.835] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 228700160
[16:23:43.842] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.298 minThrLimit = 100.273 minThrNLimit = 119.562 -> result = 100.298 -> 100
[16:23:43.842] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 85.4917 minThrLimit = 85.456 minThrNLimit = 106.376 -> result = 85.4917 -> 85
[16:23:43.843] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.8124 minThrLimit = 95.7965 minThrNLimit = 115.483 -> result = 95.8124 -> 95
[16:23:43.844] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.9603 minThrLimit = 90.9365 minThrNLimit = 112.083 -> result = 90.9603 -> 90
[16:23:43.844] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.931 minThrLimit = 96.9299 minThrNLimit = 117.657 -> result = 96.931 -> 96
[16:23:43.844] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.4574 minThrLimit = 95.4501 minThrNLimit = 115.143 -> result = 95.4574 -> 95
[16:23:43.845] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 106.041 minThrLimit = 106.032 minThrNLimit = 129.977 -> result = 106.041 -> 106
[16:23:43.845] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.6547 minThrLimit = 95.6369 minThrNLimit = 111.448 -> result = 95.6547 -> 95
[16:23:43.846] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 94.9791 minThrLimit = 94.9294 minThrNLimit = 115.766 -> result = 94.9791 -> 94
[16:23:43.846] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.2454 minThrLimit = 91.2391 minThrNLimit = 112.474 -> result = 91.2454 -> 91
[16:23:43.846] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.246 minThrLimit = 92.2245 minThrNLimit = 111.71 -> result = 92.246 -> 92
[16:23:43.847] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6295 minThrLimit = 97.6174 minThrNLimit = 114.491 -> result = 97.6295 -> 97
[16:23:43.847] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.6997 minThrLimit = 90.6733 minThrNLimit = 107.141 -> result = 90.6997 -> 90
[16:23:43.848] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.6603 minThrLimit = 97.641 minThrNLimit = 114.146 -> result = 97.6603 -> 97
[16:23:43.848] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 96.3265 minThrLimit = 96.2589 minThrNLimit = 115.513 -> result = 96.3265 -> 96
[16:23:43.848] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 100.874 minThrLimit = 100.852 minThrNLimit = 121.189 -> result = 100.874 -> 100
[16:23:43.848] <TB0>     INFO: ROC 0 VthrComp = 100
[16:23:43.848] <TB0>     INFO: ROC 1 VthrComp = 85
[16:23:43.849] <TB0>     INFO: ROC 2 VthrComp = 95
[16:23:43.849] <TB0>     INFO: ROC 3 VthrComp = 90
[16:23:43.849] <TB0>     INFO: ROC 4 VthrComp = 96
[16:23:43.850] <TB0>     INFO: ROC 5 VthrComp = 95
[16:23:43.850] <TB0>     INFO: ROC 6 VthrComp = 106
[16:23:43.850] <TB0>     INFO: ROC 7 VthrComp = 95
[16:23:43.851] <TB0>     INFO: ROC 8 VthrComp = 94
[16:23:43.851] <TB0>     INFO: ROC 9 VthrComp = 91
[16:23:43.852] <TB0>     INFO: ROC 10 VthrComp = 92
[16:23:43.852] <TB0>     INFO: ROC 11 VthrComp = 97
[16:23:43.852] <TB0>     INFO: ROC 12 VthrComp = 90
[16:23:43.852] <TB0>     INFO: ROC 13 VthrComp = 97
[16:23:43.852] <TB0>     INFO: ROC 14 VthrComp = 96
[16:23:43.852] <TB0>     INFO: ROC 15 VthrComp = 100
[16:23:43.852] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[16:23:43.852] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[16:23:43.864] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:23:43.864] <TB0>     INFO:     run 1 of 1
[16:23:43.864] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:23:44.214] <TB0>     INFO: Expecting 5025280 events.
[16:24:20.241] <TB0>     INFO: 890248 events read in total (35312ms).
[16:24:54.142] <TB0>     INFO: 1778928 events read in total (69213ms).
[16:25:29.465] <TB0>     INFO: 2666864 events read in total (104537ms).
[16:26:04.429] <TB0>     INFO: 3545088 events read in total (139500ms).
[16:26:39.228] <TB0>     INFO: 4418736 events read in total (174299ms).
[16:27:03.196] <TB0>     INFO: 5025280 events read in total (198267ms).
[16:27:03.265] <TB0>     INFO: Test took 199401ms.
[16:27:03.441] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:27:03.794] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:27:05.401] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:27:06.977] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:27:08.561] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:27:10.142] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:27:11.735] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:27:13.336] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:27:14.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:27:16.576] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:27:18.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:27:19.833] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:27:21.473] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:27:23.121] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:27:24.789] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:27:26.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:27:28.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:27:29.797] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 227500032
[16:27:29.799] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 58.6364 for pixel 36/0 mean/min/max = 45.4043/32.1466/58.662
[16:27:29.800] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 55.7407 for pixel 21/8 mean/min/max = 44.1694/32.5825/55.7563
[16:27:29.800] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 58.0003 for pixel 1/76 mean/min/max = 45.5416/32.9972/58.0859
[16:27:29.800] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 59.2855 for pixel 2/3 mean/min/max = 46.7923/34.0145/59.5701
[16:27:29.801] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 58.6208 for pixel 3/79 mean/min/max = 45.6954/32.744/58.6468
[16:27:29.801] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 59.6421 for pixel 19/1 mean/min/max = 45.9136/32.17/59.6571
[16:27:29.801] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 61.2384 for pixel 3/16 mean/min/max = 47.9675/34.6966/61.2384
[16:27:29.802] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 61.6562 for pixel 7/79 mean/min/max = 46.9408/32.0782/61.8034
[16:27:29.802] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 57.5971 for pixel 20/76 mean/min/max = 45.8148/34.0308/57.5988
[16:27:29.802] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 55.776 for pixel 18/23 mean/min/max = 44.8553/33.6272/56.0834
[16:27:29.803] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 59.9007 for pixel 9/44 mean/min/max = 46.344/32.6434/60.0445
[16:27:29.803] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 59.917 for pixel 25/1 mean/min/max = 46.3586/32.6087/60.1085
[16:27:29.803] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 60.4582 for pixel 9/78 mean/min/max = 47.3477/34.2005/60.4948
[16:27:29.804] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 62.6584 for pixel 15/1 mean/min/max = 47.521/32.1836/62.8585
[16:27:29.804] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 58.2694 for pixel 8/79 mean/min/max = 45.2433/32.1889/58.2978
[16:27:29.804] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 59.9202 for pixel 22/1 mean/min/max = 46.1814/32.4422/59.9206
[16:27:29.805] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[16:27:29.937] <TB0>     INFO: Expecting 411648 events.
[16:27:37.494] <TB0>     INFO: 411648 events read in total (6842ms).
[16:27:37.499] <TB0>     INFO: Expecting 411648 events.
[16:27:45.040] <TB0>     INFO: 411648 events read in total (6875ms).
[16:27:45.048] <TB0>     INFO: Expecting 411648 events.
[16:27:52.566] <TB0>     INFO: 411648 events read in total (6857ms).
[16:27:52.576] <TB0>     INFO: Expecting 411648 events.
[16:28:00.151] <TB0>     INFO: 411648 events read in total (6913ms).
[16:28:00.164] <TB0>     INFO: Expecting 411648 events.
[16:28:07.669] <TB0>     INFO: 411648 events read in total (6850ms).
[16:28:07.683] <TB0>     INFO: Expecting 411648 events.
[16:28:15.225] <TB0>     INFO: 411648 events read in total (6884ms).
[16:28:15.242] <TB0>     INFO: Expecting 411648 events.
[16:28:22.795] <TB0>     INFO: 411648 events read in total (6900ms).
[16:28:22.816] <TB0>     INFO: Expecting 411648 events.
[16:28:30.260] <TB0>     INFO: 411648 events read in total (6799ms).
[16:28:30.282] <TB0>     INFO: Expecting 411648 events.
[16:28:37.843] <TB0>     INFO: 411648 events read in total (6905ms).
[16:28:37.866] <TB0>     INFO: Expecting 411648 events.
[16:28:45.396] <TB0>     INFO: 411648 events read in total (6881ms).
[16:28:45.423] <TB0>     INFO: Expecting 411648 events.
[16:28:52.954] <TB0>     INFO: 411648 events read in total (6887ms).
[16:28:52.982] <TB0>     INFO: Expecting 411648 events.
[16:29:00.509] <TB0>     INFO: 411648 events read in total (6886ms).
[16:29:00.539] <TB0>     INFO: Expecting 411648 events.
[16:29:08.067] <TB0>     INFO: 411648 events read in total (6888ms).
[16:29:08.100] <TB0>     INFO: Expecting 411648 events.
[16:29:15.607] <TB0>     INFO: 411648 events read in total (6863ms).
[16:29:15.644] <TB0>     INFO: Expecting 411648 events.
[16:29:23.018] <TB0>     INFO: 411648 events read in total (6739ms).
[16:29:23.059] <TB0>     INFO: Expecting 411648 events.
[16:29:30.675] <TB0>     INFO: 411648 events read in total (6979ms).
[16:29:30.717] <TB0>     INFO: Test took 120912ms.
[16:29:31.200] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7215 < 35 for itrim+1 = 92; old thr = 34.8906 ... break
[16:29:31.238] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.4669 < 35 for itrim+1 = 90; old thr = 34.8764 ... break
[16:29:31.271] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.408 < 35 for itrim+1 = 95; old thr = 34.6597 ... break
[16:29:31.306] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2589 < 35 for itrim = 109; old thr = 34.5277 ... break
[16:29:31.332] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.4949 < 35 for itrim = 97; old thr = 34.4029 ... break
[16:29:31.362] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.258 < 35 for itrim = 99; old thr = 33.8972 ... break
[16:29:31.392] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0118 < 35 for itrim = 115; old thr = 34.1755 ... break
[16:29:31.410] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.4207 < 35 for itrim+1 = 86; old thr = 34.388 ... break
[16:29:31.445] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.7306 < 35 for itrim+1 = 96; old thr = 34.6243 ... break
[16:29:31.481] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.1282 < 35 for itrim+1 = 97; old thr = 34.9704 ... break
[16:29:31.516] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2369 < 35 for itrim = 107; old thr = 34.3714 ... break
[16:29:31.545] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0977 < 35 for itrim = 101; old thr = 33.5647 ... break
[16:29:31.571] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.482 < 35 for itrim+1 = 91; old thr = 34.6796 ... break
[16:29:31.596] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2662 < 35 for itrim = 102; old thr = 34.5588 ... break
[16:29:31.622] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2402 < 35 for itrim = 86; old thr = 34.249 ... break
[16:29:31.655] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5958 < 35 for itrim+1 = 100; old thr = 34.6605 ... break
[16:29:31.734] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[16:29:31.746] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:29:31.746] <TB0>     INFO:     run 1 of 1
[16:29:31.747] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:29:32.093] <TB0>     INFO: Expecting 5025280 events.
[16:30:07.781] <TB0>     INFO: 870624 events read in total (34974ms).
[16:30:41.194] <TB0>     INFO: 1740224 events read in total (68387ms).
[16:31:16.196] <TB0>     INFO: 2609832 events read in total (103389ms).
[16:31:50.883] <TB0>     INFO: 3468600 events read in total (138076ms).
[16:32:25.775] <TB0>     INFO: 4323472 events read in total (172968ms).
[16:32:55.126] <TB0>     INFO: 5025280 events read in total (202319ms).
[16:32:55.206] <TB0>     INFO: Test took 203459ms.
[16:32:55.392] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:32:55.767] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:32:57.341] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:32:58.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:33:00.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:33:01.932] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:33:03.476] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:33:05.019] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:33:06.565] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:33:08.152] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:33:09.685] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:33:11.218] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:33:12.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:33:14.345] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:33:15.921] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:33:17.492] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:33:19.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:33:20.656] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 257986560
[16:33:20.658] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 5.500000 .. 51.983579
[16:33:20.732] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 5 .. 61 (-1/-1) hits flags = 528 (plus default)
[16:33:20.743] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:33:20.743] <TB0>     INFO:     run 1 of 1
[16:33:20.743] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:33:21.086] <TB0>     INFO: Expecting 1896960 events.
[16:34:01.456] <TB0>     INFO: 1119008 events read in total (39655ms).
[16:34:28.996] <TB0>     INFO: 1896960 events read in total (67195ms).
[16:34:29.017] <TB0>     INFO: Test took 68274ms.
[16:34:29.060] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:34:29.162] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:34:30.219] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:34:31.270] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:34:32.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:34:33.369] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:34:34.421] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:34:35.468] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:34:36.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:34:37.559] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:34:38.619] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:34:39.679] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:34:40.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:34:41.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:34:42.815] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:34:43.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:34:44.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:34:45.951] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 336793600
[16:34:46.031] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 16.898498 .. 45.610132
[16:34:46.107] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 6 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:34:46.117] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:34:46.117] <TB0>     INFO:     run 1 of 1
[16:34:46.117] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:34:46.459] <TB0>     INFO: Expecting 1664000 events.
[16:35:26.743] <TB0>     INFO: 1159128 events read in total (39569ms).
[16:35:44.232] <TB0>     INFO: 1664000 events read in total (57058ms).
[16:35:44.250] <TB0>     INFO: Test took 58134ms.
[16:35:44.285] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:35:44.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:35:45.322] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:35:46.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:35:47.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:35:48.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:35:49.156] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:35:50.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:35:51.061] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:35:52.010] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:35:52.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:35:53.922] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:35:54.876] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:35:55.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:35:56.778] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:35:57.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:35:58.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:35:59.644] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 268546048
[16:35:59.725] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 20.779494 .. 42.432111
[16:35:59.801] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 10 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:35:59.812] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:35:59.812] <TB0>     INFO:     run 1 of 1
[16:35:59.812] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:36:00.159] <TB0>     INFO: Expecting 1431040 events.
[16:36:40.472] <TB0>     INFO: 1164208 events read in total (39598ms).
[16:36:49.874] <TB0>     INFO: 1431040 events read in total (49000ms).
[16:36:49.885] <TB0>     INFO: Test took 50073ms.
[16:36:49.914] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:36:49.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:36:50.919] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:36:51.861] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:36:52.805] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:36:53.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:36:54.682] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:36:55.612] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:36:56.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:36:57.466] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:36:58.403] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:36:59.337] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:37:00.271] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:37:01.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:37:02.133] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:37:03.058] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:37:03.988] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:37:04.924] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 262766592
[16:37:05.006] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 23.455617 .. 42.052046
[16:37:05.081] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 13 .. 52 (-1/-1) hits flags = 528 (plus default)
[16:37:05.091] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:37:05.091] <TB0>     INFO:     run 1 of 1
[16:37:05.091] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:37:05.434] <TB0>     INFO: Expecting 1331200 events.
[16:37:46.939] <TB0>     INFO: 1137104 events read in total (40790ms).
[16:37:54.222] <TB0>     INFO: 1331200 events read in total (48073ms).
[16:37:54.242] <TB0>     INFO: Test took 49152ms.
[16:37:54.275] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:37:54.338] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:37:55.266] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:37:56.191] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:37:57.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:37:58.049] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:37:58.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:37:59.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:38:00.831] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:38:01.753] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:38:02.687] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:38:03.616] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:38:04.546] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:38:05.474] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:38:06.399] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:38:07.327] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:38:08.254] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:38:09.183] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 348082176
[16:38:09.266] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[16:38:09.267] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[16:38:09.277] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[16:38:09.277] <TB0>     INFO:     run 1 of 1
[16:38:09.277] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:38:09.620] <TB0>     INFO: Expecting 1364480 events.
[16:38:48.058] <TB0>     INFO: 1076040 events read in total (37723ms).
[16:38:58.836] <TB0>     INFO: 1364480 events read in total (48501ms).
[16:38:58.856] <TB0>     INFO: Test took 49580ms.
[16:38:58.894] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:38:58.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:38:59.930] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:39:00.894] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:39:01.851] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:39:02.818] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:39:03.781] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:39:04.740] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:39:05.707] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:39:06.676] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:39:07.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:39:08.609] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:39:09.570] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:39:10.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:39:11.501] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:39:12.458] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:39:13.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:39:14.392] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 361955328
[16:39:14.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C0.dat
[16:39:14.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C1.dat
[16:39:14.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C2.dat
[16:39:14.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C3.dat
[16:39:14.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C4.dat
[16:39:14.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C5.dat
[16:39:14.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C6.dat
[16:39:14.438] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C7.dat
[16:39:14.439] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C8.dat
[16:39:14.439] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C9.dat
[16:39:14.439] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C10.dat
[16:39:14.439] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C11.dat
[16:39:14.439] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C12.dat
[16:39:14.439] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C13.dat
[16:39:14.439] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C14.dat
[16:39:14.439] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C15.dat
[16:39:14.439] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C0.dat
[16:39:14.446] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C1.dat
[16:39:14.453] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C2.dat
[16:39:14.460] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C3.dat
[16:39:14.467] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C4.dat
[16:39:14.474] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C5.dat
[16:39:14.481] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C6.dat
[16:39:14.487] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C7.dat
[16:39:14.494] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C8.dat
[16:39:14.501] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C9.dat
[16:39:14.508] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C10.dat
[16:39:14.515] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C11.dat
[16:39:14.521] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C12.dat
[16:39:14.528] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C13.dat
[16:39:14.535] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C14.dat
[16:39:14.541] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//trimParameters35_C15.dat
[16:39:14.548] <TB0>     INFO: PixTestTrim::trimTest() done
[16:39:14.548] <TB0>     INFO: vtrim:      92  90  95 109  97  99 115  86  96  97 107 101  91 102  86 100 
[16:39:14.548] <TB0>     INFO: vthrcomp:  100  85  95  90  96  95 106  95  94  91  92  97  90  97  96 100 
[16:39:14.548] <TB0>     INFO: vcal mean:  34.98  34.96  34.97  35.00  34.96  34.98  34.98  34.97  34.96  34.95  34.99  34.98  35.01  34.96  34.97  34.98 
[16:39:14.548] <TB0>     INFO: vcal RMS:    1.01   0.82   0.83   0.84   0.86   0.87   0.91   0.92   0.98   0.82   0.84   0.88   0.86   0.94   0.85   0.90 
[16:39:14.548] <TB0>     INFO: bits mean:   9.49  10.03   9.16   8.98   9.48   9.70   9.21   9.15   9.07   9.68   9.14   9.61   8.78   9.40   9.54   9.00 
[16:39:14.548] <TB0>     INFO: bits RMS:    2.77   2.52   2.74   2.60   2.66   2.59   2.36   2.77   2.65   2.47   2.72   2.61   2.65   2.61   2.75   2.84 
[16:39:14.559] <TB0>     INFO:    ----------------------------------------------------------------------
[16:39:14.560] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[16:39:14.560] <TB0>     INFO:    ----------------------------------------------------------------------
[16:39:14.563] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[16:39:14.563] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[16:39:14.573] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:39:14.573] <TB0>     INFO:     run 1 of 1
[16:39:14.573] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:39:14.918] <TB0>     INFO: Expecting 4160000 events.
[16:40:01.655] <TB0>     INFO: 1196895 events read in total (46022ms).
[16:40:48.969] <TB0>     INFO: 2379405 events read in total (93336ms).
[16:41:35.388] <TB0>     INFO: 3547610 events read in total (139755ms).
[16:41:59.269] <TB0>     INFO: 4160000 events read in total (163636ms).
[16:41:59.320] <TB0>     INFO: Test took 164747ms.
[16:41:59.434] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:41:59.663] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:42:01.563] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:42:03.434] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:42:05.349] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:42:07.245] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:42:09.164] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:42:11.067] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:42:12.882] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:42:14.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:42:16.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:42:18.515] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:42:20.416] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:42:22.307] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:42:24.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:42:26.062] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:42:27.950] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:42:29.831] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382803968
[16:42:29.832] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[16:42:29.913] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[16:42:29.913] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 175 (-1/-1) hits flags = 528 (plus default)
[16:42:29.923] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:42:29.923] <TB0>     INFO:     run 1 of 1
[16:42:29.923] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:42:30.266] <TB0>     INFO: Expecting 3660800 events.
[16:43:18.333] <TB0>     INFO: 1226330 events read in total (47352ms).
[16:44:05.828] <TB0>     INFO: 2433915 events read in total (94847ms).
[16:44:51.973] <TB0>     INFO: 3633020 events read in total (140992ms).
[16:44:53.397] <TB0>     INFO: 3660800 events read in total (142416ms).
[16:44:53.435] <TB0>     INFO: Test took 143512ms.
[16:44:53.528] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:44:53.714] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:44:55.463] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:44:57.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:44:58.985] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:45:00.721] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:45:02.461] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:45:04.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:45:05.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:45:07.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:45:09.381] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:45:11.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:45:12.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:45:14.625] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:45:16.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:45:18.091] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:45:19.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:45:21.755] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382803968
[16:45:21.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[16:45:21.842] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[16:45:21.842] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[16:45:21.852] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:45:21.852] <TB0>     INFO:     run 1 of 1
[16:45:21.852] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:45:22.202] <TB0>     INFO: Expecting 3411200 events.
[16:46:12.661] <TB0>     INFO: 1282475 events read in total (49744ms).
[16:47:01.797] <TB0>     INFO: 2539650 events read in total (98880ms).
[16:47:34.676] <TB0>     INFO: 3411200 events read in total (131759ms).
[16:47:34.712] <TB0>     INFO: Test took 132860ms.
[16:47:34.793] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:47:34.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:47:36.604] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:47:38.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:47:39.982] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:47:41.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:47:43.362] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:47:45.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:47:46.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:47:48.261] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:47:49.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:47:51.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:47:53.263] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:47:54.924] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:47:56.592] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:47:58.238] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:47:59.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:48:01.543] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382803968
[16:48:01.544] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[16:48:01.617] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[16:48:01.617] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[16:48:01.627] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:48:01.628] <TB0>     INFO:     run 1 of 1
[16:48:01.628] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:48:01.971] <TB0>     INFO: Expecting 3411200 events.
[16:48:50.541] <TB0>     INFO: 1281425 events read in total (47856ms).
[16:49:39.214] <TB0>     INFO: 2537580 events read in total (96529ms).
[16:50:13.759] <TB0>     INFO: 3411200 events read in total (131074ms).
[16:50:13.797] <TB0>     INFO: Test took 132170ms.
[16:50:13.884] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:50:14.050] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:50:15.938] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:50:17.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:50:19.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:50:21.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:50:23.578] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:50:25.770] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:50:27.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:50:29.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:50:30.848] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:50:32.602] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:50:34.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:50:36.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:50:37.729] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:50:39.405] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:50:41.096] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:50:42.786] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382803968
[16:50:42.787] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[16:50:42.861] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[16:50:42.861] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 163 (-1/-1) hits flags = 528 (plus default)
[16:50:42.870] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[16:50:42.871] <TB0>     INFO:     run 1 of 1
[16:50:42.871] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:50:43.216] <TB0>     INFO: Expecting 3411200 events.
[16:51:32.674] <TB0>     INFO: 1280835 events read in total (48743ms).
[16:52:21.253] <TB0>     INFO: 2536165 events read in total (97322ms).
[16:52:55.381] <TB0>     INFO: 3411200 events read in total (131450ms).
[16:52:55.422] <TB0>     INFO: Test took 132551ms.
[16:52:55.497] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[16:52:55.650] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[16:52:57.302] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[16:52:59.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[16:53:00.696] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[16:53:02.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[16:53:04.005] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[16:53:05.668] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[16:53:07.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[16:53:08.896] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[16:53:10.540] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[16:53:12.231] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[16:53:13.892] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[16:53:15.543] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[16:53:17.209] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[16:53:18.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[16:53:20.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[16:53:22.132] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 382803968
[16:53:22.133] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 11.7535, thr difference RMS: 1.36729
[16:53:22.133] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 9.4709, thr difference RMS: 1.39859
[16:53:22.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 9.13511, thr difference RMS: 1.7366
[16:53:22.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.54834, thr difference RMS: 1.78407
[16:53:22.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 9.7824, thr difference RMS: 1.8084
[16:53:22.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 11.6366, thr difference RMS: 1.786
[16:53:22.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 11.2591, thr difference RMS: 1.41312
[16:53:22.134] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 12.2965, thr difference RMS: 1.33782
[16:53:22.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 9.58805, thr difference RMS: 1.79162
[16:53:22.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.35624, thr difference RMS: 1.67086
[16:53:22.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 8.50503, thr difference RMS: 1.60029
[16:53:22.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 10.9323, thr difference RMS: 1.29612
[16:53:22.135] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 10.2658, thr difference RMS: 1.72228
[16:53:22.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 11.9186, thr difference RMS: 1.22286
[16:53:22.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 10.8548, thr difference RMS: 1.7572
[16:53:22.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 11.0007, thr difference RMS: 1.25143
[16:53:22.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 11.9038, thr difference RMS: 1.38653
[16:53:22.136] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 9.49677, thr difference RMS: 1.37855
[16:53:22.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 9.22547, thr difference RMS: 1.73147
[16:53:22.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.42821, thr difference RMS: 1.77436
[16:53:22.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 9.80518, thr difference RMS: 1.80358
[16:53:22.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 11.6984, thr difference RMS: 1.79831
[16:53:22.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 11.3364, thr difference RMS: 1.40755
[16:53:22.137] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 12.6564, thr difference RMS: 1.31584
[16:53:22.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 9.63468, thr difference RMS: 1.77931
[16:53:22.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.43482, thr difference RMS: 1.65396
[16:53:22.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 8.54667, thr difference RMS: 1.59099
[16:53:22.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 10.976, thr difference RMS: 1.28111
[16:53:22.138] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 10.4208, thr difference RMS: 1.70291
[16:53:22.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 12.1287, thr difference RMS: 1.21735
[16:53:22.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 11.0582, thr difference RMS: 1.74874
[16:53:22.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 11.0279, thr difference RMS: 1.23961
[16:53:22.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 12.0733, thr difference RMS: 1.37238
[16:53:22.139] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 9.58735, thr difference RMS: 1.35813
[16:53:22.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 9.30914, thr difference RMS: 1.73708
[16:53:22.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.3548, thr difference RMS: 1.76538
[16:53:22.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 9.93266, thr difference RMS: 1.78867
[16:53:22.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 11.85, thr difference RMS: 1.7984
[16:53:22.140] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 11.678, thr difference RMS: 1.38432
[16:53:22.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 12.9089, thr difference RMS: 1.31021
[16:53:22.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 9.71267, thr difference RMS: 1.76779
[16:53:22.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.54978, thr difference RMS: 1.64008
[16:53:22.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 8.56069, thr difference RMS: 1.59997
[16:53:22.141] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 11.0268, thr difference RMS: 1.29617
[16:53:22.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 10.7129, thr difference RMS: 1.71767
[16:53:22.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 12.4476, thr difference RMS: 1.22691
[16:53:22.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 11.3635, thr difference RMS: 1.77187
[16:53:22.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 11.0896, thr difference RMS: 1.23659
[16:53:22.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 12.2452, thr difference RMS: 1.38954
[16:53:22.142] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 9.65857, thr difference RMS: 1.33852
[16:53:22.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 9.47261, thr difference RMS: 1.7321
[16:53:22.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.31867, thr difference RMS: 1.75647
[16:53:22.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 9.92515, thr difference RMS: 1.81867
[16:53:22.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 11.955, thr difference RMS: 1.79155
[16:53:22.143] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 11.7603, thr difference RMS: 1.36962
[16:53:22.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 13.0199, thr difference RMS: 1.32073
[16:53:22.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 9.74963, thr difference RMS: 1.77751
[16:53:22.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.72477, thr difference RMS: 1.65399
[16:53:22.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 8.58337, thr difference RMS: 1.6108
[16:53:22.144] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 11.0129, thr difference RMS: 1.28304
[16:53:22.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 10.7992, thr difference RMS: 1.69266
[16:53:22.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 12.7115, thr difference RMS: 1.19103
[16:53:22.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 11.5019, thr difference RMS: 1.74619
[16:53:22.145] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 11.1484, thr difference RMS: 1.24887
[16:53:22.253] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[16:53:22.255] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1957 seconds
[16:53:22.255] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[16:53:22.958] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[16:53:22.958] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[16:53:22.962] <TB0>     INFO: ######################################################################
[16:53:22.962] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[16:53:22.962] <TB0>     INFO: ######################################################################
[16:53:22.963] <TB0>     INFO:    ----------------------------------------------------------------------
[16:53:22.963] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[16:53:22.963] <TB0>     INFO:    ----------------------------------------------------------------------
[16:53:22.963] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[16:53:22.973] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[16:53:22.973] <TB0>     INFO:     run 1 of 1
[16:53:22.973] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[16:53:23.316] <TB0>     INFO: Expecting 59072000 events.
[16:53:52.292] <TB0>     INFO: 1073200 events read in total (28261ms).
[16:54:20.428] <TB0>     INFO: 2142000 events read in total (56397ms).
[16:54:48.518] <TB0>     INFO: 3212800 events read in total (84487ms).
[16:55:16.737] <TB0>     INFO: 4283400 events read in total (112706ms).
[16:55:44.876] <TB0>     INFO: 5352200 events read in total (140845ms).
[16:56:13.217] <TB0>     INFO: 6425200 events read in total (169186ms).
[16:56:41.428] <TB0>     INFO: 7494400 events read in total (197397ms).
[16:57:09.741] <TB0>     INFO: 8564000 events read in total (225710ms).
[16:57:38.096] <TB0>     INFO: 9635600 events read in total (254065ms).
[16:58:06.210] <TB0>     INFO: 10704400 events read in total (282179ms).
[16:58:34.552] <TB0>     INFO: 11774600 events read in total (310521ms).
[16:59:02.848] <TB0>     INFO: 12846200 events read in total (338817ms).
[16:59:31.143] <TB0>     INFO: 13915000 events read in total (367112ms).
[16:59:59.423] <TB0>     INFO: 14987800 events read in total (395392ms).
[17:00:27.711] <TB0>     INFO: 16057000 events read in total (423680ms).
[17:00:55.942] <TB0>     INFO: 17126000 events read in total (451911ms).
[17:01:24.262] <TB0>     INFO: 18198200 events read in total (480231ms).
[17:01:52.472] <TB0>     INFO: 19267400 events read in total (508441ms).
[17:02:20.750] <TB0>     INFO: 20339200 events read in total (536719ms).
[17:02:49.062] <TB0>     INFO: 21409600 events read in total (565031ms).
[17:03:17.288] <TB0>     INFO: 22477800 events read in total (593257ms).
[17:03:45.540] <TB0>     INFO: 23550000 events read in total (621509ms).
[17:04:13.764] <TB0>     INFO: 24619400 events read in total (649733ms).
[17:04:41.932] <TB0>     INFO: 25688200 events read in total (677901ms).
[17:05:10.295] <TB0>     INFO: 26761000 events read in total (706264ms).
[17:05:38.456] <TB0>     INFO: 27830200 events read in total (734425ms).
[17:06:06.749] <TB0>     INFO: 28902600 events read in total (762718ms).
[17:06:34.990] <TB0>     INFO: 29972000 events read in total (790959ms).
[17:07:03.279] <TB0>     INFO: 31040800 events read in total (819248ms).
[17:07:31.565] <TB0>     INFO: 32113800 events read in total (847534ms).
[17:07:59.900] <TB0>     INFO: 33182600 events read in total (875869ms).
[17:08:28.329] <TB0>     INFO: 34252400 events read in total (904298ms).
[17:08:56.608] <TB0>     INFO: 35324000 events read in total (932577ms).
[17:09:24.815] <TB0>     INFO: 36392400 events read in total (960784ms).
[17:09:53.186] <TB0>     INFO: 37462200 events read in total (989155ms).
[17:10:21.587] <TB0>     INFO: 38533600 events read in total (1017556ms).
[17:10:49.921] <TB0>     INFO: 39602600 events read in total (1045890ms).
[17:11:18.279] <TB0>     INFO: 40674200 events read in total (1074248ms).
[17:11:46.364] <TB0>     INFO: 41744000 events read in total (1102333ms).
[17:12:14.692] <TB0>     INFO: 42812800 events read in total (1130661ms).
[17:12:42.924] <TB0>     INFO: 43885000 events read in total (1158893ms).
[17:13:11.177] <TB0>     INFO: 44953400 events read in total (1187146ms).
[17:13:39.481] <TB0>     INFO: 46022200 events read in total (1215451ms).
[17:14:07.769] <TB0>     INFO: 47095200 events read in total (1243738ms).
[17:14:36.034] <TB0>     INFO: 48163800 events read in total (1272003ms).
[17:15:04.229] <TB0>     INFO: 49232000 events read in total (1300198ms).
[17:15:32.367] <TB0>     INFO: 50302800 events read in total (1328336ms).
[17:16:00.718] <TB0>     INFO: 51372000 events read in total (1356687ms).
[17:16:29.154] <TB0>     INFO: 52440400 events read in total (1385123ms).
[17:16:57.155] <TB0>     INFO: 53513200 events read in total (1413124ms).
[17:17:25.179] <TB0>     INFO: 54581200 events read in total (1441148ms).
[17:17:53.180] <TB0>     INFO: 55649800 events read in total (1469149ms).
[17:18:20.589] <TB0>     INFO: 56722200 events read in total (1496558ms).
[17:18:48.622] <TB0>     INFO: 57790400 events read in total (1524591ms).
[17:19:16.097] <TB0>     INFO: 58859000 events read in total (1552066ms).
[17:19:21.712] <TB0>     INFO: 59072000 events read in total (1557681ms).
[17:19:21.733] <TB0>     INFO: Test took 1558760ms.
[17:19:21.790] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:21.920] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:19:21.920] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:23.105] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:19:23.105] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:24.256] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:19:24.257] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:25.451] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:19:25.452] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:26.654] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:19:26.654] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:27.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:19:27.802] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:28.965] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:19:28.965] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:30.114] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:19:30.114] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:31.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:19:31.278] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:32.425] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:19:32.425] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:33.579] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:19:33.579] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:34.745] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:19:34.745] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:35.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:19:35.921] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:37.092] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:19:37.092] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:38.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:19:38.275] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:39.457] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:19:39.457] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[17:19:40.632] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 499687424
[17:19:40.665] <TB0>     INFO: PixTestScurves::scurves() done 
[17:19:40.665] <TB0>     INFO: Vcal mean:  35.11  35.12  35.10  35.30  35.14  35.13  35.16  35.10  35.09  35.07  35.10  35.15  35.18  35.08  35.08  35.12 
[17:19:40.665] <TB0>     INFO: Vcal RMS:    0.90   0.68   0.71   0.73   0.73   0.76   0.78   0.78   0.87   0.69   0.73   0.76   0.73   0.82   0.74   0.80 
[17:19:40.665] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[17:19:40.743] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[17:19:40.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[17:19:40.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[17:19:40.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[17:19:40.743] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[17:19:40.743] <TB0>     INFO: ######################################################################
[17:19:40.743] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[17:19:40.743] <TB0>     INFO: ######################################################################
[17:19:40.746] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[17:19:41.088] <TB0>     INFO: Expecting 41600 events.
[17:19:45.156] <TB0>     INFO: 41600 events read in total (3343ms).
[17:19:45.157] <TB0>     INFO: Test took 4411ms.
[17:19:45.165] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:45.165] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66558
[17:19:45.165] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[17:19:45.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [0, 39, 2] has eff 0/10
[17:19:45.169] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [0, 39, 2]
[17:19:45.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L227> Pixel [8, 13, 75] has eff 0/10
[17:19:45.170] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L231> bad Pixel found and blacklisted: [8, 13, 75]
[17:19:45.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 2
[17:19:45.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[17:19:45.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[17:19:45.173] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[17:19:45.512] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:19:45.857] <TB0>     INFO: Expecting 41600 events.
[17:19:49.990] <TB0>     INFO: 41600 events read in total (3419ms).
[17:19:49.991] <TB0>     INFO: Test took 4479ms.
[17:19:49.999] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:49.999] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[17:19:49.999] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 171.735
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 172
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.175
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 182
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.206
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,16] phvalue 176
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 185.091
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,15] phvalue 185
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.671
[17:19:50.004] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 175
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 176.783
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 176
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 180.755
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 181
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.215
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 191
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.341
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,10] phvalue 167
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 167.965
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 168
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.217
[17:19:50.005] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [8 ,5] phvalue 173
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.286
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 178
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.234
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 173
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.951
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 180
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.948
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 178
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 168.221
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 169
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[17:19:50.006] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[17:19:50.089] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[17:19:50.431] <TB0>     INFO: Expecting 41600 events.
[17:19:54.576] <TB0>     INFO: 41600 events read in total (3430ms).
[17:19:54.577] <TB0>     INFO: Test took 4488ms.
[17:19:54.585] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:19:54.585] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66558
[17:19:54.586] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[17:19:54.589] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[17:19:54.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 59minph_roc = 4
[17:19:54.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.7099
[17:19:54.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,68] phvalue 64
[17:19:54.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 84.3274
[17:19:54.590] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [7 ,61] phvalue 85
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8444
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 73
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.4217
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,10] phvalue 81
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 63.1641
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,32] phvalue 64
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.4584
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,14] phvalue 73
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1402
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 77
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.621
[17:19:54.591] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 85
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 56.8109
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 57
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 64.8869
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,26] phvalue 64
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 79.0835
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,13] phvalue 80
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 68.9189
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,12] phvalue 68
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.4849
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [8 ,25] phvalue 70
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.2362
[17:19:54.592] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,67] phvalue 74
[17:19:54.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 78.3719
[17:19:54.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,61] phvalue 79
[17:19:54.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 65.5109
[17:19:54.593] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,42] phvalue 66
[17:19:54.594] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 68, 0 0
[17:19:54.997] <TB0>     INFO: Expecting 2560 events.
[17:19:55.955] <TB0>     INFO: 2560 events read in total (244ms).
[17:19:55.955] <TB0>     INFO: Test took 1361ms.
[17:19:55.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:55.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 7, 61, 1 1
[17:19:56.463] <TB0>     INFO: Expecting 2560 events.
[17:19:57.420] <TB0>     INFO: 2560 events read in total (243ms).
[17:19:57.421] <TB0>     INFO: Test took 1466ms.
[17:19:57.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:57.421] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 2 2
[17:19:57.928] <TB0>     INFO: Expecting 2560 events.
[17:19:58.886] <TB0>     INFO: 2560 events read in total (243ms).
[17:19:58.887] <TB0>     INFO: Test took 1466ms.
[17:19:58.887] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:19:58.887] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 10, 3 3
[17:19:59.394] <TB0>     INFO: Expecting 2560 events.
[17:20:00.353] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:00.354] <TB0>     INFO: Test took 1467ms.
[17:20:00.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:00.354] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 32, 4 4
[17:20:00.862] <TB0>     INFO: Expecting 2560 events.
[17:20:01.821] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:01.822] <TB0>     INFO: Test took 1468ms.
[17:20:01.823] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:01.823] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 14, 5 5
[17:20:02.329] <TB0>     INFO: Expecting 2560 events.
[17:20:03.288] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:03.288] <TB0>     INFO: Test took 1465ms.
[17:20:03.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:03.289] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 6 6
[17:20:03.796] <TB0>     INFO: Expecting 2560 events.
[17:20:04.756] <TB0>     INFO: 2560 events read in total (245ms).
[17:20:04.756] <TB0>     INFO: Test took 1467ms.
[17:20:04.756] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:04.757] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 7 7
[17:20:05.264] <TB0>     INFO: Expecting 2560 events.
[17:20:06.223] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:06.223] <TB0>     INFO: Test took 1466ms.
[17:20:06.223] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:06.224] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 8 8
[17:20:06.731] <TB0>     INFO: Expecting 2560 events.
[17:20:07.689] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:07.690] <TB0>     INFO: Test took 1466ms.
[17:20:07.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:07.690] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 26, 9 9
[17:20:08.197] <TB0>     INFO: Expecting 2560 events.
[17:20:09.154] <TB0>     INFO: 2560 events read in total (242ms).
[17:20:09.154] <TB0>     INFO: Test took 1464ms.
[17:20:09.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:09.155] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 13, 10 10
[17:20:09.662] <TB0>     INFO: Expecting 2560 events.
[17:20:10.620] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:10.621] <TB0>     INFO: Test took 1466ms.
[17:20:10.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:10.621] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 12, 11 11
[17:20:11.128] <TB0>     INFO: Expecting 2560 events.
[17:20:12.086] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:12.086] <TB0>     INFO: Test took 1465ms.
[17:20:12.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:12.087] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 8, 25, 12 12
[17:20:12.594] <TB0>     INFO: Expecting 2560 events.
[17:20:13.553] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:13.554] <TB0>     INFO: Test took 1467ms.
[17:20:13.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:13.554] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 67, 13 13
[17:20:14.061] <TB0>     INFO: Expecting 2560 events.
[17:20:15.019] <TB0>     INFO: 2560 events read in total (243ms).
[17:20:15.019] <TB0>     INFO: Test took 1465ms.
[17:20:15.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:15.020] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 61, 14 14
[17:20:15.527] <TB0>     INFO: Expecting 2560 events.
[17:20:16.487] <TB0>     INFO: 2560 events read in total (245ms).
[17:20:16.487] <TB0>     INFO: Test took 1467ms.
[17:20:16.487] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:16.488] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 42, 15 15
[17:20:16.995] <TB0>     INFO: Expecting 2560 events.
[17:20:17.954] <TB0>     INFO: 2560 events read in total (244ms).
[17:20:17.954] <TB0>     INFO: Test took 1466ms.
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC0
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC1
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC2
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC5
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC6
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 31 on ROC7
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC8
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC9
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 30 on ROC10
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC11
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC12
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC13
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC14
[17:20:17.955] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[17:20:17.958] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:20:18.464] <TB0>     INFO: Expecting 655360 events.
[17:20:30.241] <TB0>     INFO: 655360 events read in total (11062ms).
[17:20:30.253] <TB0>     INFO: Expecting 655360 events.
[17:20:41.885] <TB0>     INFO: 655360 events read in total (11071ms).
[17:20:41.900] <TB0>     INFO: Expecting 655360 events.
[17:20:53.589] <TB0>     INFO: 655360 events read in total (11138ms).
[17:20:53.609] <TB0>     INFO: Expecting 655360 events.
[17:21:05.286] <TB0>     INFO: 655360 events read in total (11128ms).
[17:21:05.310] <TB0>     INFO: Expecting 655360 events.
[17:21:16.978] <TB0>     INFO: 655360 events read in total (11124ms).
[17:21:17.006] <TB0>     INFO: Expecting 655360 events.
[17:21:28.651] <TB0>     INFO: 655360 events read in total (11101ms).
[17:21:28.684] <TB0>     INFO: Expecting 655360 events.
[17:21:40.336] <TB0>     INFO: 655360 events read in total (11118ms).
[17:21:40.374] <TB0>     INFO: Expecting 655360 events.
[17:21:51.999] <TB0>     INFO: 655360 events read in total (11089ms).
[17:21:52.040] <TB0>     INFO: Expecting 655360 events.
[17:22:03.740] <TB0>     INFO: 655360 events read in total (11173ms).
[17:22:03.786] <TB0>     INFO: Expecting 655360 events.
[17:22:15.471] <TB0>     INFO: 655360 events read in total (11158ms).
[17:22:15.521] <TB0>     INFO: Expecting 655360 events.
[17:22:27.203] <TB0>     INFO: 655360 events read in total (11156ms).
[17:22:27.256] <TB0>     INFO: Expecting 655360 events.
[17:22:38.920] <TB0>     INFO: 655360 events read in total (11137ms).
[17:22:38.984] <TB0>     INFO: Expecting 655360 events.
[17:22:50.665] <TB0>     INFO: 655360 events read in total (11155ms).
[17:22:50.734] <TB0>     INFO: Expecting 655360 events.
[17:23:02.436] <TB0>     INFO: 655360 events read in total (11176ms).
[17:23:02.502] <TB0>     INFO: Expecting 655360 events.
[17:23:14.154] <TB0>     INFO: 655360 events read in total (11126ms).
[17:23:14.236] <TB0>     INFO: Expecting 655360 events.
[17:23:25.871] <TB0>     INFO: 655360 events read in total (11108ms).
[17:23:25.949] <TB0>     INFO: Test took 187991ms.
[17:23:26.044] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:23:26.351] <TB0>     INFO: Expecting 655360 events.
[17:23:38.035] <TB0>     INFO: 655360 events read in total (10970ms).
[17:23:38.046] <TB0>     INFO: Expecting 655360 events.
[17:23:49.638] <TB0>     INFO: 655360 events read in total (11024ms).
[17:23:49.655] <TB0>     INFO: Expecting 655360 events.
[17:24:01.298] <TB0>     INFO: 655360 events read in total (11081ms).
[17:24:01.319] <TB0>     INFO: Expecting 655360 events.
[17:24:12.979] <TB0>     INFO: 655360 events read in total (11106ms).
[17:24:13.004] <TB0>     INFO: Expecting 655360 events.
[17:24:24.666] <TB0>     INFO: 655360 events read in total (11113ms).
[17:24:24.696] <TB0>     INFO: Expecting 655360 events.
[17:24:36.329] <TB0>     INFO: 655360 events read in total (11102ms).
[17:24:36.362] <TB0>     INFO: Expecting 655360 events.
[17:24:48.003] <TB0>     INFO: 655360 events read in total (11099ms).
[17:24:48.042] <TB0>     INFO: Expecting 655360 events.
[17:24:59.666] <TB0>     INFO: 655360 events read in total (11089ms).
[17:24:59.708] <TB0>     INFO: Expecting 655360 events.
[17:25:11.374] <TB0>     INFO: 655360 events read in total (11139ms).
[17:25:11.421] <TB0>     INFO: Expecting 655360 events.
[17:25:23.095] <TB0>     INFO: 655360 events read in total (11148ms).
[17:25:23.147] <TB0>     INFO: Expecting 655360 events.
[17:25:34.720] <TB0>     INFO: 655360 events read in total (11046ms).
[17:25:34.782] <TB0>     INFO: Expecting 655360 events.
[17:25:46.436] <TB0>     INFO: 655360 events read in total (11128ms).
[17:25:46.504] <TB0>     INFO: Expecting 655360 events.
[17:25:58.167] <TB0>     INFO: 655360 events read in total (11136ms).
[17:25:58.232] <TB0>     INFO: Expecting 655360 events.
[17:26:09.853] <TB0>     INFO: 655360 events read in total (11094ms).
[17:26:09.921] <TB0>     INFO: Expecting 655360 events.
[17:26:21.518] <TB0>     INFO: 655360 events read in total (11070ms).
[17:26:21.596] <TB0>     INFO: Expecting 655360 events.
[17:26:33.177] <TB0>     INFO: 655360 events read in total (11054ms).
[17:26:33.254] <TB0>     INFO: Test took 187210ms.
[17:26:33.429] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[17:26:33.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[17:26:33.430] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[17:26:33.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[17:26:33.431] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[17:26:33.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[17:26:33.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[17:26:33.432] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[17:26:33.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[17:26:33.433] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[17:26:33.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[17:26:33.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[17:26:33.434] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[17:26:33.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[17:26:33.435] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[17:26:33.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[17:26:33.436] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[17:26:33.436] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.443] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.450] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.457] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.464] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.470] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.477] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.484] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.491] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.497] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.504] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.511] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.517] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.524] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.531] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.538] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[17:26:33.544] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[17:26:33.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C0.dat
[17:26:33.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C1.dat
[17:26:33.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C2.dat
[17:26:33.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C3.dat
[17:26:33.572] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C4.dat
[17:26:33.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C5.dat
[17:26:33.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C6.dat
[17:26:33.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C7.dat
[17:26:33.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C8.dat
[17:26:33.573] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C9.dat
[17:26:33.584] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C10.dat
[17:26:33.584] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C11.dat
[17:26:33.584] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C12.dat
[17:26:33.584] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C13.dat
[17:26:33.584] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C14.dat
[17:26:33.584] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//dacParameters35_C15.dat
[17:26:33.931] <TB0>     INFO: Expecting 41600 events.
[17:26:37.770] <TB0>     INFO: 41600 events read in total (3125ms).
[17:26:37.771] <TB0>     INFO: Test took 4184ms.
[17:26:38.420] <TB0>     INFO: Expecting 41600 events.
[17:26:42.248] <TB0>     INFO: 41600 events read in total (3113ms).
[17:26:42.248] <TB0>     INFO: Test took 4175ms.
[17:26:42.890] <TB0>     INFO: Expecting 41600 events.
[17:26:46.713] <TB0>     INFO: 41600 events read in total (3108ms).
[17:26:46.714] <TB0>     INFO: Test took 4166ms.
[17:26:47.016] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:47.148] <TB0>     INFO: Expecting 2560 events.
[17:26:48.104] <TB0>     INFO: 2560 events read in total (242ms).
[17:26:48.105] <TB0>     INFO: Test took 1089ms.
[17:26:48.107] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:48.613] <TB0>     INFO: Expecting 2560 events.
[17:26:49.572] <TB0>     INFO: 2560 events read in total (244ms).
[17:26:49.573] <TB0>     INFO: Test took 1466ms.
[17:26:49.574] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:50.081] <TB0>     INFO: Expecting 2560 events.
[17:26:51.038] <TB0>     INFO: 2560 events read in total (242ms).
[17:26:51.038] <TB0>     INFO: Test took 1464ms.
[17:26:51.040] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:51.547] <TB0>     INFO: Expecting 2560 events.
[17:26:52.506] <TB0>     INFO: 2560 events read in total (244ms).
[17:26:52.506] <TB0>     INFO: Test took 1466ms.
[17:26:52.508] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:53.014] <TB0>     INFO: Expecting 2560 events.
[17:26:53.971] <TB0>     INFO: 2560 events read in total (242ms).
[17:26:53.972] <TB0>     INFO: Test took 1464ms.
[17:26:53.974] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:54.480] <TB0>     INFO: Expecting 2560 events.
[17:26:55.436] <TB0>     INFO: 2560 events read in total (241ms).
[17:26:55.436] <TB0>     INFO: Test took 1462ms.
[17:26:55.438] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:55.945] <TB0>     INFO: Expecting 2560 events.
[17:26:56.902] <TB0>     INFO: 2560 events read in total (242ms).
[17:26:56.903] <TB0>     INFO: Test took 1465ms.
[17:26:56.905] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:57.411] <TB0>     INFO: Expecting 2560 events.
[17:26:58.368] <TB0>     INFO: 2560 events read in total (242ms).
[17:26:58.369] <TB0>     INFO: Test took 1464ms.
[17:26:58.370] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:26:58.877] <TB0>     INFO: Expecting 2560 events.
[17:26:59.834] <TB0>     INFO: 2560 events read in total (242ms).
[17:26:59.835] <TB0>     INFO: Test took 1465ms.
[17:26:59.837] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:00.342] <TB0>     INFO: Expecting 2560 events.
[17:27:01.302] <TB0>     INFO: 2560 events read in total (245ms).
[17:27:01.303] <TB0>     INFO: Test took 1466ms.
[17:27:01.304] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:01.811] <TB0>     INFO: Expecting 2560 events.
[17:27:02.769] <TB0>     INFO: 2560 events read in total (243ms).
[17:27:02.770] <TB0>     INFO: Test took 1466ms.
[17:27:02.772] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:03.278] <TB0>     INFO: Expecting 2560 events.
[17:27:04.237] <TB0>     INFO: 2560 events read in total (244ms).
[17:27:04.237] <TB0>     INFO: Test took 1465ms.
[17:27:04.239] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:04.746] <TB0>     INFO: Expecting 2560 events.
[17:27:05.703] <TB0>     INFO: 2560 events read in total (243ms).
[17:27:05.704] <TB0>     INFO: Test took 1465ms.
[17:27:05.705] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:06.212] <TB0>     INFO: Expecting 2560 events.
[17:27:07.171] <TB0>     INFO: 2560 events read in total (244ms).
[17:27:07.171] <TB0>     INFO: Test took 1466ms.
[17:27:07.173] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:07.680] <TB0>     INFO: Expecting 2560 events.
[17:27:08.637] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:08.638] <TB0>     INFO: Test took 1465ms.
[17:27:08.640] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:09.146] <TB0>     INFO: Expecting 2560 events.
[17:27:10.106] <TB0>     INFO: 2560 events read in total (245ms).
[17:27:10.106] <TB0>     INFO: Test took 1466ms.
[17:27:10.108] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:10.614] <TB0>     INFO: Expecting 2560 events.
[17:27:11.574] <TB0>     INFO: 2560 events read in total (245ms).
[17:27:11.575] <TB0>     INFO: Test took 1467ms.
[17:27:11.577] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:12.083] <TB0>     INFO: Expecting 2560 events.
[17:27:13.041] <TB0>     INFO: 2560 events read in total (243ms).
[17:27:13.042] <TB0>     INFO: Test took 1465ms.
[17:27:13.043] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:13.554] <TB0>     INFO: Expecting 2560 events.
[17:27:14.513] <TB0>     INFO: 2560 events read in total (244ms).
[17:27:14.514] <TB0>     INFO: Test took 1471ms.
[17:27:14.516] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:15.022] <TB0>     INFO: Expecting 2560 events.
[17:27:15.979] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:15.979] <TB0>     INFO: Test took 1463ms.
[17:27:15.981] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:16.487] <TB0>     INFO: Expecting 2560 events.
[17:27:17.444] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:17.445] <TB0>     INFO: Test took 1464ms.
[17:27:17.447] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:17.954] <TB0>     INFO: Expecting 2560 events.
[17:27:18.912] <TB0>     INFO: 2560 events read in total (243ms).
[17:27:18.912] <TB0>     INFO: Test took 1465ms.
[17:27:18.914] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:19.420] <TB0>     INFO: Expecting 2560 events.
[17:27:20.377] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:20.377] <TB0>     INFO: Test took 1463ms.
[17:27:20.380] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:20.886] <TB0>     INFO: Expecting 2560 events.
[17:27:21.842] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:21.842] <TB0>     INFO: Test took 1462ms.
[17:27:21.844] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:22.351] <TB0>     INFO: Expecting 2560 events.
[17:27:23.309] <TB0>     INFO: 2560 events read in total (243ms).
[17:27:23.309] <TB0>     INFO: Test took 1465ms.
[17:27:23.311] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:23.818] <TB0>     INFO: Expecting 2560 events.
[17:27:24.774] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:24.774] <TB0>     INFO: Test took 1463ms.
[17:27:24.776] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:25.286] <TB0>     INFO: Expecting 2560 events.
[17:27:26.243] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:26.244] <TB0>     INFO: Test took 1468ms.
[17:27:26.246] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:26.752] <TB0>     INFO: Expecting 2560 events.
[17:27:27.710] <TB0>     INFO: 2560 events read in total (243ms).
[17:27:27.711] <TB0>     INFO: Test took 1465ms.
[17:27:27.713] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:28.219] <TB0>     INFO: Expecting 2560 events.
[17:27:29.176] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:29.176] <TB0>     INFO: Test took 1463ms.
[17:27:29.178] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:29.684] <TB0>     INFO: Expecting 2560 events.
[17:27:30.641] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:30.641] <TB0>     INFO: Test took 1464ms.
[17:27:30.643] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:31.150] <TB0>     INFO: Expecting 2560 events.
[17:27:32.107] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:32.107] <TB0>     INFO: Test took 1464ms.
[17:27:32.110] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[17:27:32.616] <TB0>     INFO: Expecting 2560 events.
[17:27:33.573] <TB0>     INFO: 2560 events read in total (242ms).
[17:27:33.574] <TB0>     INFO: Test took 1464ms.
[17:27:34.585] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 473 seconds
[17:27:34.585] <TB0>     INFO: PH scale (per ROC):    69  72  69  77  74  67  72  67  74  73  62  72  64  68  63  66
[17:27:34.585] <TB0>     INFO: PH offset (per ROC):  188 171 179 171 186 179 175 173 191 188 177 181 184 178 177 187
[17:27:34.757] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[17:27:34.759] <TB0>     INFO: ######################################################################
[17:27:34.759] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[17:27:34.759] <TB0>     INFO: ######################################################################
[17:27:34.759] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[17:27:34.771] <TB0>     INFO: scanning low vcal = 10
[17:27:35.113] <TB0>     INFO: Expecting 41600 events.
[17:27:38.814] <TB0>     INFO: 41600 events read in total (2986ms).
[17:27:38.815] <TB0>     INFO: Test took 4044ms.
[17:27:38.816] <TB0>     INFO: scanning low vcal = 20
[17:27:39.323] <TB0>     INFO: Expecting 41600 events.
[17:27:43.029] <TB0>     INFO: 41600 events read in total (2991ms).
[17:27:43.029] <TB0>     INFO: Test took 4213ms.
[17:27:43.031] <TB0>     INFO: scanning low vcal = 30
[17:27:43.537] <TB0>     INFO: Expecting 41600 events.
[17:27:47.249] <TB0>     INFO: 41600 events read in total (2997ms).
[17:27:47.249] <TB0>     INFO: Test took 4218ms.
[17:27:47.251] <TB0>     INFO: scanning low vcal = 40
[17:27:47.754] <TB0>     INFO: Expecting 41600 events.
[17:27:51.953] <TB0>     INFO: 41600 events read in total (3484ms).
[17:27:51.954] <TB0>     INFO: Test took 4703ms.
[17:27:51.957] <TB0>     INFO: scanning low vcal = 50
[17:27:52.377] <TB0>     INFO: Expecting 41600 events.
[17:27:56.633] <TB0>     INFO: 41600 events read in total (3541ms).
[17:27:56.634] <TB0>     INFO: Test took 4677ms.
[17:27:56.637] <TB0>     INFO: scanning low vcal = 60
[17:27:57.053] <TB0>     INFO: Expecting 41600 events.
[17:28:01.301] <TB0>     INFO: 41600 events read in total (3533ms).
[17:28:01.301] <TB0>     INFO: Test took 4664ms.
[17:28:01.304] <TB0>     INFO: scanning low vcal = 70
[17:28:01.722] <TB0>     INFO: Expecting 41600 events.
[17:28:05.971] <TB0>     INFO: 41600 events read in total (3534ms).
[17:28:05.971] <TB0>     INFO: Test took 4667ms.
[17:28:05.974] <TB0>     INFO: scanning low vcal = 80
[17:28:06.391] <TB0>     INFO: Expecting 41600 events.
[17:28:10.648] <TB0>     INFO: 41600 events read in total (3542ms).
[17:28:10.648] <TB0>     INFO: Test took 4674ms.
[17:28:10.651] <TB0>     INFO: scanning low vcal = 90
[17:28:11.069] <TB0>     INFO: Expecting 41600 events.
[17:28:15.335] <TB0>     INFO: 41600 events read in total (3552ms).
[17:28:15.336] <TB0>     INFO: Test took 4685ms.
[17:28:15.339] <TB0>     INFO: scanning low vcal = 100
[17:28:15.753] <TB0>     INFO: Expecting 41600 events.
[17:28:20.144] <TB0>     INFO: 41600 events read in total (3676ms).
[17:28:20.145] <TB0>     INFO: Test took 4806ms.
[17:28:20.147] <TB0>     INFO: scanning low vcal = 110
[17:28:20.562] <TB0>     INFO: Expecting 41600 events.
[17:28:24.812] <TB0>     INFO: 41600 events read in total (3536ms).
[17:28:24.813] <TB0>     INFO: Test took 4666ms.
[17:28:24.815] <TB0>     INFO: scanning low vcal = 120
[17:28:25.226] <TB0>     INFO: Expecting 41600 events.
[17:28:29.440] <TB0>     INFO: 41600 events read in total (3499ms).
[17:28:29.440] <TB0>     INFO: Test took 4624ms.
[17:28:29.443] <TB0>     INFO: scanning low vcal = 130
[17:28:29.865] <TB0>     INFO: Expecting 41600 events.
[17:28:34.079] <TB0>     INFO: 41600 events read in total (3499ms).
[17:28:34.080] <TB0>     INFO: Test took 4637ms.
[17:28:34.083] <TB0>     INFO: scanning low vcal = 140
[17:28:34.502] <TB0>     INFO: Expecting 41600 events.
[17:28:38.710] <TB0>     INFO: 41600 events read in total (3493ms).
[17:28:38.718] <TB0>     INFO: Test took 4635ms.
[17:28:38.721] <TB0>     INFO: scanning low vcal = 150
[17:28:39.133] <TB0>     INFO: Expecting 41600 events.
[17:28:43.353] <TB0>     INFO: 41600 events read in total (3505ms).
[17:28:43.354] <TB0>     INFO: Test took 4633ms.
[17:28:43.357] <TB0>     INFO: scanning low vcal = 160
[17:28:43.773] <TB0>     INFO: Expecting 41600 events.
[17:28:47.994] <TB0>     INFO: 41600 events read in total (3506ms).
[17:28:47.994] <TB0>     INFO: Test took 4637ms.
[17:28:47.997] <TB0>     INFO: scanning low vcal = 170
[17:28:48.418] <TB0>     INFO: Expecting 41600 events.
[17:28:52.638] <TB0>     INFO: 41600 events read in total (3504ms).
[17:28:52.639] <TB0>     INFO: Test took 4642ms.
[17:28:52.643] <TB0>     INFO: scanning low vcal = 180
[17:28:53.057] <TB0>     INFO: Expecting 41600 events.
[17:28:57.277] <TB0>     INFO: 41600 events read in total (3505ms).
[17:28:57.279] <TB0>     INFO: Test took 4635ms.
[17:28:57.281] <TB0>     INFO: scanning low vcal = 190
[17:28:57.703] <TB0>     INFO: Expecting 41600 events.
[17:29:01.926] <TB0>     INFO: 41600 events read in total (3508ms).
[17:29:01.927] <TB0>     INFO: Test took 4646ms.
[17:29:01.930] <TB0>     INFO: scanning low vcal = 200
[17:29:02.350] <TB0>     INFO: Expecting 41600 events.
[17:29:06.638] <TB0>     INFO: 41600 events read in total (3573ms).
[17:29:06.638] <TB0>     INFO: Test took 4708ms.
[17:29:06.641] <TB0>     INFO: scanning low vcal = 210
[17:29:07.058] <TB0>     INFO: Expecting 41600 events.
[17:29:11.343] <TB0>     INFO: 41600 events read in total (3570ms).
[17:29:11.344] <TB0>     INFO: Test took 4703ms.
[17:29:11.346] <TB0>     INFO: scanning low vcal = 220
[17:29:11.764] <TB0>     INFO: Expecting 41600 events.
[17:29:16.018] <TB0>     INFO: 41600 events read in total (3539ms).
[17:29:16.019] <TB0>     INFO: Test took 4672ms.
[17:29:16.022] <TB0>     INFO: scanning low vcal = 230
[17:29:16.440] <TB0>     INFO: Expecting 41600 events.
[17:29:20.694] <TB0>     INFO: 41600 events read in total (3539ms).
[17:29:20.695] <TB0>     INFO: Test took 4673ms.
[17:29:20.698] <TB0>     INFO: scanning low vcal = 240
[17:29:21.116] <TB0>     INFO: Expecting 41600 events.
[17:29:25.372] <TB0>     INFO: 41600 events read in total (3541ms).
[17:29:25.373] <TB0>     INFO: Test took 4675ms.
[17:29:25.376] <TB0>     INFO: scanning low vcal = 250
[17:29:25.790] <TB0>     INFO: Expecting 41600 events.
[17:29:30.044] <TB0>     INFO: 41600 events read in total (3539ms).
[17:29:30.045] <TB0>     INFO: Test took 4669ms.
[17:29:30.049] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[17:29:30.468] <TB0>     INFO: Expecting 41600 events.
[17:29:34.722] <TB0>     INFO: 41600 events read in total (3539ms).
[17:29:34.722] <TB0>     INFO: Test took 4673ms.
[17:29:34.725] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[17:29:35.142] <TB0>     INFO: Expecting 41600 events.
[17:29:39.348] <TB0>     INFO: 41600 events read in total (3491ms).
[17:29:39.349] <TB0>     INFO: Test took 4624ms.
[17:29:39.352] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[17:29:39.772] <TB0>     INFO: Expecting 41600 events.
[17:29:43.991] <TB0>     INFO: 41600 events read in total (3505ms).
[17:29:43.992] <TB0>     INFO: Test took 4640ms.
[17:29:43.997] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[17:29:44.415] <TB0>     INFO: Expecting 41600 events.
[17:29:48.659] <TB0>     INFO: 41600 events read in total (3529ms).
[17:29:48.660] <TB0>     INFO: Test took 4662ms.
[17:29:48.663] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[17:29:49.082] <TB0>     INFO: Expecting 41600 events.
[17:29:53.343] <TB0>     INFO: 41600 events read in total (3545ms).
[17:29:53.344] <TB0>     INFO: Test took 4681ms.
[17:29:53.942] <TB0>     INFO: PixTestGainPedestal::measure() done 
[17:29:53.945] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[17:29:53.946] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[17:29:53.947] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[17:29:53.947] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[17:29:53.948] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[17:29:53.948] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[17:29:53.949] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[17:29:53.950] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[17:29:53.950] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[17:29:53.951] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[17:29:53.951] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[17:29:53.952] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[17:29:53.952] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[17:29:53.953] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[17:29:53.953] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[17:29:53.954] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[17:30:35.150] <TB0>     INFO: PixTestGainPedestal::fit() done
[17:30:35.150] <TB0>     INFO: non-linearity mean:  0.958 0.952 0.959 0.960 0.954 0.956 0.960 0.961 0.959 0.954 0.958 0.959 0.959 0.963 0.956 0.960
[17:30:35.150] <TB0>     INFO: non-linearity RMS:   0.006 0.007 0.005 0.006 0.008 0.006 0.006 0.006 0.006 0.006 0.007 0.007 0.007 0.006 0.007 0.006
[17:30:35.150] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[17:30:35.174] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[17:30:35.197] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[17:30:35.221] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[17:30:35.244] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[17:30:35.268] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[17:30:35.291] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[17:30:35.315] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[17:30:35.339] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[17:30:35.362] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[17:30:35.386] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[17:30:35.409] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[17:30:35.433] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[17:30:35.456] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[17:30:35.480] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[17:30:35.503] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-Q-3-26_FPIXTest-17C-Nebraska-160908-1604-150V_2016-09-08_16h04m_1473368651//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[17:30:35.527] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 180 seconds
[17:30:35.527] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[17:30:35.534] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[17:30:35.534] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[17:30:35.537] <TB0>     INFO: ######################################################################
[17:30:35.537] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[17:30:35.537] <TB0>     INFO: ######################################################################
[17:30:35.540] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[17:30:35.549] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[17:30:35.549] <TB0>     INFO:     run 1 of 1
[17:30:35.550] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[17:30:35.892] <TB0>     INFO: Expecting 3120000 events.
[17:31:24.758] <TB0>     INFO: 1322350 events read in total (48150ms).
[17:32:15.748] <TB0>     INFO: 2645195 events read in total (99140ms).
[17:32:33.297] <TB0>     INFO: 3120000 events read in total (116689ms).
[17:32:33.330] <TB0>     INFO: Test took 117781ms.
[17:32:33.395] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[17:32:33.519] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[17:32:34.955] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[17:32:36.317] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[17:32:37.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[17:32:39.101] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[17:32:40.542] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[17:32:41.953] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[17:32:43.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[17:32:44.746] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[17:32:46.153] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[17:32:47.528] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[17:32:48.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[17:32:50.293] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[17:32:51.628] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[17:32:53.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[17:32:54.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[17:32:55.864] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 394244096
[17:32:55.895] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[17:32:55.895] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 84.0661, RMS = 1.81148
[17:32:55.895] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 94
[17:32:55.895] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[17:32:55.895] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 83.7186, RMS = 2.05526
[17:32:55.895] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 94
[17:32:55.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[17:32:55.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 74.6985, RMS = 1.41012
[17:32:55.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 82
[17:32:55.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[17:32:55.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.7484, RMS = 1.61132
[17:32:55.896] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:32:55.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[17:32:55.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.2329, RMS = 1.18035
[17:32:55.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:32:55.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[17:32:55.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.1697, RMS = 1.24689
[17:32:55.897] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:32:55.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[17:32:55.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.2713, RMS = 1.08223
[17:32:55.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:32:55.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[17:32:55.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.9395, RMS = 1.31954
[17:32:55.898] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:32:55.899] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[17:32:55.899] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.3942, RMS = 1.30434
[17:32:55.899] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:32:55.899] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[17:32:55.899] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3038, RMS = 1.0899
[17:32:55.899] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 86
[17:32:55.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[17:32:55.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.9644, RMS = 1.23802
[17:32:55.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:32:55.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[17:32:55.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.3613, RMS = 1.27773
[17:32:55.900] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:32:55.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[17:32:55.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 91.9214, RMS = 1.36005
[17:32:55.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 99
[17:32:55.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[17:32:55.901] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 91.6202, RMS = 1.59736
[17:32:55.902] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 100
[17:32:55.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[17:32:55.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.4384, RMS = 0.969854
[17:32:55.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:32:55.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[17:32:55.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 78.1778, RMS = 0.977507
[17:32:55.903] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 84
[17:32:55.904] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[17:32:55.904] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 80.7217, RMS = 1.11981
[17:32:55.904] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 87
[17:32:55.904] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[17:32:55.904] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.213, RMS = 1.00683
[17:32:55.904] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:32:55.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[17:32:55.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 79.616, RMS = 1.15509
[17:32:55.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 86
[17:32:55.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[17:32:55.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 77.8805, RMS = 1.23887
[17:32:55.905] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:32:55.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[17:32:55.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 78.1445, RMS = 0.986209
[17:32:55.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 84
[17:32:55.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[17:32:55.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 76.4177, RMS = 1.29902
[17:32:55.906] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 83
[17:32:55.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[17:32:55.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4945, RMS = 1.30034
[17:32:55.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:32:55.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[17:32:55.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.6299, RMS = 1.41003
[17:32:55.907] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 88
[17:32:55.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[17:32:55.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 76.938, RMS = 1.04154
[17:32:55.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 83
[17:32:55.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[17:32:55.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 74.0634, RMS = 1.35627
[17:32:55.908] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 81
[17:32:55.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[17:32:55.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 81.4311, RMS = 1.28403
[17:32:55.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 88
[17:32:55.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[17:32:55.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 79.0859, RMS = 1.13467
[17:32:55.909] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 85
[17:32:55.910] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[17:32:55.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 82.5447, RMS = 1.41151
[17:32:55.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 90
[17:32:55.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[17:32:55.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 80.4741, RMS = 1.17535
[17:32:55.911] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 87
[17:32:55.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L239> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[17:32:55.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L241>   best peak: mean = 85.8954, RMS = 2.10565
[17:32:55.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242>     cut value = 97
[17:32:55.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L254> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[17:32:55.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L256>   best peak: mean = 84.5611, RMS = 2.24558
[17:32:55.912] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L257>     cut value = 96
[17:32:55.915] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 140 seconds
[17:32:55.915] <TB0>     INFO: number of dead bumps (per ROC):     6    1    0    0    1    0    0    0    0   31    4    0    9    2    0   98
[17:32:55.915] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[17:32:56.010] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[17:32:56.010] <TB0>     INFO: enter test to run
[17:32:56.010] <TB0>     INFO:   test:  no parameter change
[17:32:56.011] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 386.7mA
[17:32:56.012] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 466.3mA
[17:32:56.012] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.0 C
[17:32:56.012] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[17:32:56.505] <TB0>    QUIET: Connection to board 133 closed.
[17:32:56.507] <TB0>     INFO: pXar: this is the end, my friend
[17:32:56.507] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
