{"vcs1":{"timestamp_begin":1746600420.050818761, "rt":0.86, "ut":0.11, "st":0.03}}
{"vcselab":{"timestamp_begin":1746600420.946635693, "rt":0.46, "ut":0.10, "st":0.01}}
{"link":{"timestamp_begin":1746600421.455033680, "rt":0.50, "ut":0.08, "st":0.05}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1746600419.905762840}
{"VCS_COMP_START_TIME": 1746600419.905762840}
{"VCS_COMP_END_TIME": 1746600422.068384945}
{"VCS_USER_OPTIONS": "-sverilog tproj.sv"}
{"vcs1": {"peak_mem": 263892}}
{"vcselab": {"peak_mem": 140060}}
