
---------- Begin Simulation Statistics ----------
final_tick                                26929029375                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    224                       # Simulator instruction rate (inst/s)
host_mem_usage                                9155420                       # Number of bytes of host memory used
host_op_rate                                      229                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39417.04                       # Real time elapsed on the host
host_tick_rate                                 587640                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8825056                       # Number of instructions simulated
sim_ops                                       9043785                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023163                       # Number of seconds simulated
sim_ticks                                 23163021875                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.241437                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  456885                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               469846                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                640                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5272                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            474783                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4714                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5770                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1056                       # Number of indirect misses.
system.cpu.branchPred.lookups                  517870                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15989                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          920                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3177003                       # Number of instructions committed
system.cpu.committedOps                       3229822                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.175692                       # CPI: cycles per instruction
system.cpu.discardedOps                         12637                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1768336                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            107156                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           864917                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3168964                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314892                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      559                       # number of quiesce instructions executed
system.cpu.numCycles                         10089184                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       559                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2224519     68.87%     68.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1491      0.05%     68.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 115300      3.57%     72.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                888512     27.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3229822                       # Class of committed instruction
system.cpu.quiesceCycles                     26971651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6920220                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1108                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5819                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        821253                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              255896                       # Transaction distribution
system.membus.trans_dist::ReadResp             261629                       # Transaction distribution
system.membus.trans_dist::WriteReq             154970                       # Transaction distribution
system.membus.trans_dist::WriteResp            154970                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          408                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5329                       # Transaction distribution
system.membus.trans_dist::ReadExReq               206                       # Transaction distribution
system.membus.trans_dist::ReadExResp              207                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5292                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           442                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       404783                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        404783                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15673                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       811515                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       823740                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       809566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       809566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1648979                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       338624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       338624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        70080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        90301                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25905512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25905512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26334437                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1226624                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000918                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030284                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1225498     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    1126      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1226624                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2069596311                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12394499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15114749                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2497625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10393210                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1570194450                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27286000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2829337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       707334                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3536672                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       707334                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2829337                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3536672                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3536672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3536672                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7073343                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       337408                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       337408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       553804                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       553804                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1581058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1613826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1782424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8514                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13621                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25296900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25821188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28376733                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2945302750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2385855505                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1567564000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2829337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4244006                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5658674                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12732018                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5658674                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4244006                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9902680                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2829337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9902680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9902680                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22634698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2122003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9902680                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2122003                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14146686                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4244006                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1459222                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5703228                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2122003                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14146686                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3581225                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19849914                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       255279                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       255279                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       149504                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       149504                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       774146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       809566                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25905512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       507224                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       507224    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       507224                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1183522060                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1425875000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1905546186                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19805361                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     22634698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1947986245                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42440058                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42499291                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84939349                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1947986245                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62304651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     22634698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2032925594                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8912896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28049412                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16384004                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27131908                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4933633                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       512001                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3198977                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22634698                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    800702607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    384789862                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2829337                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1210956504                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    464011305                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    707334479                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1171345783                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22634698                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1264713912                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1092124341                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2829337                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2382302288                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       338688                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       340352                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       338688                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       338688                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5292                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5318                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14621926                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71839                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14693765                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14621926                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14621926                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14621926                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71839                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14693765                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15859716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          39872                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16377128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8912896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9598464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       247809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             623                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255902                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       139264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17035256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    684699781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2122003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1459222                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1721364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             707037626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1304148                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19805361                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    384789862                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5658674                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       707334                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2122003                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            414387382                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1304148                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36840616                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1069489643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7780677                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       707334                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3581225                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1721364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1121425008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    386851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       622.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467752250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          338                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          338                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              466370                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             159733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255901                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     149976                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255901                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   149976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15987                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9393                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8256089920                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1278395000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14967663670                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32290.84                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58540.84                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       242                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238429                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  139559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255898                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     825                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    511                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.961413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.887992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.607694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          711      2.57%      2.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          648      2.34%      4.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          491      1.77%      6.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          405      1.46%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          470      1.70%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          438      1.58%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          461      1.67%     13.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          454      1.64%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23600     85.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27678                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     756.585799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    996.315679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           196     57.99%     57.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.30%     58.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.30%     58.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.30%     58.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           44     13.02%     71.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.59%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.89%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           78     23.08%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.30%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.48%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      1.18%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           338                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     443.757396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    146.666506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.883371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     38.46%     38.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      3.55%     42.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      7.99%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      2.96%     52.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.18%     54.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.59%     54.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.89%     55.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      2.07%     57.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.89%     58.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.59%     59.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.59%     59.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.30%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.59%     60.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.30%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.30%     61.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.37%     63.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          123     36.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           338                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16363456                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9599360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16377064                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9598464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       706.45                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.43                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    707.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    414.39                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23162800625                       # Total gap between requests
system.mem_ctrls.avgGap                      57068.52                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15845508                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39808                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8911808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17035255.681638043374                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 684086389.310980200768                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2122002.917635288090                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1459222.383953302866                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1718601.321313996334                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1389801.390065820189                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19805360.564596023411                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 384742890.979115843773                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5658674.447027435526                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 707334.305878429441                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2122002.917635288090                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       247809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          622                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       139264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    360252250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14499646585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44223350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34763820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28777665                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  46311519625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7312055500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 397535179690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1003670500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    873602500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    465636750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58368.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58511.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57582.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65592.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46266.34                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98117626.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1020097.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2854543.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    490073.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3412509.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    606297.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17077269910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1252860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4833131465                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1118                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     30156547.182469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    174468121.943873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          559    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       761875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10071519500                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16857509875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1571232                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1571232                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1571232                       # number of overall hits
system.cpu.icache.overall_hits::total         1571232                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5292                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5292                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5292                       # number of overall misses
system.cpu.icache.overall_misses::total          5292                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    230798125                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    230798125                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    230798125                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    230798125                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1576524                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1576524                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1576524                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1576524                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003357                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003357                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003357                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003357                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43612.646447                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43612.646447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43612.646447                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43612.646447                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5292                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5292                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5292                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5292                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    222722625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    222722625                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    222722625                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    222722625                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003357                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003357                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003357                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003357                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42086.663832                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42086.663832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42086.663832                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42086.663832                       # average overall mshr miss latency
system.cpu.icache.replacements                   5090                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1571232                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1571232                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5292                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5292                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    230798125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    230798125                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1576524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1576524                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003357                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43612.646447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43612.646447                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5292                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    222722625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    222722625                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003357                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003357                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42086.663832                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42086.663832                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.908591                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1513029                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5090                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            297.255206                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.908591                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          427                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3158339                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3158339                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       189517                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           189517                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       189517                       # number of overall hits
system.cpu.dcache.overall_hits::total          189517                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          827                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            827                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          827                       # number of overall misses
system.cpu.dcache.overall_misses::total           827                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65171625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65171625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65171625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65171625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       190344                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       190344                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       190344                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       190344                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004345                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004345                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004345                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004345                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78804.866989                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78804.866989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78804.866989                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78804.866989                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          408                       # number of writebacks
system.cpu.dcache.writebacks::total               408                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          648                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          648                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50433625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50433625                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50433625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50433625                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13427375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13427375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003404                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003404                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003404                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003404                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77829.668210                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77829.668210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77829.668210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77829.668210                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2207.360677                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2207.360677                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    647                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116704                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           474                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     36883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     36883000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       117178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117178                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004045                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77812.236287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77812.236287                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          442                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34320125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34320125                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13427375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13427375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003772                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77647.341629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77647.341629                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.358185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.358185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        72813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          72813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28288625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28288625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        73166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        73166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80137.747875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80137.747875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16113500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16113500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78220.873786                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78220.873786                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       404783                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       404783                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4235779750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4235779750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10464.322242                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10464.322242                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        58955                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        58955                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       345828                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       345828                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4075363501                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4075363501                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11784.365352                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11784.365352                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           475.411135                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs               14830                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               711                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             20.857947                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   475.411135                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          403                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4000289                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4000289                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26929029375                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                26929306250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    224                       # Simulator instruction rate (inst/s)
host_mem_usage                                9155420                       # Number of bytes of host memory used
host_op_rate                                      229                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 39417.18                       # Real time elapsed on the host
host_tick_rate                                 587645                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     8825065                       # Number of instructions simulated
sim_ops                                       9043800                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.023163                       # Number of seconds simulated
sim_ticks                                 23163298750                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             97.241034                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  456887                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               469850                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                641                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              5274                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            474783                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               4714                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            5770                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1056                       # Number of indirect misses.
system.cpu.branchPred.lookups                  517877                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   15992                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          920                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     3177012                       # Number of instructions committed
system.cpu.committedOps                       3229837                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.175823                       # CPI: cycles per instruction
system.cpu.discardedOps                         12644                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions            1768355                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            107156                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           864920                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         3169345                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.314879                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                      559                       # number of quiesce instructions executed
system.cpu.numCycles                         10089627                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                       559                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 2224527     68.87%     68.87% # Class of committed instruction
system.cpu.op_class_0::IntMult                   1491      0.05%     68.92% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     68.92% # Class of committed instruction
system.cpu.op_class_0::MemRead                 115306      3.57%     72.49% # Class of committed instruction
system.cpu.op_class_0::MemWrite                888512     27.51%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  3229837                       # Class of committed instruction
system.cpu.quiesceCycles                     26971651                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         6920282                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests         1109                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5823                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        821262                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              255896                       # Transaction distribution
system.membus.trans_dist::ReadResp             261634                       # Transaction distribution
system.membus.trans_dist::WriteReq             154970                       # Transaction distribution
system.membus.trans_dist::WriteResp            154970                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          408                       # Transaction distribution
system.membus.trans_dist::WriteClean               64                       # Transaction distribution
system.membus.trans_dist::CleanEvict             5334                       # Transaction distribution
system.membus.trans_dist::ReadExReq               206                       # Transaction distribution
system.membus.trans_dist::ReadExResp              207                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           5294                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           444                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       404783                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        404783                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port        15681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total        15681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           59                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         2468                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       811521                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         9698                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       823746                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       809566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       809566                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1648993                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port       338816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total       338816                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1664                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         4936                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        70208                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave        13621                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        90429                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     25905512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     25905512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                26334757                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1226628                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000918                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.030284                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1225502     99.91%     99.91% # Request fanout histogram
system.membus.snoop_fanout::1                    1126      0.09%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             1226628                       # Request fanout histogram
system.membus.reqLayer6.occupancy          2069602311                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               8.9                       # Layer utilization (%)
system.membus.reqLayer7.occupancy            12394499                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            15122124                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.1                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             2497625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy           10404710                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer7.occupancy         1570194450                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization              6.8                       # Layer utilization (%)
system.membus.respLayer3.occupancy           27301000                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.1                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0.system.acctest.harris_non_max0        65536                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::.acctest.harris_non_max0_dma        16384                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_read::total        81920                       # Number of bytes read from this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::.acctest.harris_non_max0_dma        65536                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.bytes_written::total        81920                       # Number of bytes written to this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::.acctest.harris_non_max0_dma          512                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_reads::total        16896                       # Number of read requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0.system.acctest.harris_non_max0        16384                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::.acctest.harris_non_max0_dma         2048                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.num_writes::total        18432                       # Number of write requests responded to by this memory
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0.system.acctest.harris_non_max0      2829303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::.acctest.harris_non_max0_dma       707326                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_read::total      3536629                       # Total read bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0.system.acctest.harris_non_max0       707326                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::.acctest.harris_non_max0_dma      2829303                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_write::total      3536629                       # Write bandwidth from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0.system.acctest.harris_non_max0      3536629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::.acctest.harris_non_max0_dma      3536629                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.harris_non_max0_spm.bw_total::total      7073259                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       337408                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       337408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       553804                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       553804                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio          300                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          518                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3280                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         5418                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           20                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           56                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           12                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           28                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           24                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           42                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         9698                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        90224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total       127088                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port        32768                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      1581058                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total      1613826                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        14336                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         3072                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        17408                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port         5120                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::total         9216                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total         5188                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total      1782424                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio          420                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          814                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio         3608                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         8514                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           22                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0.pio           15                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.harris_non_max0_dma.pio           44                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio           30                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio           66                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total        13621                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port      1443164                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.elem_matrix0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total      2032988                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.convolution0_spm.port       524288                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port     25296900                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total     25821188                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       229376                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        49152                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total       278528                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.acctest.harris_non_max0_spm.port        81920                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::total       147456                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     28376733                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         2945302750                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             12.7                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   2385855505                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         10.3                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy   1567564000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          6.8                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       131072                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total       294912                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma        98304                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       229376                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0        98304                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma         4096                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       104448                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0        32768                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma         3072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total        35840                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma      2829303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0      4243955                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma      5658607                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total     12731865                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0      5658607                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma      4243955                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total      9902562                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma      2829303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0      9902562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma      9902562                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total     22634427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       229376                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma        49152                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total       327680                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0        98304                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma        33800                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       132104                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       229376                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         1536                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       232448                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0        98304                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         1058                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total        99362                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma      2121978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0      9902562                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma      2121978                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total       14146517                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0      4243955                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma      1459205                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total       5703160                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma      2121978                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0     14146517                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma      3581182                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total      19849677                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       255279                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       255279                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq       149504                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp       149504                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]        26680                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]       774146                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]         5632                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]          512                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]         2596                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       809566                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       853340                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]     24772612                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       180224                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.harris_non_max0_dma.dma::system.membus.slave[7]        16384                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]        82952                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     25905512                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       507224                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       507224    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       507224                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy   1183522060                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          5.1                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy   1425875000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization          6.2                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0     44138208                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma       458752                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.elem_matrix0_dma       524288                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total     45121248                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       983040                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       984412                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total      1967452                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0     11034552                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma        14336                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.elem_matrix0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total     11065272                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0       245760                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma        30776                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total       276536                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1905523409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     19805124                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.elem_matrix0_dma     22634427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1947962960                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     42439551                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     42498783                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     84938334                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1947962960                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     62303907                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.elem_matrix0_dma     22634427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   2032901294                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.convolution0_dma       524288                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0     18546692                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma      8912896                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.harris_non_max0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total     28049412                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0     10747904                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma     16384004                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total     27131908                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.convolution0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0      4636673                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma       278528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.harris_non_max0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total      4933633                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0      2686976                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma       512001                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total      3198977                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.convolution0_dma     22634427                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0    800693036                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    384785263                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.harris_non_max0_dma      2829303                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1210942030                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    464005758                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    707326024                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1171331782                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.convolution0_dma     22634427                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1264698794                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma   1092111287                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.harris_non_max0_dma      2829303                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2382273811                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       338816                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1664                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       340480                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       338816                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       338816                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst         5294                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           26                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total         5320                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst     14627278                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data        71838                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total       14699115                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst     14627278                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total     14627278                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst     14627278                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data        71838                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total      14699115                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma       394588                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma     15859716                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma        49152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma        33800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          40000                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           16377256                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        30208                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma       458752                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma      8912896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       131072                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.harris_non_max0_dma        16384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma        49152                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         9598464                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         6172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma       247809                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma          768                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma          530                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             625                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              255904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          472                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         7168                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma       139264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         2048                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.harris_non_max0_dma          256                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma          768                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             149976                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     17035052                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    684691596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma      2121978                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma      1459205                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           1726870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             707034701                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        1304132                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     19805124                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    384785263                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma      5658607                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.harris_non_max0_dma       707326                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma      2121978                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            414382429                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        1304132                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     36840176                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma   1069476859                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma      7780584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.harris_non_max0_dma       707326                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma      3581182                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          1726870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1121417130                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       472.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples     13340.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples    386851.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples      2816.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.harris_non_max0_dma::samples       256.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      1298.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       624.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006467752250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          338                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          338                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              466374                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             159733                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      255903                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     149976                       # Number of write requests accepted
system.mem_ctrls.readBursts                    255903                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   149976                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    222                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             15934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             15935                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             15997                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             16028                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             16020                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             16023                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             16005                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             15983                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             15998                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15989                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            15966                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            15968                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            15955                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            15946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            15945                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              9390                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              9388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              9389                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              9386                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9380                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9379                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9388                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              9357                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              9355                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             9367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             9367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             9374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             9364                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             9365                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             9393                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.73                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8256089920                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 1278405000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             14967716170                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32290.59                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                58540.59                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       242                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   238431                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  139559                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.25                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.05                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     3                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                255900                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               149976                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     827                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     417                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     928                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    1097                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  224811                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    9269                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    8901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    8883                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     119                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     87                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                     46                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                     41                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  10907                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  24326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  23134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  11219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   4130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3849                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3915                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3509                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3197                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2614                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2083                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   1923                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   2330                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2215                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   1982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1468                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1323                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1290                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1277                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1291                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                   1287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   1303                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   1360                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1454                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   1532                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   1340                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   1324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   1328                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   1349                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    492                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    269                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    511                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        27678                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    937.961413                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   859.887992                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   236.607694                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          711      2.57%      2.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          648      2.34%      4.91% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          491      1.77%      6.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          405      1.46%      8.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          470      1.70%      9.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          438      1.58%     11.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          461      1.67%     13.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          454      1.64%     14.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        23600     85.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        27678                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          338                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     756.585799                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    996.315679                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           196     57.99%     57.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.30%     58.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.30%     58.58% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.30%     58.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           44     13.02%     71.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            2      0.59%     72.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.89%     73.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175           78     23.08%     96.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-2943            1      0.30%     96.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            5      1.48%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      1.18%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.30%     99.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            1      0.30%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           338                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          338                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean     443.757396                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean    146.666506                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    472.883371                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            130     38.46%     38.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            12      3.55%     42.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95            27      7.99%     50.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           10      2.96%     52.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            4      1.18%     54.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            2      0.59%     54.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            3      0.89%     55.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255            7      2.07%     57.69% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287            3      0.89%     58.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319            2      0.59%     59.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            2      0.59%     59.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            1      0.30%     60.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::640-671            2      0.59%     60.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::672-703            1      0.30%     60.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::864-895            1      0.30%     61.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::992-1023            8      2.37%     63.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055          123     36.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           338                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               16363584                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   14208                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 9599360                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                16377192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9598464                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       706.44                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       414.42                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    707.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    414.38                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         8.76                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.52                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    3.24                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   23163186250                       # Total gap between requests
system.mem_ctrls.avgGap                      57069.19                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma       394588                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma     15845508                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma        49152                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma        33800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        39936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        32192                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma       458752                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma      8911808                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       131072                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.harris_non_max0_dma        16384                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma        49152                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 17035052.056218892336                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 684078212.305576801300                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 2121977.552959722467                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 1459204.941610486479                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1724106.761779774679                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1389784.777524401667                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 19805123.827624078840                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 384738292.079404294491                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 5658606.807892593555                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.harris_non_max0_dma 707325.850986574194                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 2121977.552959722467                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         6172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma       247809                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma          768                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma          530                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          624                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          472                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         7168                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma       139264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         2048                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.harris_non_max0_dma          256                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma          768                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma    360252250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma  14499646585                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma     44223350                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma     34763820                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     28830165                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  46311519625                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   7312055500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma 397535179690                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   1003670500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.harris_non_max0_dma    873602500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma    465636750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58368.80                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58511.38                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     57582.49                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     65592.11                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     46202.19                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  98117626.32                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1020097.03                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma   2854543.74                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma    490073.49                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.harris_non_max0_dma   3412509.77                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma    606297.85                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    93.18                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  17077269910                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1252860000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   4833408340                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                1118                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples           559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     30156547.182469                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    174468121.943873                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10          559    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value       761875                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value   1545319375                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total             559                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     10071796375                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED  16857509875                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1571244                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1571244                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1571244                       # number of overall hits
system.cpu.icache.overall_hits::total         1571244                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         5294                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           5294                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         5294                       # number of overall misses
system.cpu.icache.overall_misses::total          5294                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    230929375                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    230929375                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    230929375                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    230929375                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1576538                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1576538                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1576538                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1576538                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.003358                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.003358                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.003358                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.003358                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43620.962410                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43620.962410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43620.962410                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43620.962410                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst         5294                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         5294                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         5294                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         5294                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    222848750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    222848750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    222848750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    222848750                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.003358                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.003358                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.003358                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.003358                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 42094.588213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 42094.588213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 42094.588213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 42094.588213                       # average overall mshr miss latency
system.cpu.icache.replacements                   5093                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1571244                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1571244                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         5294                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          5294                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    230929375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    230929375                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1576538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1576538                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.003358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.003358                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43620.962410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43620.962410                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         5294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         5294                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    222848750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    222848750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.003358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.003358                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 42094.588213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 42094.588213                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           450.908604                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3191800                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              5545                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            575.617674                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   450.908604                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.880681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.880681                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          424                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3158370                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3158370                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       189521                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           189521                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       189521                       # number of overall hits
system.cpu.dcache.overall_hits::total          189521                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          829                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            829                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          829                       # number of overall misses
system.cpu.dcache.overall_misses::total           829                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     65291625                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     65291625                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     65291625                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     65291625                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       190350                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       190350                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       190350                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       190350                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.004355                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.004355                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.004355                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.004355                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 78759.499397                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 78759.499397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 78759.499397                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 78759.499397                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          408                       # number of writebacks
system.cpu.dcache.writebacks::total               408                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          179                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          179                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          179                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          650                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          650                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         6083                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     50550875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     50550875                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     50550875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     50550875                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data     13427375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total     13427375                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003415                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003415                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003415                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003415                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 77770.576923                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 77770.576923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 77770.576923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 77770.576923                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2207.360677                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2207.360677                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    649                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       116708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          116708                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           476                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     37003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     37003000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       117184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       117184                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.004062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.004062                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 77737.394958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 77737.394958                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           32                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          444                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          617                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     34437375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     34437375                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data     13427375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total     13427375                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003789                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 77561.655405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 77561.655405                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21762.358185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21762.358185                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        72813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          72813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          353                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     28288625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     28288625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        73166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        73166                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004825                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 80137.747875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80137.747875                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          147                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          206                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         5466                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     16113500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     16113500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002816                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 78220.873786                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 78220.873786                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       404783                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       404783                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   4235779750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   4235779750                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10464.322242                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10464.322242                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        58955                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        58955                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       345828                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       345828                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   4075363501                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   4075363501                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 11784.365352                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 11784.365352                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           475.410832                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              194378                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1163                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            167.134996                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   475.410832                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.928537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.928537                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          401                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4000315                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4000315                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  26929306250                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
