core_clock_gate_i.en_latch core_clock_gate_i.en_latch_t0 {\gen_regfile_ff.register_file_i .\g_dummy_r0.rf_r0_q } {\gen_regfile_ff.register_file_i .\g_dummy_r0.rf_r0_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[10].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[10].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[11].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[11].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[12].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[12].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[13].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[13].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[14].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[14].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[15].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[15].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[16].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[16].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[17].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[17].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[18].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[18].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[19].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[19].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[1].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[1].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[20].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[20].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[21].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[21].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[22].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[22].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[23].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[23].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[24].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[24].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[25].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[25].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[26].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[26].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[27].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[27].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[28].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[28].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[29].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[29].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[2].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[2].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[30].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[30].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[31].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[31].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[3].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[3].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[4].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[4].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[5].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[5].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[6].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[6].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[7].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[7].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[8].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[8].rf_reg_q_t0 } {\gen_regfile_ff.register_file_i .\g_rf_flops[9].rf_reg_q } {\gen_regfile_ff.register_file_i .\g_rf_flops[9].rf_reg_q_t0 } {\g_clock_en_secure.u_prim_core_busy_flop .\gen_generic.u_impl_generic .q_o} {\g_clock_en_secure.u_prim_core_busy_flop .\gen_generic.u_impl_generic .q_o_t0} u_ibex_core.cs_registers_i._3299_ u_ibex_core.cs_registers_i._3710_ u_ibex_core.cs_registers_i.priv_mode_id_o u_ibex_core.cs_registers_i.priv_mode_id_o_t0 {u_ibex_core.id_stage_i.\g_sec_branch_taken.branch_taken_q } {u_ibex_core.id_stage_i.\g_sec_branch_taken.branch_taken_q_t0 } u_ibex_core.id_stage_i.branch_jump_set_done_q u_ibex_core.id_stage_i.branch_jump_set_done_q_t0 u_ibex_core.id_stage_i.branch_set_raw u_ibex_core.id_stage_i.branch_set_raw_t0 u_ibex_core.id_stage_i.id_fsm_q u_ibex_core.id_stage_i.id_fsm_q_t0 u_ibex_core.id_stage_i.imd_val_q_ex_o u_ibex_core.id_stage_i.imd_val_q_ex_o_t0 {u_ibex_core.if_stage_i.\g_secure_pc.prev_instr_seq_q } {u_ibex_core.if_stage_i.\g_secure_pc.prev_instr_seq_q_t0 } u_ibex_core.if_stage_i.dummy_instr_id_o u_ibex_core.if_stage_i.dummy_instr_id_o_t0 u_ibex_core.if_stage_i.illegal_c_insn_id_o u_ibex_core.if_stage_i.illegal_c_insn_id_o_t0 u_ibex_core.if_stage_i.instr_fetch_err_o u_ibex_core.if_stage_i.instr_fetch_err_o_t0 u_ibex_core.if_stage_i.instr_fetch_err_plus2_o u_ibex_core.if_stage_i.instr_fetch_err_plus2_o_t0 u_ibex_core.if_stage_i.instr_is_compressed_id_o u_ibex_core.if_stage_i.instr_is_compressed_id_o_t0 u_ibex_core.if_stage_i.instr_new_id_o u_ibex_core.if_stage_i.instr_new_id_o_t0 u_ibex_core.if_stage_i.instr_rdata_alu_id_o u_ibex_core.if_stage_i.instr_rdata_alu_id_o_t0 u_ibex_core.if_stage_i.instr_rdata_c_id_o u_ibex_core.if_stage_i.instr_rdata_c_id_o_t0 u_ibex_core.if_stage_i.instr_valid_id_o u_ibex_core.if_stage_i.instr_valid_id_o_t0 u_ibex_core.if_stage_i.pc_id_o u_ibex_core.if_stage_i.pc_id_o_t0 u_ibex_core.load_store_unit_i.addr_last_o u_ibex_core.load_store_unit_i.addr_last_o_t0 u_ibex_core.load_store_unit_i.data_sign_ext_q u_ibex_core.load_store_unit_i.data_sign_ext_q_t0 u_ibex_core.load_store_unit_i.data_type_q u_ibex_core.load_store_unit_i.data_type_q_t0 u_ibex_core.load_store_unit_i.data_we_q u_ibex_core.load_store_unit_i.data_we_q_t0 u_ibex_core.load_store_unit_i.handle_misaligned_q u_ibex_core.load_store_unit_i.handle_misaligned_q_t0 u_ibex_core.load_store_unit_i.ls_fsm_cs u_ibex_core.load_store_unit_i.ls_fsm_cs_t0 u_ibex_core.load_store_unit_i.lsu_err_q u_ibex_core.load_store_unit_i.lsu_err_q_t0 u_ibex_core.load_store_unit_i.pmp_err_q u_ibex_core.load_store_unit_i.pmp_err_q_t0 u_ibex_core.load_store_unit_i.rdata_offset_q u_ibex_core.load_store_unit_i.rdata_offset_q_t0 u_ibex_core.load_store_unit_i.rdata_q u_ibex_core.load_store_unit_i.rdata_q_t0 u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_o u_ibex_core.cs_registers_i.mcycle_counter_i.counter_val_o_t0 u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_o u_ibex_core.cs_registers_i.minstret_counter_i.counter_val_o_t0 u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_data_o u_ibex_core.cs_registers_i.u_cpuctrlsts_part_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_dcsr_csr.rd_data_o u_ibex_core.cs_registers_i.u_dcsr_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_depc_csr.rd_data_o u_ibex_core.cs_registers_i.u_depc_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_data_o u_ibex_core.cs_registers_i.u_dscratch0_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_data_o u_ibex_core.cs_registers_i.u_dscratch1_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mcause_csr.rd_data_o u_ibex_core.cs_registers_i.u_mcause_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mepc_csr.rd_data_o u_ibex_core.cs_registers_i.u_mepc_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mie_csr.rd_data_o u_ibex_core.cs_registers_i.u_mie_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mscratch_csr.rd_data_o u_ibex_core.cs_registers_i.u_mscratch_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_data_o u_ibex_core.cs_registers_i.u_mstack_cause_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mstack_csr.rd_data_o u_ibex_core.cs_registers_i.u_mstack_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_data_o u_ibex_core.cs_registers_i.u_mstack_epc_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mstatus_csr.rd_data_o u_ibex_core.cs_registers_i.u_mstatus_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mtval_csr.rd_data_o u_ibex_core.cs_registers_i.u_mtval_csr.rd_data_o_t0 u_ibex_core.cs_registers_i.u_mtvec_csr.rd_data_o u_ibex_core.cs_registers_i.u_mtvec_csr.rd_data_o_t0 {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .div_by_zero_q} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .div_by_zero_q_t0} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .md_state_q} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .md_state_q_t0} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .multdiv_count_q} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .multdiv_count_q_t0} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .op_a_shift_q} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .op_a_shift_q_t0} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .op_b_shift_q} {u_ibex_core.ex_block_i.\gen_multdiv_slow.multdiv_i .op_b_shift_q_t0} {u_ibex_core.id_stage_i.controller_i.\g_intg_irq_int.mem_resp_intg_err_addr_q } {u_ibex_core.id_stage_i.controller_i.\g_intg_irq_int.mem_resp_intg_err_addr_q_t0 } {u_ibex_core.id_stage_i.controller_i.\g_intg_irq_int.mem_resp_intg_err_irq_pending_q } {u_ibex_core.id_stage_i.controller_i.\g_intg_irq_int.mem_resp_intg_err_irq_pending_q_t0 } u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs u_ibex_core.id_stage_i.controller_i.ctrl_fsm_cs_t0 u_ibex_core.id_stage_i.controller_i.debug_cause_o u_ibex_core.id_stage_i.controller_i.debug_cause_o_t0 u_ibex_core.id_stage_i.controller_i.debug_mode_o u_ibex_core.id_stage_i.controller_i.debug_mode_o_t0 u_ibex_core.id_stage_i.controller_i.do_single_step_q u_ibex_core.id_stage_i.controller_i.do_single_step_q_t0 u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q u_ibex_core.id_stage_i.controller_i.enter_debug_mode_prio_q_t0 u_ibex_core.id_stage_i.controller_i.exc_req_q u_ibex_core.id_stage_i.controller_i.exc_req_q_t0 u_ibex_core.id_stage_i.controller_i.illegal_insn_q u_ibex_core.id_stage_i.controller_i.illegal_insn_q_t0 u_ibex_core.id_stage_i.controller_i.load_err_q u_ibex_core.id_stage_i.controller_i.load_err_q_t0 u_ibex_core.id_stage_i.controller_i.nmi_mode_o u_ibex_core.id_stage_i.controller_i.nmi_mode_o_t0 u_ibex_core.id_stage_i.controller_i.store_err_q u_ibex_core.id_stage_i.controller_i.store_err_q_t0 {u_ibex_core.if_stage_i.\gen_dummy_instr.dummy_instr_i .dummy_cnt_q} {u_ibex_core.if_stage_i.\gen_dummy_instr.dummy_instr_i .dummy_cnt_q_t0} {u_ibex_core.if_stage_i.\gen_dummy_instr.dummy_instr_i .dummy_instr_seed_q} {u_ibex_core.if_stage_i.\gen_dummy_instr.dummy_instr_i .dummy_instr_seed_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .branch_discard_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .branch_discard_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .discard_req_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .discard_req_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fetch_addr_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fetch_addr_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .rdata_outstanding_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .rdata_outstanding_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .stored_addr_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .stored_addr_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .valid_req_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .valid_req_q_t0} {u_ibex_core.if_stage_i.\gen_dummy_instr.dummy_instr_i .lfsr_i.lfsr_q} {u_ibex_core.if_stage_i.\gen_dummy_instr.dummy_instr_i .lfsr_i.lfsr_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fifo_i.err_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fifo_i.err_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fifo_i.instr_addr_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fifo_i.instr_addr_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fifo_i.rdata_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fifo_i.rdata_q_t0} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fifo_i.valid_q} {u_ibex_core.if_stage_i.\gen_prefetch_buffer.prefetch_buffer_i .fifo_i.valid_q_t0}
