Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:48:29 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_utilization -hierarchical -file ./project_5_0192.rpt
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010clg400-1
| Design State : Routed
------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
|             Instance            |      Module      | Total LUTs | Logic LUTs | LUTRAMs | SRLs | FFs | RAMB36 | RAMB18 | DSP48 Blocks |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
| PRIORITY_ENCODER_SYNTH_TEST     |            (top) |        534 |        534 |       0 |    0 | 386 |      0 |      0 |            0 |
|   (PRIORITY_ENCODER_SYNTH_TEST) |            (top) |          1 |          1 |       0 |    0 | 193 |      0 |      0 |            0 |
|   U                             | PRIORITY_ENCODER |        533 |        533 |       0 |    0 | 193 |      0 |      0 |            0 |
+---------------------------------+------------------+------------+------------+---------+------+-----+--------+--------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.1 (win64) Build 1538259 Fri Apr  8 15:45:27 MDT 2016
| Date         : Thu Jun 30 14:48:39 2016
| Host         : DESKTOP-4KPN332 running 64-bit major release  (build 9200)
| Command      : report_timing -setup -file ./project_5_0192.rpt -append
| Design       : PRIORITY_ENCODER_SYNTH_TEST
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 I_REG_reg[101]/C
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            U/MODE_5.Q_reg[177]/D
                            (rising edge-triggered cell FDCE clocked by CLK  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (CLK rise@5.000ns - CLK rise@0.000ns)
  Data Path Delay:        4.757ns  (logic 1.145ns (24.068%)  route 3.612ns (75.932%))
  Logic Levels:           4  (LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.455ns = ( 9.455 - 5.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    U14                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  CLK_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.673     4.896    CLK_IBUF_BUFG
    SLICE_X34Y8          FDCE                                         r  I_REG_reg[101]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y8          FDCE (Prop_fdce_C_Q)         0.478     5.374 f  I_REG_reg[101]/Q
                         net (fo=5, routed)           0.838     6.212    U/Q[101]
    SLICE_X32Y9          LUT4 (Prop_lut4_I0_O)        0.295     6.507 f  U/MODE_5.Z_i_56/O
                         net (fo=1, routed)           0.667     7.174    U/MODE_5.Z_i_56_n_0
    SLICE_X32Y7          LUT4 (Prop_lut4_I1_O)        0.124     7.298 f  U/MODE_5.Z_i_22/O
                         net (fo=1, routed)           0.551     7.849    U/MODE_5.Z_i_22_n_0
    SLICE_X35Y7          LUT6 (Prop_lut6_I5_O)        0.124     7.973 f  U/MODE_5.Z_i_4/O
                         net (fo=129, routed)         1.556     9.529    U/MODE_5.Z_i_4_n_0
    SLICE_X39Y11         LUT5 (Prop_lut5_I0_O)        0.124     9.653 r  U/MODE_5.Q[177]_i_1/O
                         net (fo=1, routed)           0.000     9.653    U/o_data[177]
    SLICE_X39Y11         FDCE                                         r  U/MODE_5.Q_reg[177]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        5.000     5.000 r  
    U14                                               0.000     5.000 r  CLK (IN)
                         net (fo=0)                   0.000     5.000    CLK
    U14                  IBUF (Prop_ibuf_I_O)         0.912     5.912 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.880     7.792    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.883 r  CLK_IBUF_BUFG_inst/O
                         net (fo=386, routed)         1.572     9.455    U/CLK
    SLICE_X39Y11         FDCE                                         r  U/MODE_5.Q_reg[177]/C
                         clock pessimism              0.455     9.910    
                         clock uncertainty           -0.035     9.875    
    SLICE_X39Y11         FDCE (Setup_fdce_C_D)        0.029     9.904    U/MODE_5.Q_reg[177]
  -------------------------------------------------------------------
                         required time                          9.904    
                         arrival time                          -9.653    
  -------------------------------------------------------------------
                         slack                                  0.250    




