
---------- Begin Simulation Statistics ----------
simSeconds                                   0.007978                       # Number of seconds simulated (Second)
simTicks                                   7977571000                       # Number of ticks simulated (Tick)
finalTick                                  7977571000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   1875.80                       # Real time elapsed on the host (Second)
hostTickRate                                  4252886                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    9094268                       # Number of bytes of host memory used (Byte)
simInsts                                     52374392                       # Number of instructions simulated (Count)
simOps                                       99952842                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    27921                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      53285                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                        15859672                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       29785399                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                   70121                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      28217094                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                110863                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined             4867318                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined          6707182                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved              40961                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples           15537709                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              1.816040                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             2.510002                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                  8948388     57.59%     57.59% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                   832504      5.36%     62.95% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                   736517      4.74%     67.69% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1039664      6.69%     74.38% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                   761897      4.90%     79.28% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                   888704      5.72%     85.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1274624      8.20%     93.21% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                   789576      5.08%     98.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                   265835      1.71%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total             15537709                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                1241897     97.02%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     1      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%     97.02% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   132      0.01%     97.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                  1014      0.08%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   15      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  27      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd                0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     97.11% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                 27035      2.11%     99.23% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite                 8904      0.70%     99.92% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead              752      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite             254      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass       107222      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     23871492     84.60%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult       121629      0.43%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv        40557      0.14%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd         8616      0.03%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt         2509      0.01%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         7815      0.03%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        16026      0.06%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp            8      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt        16985      0.06%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc        14927      0.05%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         2308      0.01%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd            4      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv            2      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      2855218     10.12%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      1108612      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead        25424      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite        17730      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      28217094                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        1.779173                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            1280031                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.045364                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads                73127934                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               34562397                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       27828563                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                   234857                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                  160694                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses          112843                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   29271470                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                      118433                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         28075450                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                      2842724                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                   141644                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                           3958656                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       3389664                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                     1115932                       # Number of stores executed (Count)
system.cpu0.numRate                          1.770242                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           2452                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         321963                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   13093593                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     24988202                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              1.211254                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         1.211254                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.825590                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.825590                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  39944457                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23461173                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                     152988                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                     85137                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   19133008                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  12184285                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 11050722                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads       3067473                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores      1217524                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       228664                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores        72135                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                3994452                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          3716893                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect            83126                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2403009                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2398198                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.997998                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  49572                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                27                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups          48190                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits             38768                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            9422                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted         1666                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts        4861508                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts            83143                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples     14858392                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     1.681757                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     2.837675                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0        9715157     65.38%     65.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1         940256      6.33%     71.71% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         323096      2.17%     73.89% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3        1006958      6.78%     80.66% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4         271391      1.83%     82.49% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         312689      2.10%     84.60% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6         206139      1.39%     85.98% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         166611      1.12%     87.10% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        1916095     12.90%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total     14858392                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            13093593                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              24988202                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                    3436575                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      2425879                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   3174460                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   24823003                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     21248423     85.03%     85.38% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead      2405792      9.63%     95.87% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       994705      3.98%     99.86% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     24988202                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      1916095                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data      3297885                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total          3297885                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data      3297885                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total         3297885                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data       423751                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total         423751                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data       423751                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total        423751                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data  29520130947                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total  29520130947                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data  29520130947                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total  29520130947                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data      3721636                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total      3721636                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data      3721636                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total      3721636                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.113861                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.113861                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.113861                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.113861                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 69663.861435                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMissLatency::total 69663.861435                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 69663.861435                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMissLatency::total 69663.861435                       # average overall miss latency ((Cycle/Count))
system.cpu0.dcache.blockedCycles::no_mshrs       186672                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets        13982                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs        10619                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets          168                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs     17.579056                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets    83.226190                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks        69258                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total            69258                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data       295288                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total       295288                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data       295288                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total       295288                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data       128463                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total       128463                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data       128463                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total       128463                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data   7844959447                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total   7844959447                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data   7844959447                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total   7844959447                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.034518                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.034518                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.034518                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.034518                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 61067.851809                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 61067.851809                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 61067.851809                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 61067.851809                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.dcache.replacements                123814                       # number of replacements (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      2316893                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        2316893                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data       394034                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total       394034                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data  27242104000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total  27242104000                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data      2710927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total      2710927                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.145350                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.145350                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 69136.429851                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 69136.429851                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data       295261                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total       295261                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data        98773                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total        98773                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data   5597489500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total   5597489500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.036435                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.036435                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 56670.238830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 56670.238830                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data       980992                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total        980992                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data        29717                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total        29717                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data   2278026947                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total   2278026947                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      1010709                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      1010709                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.029402                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.029402                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 76657.366053                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 76657.366053                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           27                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           27                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data        29690                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total        29690                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data   2247469947                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total   2247469947                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.029375                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.029375                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 75697.876288                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 75697.876288                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse          507.425947                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs             3427428                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs            124326                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             27.568071                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             198000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data   507.425947                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.991066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.991066                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          316                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::2          140                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::3           56                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses           7567598                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses          7567598                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 1365436                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles              9379553                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  4176763                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles               531958                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                 83999                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2303493                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1568                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              31061479                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 7375                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           1375150                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      17239298                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    3994452                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2486538                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                     14064560                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 171046                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1667                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles        10532                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles          241                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  1235712                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                12602                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples          15537709                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             2.088467                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            3.175621                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0                10087591     64.92%     64.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  268731      1.73%     66.65% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  509187      3.28%     69.93% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                  532734      3.43%     73.36% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  229035      1.47%     74.83% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  242384      1.56%     76.39% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                  749382      4.82%     81.22% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                  408979      2.63%     83.85% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 2509686     16.15%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total            15537709                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.251862                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       1.086990                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      1231049                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          1231049                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      1231049                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         1231049                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         4661                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           4661                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         4661                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          4661                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    384398999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    384398999                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    384398999                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    384398999                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      1235710                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      1235710                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      1235710                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      1235710                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.003772                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.003772                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.003772                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.003772                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 82471.357863                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMissLatency::total 82471.357863                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 82471.357863                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMissLatency::total 82471.357863                       # average overall miss latency ((Cycle/Count))
system.cpu0.icache.blockedCycles::no_mshrs         2112                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs     91.826087                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         3239                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             3239                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          909                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          909                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          909                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          909                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         3752                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         3752                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         3752                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         3752                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    311988000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    311988000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    311988000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    311988000                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.003036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.003036                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.003036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.003036                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 83152.452026                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 83152.452026                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 83152.452026                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 83152.452026                       # average overall mshr miss latency ((Cycle/Count))
system.cpu0.icache.replacements                  3239                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      1231049                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        1231049                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         4661                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         4661                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    384398999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    384398999                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      1235710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      1235710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.003772                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.003772                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 82471.357863                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 82471.357863                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          909                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          909                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         3752                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         3752                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    311988000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    311988000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.003036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.003036                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 83152.452026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 83152.452026                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          504.433777                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             1234801                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              3752                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs            329.104744                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              95000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   504.433777                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.985222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.985222                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::1          290                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::2          129                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::3           93                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses           2475172                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses          2475172                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                    83999                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                   4430672                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                  231262                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              29855520                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1862                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                 3067473                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts                1217524                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                24377                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                    39275                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                  168483                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           258                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect         53879                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect        59204                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts              113083                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                27980342                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               27941406                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 21677029                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 35694457                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       1.761790                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.607294                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                     102096                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                 641594                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                 186                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                258                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores                206828                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                  8561                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           2425879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean            20.786672                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev           51.875381                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               2112829     87.10%     87.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19               10158      0.42%     87.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               36005      1.48%     89.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39                6901      0.28%     89.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49                3945      0.16%     89.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59                3068      0.13%     89.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69                2744      0.11%     89.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79                9282      0.38%     90.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               34045      1.40%     91.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99                1192      0.05%     91.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109              1511      0.06%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119              1124      0.05%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129               959      0.04%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139              1075      0.04%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149              1253      0.05%     91.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159              3591      0.15%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169              9745      0.40%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             24340      1.00%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             46196      1.90%     95.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199            101175      4.17%     99.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             13214      0.54%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219              1148      0.05%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229               228      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239                47      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249                19      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259                 8      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows              69      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value             607                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             2425879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses                2816596                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                1115952                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                     3921                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     2332                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                1237355                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     2127                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                 83999                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 1595961                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles                6119099                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles         25188                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  4411158                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles              3302304                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              30604519                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents                77908                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents                651210                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                631019                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents               1865438                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents            212                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           39205374                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                   78593704                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                44547138                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                   188001                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             31841914                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                 7363460                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                   1346                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                  2635096                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                        42783804                       # The number of ROB reads (Count)
system.cpu0.rob.writes                       60379744                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                13093593                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  24988202                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu1.numCycles                        15955143                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       29791021                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                   70155                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      28222198                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                111182                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined             4872942                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined          6712486                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved              40994                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples           15635852                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              1.804967                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             2.505697                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                  9039143     57.81%     57.81% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                   838535      5.36%     63.17% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                   738534      4.72%     67.90% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                  1040161      6.65%     74.55% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                   760868      4.87%     79.42% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                   888904      5.69%     85.10% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1275635      8.16%     93.26% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                   788266      5.04%     98.30% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                   265806      1.70%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total             15635852                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                1241334     97.08%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     1      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%     97.08% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                   129      0.01%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%     97.09% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                  1007      0.08%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                   15      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                  23      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                 27007      2.11%     99.28% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite                 8206      0.64%     99.92% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead              758      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite             239      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass       107224      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     23874545     84.59%     84.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult       121627      0.43%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv        40539      0.14%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd         8611      0.03%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt         2630      0.01%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd         7826      0.03%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu        15952      0.06%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            8      0.00%     85.67% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt        17007      0.06%     85.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc        14918      0.05%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift         2308      0.01%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd           10      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt           12      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            4      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      2856523     10.12%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      1109283      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead        25477      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite        17694      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      28222198                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        1.768846                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            1278719                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.045309                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads                73235142                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               34573735                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       27833203                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                   235007                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                  160652                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses          112942                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   29275198                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                      118495                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         28081173                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                      2844143                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                   141025                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                           3960661                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       3389788                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                     1116518                       # Number of stores executed (Count)
system.cpu1.numRate                          1.760008                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                           2441                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                         319291                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.committedInsts                   13093603                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     24988219                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                              1.218545                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                         1.218545                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.820651                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.820651                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  39953670                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 23465016                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                     153107                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                     85140                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   19133987                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12186245                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 11053255                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads       3068312                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores      1218217                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       230484                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores        77065                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                3995742                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          3717888                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect            83207                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2403502                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2398705                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.998004                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                  49573                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                25                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups          48339                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits             38783                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses            9556                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted         1683                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts        4866959                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts            83176                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples     14955583                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     1.670829                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     2.831786                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0        9813200     65.62%     65.62% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1         940389      6.29%     71.90% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         320978      2.15%     74.05% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3        1009193      6.75%     80.80% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4         268669      1.80%     82.59% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         313728      2.10%     84.69% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6         207129      1.38%     86.08% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         166171      1.11%     87.19% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8        1916126     12.81%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total     14955583                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            13093603                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              24988219                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    3436578                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      2425881                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   3174463                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   24823020                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     21248437     85.03%     85.38% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead      2405794      9.63%     95.87% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       994706      3.98%     99.86% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     24988219                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples      1916126                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      3288949                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          3288949                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      3288949                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         3288949                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data       432738                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total         432738                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data       432738                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total        432738                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data  29940004947                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total  29940004947                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data  29940004947                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total  29940004947                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data      3721687                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total      3721687                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data      3721687                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total      3721687                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.116275                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.116275                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.116275                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.116275                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 69187.371913                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMissLatency::total 69187.371913                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 69187.371913                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMissLatency::total 69187.371913                       # average overall miss latency ((Cycle/Count))
system.cpu1.dcache.blockedCycles::no_mshrs       194968                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets        11427                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs        11181                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets          146                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs     17.437439                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets    78.267123                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks        70259                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total            70259                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data       302070                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total       302070                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data       302070                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total       302070                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       130668                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       130668                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       130668                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       130668                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data   7956528947                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total   7956528947                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data   7956528947                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total   7956528947                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.035110                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.035110                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.035110                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.035110                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 60891.181827                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 60891.181827                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 60891.181827                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 60891.181827                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.dcache.replacements                125900                       # number of replacements (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      2308592                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        2308592                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data       402385                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total       402385                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data  27631107500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total  27631107500                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      2710977                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      2710977                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.148428                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.148428                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 68668.333810                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 68668.333810                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data       302046                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total       302046                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       100339                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       100339                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data   5678845500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total   5678845500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.037012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.037012                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 56596.592551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 56596.592551                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data       980357                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total        980357                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data        30353                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total        30353                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data   2308897447                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total   2308897447                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      1010710                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      1010710                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.030031                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.030031                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 76068.179323                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 76068.179323                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrHits::cpu1.data           24                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrHits::total           24                       # number of WriteReq MSHR hits (Count)
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data        30329                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total        30329                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data   2277683447                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total   2277683447                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.030008                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.030008                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 75099.193742                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 75099.193742                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse          507.839504                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs             3420669                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            126412                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             27.059686                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick             208000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data   507.839504                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.991874                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.991874                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::0           79                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::1          323                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::2           92                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ageTaskId_1024::3           18                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses           7569786                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses          7569786                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1363218                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles              9478208                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  4177628                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles               532758                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                 84040                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             2303600                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                 1563                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              31068515                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                 7368                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           1375210                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      17247740                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    3995742                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2487061                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                     14163120                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 171132                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                1607                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles        10287                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.pendingQuiesceStallCycles           20                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu1.fetch.icacheWaitRetryStallCycles           42                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu1.fetch.cacheLines                  1236654                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                12666                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples          15635852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             2.076264                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            3.170210                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0                10182640     65.12%     65.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  268863      1.72%     66.84% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  509888      3.26%     70.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  533687      3.41%     73.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  228946      1.46%     74.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  242762      1.55%     76.53% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                  749498      4.79%     81.33% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  408664      2.61%     83.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 2510904     16.06%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total            15635852                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.250436                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       1.081014                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      1232015                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          1232015                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      1232015                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         1232015                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst         4637                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total           4637                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst         4637                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total          4637                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst    384720999                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total    384720999                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst    384720999                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total    384720999                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      1236652                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      1236652                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      1236652                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      1236652                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.003750                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.003750                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.003750                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.003750                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 82967.651283                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMissLatency::total 82967.651283                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 82967.651283                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMissLatency::total 82967.651283                       # average overall miss latency ((Cycle/Count))
system.cpu1.icache.blockedCycles::no_mshrs         1785                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs     77.608696                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks         3201                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total             3201                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst          922                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total          922                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst          922                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total          922                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst         3715                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total         3715                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst         3715                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total         3715                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst    311401500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total    311401500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst    311401500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total    311401500                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.003004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.003004                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.003004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.003004                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 83822.745626                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 83822.745626                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 83822.745626                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 83822.745626                       # average overall mshr miss latency ((Cycle/Count))
system.cpu1.icache.replacements                  3201                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      1232015                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        1232015                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst         4637                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total         4637                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst    384720999                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total    384720999                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      1236652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      1236652                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.003750                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.003750                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 82967.651283                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 82967.651283                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst          922                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total          922                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst         3715                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total         3715                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst    311401500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total    311401500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.003004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.003004                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 83822.745626                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 83822.745626                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          503.789412                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             1235729                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs              3714                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs            332.721863                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick             100000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   503.789412                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.983964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.983964                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::0           89                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::1          328                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::2            1                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ageTaskId_1024::3           94                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           2477018                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          2477018                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                    84040                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   4472939                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                  244718                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              29861176                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                1916                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                 3068312                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts                1218217                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                24385                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                    39678                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                  180947                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents           274                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect         53935                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect        59221                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts              113156                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                27984975                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               27946145                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 21680097                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 35703472                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       1.751545                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.607227                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                     102498                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                 642431                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                 161                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                274                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores                207520                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                  8908                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           2425881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean            21.063980                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev           52.139940                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               2105662     86.80%     86.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19               10701      0.44%     87.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               36864      1.52%     88.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39                6896      0.28%     89.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49                4237      0.17%     89.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59                3359      0.14%     89.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69                3450      0.14%     89.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79               10323      0.43%     89.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               34920      1.44%     91.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99                1189      0.05%     91.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109              1712      0.07%     91.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119              1202      0.05%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129               954      0.04%     91.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139              1146      0.05%     91.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149              1345      0.06%     91.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159              3623      0.15%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             10067      0.41%     92.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             24569      1.01%     93.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             46718      1.93%     95.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199            102702      4.23%     99.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             12808      0.53%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219              1089      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229               171      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239                62      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249                26      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269                10      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows              64      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value             632                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             2425881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses                2816995                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                1116537                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     3880                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     2317                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                1238246                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                     2060                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                 84040                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1593537                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles                6198889                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles         26435                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  4412703                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles              3320248                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              30609530                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents                78003                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents                664670                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                646109                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents               1860313                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.fullRegistersEvents            212                       # Number of times there has been no free registers (Count)
system.cpu1.rename.renamedOperands           39211752                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                   78606270                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                44556238                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                   187591                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             31841937                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                 7369801                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                   1344                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing               1316                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                  2638004                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                        42886445                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       60391656                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                13093603                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  24988219                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu2.numCycles                        15745287                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       29720104                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                   69212                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      28162557                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                110174                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined             4801114                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined          6585126                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved              40052                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples           15419196                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              1.826461                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             2.514769                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                  8858399     57.45%     57.45% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                   812732      5.27%     62.72% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                   735077      4.77%     67.49% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                  1037964      6.73%     74.22% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                   757746      4.91%     79.13% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                   887337      5.75%     84.89% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  1276381      8.28%     93.17% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                   788656      5.11%     98.28% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                   264904      1.72%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total             15419196                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                1241547     97.17%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    3      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     1      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%     97.17% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                   135      0.01%     97.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%     97.18% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                   994      0.08%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                   15      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                  27      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd                0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%     97.26% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                 25131      1.97%     99.23% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite                 8866      0.69%     99.92% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead              755      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite             243      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass       106510      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     23842039     84.66%     85.04% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult       121629      0.43%     85.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv        40550      0.14%     85.61% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd         8638      0.03%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     85.64% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt         2491      0.01%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     85.65% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd         7805      0.03%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu        16084      0.06%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            8      0.00%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt        16959      0.06%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc        14909      0.05%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift         2338      0.01%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd            7      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt           10      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            3      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      2831421     10.05%     95.91% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      1107871      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead        25542      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite        17743      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      28162557                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        1.788634                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            1277717                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.045369                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads                72897015                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               34429066                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       27796865                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                   235186                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                  161620                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses          112913                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   29215176                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                      118588                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         28021563                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                      2819397                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                   140994                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                           3934617                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       3388758                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                     1115220                       # Number of stores executed (Count)
system.cpu2.numRate                          1.779679                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                           2437                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                         326091                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.committedInsts                   13093593                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     24988202                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                              1.202518                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                         1.202518                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.831588                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.831588                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  39880394                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 23432191                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                     153045                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                     85211                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   19131515                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  12173355                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 11018338                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads       3054863                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores      1215657                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       227482                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores        70199                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                3984752                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          3708141                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect            82817                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2398189                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2393357                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.997985                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                  49568                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                23                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups          47763                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits             38754                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses            9009                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted         1653                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts        4795029                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts            82789                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples     14750597                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     1.694047                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     2.844366                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0        9603962     65.11%     65.11% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1         944907      6.41%     71.51% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         323311      2.19%     73.71% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3        1007560      6.83%     80.54% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4         269052      1.82%     82.36% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         313580      2.13%     84.49% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6         205734      1.39%     85.88% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         164447      1.11%     87.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8        1918044     13.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total     14750597                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            13093593                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              24988202                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    3436575                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      2425879                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   3174460                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   24823003                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     21248423     85.03%     85.38% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead      2405792      9.63%     95.87% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       994705      3.98%     99.86% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     24988202                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples      1918044                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      3309012                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          3309012                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      3309012                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         3309012                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data       407141                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total         407141                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data       407141                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total        407141                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data  29268708471                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total  29268708471                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data  29268708471                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total  29268708471                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data      3716153                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total      3716153                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data      3716153                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total      3716153                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.109560                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.109560                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.109560                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.109560                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 71888.383806                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMissLatency::total 71888.383806                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 71888.383806                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMissLatency::total 71888.383806                       # average overall miss latency ((Cycle/Count))
system.cpu2.dcache.blockedCycles::no_mshrs       110074                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets         7981                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs         3612                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets           96                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs     30.474529                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    83.135417                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks        50582                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total            50582                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data       298390                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total       298390                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data       298390                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total       298390                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       108751                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       108751                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       108751                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       108751                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data   7529133971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total   7529133971                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data   7529133971                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total   7529133971                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.029264                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.029264                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.029264                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.029264                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 69232.779202                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 69232.779202                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 69232.779202                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 69232.779202                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.dcache.replacements                104692                       # number of replacements (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      2327393                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        2327393                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data       378051                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total       378051                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data  27010311500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total  27010311500                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      2705444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      2705444                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.139737                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.139737                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 71446.210961                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 71446.210961                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data       298372                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total       298372                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data        79679                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total        79679                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data   5300665500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total   5300665500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.029451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.029451                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 66525.251321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 66525.251321                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data       981619                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total        981619                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data        29090                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total        29090                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data   2258396971                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total   2258396971                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      1010709                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      1010709                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.028782                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.028782                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 77634.821966                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 77634.821966                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrHits::cpu2.data           18                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrHits::total           18                       # number of WriteReq MSHR hits (Count)
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data        29072                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total        29072                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data   2228468471                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total   2228468471                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.028764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.028764                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 76653.428419                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 76653.428419                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse          507.667471                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs             3418792                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            105204                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             32.496787                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick             218000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data   507.667471                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.991538                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.991538                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::2          464                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ageTaskId_1024::3           48                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses           7537510                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses          7537510                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1365443                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles              9270534                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  4170086                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles               529485                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                 83648                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             2299803                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                 1564                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              30992557                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                 7295                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           1374002                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      17183751                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    3984752                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2481679                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                     13948009                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 170332                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                1645                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles        10147                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu2.fetch.icacheWaitRetryStallCycles          191                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu2.fetch.cacheLines                  1233573                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                12745                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples          15419196                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             2.098583                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            3.179739                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0                 9983482     64.75%     64.75% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  268245      1.74%     66.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  508030      3.29%     69.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  532502      3.45%     73.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  226810      1.47%     74.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  242321      1.57%     76.28% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                  748286      4.85%     81.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  408073      2.65%     83.78% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 2501447     16.22%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total            15419196                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.253076                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       1.091358                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      1228808                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          1228808                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      1228808                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         1228808                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst         4764                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total           4764                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst         4764                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total          4764                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst    390862999                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total    390862999                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst    390862999                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total    390862999                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      1233572                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      1233572                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      1233572                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      1233572                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.003862                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.003862                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.003862                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.003862                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 82045.129933                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMissLatency::total 82045.129933                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 82045.129933                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMissLatency::total 82045.129933                       # average overall miss latency ((Cycle/Count))
system.cpu2.icache.blockedCycles::no_mshrs         1728                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs           23                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs     75.130435                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks         3325                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total             3325                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst          926                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total          926                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst          926                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total          926                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst         3838                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total         3838                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst         3838                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total         3838                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst    316345500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total    316345500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst    316345500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total    316345500                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.003111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.003111                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.003111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.003111                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 82424.570089                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 82424.570089                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 82424.570089                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 82424.570089                       # average overall mshr miss latency ((Cycle/Count))
system.cpu2.icache.replacements                  3325                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      1228808                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        1228808                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst         4764                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total         4764                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst    390862999                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total    390862999                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      1233572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      1233572                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.003862                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.003862                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 82045.129933                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 82045.129933                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst          926                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total          926                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst         3838                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total         3838                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst    316345500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total    316345500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.003111                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.003111                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 82424.570089                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 82424.570089                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse          505.092547                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             1232646                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs              3838                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs            321.168838                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick             105000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst   505.092547                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.986509                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.986509                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::2          412                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ageTaskId_1024::3          100                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           2470982                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          2470982                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                    83648                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   4428245                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                  213531                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              29789316                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                1899                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                 3054863                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts                1215657                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                24052                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                    38694                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                  152186                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents           259                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect         54243                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect        58840                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts              113083                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                27949124                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               27909778                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 21654949                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 35668109                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       1.772580                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.607124                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                     102737                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                 628984                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                 177                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                259                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores                204961                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                  15                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                  2785                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           2425879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean            20.631522                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev           51.883807                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               2128195     87.73%     87.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19                9576      0.39%     88.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               24359      1.00%     89.13% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39                3858      0.16%     89.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49                2982      0.12%     89.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59                2422      0.10%     89.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69                3496      0.14%     89.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79               10718      0.44%     90.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               33912      1.40%     91.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99                1098      0.05%     91.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109              1148      0.05%     91.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119              1062      0.04%     91.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129               942      0.04%     91.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139               982      0.04%     91.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149              1335      0.06%     91.76% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159              3634      0.15%     91.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169              9667      0.40%     92.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             24325      1.00%     93.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             46683      1.92%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199            101642      4.19%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             12458      0.51%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219              1047      0.04%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229               167      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239                37      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259                 9      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269                12      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289                 3      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows              89      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value             678                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             2425879                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses                2810639                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                1115237                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     3893                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     2312                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                1235153                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                     2039                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                 83648                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1594576                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles                6069783                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles         25042                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  4404795                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles              3241352                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              30538083                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents                71215                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents                651337                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                616597                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents               1823135                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.fullRegistersEvents            210                       # Number of times there has been no free registers (Count)
system.cpu2.rename.renamedOperands           39119867                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                   78436248                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                44457156                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                   188779                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             31841914                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                 7277953                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                   1347                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                  2610059                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                        42607581                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       60236198                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                13093593                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  24988202                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu3.numCycles                        15921654                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       29781558                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                   70125                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      28218203                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                110675                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined             4863464                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined          6694638                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved              40965                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples           15604367                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              1.808353                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             2.507103                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                  9013910     57.77%     57.77% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                   832748      5.34%     63.10% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                   736359      4.72%     67.82% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                  1040400      6.67%     74.49% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                   761652      4.88%     79.37% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                   889707      5.70%     85.07% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1275500      8.17%     93.24% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                   789334      5.06%     98.30% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                   264757      1.70%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total             15604367                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                1240985     97.03%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    2      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     1      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%     97.03% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                   134      0.01%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%     97.04% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                  1011      0.08%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                   15      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                  26      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%     97.12% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                 26995      2.11%     99.23% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite                 8814      0.69%     99.92% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead              757      0.06%     99.98% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite             258      0.02%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass       107063      0.38%      0.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     23872011     84.60%     84.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult       121628      0.43%     85.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv        40492      0.14%     85.55% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd         8637      0.03%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     85.58% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt         2536      0.01%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     85.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd         7831      0.03%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     85.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu        16050      0.06%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            8      0.00%     85.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt        17035      0.06%     85.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc        14932      0.05%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     85.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift         2344      0.01%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd           10      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt           12      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            4      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     85.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      2855850     10.12%     95.92% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      1108573      3.93%     99.85% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead        25459      0.09%     99.94% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite        17728      0.06%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      28218203                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        1.772316                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            1278998                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.045325                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads                73195120                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               34554223                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       27828856                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                   235326                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                  161174                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses          113047                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   29271479                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                      118659                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         28076638                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                      2843492                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                   141565                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                           3959212                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       3389837                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                     1115720                       # Number of stores executed (Count)
system.cpu3.numRate                          1.763425                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                           2365                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                         317287                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.committedInsts                   13093603                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     24988219                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                              1.215987                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                         1.215987                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.822377                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.822377                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  39946810                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 23461475                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                     153361                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                     85316                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   19134296                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  12185144                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 11051542                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                    1296                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads       3066863                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores      1216915                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       229400                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores        69388                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                3994986                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          3717357                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect            83133                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2403118                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2398349                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.998015                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                  49588                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                26                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups          48216                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits             38759                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses            9457                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted         1662                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts        4857996                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls          29160                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts            83199                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples     14925435                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     1.674204                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     2.832861                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0        9779107     65.52%     65.52% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1         941456      6.31%     71.83% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         323920      2.17%     74.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3        1008736      6.76%     80.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4         271629      1.82%     82.58% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         313154      2.10%     84.67% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6         206310      1.38%     86.06% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         166415      1.11%     87.17% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8        1914708     12.83%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total     14925435                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            13093603                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              24988219                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    3436578                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      2425881                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                      18576                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   3174463                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                     96484                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   24823020                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                44857                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass        87208      0.35%      0.35% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     21248437     85.03%     85.38% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult       120804      0.48%     85.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv        37798      0.15%     86.02% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd         6363      0.03%     86.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     86.04% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt         2304      0.01%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     86.05% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd         7130      0.03%     86.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     86.08% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu        13046      0.05%     86.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            6      0.00%     86.13% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt        14648      0.06%     86.19% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc        12815      0.05%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     86.24% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift         1070      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd            4      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            6      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            2      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     86.25% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead      2405794      9.63%     95.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       994706      3.98%     99.86% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead        20087      0.08%     99.94% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite        15991      0.06%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     24988219                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples      1914708                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      3294370                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          3294370                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      3294370                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         3294370                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data       426455                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total         426455                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data       426455                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total        426455                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data  29526026947                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total  29526026947                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data  29526026947                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total  29526026947                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data      3720825                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total      3720825                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data      3720825                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total      3720825                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.114613                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.114613                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.114613                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.114613                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 69235.973191                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMissLatency::total 69235.973191                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 69235.973191                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMissLatency::total 69235.973191                       # average overall miss latency ((Cycle/Count))
system.cpu3.dcache.blockedCycles::no_mshrs       193084                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets        11926                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs        10928                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets          170                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs     17.668741                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets    70.152941                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks        69970                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total            69970                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data       296880                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total       296880                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data       296880                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total       296880                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       129575                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       129575                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       129575                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       129575                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data   7901138447                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total   7901138447                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data   7901138447                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total   7901138447                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.034824                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.034824                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.034824                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.034824                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 60977.337040                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 60977.337040                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 60977.337040                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 60977.337040                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.dcache.replacements                124884                       # number of replacements (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      2313865                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        2313865                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data       396250                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total       396250                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data  27224965000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total  27224965000                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      2710115                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      2710115                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.146212                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.146212                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 68706.536278                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 68706.536278                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data       296857                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total       296857                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data        99393                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total        99393                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data   5631160500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total   5631160500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.036675                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.036675                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 56655.503909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 56655.503909                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data       980505                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total        980505                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data        30205                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total        30205                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data   2301061947                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total   2301061947                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      1010710                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      1010710                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.029885                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.029885                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 76181.491376                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 76181.491376                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrHits::cpu3.data           23                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrHits::total           23                       # number of WriteReq MSHR hits (Count)
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data        30182                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total        30182                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data   2269977947                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total   2269977947                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.029862                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.029862                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 75209.659632                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 75209.659632                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse          508.066481                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs             3425025                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            125396                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             27.313670                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick             228000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data   508.066481                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.992317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.992317                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::1          384                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::2          117                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ageTaskId_1024::3           11                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses           7567046                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses          7567046                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1365835                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles              9446685                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  4175358                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles               532438                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                 84051                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             2303160                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                 1551                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              31057474                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                 7258                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           1375267                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      17240141                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    3994986                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2486696                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                     14131061                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 171128                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                1654                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles        10754                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.pendingQuiesceStallCycles           36                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu3.fetch.icacheWaitRetryStallCycles           31                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu3.fetch.cacheLines                  1236037                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                12644                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples          15604367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             2.079745                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            3.171813                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0                10153387     65.07%     65.07% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  268962      1.72%     66.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  509812      3.27%     70.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  532378      3.41%     73.47% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  228889      1.47%     74.94% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  242270      1.55%     76.49% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                  750000      4.81%     81.30% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  408873      2.62%     83.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 2509796     16.08%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total            15604367                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.250915                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       1.082811                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      1231432                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          1231432                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      1231432                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         1231432                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst         4605                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total           4605                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst         4605                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total          4605                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst    381935999                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total    381935999                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst    381935999                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total    381935999                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      1236037                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      1236037                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      1236037                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      1236037                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.003726                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.003726                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.003726                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.003726                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 82939.413464                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMissLatency::total 82939.413464                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 82939.413464                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMissLatency::total 82939.413464                       # average overall miss latency ((Cycle/Count))
system.cpu3.icache.blockedCycles::no_mshrs         1737                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs           20                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs     86.850000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks         3186                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total             3186                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst          906                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total          906                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst          906                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total          906                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst         3699                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total         3699                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst         3699                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total         3699                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst    309967000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total    309967000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst    309967000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total    309967000                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.002993                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.002993                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.002993                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.002993                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 83797.512841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 83797.512841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 83797.512841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 83797.512841                       # average overall mshr miss latency ((Cycle/Count))
system.cpu3.icache.replacements                  3186                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      1231432                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        1231432                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst         4605                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total         4605                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst    381935999                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total    381935999                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      1236037                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      1236037                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.003726                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.003726                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 82939.413464                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 82939.413464                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst          906                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total          906                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst         3699                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total         3699                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst    309967000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total    309967000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.002993                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.002993                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 83797.512841                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 83797.512841                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse          505.965221                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             1235131                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs              3699                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs            333.909435                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick             110000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst   505.965221                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.988213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.988213                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::1          401                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::2            3                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ageTaskId_1024::3          108                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           2475773                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          2475773                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                    84051                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   4422514                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                  244549                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              29851683                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                1936                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                 3066863                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts                1216915                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                24377                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                    39255                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                  181944                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents           254                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect         53930                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect        59245                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts              113175                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                27980746                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               27941903                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 21674844                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 35689143                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       1.754962                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.607323                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                     102789                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                 640982                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                 180                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                254                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores                206218                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                  14                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                  8765                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           2425881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean            20.766310                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev           51.766005                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               2111596     87.04%     87.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19               10273      0.42%     87.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               35229      1.45%     88.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39                6797      0.28%     89.20% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49                4356      0.18%     89.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59                3482      0.14%     89.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69                3289      0.14%     89.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79               10228      0.42%     90.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               35180      1.45%     91.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99                1179      0.05%     91.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109              1461      0.06%     91.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119              1101      0.05%     91.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129              1012      0.04%     91.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139              1119      0.05%     91.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149              1313      0.05%     91.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159              3489      0.14%     91.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169              9622      0.40%     92.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             23680      0.98%     93.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             45889      1.89%     95.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199            101524      4.19%     99.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             12577      0.52%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219              1071      0.04%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229               215      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239                59      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249                29      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259                 6      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269                14      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279                 5      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289                 4      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299                 2      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows              80      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value             623                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             2425881                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses                2816430                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                1115738                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     3912                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     2340                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                1237713                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                     2146                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                 84051                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1596293                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles                6134901                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles         25306                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  4410282                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles              3353534                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              30598917                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents                76070                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents                650037                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                643725                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents               1907757                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.fullRegistersEvents            214                       # Number of times there has been no free registers (Count)
system.cpu3.rename.renamedOperands           39196741                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                   78579723                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                44536251                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                   188584                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             31841937                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                 7354804                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                   1346                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing               1317                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                  2639318                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                        42848739                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       60372367                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                13093603                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  24988219                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.workload.numSyscalls                   79                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   477                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                 35708                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                   449                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                 36212                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                   521                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                 18203                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                   464                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                 35768                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    127802                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  477                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                35708                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                  449                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                36212                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                  521                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                18203                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                  464                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                35768                       # number of overall hits (Count)
system.l2.overallHits::total                   127802                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                3274                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data               88618                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                3262                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data               90200                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                3315                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data               87001                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                3234                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data               89628                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                  368532                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               3274                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data              88618                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst               3262                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data              90200                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst               3315                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data              87001                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst               3234                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data              89628                       # number of overall misses (Count)
system.l2.overallMisses::total                 368532                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      301099500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data     7201608498                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst      300853000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data     7304344999                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst      304682000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data     7119971000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst      299305998                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data     7256361996                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        30088226991                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     301099500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data    7201608498                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst     300853000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data    7304344999                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst     304682000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data    7119971000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst     299305998                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data    7256361996                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       30088226991                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              3751                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data            124326                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst              3711                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            126412                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst              3836                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            105204                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst              3698                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            125396                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total                496334                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             3751                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data           124326                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst             3711                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           126412                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst             3836                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           105204                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst             3698                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           125396                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total               496334                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.872834                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.712787                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.879008                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.713540                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.864181                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.826974                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.874527                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.714760                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.742508                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.872834                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.712787                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.879008                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.713540                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.864181                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.826974                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.874527                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.714760                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.742508                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 91966.860110                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu0.data 81265.752985                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.inst 92229.613734                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu1.data 80979.434579                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu2.inst 91910.105581                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu2.data 81837.806462                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu3.inst 92549.782931                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::cpu3.data 80960.882715                       # average overall miss latency ((Cycle/Count))
system.l2.demandAvgMissLatency::total    81643.458346                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.inst 91966.860110                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu0.data 81265.752985                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.inst 92229.613734                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu1.data 80979.434579                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu2.inst 91910.105581                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu2.data 81837.806462                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu3.inst 92549.782931                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::cpu3.data 80960.882715                       # average overall miss latency ((Cycle/Count))
system.l2.overallAvgMissLatency::total   81643.458346                       # average overall miss latency ((Cycle/Count))
system.l2.blockedCycles::no_mshrs                 198                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                  22                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                      9                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks               170197                       # number of writebacks (Count)
system.l2.writebacks::total                    170197                       # number of writebacks (Count)
system.l2.demandMshrMisses::cpu0.inst            3274                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data           88618                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst            3262                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data           90200                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst            3315                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data           87001                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst            3234                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data           89628                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total              368532                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           3274                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data          88618                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst           3262                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data          90200                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst           3315                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data          87001                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst           3234                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data          89628                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total             368532                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    268359500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data   6315428498                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst    268243000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data   6402344999                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst    271532000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data   6249961000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst    266965998                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data   6360081996                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    26402916991                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    268359500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data   6315428498                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst    268243000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data   6402344999                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst    271532000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data   6249961000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst    266965998                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data   6360081996                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   26402916991                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.872834                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.712787                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.879008                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.713540                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.864181                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.826974                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.874527                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.714760                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.742508                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.872834                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.712787                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.879008                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.713540                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.864181                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.826974                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.874527                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.714760                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.742508                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 81966.860110                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 71265.752985                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 82232.679338                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 70979.434579                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 81910.105581                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 71837.806462                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst 82549.782931                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 70960.882715                       # average overall mshr miss latency ((Cycle/Count))
system.l2.demandAvgMshrMissLatency::total 71643.485480                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 81966.860110                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 71265.752985                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 82232.679338                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 70979.434579                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 81910.105581                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 71837.806462                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst 82549.782931                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 70960.882715                       # average overall mshr miss latency ((Cycle/Count))
system.l2.overallAvgMshrMissLatency::total 71643.485480                       # average overall mshr miss latency ((Cycle/Count))
system.l2.replacements                         417158                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks        75486                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total          75486                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.hits::cpu0.inst            477                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst            449                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst            521                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst            464                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total               1911                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         3274                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst         3262                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst         3315                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst         3234                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total            13085                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    301099500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst    300853000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst    304682000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst    299305998                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total   1205940498                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         3751                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst         3711                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst         3836                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst         3698                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total          14996                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.872834                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.879008                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.864181                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.874527                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.872566                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 91966.860110                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst 92229.613734                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 91910.105581                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 92549.782931                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 92162.055636                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         3274                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst         3262                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst         3315                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst         3234                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total        13085                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    268359500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst    268243000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst    271532000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst    266965998                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total   1075100498                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.872834                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.879008                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.864181                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.874527                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.872566                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 81966.860110                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 82232.679338                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 81910.105581                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst 82549.782931                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 82162.819870                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data              1043                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data              1213                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data              1074                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data              1176                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                  4506                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data           24511                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data           24862                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data           24456                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data           24830                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total               98659                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data   2143753500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data   2170912500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data   2132532000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data   2164787000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     8611985000                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data         25554                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data         26075                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data         25530                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data         26006                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total            103165                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.959184                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.953480                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.957932                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.954780                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.956322                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 87460.874709                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 87318.498110                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 87198.724239                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 87184.333468                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 87290.414458                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data        24511                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data        24862                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data        24456                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data        24830                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total           98659                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data   1898643500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data   1922292500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data   1887972000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data   1916487000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   7625395000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.959184                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.953480                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.957932                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.954780                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.956322                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 77460.874709                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 77318.498110                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 77198.724239                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 77184.333468                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 77290.414458                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data         34665                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data         34999                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data         17129                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data         34592                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            121385                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data        64107                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data        65338                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data        62545                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data        64798                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total          256788                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data   5057854998                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data   5133432499                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data   4987439000                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data   5091574996                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total  20270301493                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data        98772                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       100337                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data        79674                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data        99390                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        378173                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.649040                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.651186                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.785011                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.651957                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.679023                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 78897.078291                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 78567.334461                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 79741.610041                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 78576.113399                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 78937.884531                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::cpu0.data        64107                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data        65338                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data        62545                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data        64798                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total       256788                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data   4416784998                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data   4480052499                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data   4361989000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data   4443594996                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total  17702421493                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.649040                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.651186                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.785011                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.651957                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.679023                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 68897.078291                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 68567.334461                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 69741.610041                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 68576.113399                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 68937.884531                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data             4108                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data             4251                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data             3519                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data             4173                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                16051                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.misses::cpu0.data             33                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu1.data              6                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu2.data             28                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::cpu3.data              6                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.misses::total                 73                       # number of UpgradeReq misses (Count)
system.l2.UpgradeReq.missLatency::cpu0.data        38500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu2.data        38500                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::cpu3.data        69000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.missLatency::total        146000                       # number of UpgradeReq miss ticks (Tick)
system.l2.UpgradeReq.accesses::cpu0.data         4141                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data         4257                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data         3547                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data         4179                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total            16124                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.missRate::cpu0.data     0.007969                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu1.data     0.001409                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu2.data     0.007894                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::cpu3.data     0.001436                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.missRate::total         0.004527                       # miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMissLatency::cpu0.data  1166.666667                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu2.data         1375                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::cpu3.data        11500                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMissLatency::total         2000                       # average UpgradeReq miss latency ((Tick/Count))
system.l2.UpgradeReq.mshrMisses::cpu0.data           33                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu1.data            6                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu2.data           28                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::cpu3.data            6                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMisses::total             73                       # number of UpgradeReq MSHR misses (Count)
system.l2.UpgradeReq.mshrMissLatency::cpu0.data      1288500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu1.data       167500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu2.data       952500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::cpu3.data       222000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissLatency::total      2630500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2.UpgradeReq.mshrMissRate::cpu0.data     0.007969                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu1.data     0.001409                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu2.data     0.007894                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::cpu3.data     0.001436                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.mshrMissRate::total     0.004527                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2.UpgradeReq.avgMshrMissLatency::cpu0.data 39045.454545                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu1.data 27916.666667                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu2.data 34017.857143                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::cpu3.data        37000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.avgMshrMissLatency::total 36034.246575                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks        12943                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total            12943                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks        12943                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total        12943                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       260069                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           260069                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       260069                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       260069                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                  2044.326876                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       929103                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     419206                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       2.216340                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       84500                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks     243.047080                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       10.181464                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data      437.272403                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst       11.443169                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data      443.141731                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst       11.135248                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data      431.253607                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst       10.627502                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data      446.224673                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.118675                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.004971                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.213512                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.005587                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.216378                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.005437                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.210573                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.005189                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.217883                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.998206                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  246                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 1785                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   17                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                    4437890                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                   4437890                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::cpu0.inst                   165                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu0.data                 20869                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.inst                   147                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu1.data                 21676                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.inst                   172                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu2.data                 19604                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.inst                   134                       # number of demand (read+write) hits (Count)
system.l3.demandHits::cpu3.data                 21574                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                     84341                       # number of demand (read+write) hits (Count)
system.l3.overallHits::cpu0.inst                  165                       # number of overall hits (Count)
system.l3.overallHits::cpu0.data                20869                       # number of overall hits (Count)
system.l3.overallHits::cpu1.inst                  147                       # number of overall hits (Count)
system.l3.overallHits::cpu1.data                21676                       # number of overall hits (Count)
system.l3.overallHits::cpu2.inst                  172                       # number of overall hits (Count)
system.l3.overallHits::cpu2.data                19604                       # number of overall hits (Count)
system.l3.overallHits::cpu3.inst                  134                       # number of overall hits (Count)
system.l3.overallHits::cpu3.data                21574                       # number of overall hits (Count)
system.l3.overallHits::total                    84341                       # number of overall hits (Count)
system.l3.demandMisses::cpu0.inst                3109                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu0.data               67749                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.inst                3115                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu1.data               68524                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.inst                3143                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu2.data               67397                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.inst                3100                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::cpu3.data               68054                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                  284191                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::cpu0.inst               3109                       # number of overall misses (Count)
system.l3.overallMisses::cpu0.data              67749                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.inst               3115                       # number of overall misses (Count)
system.l3.overallMisses::cpu1.data              68524                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.inst               3143                       # number of overall misses (Count)
system.l3.overallMisses::cpu2.data              67397                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.inst               3100                       # number of overall misses (Count)
system.l3.overallMisses::cpu3.data              68054                       # number of overall misses (Count)
system.l3.overallMisses::total                 284191                       # number of overall misses (Count)
system.l3.demandMissLatency::cpu0.inst      229526500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu0.data     4991800002                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.inst      229868000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu1.data     5047858001                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.inst      232114500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu2.data     4965510500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.inst      229090502                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::cpu3.data     5013582004                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total        20939350009                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::cpu0.inst     229526500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu0.data    4991800002                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.inst     229868000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu1.data    5047858001                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.inst     232114500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu2.data    4965510500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.inst     229090502                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::cpu3.data    5013582004                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total       20939350009                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::cpu0.inst              3274                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu0.data             88618                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.inst              3262                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu1.data             90200                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.inst              3315                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu2.data             87001                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.inst              3234                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::cpu3.data             89628                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total                368532                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.inst             3274                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu0.data            88618                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.inst             3262                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu1.data            90200                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.inst             3315                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu2.data            87001                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.inst             3234                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::cpu3.data            89628                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total               368532                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::cpu0.inst          0.949603                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu0.data          0.764506                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.inst          0.954936                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu1.data          0.759690                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.inst          0.948115                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu2.data          0.774669                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.inst          0.958565                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::cpu3.data          0.759294                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.771143                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::cpu0.inst         0.949603                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu0.data         0.764506                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.inst         0.954936                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu1.data         0.759690                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.inst         0.948115                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu2.data         0.774669                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.inst         0.958565                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::cpu3.data         0.759294                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.771143                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::cpu0.inst 73826.471534                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu0.data 73680.792366                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.inst 73793.900482                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu1.data 73665.547852                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.inst 73851.256761                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu2.data 73675.541938                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.inst 73900.161935                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::cpu3.data 73670.643959                       # average overall miss latency ((Cycle/Count))
system.l3.demandAvgMissLatency::total    73680.552899                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.inst 73826.471534                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu0.data 73680.792366                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.inst 73793.900482                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu1.data 73665.547852                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.inst 73851.256761                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu2.data 73675.541938                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.inst 73900.161935                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::cpu3.data 73670.643959                       # average overall miss latency ((Cycle/Count))
system.l3.overallAvgMissLatency::total   73680.552899                       # average overall miss latency ((Cycle/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks               114017                       # number of writebacks (Count)
system.l3.writebacks::total                    114017                       # number of writebacks (Count)
system.l3.demandMshrMisses::cpu0.inst            3109                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu0.data           67749                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.inst            3115                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu1.data           68524                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.inst            3143                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu2.data           67397                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.inst            3100                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::cpu3.data           68054                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total              284191                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.inst           3109                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu0.data          67749                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.inst           3115                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu1.data          68524                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.inst           3143                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu2.data          67397                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.inst           3100                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::cpu3.data          68054                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total             284191                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::cpu0.inst    179782500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu0.data   3907816002                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.inst    180044000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu1.data   3951474001                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.inst    181826500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu2.data   3887158500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.inst    179490502                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::cpu3.data   3924718004                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total    16392310009                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.inst    179782500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu0.data   3907816002                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.inst    180044000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu1.data   3951474001                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.inst    181826500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu2.data   3887158500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.inst    179490502                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::cpu3.data   3924718004                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total   16392310009                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::cpu0.inst      0.949603                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu0.data      0.764506                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.inst      0.954936                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu1.data      0.759690                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.inst      0.948115                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu2.data      0.774669                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.inst      0.958565                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::cpu3.data      0.759294                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.771143                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.inst     0.949603                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu0.data     0.764506                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.inst     0.954936                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu1.data     0.759690                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.inst     0.948115                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu2.data     0.774669                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.inst     0.958565                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::cpu3.data     0.759294                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.771143                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::cpu0.inst 57826.471534                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu0.data 57680.792366                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.inst 57799.036918                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu1.data 57665.547852                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.inst 57851.256761                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu2.data 57675.541938                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.inst 57900.161935                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::cpu3.data 57670.643959                       # average overall mshr miss latency ((Cycle/Count))
system.l3.demandAvgMshrMissLatency::total 57680.609199                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.inst 57826.471534                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu0.data 57680.792366                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.inst 57799.036918                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu1.data 57665.547852                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.inst 57851.256761                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu2.data 57675.541938                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.inst 57900.161935                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::cpu3.data 57670.643959                       # average overall mshr miss latency ((Cycle/Count))
system.l3.overallAvgMshrMissLatency::total 57680.609199                       # average overall mshr miss latency ((Cycle/Count))
system.l3.replacements                         283028                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks        16459                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total          16459                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadExReq.hits::cpu0.data              3042                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu1.data              3142                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu2.data              3148                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::cpu3.data              3204                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.hits::total                 12536                       # number of ReadExReq hits (Count)
system.l3.ReadExReq.misses::cpu0.data           21469                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu1.data           21720                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu2.data           21308                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::cpu3.data           21626                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total               86123                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::cpu0.data   1578047000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu1.data   1596050500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu2.data   1566179000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::cpu3.data   1589646500                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     6329923000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::cpu0.data         24511                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu1.data         24862                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu2.data         24456                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::cpu3.data         24830                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total             98659                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::cpu0.data      0.875892                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu1.data      0.873622                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu2.data      0.871279                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::cpu3.data      0.870963                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total          0.872936                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::cpu0.data 73503.516698                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu1.data 73482.988029                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu2.data 73501.924160                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::cpu3.data 73506.265606                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 73498.635672                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::cpu0.data        21469                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu1.data        21720                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu2.data        21308                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::cpu3.data        21626                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total           86123                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::cpu0.data   1234543000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu1.data   1248530500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu2.data   1225251000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::cpu3.data   1243630500                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   4951955000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::cpu0.data     0.875892                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu1.data     0.873622                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu2.data     0.871279                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::cpu3.data     0.870963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total      0.872936                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::cpu0.data 57503.516698                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu1.data 57482.988029                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu2.data 57501.924160                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::cpu3.data 57506.265606                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 57498.635672                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.hits::cpu0.inst           165                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu0.data         17827                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.inst           147                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu1.data         18534                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.inst           172                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu2.data         16456                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.inst           134                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::cpu3.data         18370                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.hits::total             71805                       # number of ReadSharedReq hits (Count)
system.l3.ReadSharedReq.misses::cpu0.inst         3109                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu0.data        46280                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.inst         3115                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu1.data        46804                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.inst         3143                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu2.data        46089                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.inst         3100                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::cpu3.data        46428                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.misses::total          198068                       # number of ReadSharedReq misses (Count)
system.l3.ReadSharedReq.missLatency::cpu0.inst    229526500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu0.data   3413753002                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.inst    229868000                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu1.data   3451807501                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.inst    232114500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu2.data   3399331500                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.inst    229090502                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::cpu3.data   3423935504                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.missLatency::total  14609427009                       # number of ReadSharedReq miss ticks (Tick)
system.l3.ReadSharedReq.accesses::cpu0.inst         3274                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu0.data        64107                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.inst         3262                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu1.data        65338                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.inst         3315                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu2.data        62545                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.inst         3234                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::cpu3.data        64798                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.accesses::total        269873                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l3.ReadSharedReq.missRate::cpu0.inst     0.949603                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu0.data     0.721918                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.inst     0.954936                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu1.data     0.716337                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.inst     0.948115                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu2.data     0.736893                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.inst     0.958565                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::cpu3.data     0.716504                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.missRate::total      0.733930                       # miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMissLatency::cpu0.inst 73826.471534                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu0.data 73763.029430                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.inst 73793.900482                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu1.data 73750.267093                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.inst 73851.256761                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu2.data 73755.809412                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.inst 73900.161935                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::cpu3.data 73747.210821                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMissLatency::total 73759.653296                       # average ReadSharedReq miss latency ((Tick/Count))
system.l3.ReadSharedReq.mshrMisses::cpu0.inst         3109                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu0.data        46280                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.inst         3115                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu1.data        46804                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.inst         3143                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu2.data        46089                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.inst         3100                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::cpu3.data        46428                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMisses::total       198068                       # number of ReadSharedReq MSHR misses (Count)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.inst    179782500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu0.data   2673273002                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.inst    180044000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu1.data   2702943501                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.inst    181826500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu2.data   2661907500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.inst    179490502                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::cpu3.data   2681087504                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissLatency::total  11440355009                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l3.ReadSharedReq.mshrMissRate::cpu0.inst     0.949603                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu0.data     0.721918                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.inst     0.954936                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu1.data     0.716337                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.inst     0.948115                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu2.data     0.736893                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.inst     0.958565                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::cpu3.data     0.716504                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.mshrMissRate::total     0.733930                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.inst 57826.471534                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu0.data 57763.029430                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.inst 57799.036918                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu1.data 57750.267093                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.inst 57851.256761                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu2.data 57755.809412                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.inst 57900.161935                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::cpu3.data 57747.210821                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.ReadSharedReq.avgMshrMissLatency::total 57759.734076                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.hits::cpu0.data               18                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu1.data                6                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu2.data               21                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::cpu3.data                4                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.hits::total                   49                       # number of UpgradeReq hits (Count)
system.l3.UpgradeReq.misses::cpu0.data             15                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu2.data              7                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::cpu3.data              2                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.misses::total                 24                       # number of UpgradeReq misses (Count)
system.l3.UpgradeReq.accesses::cpu0.data           33                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu1.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu2.data           28                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::cpu3.data            6                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.accesses::total               73                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l3.UpgradeReq.missRate::cpu0.data     0.454545                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu2.data     0.250000                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::cpu3.data     0.333333                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.missRate::total         0.328767                       # miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMisses::cpu0.data           15                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu2.data            7                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::cpu3.data            2                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMisses::total             24                       # number of UpgradeReq MSHR misses (Count)
system.l3.UpgradeReq.mshrMissLatency::cpu0.data       380828                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu2.data       182000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::cpu3.data        56500                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissLatency::total       619328                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l3.UpgradeReq.mshrMissRate::cpu0.data     0.454545                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu2.data     0.250000                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::cpu3.data     0.333333                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.mshrMissRate::total     0.328767                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l3.UpgradeReq.avgMshrMissLatency::cpu0.data 25388.533333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu2.data        26000                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::cpu3.data        28250                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.UpgradeReq.avgMshrMissLatency::total 25805.333333                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks       170197                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total           170197                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks       170197                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total       170197                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                  8121.437125                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                       717534                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                     291220                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                       2.463890                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                       68000                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::writebacks     167.655897                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.inst       63.442452                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu0.data     1925.580558                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.inst       61.299769                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu1.data     1919.639474                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.inst       70.759887                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu2.data     1923.714288                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.inst       60.909945                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu3.data     1928.434855                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::writebacks           0.020466                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.inst            0.007744                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu0.data            0.235056                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.inst            0.007483                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu1.data            0.234331                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.inst            0.008638                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu2.data            0.234828                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.inst            0.007435                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu3.data            0.235405                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                0.991386                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024           8192                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::0                  179                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::1                 3603                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                 4382                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                   28                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   12035508                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  12035508                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.bytesRead::cpu0.inst          198976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu0.data         4335936                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.inst          199296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu1.data         4385536                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu2.inst          201152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu2.data         4313408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu3.inst          198400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::cpu3.data         4355456                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesRead::total            18188160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu0.inst       198976                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu1.inst       199296                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu2.inst       201152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::cpu3.inst       198400                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesInstRead::total          797824                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.bytesWritten::writebacks      7297088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.bytesWritten::total          7297088                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.numReads::cpu0.inst             3109                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu0.data            67749                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.inst             3114                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu1.data            68524                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu2.inst             3143                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu2.data            67397                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu3.inst             3100                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::cpu3.data            68054                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numReads::total               284190                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.numWrites::writebacks         114017                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.numWrites::total              114017                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.bwRead::cpu0.inst           24941928                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu0.data          543515815                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.inst           24982040                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu1.data          549733246                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu2.inst           25214693                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu2.data          540691897                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu3.inst           24869725                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::cpu3.data          545962675                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwRead::total             2279912018                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu0.inst       24941928                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu1.inst       24982040                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu2.inst       25214693                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::cpu3.inst       24869725                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwInstRead::total          100008386                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::writebacks        914700477                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwWrite::total             914700477                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::writebacks        914700477                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.inst          24941928                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu0.data         543515815                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.inst          24982040                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu1.data         549733246                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu2.inst          25214693                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu2.data         540691897                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu3.inst          24869725                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::cpu3.data         545962675                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.bwTotal::total            3194612495                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp              198067                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty        114017                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict            160398                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq                24                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              86123                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             86123                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq         198067                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port       842819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total       842819                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  842819                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port     25485248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total     25485248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 25485248                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples             350419                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                   350419    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total               350419                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer8.occupancy          1197901640                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer8.utilization               0.2                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         1420950000                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.2                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         647273                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests       296885                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp             393176                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       430487                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean        12951                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict           491254                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq            16124                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp           16124                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq            103165                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp           103165                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq          15004                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        378173                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port        10742                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port       380748                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port        10626                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port       387238                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port        10999                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port       322194                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port        10583                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port       384034                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                1517164                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       447360                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     12389376                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port       442304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     12586944                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port       458304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      9970304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port       440576                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     12503424                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total                49238592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                          442459                       # Total snoops (Count)
system.tol2bus.snoopTraffic                  10907264                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples            954926                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.159183                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.365930                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                  802947     84.08%     84.08% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                  151950     15.91%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                      29      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               2                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total              954926                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy          775384489                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           5634986                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         189337414                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy          5551993                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        190923982                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy           5576489                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         192535395                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy           5776960                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         160361900                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       1004718                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests       508367                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests           48                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops          151927                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops       151898                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops           29                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp             269872                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty       284214                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict           364227                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeReq               73                       # Transaction distribution (Count)
system.tol3bus.transDist::UpgradeResp              73                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq             98659                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp            98659                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadSharedReq        269873                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port      1102622                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port     34478592                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                          283028                       # Total snoops (Count)
system.tol3bus.snoopTraffic                   7297088                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples            651633                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.038815                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.193153                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                  626340     96.12%     96.12% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                   25293      3.88%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total              651633                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED   7977571000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy          537206009                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy         552833000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests        734018                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests       365504                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops           25293                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops        25293                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
