vhdl xil_defaultlib  \
"../../../bd/design_1/ip/design_1_top_level_0_2/sim/design_1_top_level_0_2.vhd" \
"../../../bd/design_1/sim/design_1.vhd" \

nosort
