$date
	Wed Aug 24 10:41:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module example3_tb $end
$var wire 1 ! f $end
$var reg 1 " a $end
$var reg 1 # b $end
$var reg 1 $ c $end
$var reg 1 % d $end
$scope module ex3 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 ! f $end
$var wire 1 & g $end
$var wire 1 ' h $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0'
0&
0%
0$
0#
0"
0!
$end
#20
1%
#40
0!
1'
1$
#60
0'
0%
0$
1#
#80
1%
#100
1'
0%
1$
#120
1%
#140
0'
0%
0$
0#
1"
#160
1%
#180
1'
0%
1$
#200
1%
#220
1&
0%
0$
1#
#240
1%
#260
0%
1$
#280
1%
#300
