<!DOCTYPE html>
<html>
<head>
  <meta charset="utf-8"/>
  <style>
    table.head, table.foot { width: 100%; }
    td.head-rtitle, td.foot-os { text-align: right; }
    td.head-vol { text-align: center; }
    div.Pp { margin: 1ex 0ex; }
  </style>
  <title>VASY(1)</title>
</head>
<body>
<table class="head">
  <tr>
    <td class="head-ltitle">VASY(1)</td>
    <td class="head-vol">CAO-VLSI Reference Manual</td>
    <td class="head-rtitle">VASY(1)</td>
  </tr>
</table>
<div class="manual-text">
<h1 class="Sh" title="Sh" id="NAME"><a class="selflink" href="#NAME">NAME</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">VASY - VHDL Analyzer for Synthesis</dt>
  <dd class="It-tag">
    <div style="height: 1.00em;">&#x00A0;</div>
    See the file man1/alc_origin.1.
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="SYNOPSIS"><a class="selflink" href="#SYNOPSIS">SYNOPSIS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">vasy [-VpavsoipSHL] [-C num] [-E num] [-I format] [-P file]
    filename [outname]</dt>
  <dd class="It-tag">
    <div>&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="DESCRIPTION"><a class="selflink" href="#DESCRIPTION">DESCRIPTION</a></h1>
<b>VASY</b> is a hierarchical VHDL Analyzer for Synthesis. <b>VASY</b> performs
  a semantic analysis of a VHDL RTL description <b>filename</b>, with a VHDL
  subset much more extended than the Alliance one (see vasy(5) for more
  details), and identifies with precision all the memorizing elements and
  tristate buffers.
<div>&#x00A0;</div>
During its analysis, <b>VASY</b> expands generic parameters, executes generic
  map and generate statements, and also unrolls static FOR loops.
<div>&#x00A0;</div>
At the end, <b>VASY</b> drives an equivalent description <b>outname</b> (in
  Verilog or VHDL format) accepted by most of synthesis tools.
<div>&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
<h1 class="Sh" title="Sh" id="ENVIRONMENT_VARIABLES"><a class="selflink" href="#ENVIRONMENT_VARIABLES">ENVIRONMENT
  VARIABLES</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">MBK_WORK_LIB(1)</dt>
  <dd class="It-tag">indicates the path to the read/write directory for the
      session.
    <div>&#x00A0;</div>
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="OPTIONS"><a class="selflink" href="#OPTIONS">OPTIONS</a></h1>
<dl class="Bl-tag">
  <dt class="It-tag">-V</dt>
  <dd class="It-tag">Verbose mode on. Each step of the analysis is displayed on
      the standard output.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-v</dt>
  <dd class="It-tag">Drives an equivalent description in <b>Verilog</b>
    format.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-a</dt>
  <dd class="It-tag">Drives an equivalent description in Alliance VHDL format
      <b>vbe</b>(5) and/or <b>vst</b>(5). We can note that with this option, all
      arithmetic operators are expanded in an equivalent set of boolean
      expressions, because these operators don't belong to the Alliance VHDL
      subset.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-s</dt>
  <dd class="It-tag">Drives an equivalent VHDL description (with the extention
      <b>.vhd</b>) accepted by most of industrial synthesis tools.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-S</dt>
  <dd class="It-tag">Uses Std_logic instead of Bit (taken into account only with
      option -s).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-i</dt>
  <dd class="It-tag">Drives initial signal values (taken into account only with
      option -s).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-I format</dt>
  <dd class="It-tag">Specifies the VHDL input format such as Alliance VHDL
      format <b>vbe</b>(5), <b>vst</b>(5) or industrial VHDL format <b>vhd</b>
      or <b>vhdl</b>.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-H</dt>
  <dd class="It-tag">In a structural description, all model of instances are
      recursively analyzed. (By default <b>VASY</b> analyzes only models with
      generic parameters) The leaves cells are defined by a file called CATAL
      (see catal(5) for details).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-o</dt>
  <dd class="It-tag">Authorizes to overwrite existing files.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-p</dt>
  <dd class="It-tag">Adds power supply connectors (vdd and vss). Usefull option
      to enter in Alliance.</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-C num</dt>
  <dd class="It-tag">When the size of the adder is greater or equal to
      <b>num</b> a Carry Look Ahead adder is generated, instead of a Ripple
      Carry adder. (taken into account only with option -a).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-E num</dt>
  <dd class="It-tag">Comparators are expanded in an equivalent set of boolean
      expressions, when their size is greater than <b>num</b> (taken into
      account only with option -a).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-L</dt>
  <dd class="It-tag">A file .lax (see lax(5) for details) is generated. This
      file contains the list of all signals that must be kept during the
      synthesis step, using <b>boom</b> (see boom(1) for details). (taken into
      account only with option -a).</dd>
</dl>
<dl class="Bl-tag">
  <dt class="It-tag">-P file</dt>
  <dd class="It-tag">Specifies a 'file.pkg' containing a list of logical and
      physical package name:
    <pre>
# Example
work.constants.all  : pkg_constants
work.components.all : pkg_components
    </pre>
    <div style="height: 1.00em;">&#x00A0;</div>
  </dd>
</dl>
<h1 class="Sh" title="Sh" id="SEE_ALSO"><a class="selflink" href="#SEE_ALSO">SEE
  ALSO</a></h1>
<b>vasy</b>(5), <b>vbe</b>(5), <b>vhdl</b>(5), <b>catal</b>(5). <b>lax</b>(5).
  <b>asimut</b>(1), <b>boom</b>(1), <b>MBK_WORK_LIB</b>(1).
  <b>MBK_CATA_LIB</b>(1). <b>MBK_CATAL_NAME</b>(1).
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
See the file man1/alc_bug_report.1.
<div style="height: 1.00em;">&#x00A0;</div>
<div style="height: 1.00em;">&#x00A0;</div>
</div>
<table class="foot">
  <tr>
    <td class="foot-date">November 26, 1999</td>
    <td class="foot-os">ASIM/LIP6</td>
  </tr>
</table>
</body>
</html>
