<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : Interrupt Status Register - irqstat</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : Interrupt Status Register - irqstat</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___q_s_p_i.html">Component : QSPI Flash Controller Module Registers - ALT_QSPI</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>The status fields in this register are set when the described event occurs and the interrupt is enabled in the mask register. When any of these bit fields are set, the interrupt output is asserted high. The fields are each cleared by writing a 1 to the field. Note that bit fields 7 thru 11 are only valid when legacy SPI mode is active.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">Underflow Detected</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">Indirect Operation Complete</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">Indirect Read Reject</a> </td></tr>
<tr>
<td align="left">[4] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">Protected Area Write Attempt</a> </td></tr>
<tr>
<td align="left">[5] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">Illegal AHB Access Detected</a> </td></tr>
<tr>
<td align="left">[6] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">Transfer Watermark Reached</a> </td></tr>
<tr>
<td align="left">[7] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">Receive Overflow</a> </td></tr>
<tr>
<td align="left">[8] </td><td align="left">RW </td><td align="left">0x1 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">Transmit FIFO Compared to Threshold</a> </td></tr>
<tr>
<td align="left">[9] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">Transmit FIFO Full</a> </td></tr>
<tr>
<td align="left">[10] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">Receive FIFO Compared to Threshold</a> </td></tr>
<tr>
<td align="left">[11] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">Receive FIFO Full</a> </td></tr>
<tr>
<td align="left">[12] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">Indirect Read Partition overflow</a> </td></tr>
<tr>
<td align="left">[31:13] </td><td align="left">??? </td><td align="left">0x0 </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Underflow Detected - underflowdet </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp49b2d0da60c020ce1c310a63353b03e5"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_UNDERFLOWDET"></a></p>
<p>An underflow is detected when an attempt to transfer data is made when the transmit FIFO is empty. This may occur when the AHB write data is being supplied too slowly to keep up with the requested write operation. This bit is reset only by a system reset and cleared only when the register is read.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaea01dbe5b71bd65cda7ea964678d3341">ALT_QSPI_IRQSTAT_UNDERFLOWDET_E_UNDERFLOW</a> </td><td align="left">0x1 </td><td align="left">Underflow </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6871f5fe3920da8582c2b407e83e708a">ALT_QSPI_IRQSTAT_UNDERFLOWDET_E_NOUNDERFLOW</a> </td><td align="left">0x0 </td><td align="left">No Underflow </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaea01dbe5b71bd65cda7ea964678d3341"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaea01dbe5b71bd65cda7ea964678d3341">ALT_QSPI_IRQSTAT_UNDERFLOWDET_E_UNDERFLOW</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaea01dbe5b71bd65cda7ea964678d3341"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6871f5fe3920da8582c2b407e83e708a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6871f5fe3920da8582c2b407e83e708a">ALT_QSPI_IRQSTAT_UNDERFLOWDET_E_NOUNDERFLOW</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6871f5fe3920da8582c2b407e83e708a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42aed245a1824f160ba7b19e50ee9c50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga42aed245a1824f160ba7b19e50ee9c50">ALT_QSPI_IRQSTAT_UNDERFLOWDET_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga42aed245a1824f160ba7b19e50ee9c50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga155420fafdef7e7fb7a633634c874514"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga155420fafdef7e7fb7a633634c874514">ALT_QSPI_IRQSTAT_UNDERFLOWDET_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga155420fafdef7e7fb7a633634c874514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f8fded29f366ee15093c829b942be36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6f8fded29f366ee15093c829b942be36">ALT_QSPI_IRQSTAT_UNDERFLOWDET_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6f8fded29f366ee15093c829b942be36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga07945cfb77eb3b31897ea472fb6031bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga07945cfb77eb3b31897ea472fb6031bc">ALT_QSPI_IRQSTAT_UNDERFLOWDET_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga07945cfb77eb3b31897ea472fb6031bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8700fe80318c55619c5817c3b4482446"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8700fe80318c55619c5817c3b4482446">ALT_QSPI_IRQSTAT_UNDERFLOWDET_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga8700fe80318c55619c5817c3b4482446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2a712a2da3f3f04775ab81eb1cec571"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gab2a712a2da3f3f04775ab81eb1cec571">ALT_QSPI_IRQSTAT_UNDERFLOWDET_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab2a712a2da3f3f04775ab81eb1cec571"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa34dc0e9104b1c87edc9d397cb416fcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaa34dc0e9104b1c87edc9d397cb416fcf">ALT_QSPI_IRQSTAT_UNDERFLOWDET_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:gaa34dc0e9104b1c87edc9d397cb416fcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2929bd2d5b4e617ec87aac20cfa9f4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2929bd2d5b4e617ec87aac20cfa9f4e0">ALT_QSPI_IRQSTAT_UNDERFLOWDET_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga2929bd2d5b4e617ec87aac20cfa9f4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Operation Complete - indopdone </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp1e504edd51192344c405f2dbef8df05e"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_INDOPDONE"></a></p>
<p>Controller has completed last triggered indirect operation</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae40a2a350c7a5347de481cf9a729dee1">ALT_QSPI_IRQSTAT_INDOPDONE_E_INDIRECTOP</a> </td><td align="left">0x1 </td><td align="left">Completed Indirect Operation </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6d2e59af87f32134cdbcc08432c17628">ALT_QSPI_IRQSTAT_INDOPDONE_E_NOINDIRECTOP</a> </td><td align="left">0x0 </td><td align="left">No Indirect Operation </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae40a2a350c7a5347de481cf9a729dee1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae40a2a350c7a5347de481cf9a729dee1">ALT_QSPI_IRQSTAT_INDOPDONE_E_INDIRECTOP</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae40a2a350c7a5347de481cf9a729dee1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d2e59af87f32134cdbcc08432c17628"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6d2e59af87f32134cdbcc08432c17628">ALT_QSPI_IRQSTAT_INDOPDONE_E_NOINDIRECTOP</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6d2e59af87f32134cdbcc08432c17628"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab986aa926c49f855a21b3ec281bd44a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaab986aa926c49f855a21b3ec281bd44a">ALT_QSPI_IRQSTAT_INDOPDONE_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaab986aa926c49f855a21b3ec281bd44a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga400d7561d6463a9da1108cbf6dc71e4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga400d7561d6463a9da1108cbf6dc71e4c">ALT_QSPI_IRQSTAT_INDOPDONE_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:ga400d7561d6463a9da1108cbf6dc71e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b8b868fcc5d31c9dbb24430ccd4cc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaa9b8b868fcc5d31c9dbb24430ccd4cc9">ALT_QSPI_IRQSTAT_INDOPDONE_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaa9b8b868fcc5d31c9dbb24430ccd4cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48be27c3667f79a0ffafd456100e00d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga48be27c3667f79a0ffafd456100e00d1">ALT_QSPI_IRQSTAT_INDOPDONE_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:ga48be27c3667f79a0ffafd456100e00d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fa0fe7e82ef283a84ef561d4773013d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga7fa0fe7e82ef283a84ef561d4773013d">ALT_QSPI_IRQSTAT_INDOPDONE_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga7fa0fe7e82ef283a84ef561d4773013d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7517721ca10d3fa7ba1e21d3b401b8b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gab7517721ca10d3fa7ba1e21d3b401b8b">ALT_QSPI_IRQSTAT_INDOPDONE_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gab7517721ca10d3fa7ba1e21d3b401b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ad3fa6d0a4ae36d337bd06e920a0c73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga0ad3fa6d0a4ae36d337bd06e920a0c73">ALT_QSPI_IRQSTAT_INDOPDONE_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:ga0ad3fa6d0a4ae36d337bd06e920a0c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a1c614428b1b4eb8fa0ddcf01eb90b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga10a1c614428b1b4eb8fa0ddcf01eb90b">ALT_QSPI_IRQSTAT_INDOPDONE_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:ga10a1c614428b1b4eb8fa0ddcf01eb90b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Read Reject - indrdreject </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp00b67730a4a5e19e07cc6d68e0c2de2a"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_INDRDREJECT"></a></p>
<p>Indirect operation was requested but could not be accepted. Two indirect operations already in storage.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga4bc280875878a2ff6d25e2f5c3e28755">ALT_QSPI_IRQSTAT_INDRDREJECT_E_INDIRECTREQ</a> </td><td align="left">0x1 </td><td align="left">Indirect Operation Requested </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga3c3d3c1b6a49f9a9c28229acb000f971">ALT_QSPI_IRQSTAT_INDRDREJECT_E_NOINDIRECTREQ</a> </td><td align="left">0x0 </td><td align="left">No Indirect Operation </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4bc280875878a2ff6d25e2f5c3e28755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga4bc280875878a2ff6d25e2f5c3e28755">ALT_QSPI_IRQSTAT_INDRDREJECT_E_INDIRECTREQ</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4bc280875878a2ff6d25e2f5c3e28755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c3d3c1b6a49f9a9c28229acb000f971"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga3c3d3c1b6a49f9a9c28229acb000f971">ALT_QSPI_IRQSTAT_INDRDREJECT_E_NOINDIRECTREQ</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3c3d3c1b6a49f9a9c28229acb000f971"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1cbcf41df07a8bd4fb4212a3e759ed51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga1cbcf41df07a8bd4fb4212a3e759ed51">ALT_QSPI_IRQSTAT_INDRDREJECT_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga1cbcf41df07a8bd4fb4212a3e759ed51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63baec524b0b5268e4cefef443627cb2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga63baec524b0b5268e4cefef443627cb2">ALT_QSPI_IRQSTAT_INDRDREJECT_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga63baec524b0b5268e4cefef443627cb2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8df55cedc5127ea132fcb8b9f3a8efe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8df55cedc5127ea132fcb8b9f3a8efe6">ALT_QSPI_IRQSTAT_INDRDREJECT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8df55cedc5127ea132fcb8b9f3a8efe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14247b383b80211b6c728a9c86fd8f4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga14247b383b80211b6c728a9c86fd8f4e">ALT_QSPI_IRQSTAT_INDRDREJECT_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga14247b383b80211b6c728a9c86fd8f4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga369866031f0d487a82758346e0ef1fe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga369866031f0d487a82758346e0ef1fe1">ALT_QSPI_IRQSTAT_INDRDREJECT_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga369866031f0d487a82758346e0ef1fe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga907e56b76123197d10eac25763b5b28c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga907e56b76123197d10eac25763b5b28c">ALT_QSPI_IRQSTAT_INDRDREJECT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga907e56b76123197d10eac25763b5b28c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fdcc74f7804c1d44badc320fd80d435"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga1fdcc74f7804c1d44badc320fd80d435">ALT_QSPI_IRQSTAT_INDRDREJECT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:ga1fdcc74f7804c1d44badc320fd80d435"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1efb5fd197dd2f3ffa5ab0fe18b3c2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaf1efb5fd197dd2f3ffa5ab0fe18b3c2e">ALT_QSPI_IRQSTAT_INDRDREJECT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gaf1efb5fd197dd2f3ffa5ab0fe18b3c2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Protected Area Write Attempt - protwrattempt </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp376c2c15fdd51c466003912d273a7498"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_PROTWRATTEMPT"></a></p>
<p>Write to protected area was attempted and rejected.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga4cb73bcc04359a98862daf42e8ea280f">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_E_WRPROT</a> </td><td align="left">0x1 </td><td align="left">Write Attempt to protected area </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaccc659af3a160fcc59ec266f815c07a3">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_E_NOWRPROT</a> </td><td align="left">0x0 </td><td align="left">No Write Attempt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga4cb73bcc04359a98862daf42e8ea280f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga4cb73bcc04359a98862daf42e8ea280f">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_E_WRPROT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga4cb73bcc04359a98862daf42e8ea280f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaccc659af3a160fcc59ec266f815c07a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaccc659af3a160fcc59ec266f815c07a3">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_E_NOWRPROT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaccc659af3a160fcc59ec266f815c07a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67bb90f95ff7910e4f45453bbe6bcead"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga67bb90f95ff7910e4f45453bbe6bcead">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_LSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga67bb90f95ff7910e4f45453bbe6bcead"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43ebbe7f68391a375da1cfbb7bf8f2a2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga43ebbe7f68391a375da1cfbb7bf8f2a2">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_MSB</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:ga43ebbe7f68391a375da1cfbb7bf8f2a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e9e6d69efb3d3b87e1087a64ee7110e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2e9e6d69efb3d3b87e1087a64ee7110e">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2e9e6d69efb3d3b87e1087a64ee7110e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a1b74c0c42bfc6b216506a07a7a561c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga7a1b74c0c42bfc6b216506a07a7a561c">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_SET_MSK</a>&#160;&#160;&#160;0x00000010</td></tr>
<tr class="separator:ga7a1b74c0c42bfc6b216506a07a7a561c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8af28a602f8fc0c42e5c3579e1c7bbd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8af28a602f8fc0c42e5c3579e1c7bbd1">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_CLR_MSK</a>&#160;&#160;&#160;0xffffffef</td></tr>
<tr class="separator:ga8af28a602f8fc0c42e5c3579e1c7bbd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c46a57ee34fa96b312d01a20ceb0eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga94c46a57ee34fa96b312d01a20ceb0eb">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga94c46a57ee34fa96b312d01a20ceb0eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e693e31ade359033e55f0a28ae73f93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga9e693e31ade359033e55f0a28ae73f93">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td></tr>
<tr class="separator:ga9e693e31ade359033e55f0a28ae73f93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b09a2560ec42890cf4fb8118fc3a1bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2b09a2560ec42890cf4fb8118fc3a1bc">ALT_QSPI_IRQSTAT_PROTWRATTEMPT_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td></tr>
<tr class="separator:ga2b09a2560ec42890cf4fb8118fc3a1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Illegal AHB Access Detected - illegalacc </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp325cc07866cbcb75ee8f2b24f1eb821d"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_ILLEGALACC"></a></p>
<p>Illegal AHB access has been detected. AHB wrapping bursts and the use of SPLIT/RETRY accesses will cause this error interrupt to trigger.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gabde25f6612fb8c0a2a27320017a84649">ALT_QSPI_IRQSTAT_ILLEGALACC_E_ILLEGALAHB</a> </td><td align="left">0x1 </td><td align="left">Illegal AHB attempt </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2cb5e8e2ac05223502b596d4f2ca9e89">ALT_QSPI_IRQSTAT_ILLEGALACC_E_NOILLEGALAHB</a> </td><td align="left">0x0 </td><td align="left">No Illegal AHB attempt </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gabde25f6612fb8c0a2a27320017a84649"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gabde25f6612fb8c0a2a27320017a84649">ALT_QSPI_IRQSTAT_ILLEGALACC_E_ILLEGALAHB</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gabde25f6612fb8c0a2a27320017a84649"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cb5e8e2ac05223502b596d4f2ca9e89"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2cb5e8e2ac05223502b596d4f2ca9e89">ALT_QSPI_IRQSTAT_ILLEGALACC_E_NOILLEGALAHB</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2cb5e8e2ac05223502b596d4f2ca9e89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbee9cc376297d1ad8b9adb02963ff5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gacbee9cc376297d1ad8b9adb02963ff5d">ALT_QSPI_IRQSTAT_ILLEGALACC_LSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:gacbee9cc376297d1ad8b9adb02963ff5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2efcf9e682035f0ef55da6b3fe85628e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2efcf9e682035f0ef55da6b3fe85628e">ALT_QSPI_IRQSTAT_ILLEGALACC_MSB</a>&#160;&#160;&#160;5</td></tr>
<tr class="separator:ga2efcf9e682035f0ef55da6b3fe85628e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga181e0290cc4d8ea0646a40ca3314b30c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga181e0290cc4d8ea0646a40ca3314b30c">ALT_QSPI_IRQSTAT_ILLEGALACC_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga181e0290cc4d8ea0646a40ca3314b30c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9a5579dcdd24190da279ebdea34fb6d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gab9a5579dcdd24190da279ebdea34fb6d">ALT_QSPI_IRQSTAT_ILLEGALACC_SET_MSK</a>&#160;&#160;&#160;0x00000020</td></tr>
<tr class="separator:gab9a5579dcdd24190da279ebdea34fb6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab52b0aeef1c8e13bce661d1eaf7c44cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gab52b0aeef1c8e13bce661d1eaf7c44cd">ALT_QSPI_IRQSTAT_ILLEGALACC_CLR_MSK</a>&#160;&#160;&#160;0xffffffdf</td></tr>
<tr class="separator:gab52b0aeef1c8e13bce661d1eaf7c44cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a90b36a38e23cf91637f2ec5459e6da"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga5a90b36a38e23cf91637f2ec5459e6da">ALT_QSPI_IRQSTAT_ILLEGALACC_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5a90b36a38e23cf91637f2ec5459e6da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e2bf1d1b7057a4a3742b947a120d225"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6e2bf1d1b7057a4a3742b947a120d225">ALT_QSPI_IRQSTAT_ILLEGALACC_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td></tr>
<tr class="separator:ga6e2bf1d1b7057a4a3742b947a120d225"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a74e6713f7f068f4d80d877d17a9279"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6a74e6713f7f068f4d80d877d17a9279">ALT_QSPI_IRQSTAT_ILLEGALACC_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td></tr>
<tr class="separator:ga6a74e6713f7f068f4d80d877d17a9279"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transfer Watermark Reached - indxfrlvl </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpc7b91582e5b79c7462fa066b51e63537"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_INDXFRLVL"></a></p>
<p>Indirect Transfer Watermark Level Reached</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga42b0c0eaefe05a2ba84bd0abd50ba97a">ALT_QSPI_IRQSTAT_INDXFRLVL_E_WATERLEVL</a> </td><td align="left">0x1 </td><td align="left">Water level reached </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga64a6129201f702823fac65fab995864c">ALT_QSPI_IRQSTAT_INDXFRLVL_E_NOWATERLVL</a> </td><td align="left">0x0 </td><td align="left">No water level reached </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga42b0c0eaefe05a2ba84bd0abd50ba97a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga42b0c0eaefe05a2ba84bd0abd50ba97a">ALT_QSPI_IRQSTAT_INDXFRLVL_E_WATERLEVL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga42b0c0eaefe05a2ba84bd0abd50ba97a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64a6129201f702823fac65fab995864c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga64a6129201f702823fac65fab995864c">ALT_QSPI_IRQSTAT_INDXFRLVL_E_NOWATERLVL</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga64a6129201f702823fac65fab995864c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabd96d5ed16358aaa904aca6008c59747"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gabd96d5ed16358aaa904aca6008c59747">ALT_QSPI_IRQSTAT_INDXFRLVL_LSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:gabd96d5ed16358aaa904aca6008c59747"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3be61ad72bd188934146779abbb63a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga3be61ad72bd188934146779abbb63a2f">ALT_QSPI_IRQSTAT_INDXFRLVL_MSB</a>&#160;&#160;&#160;6</td></tr>
<tr class="separator:ga3be61ad72bd188934146779abbb63a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6aa566c7aa8e7e2ce88c5203a6a257ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6aa566c7aa8e7e2ce88c5203a6a257ac">ALT_QSPI_IRQSTAT_INDXFRLVL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga6aa566c7aa8e7e2ce88c5203a6a257ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad741df245954937ed005e8ac43b1b3f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gad741df245954937ed005e8ac43b1b3f8">ALT_QSPI_IRQSTAT_INDXFRLVL_SET_MSK</a>&#160;&#160;&#160;0x00000040</td></tr>
<tr class="separator:gad741df245954937ed005e8ac43b1b3f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20d256d0407fa4278574d71687a01b8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga20d256d0407fa4278574d71687a01b8f">ALT_QSPI_IRQSTAT_INDXFRLVL_CLR_MSK</a>&#160;&#160;&#160;0xffffffbf</td></tr>
<tr class="separator:ga20d256d0407fa4278574d71687a01b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2bd0beaf3d61950c6c400adca96eed17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2bd0beaf3d61950c6c400adca96eed17">ALT_QSPI_IRQSTAT_INDXFRLVL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga2bd0beaf3d61950c6c400adca96eed17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1a8bc0f9b7b84ef2ec2245ed4bb1f53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae1a8bc0f9b7b84ef2ec2245ed4bb1f53">ALT_QSPI_IRQSTAT_INDXFRLVL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td></tr>
<tr class="separator:gae1a8bc0f9b7b84ef2ec2245ed4bb1f53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga610e18eb4954e66f4d179e4e51dc6c3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga610e18eb4954e66f4d179e4e51dc6c3e">ALT_QSPI_IRQSTAT_INDXFRLVL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td></tr>
<tr class="separator:ga610e18eb4954e66f4d179e4e51dc6c3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive Overflow - rxover </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp75cdb0216397144f234ac16f2d7b4575"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_RXOVER"></a></p>
<p>This should only occur in Legacy SPI mode. Set if an attempt is made to push the RX FIFO when it is full. This bit is reset only by a system reset and cleared only when this register is read. If a new push to the RX FIFO occurs coincident with a register read this flag will remain set. 0 : no overflow has been detected. 1 : an overflow has occurred.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8699f4a7ace6d58d0e6d63fcaf2efca8">ALT_QSPI_IRQSTAT_RXOVER_E_RCVOVER</a> </td><td align="left">0x1 </td><td align="left">Receive Overflow </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6e98ed98dc157c865d717ba356749643">ALT_QSPI_IRQSTAT_RXOVER_E_NORCVOVER</a> </td><td align="left">0x0 </td><td align="left">No Receive Overflow </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8699f4a7ace6d58d0e6d63fcaf2efca8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8699f4a7ace6d58d0e6d63fcaf2efca8">ALT_QSPI_IRQSTAT_RXOVER_E_RCVOVER</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga8699f4a7ace6d58d0e6d63fcaf2efca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e98ed98dc157c865d717ba356749643"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6e98ed98dc157c865d717ba356749643">ALT_QSPI_IRQSTAT_RXOVER_E_NORCVOVER</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6e98ed98dc157c865d717ba356749643"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b846ddea94abc8b1b52302bc313360f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8b846ddea94abc8b1b52302bc313360f">ALT_QSPI_IRQSTAT_RXOVER_LSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:ga8b846ddea94abc8b1b52302bc313360f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae953efd5b92cdb7e5acd47c60c67d61e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae953efd5b92cdb7e5acd47c60c67d61e">ALT_QSPI_IRQSTAT_RXOVER_MSB</a>&#160;&#160;&#160;7</td></tr>
<tr class="separator:gae953efd5b92cdb7e5acd47c60c67d61e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea8d896d69054f45b0ea8902eb32483"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga3ea8d896d69054f45b0ea8902eb32483">ALT_QSPI_IRQSTAT_RXOVER_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga3ea8d896d69054f45b0ea8902eb32483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9981774731d9784f4fd2cc731f94a7cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga9981774731d9784f4fd2cc731f94a7cf">ALT_QSPI_IRQSTAT_RXOVER_SET_MSK</a>&#160;&#160;&#160;0x00000080</td></tr>
<tr class="separator:ga9981774731d9784f4fd2cc731f94a7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9e8130c6a68cba1e129989aa18e9445a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga9e8130c6a68cba1e129989aa18e9445a">ALT_QSPI_IRQSTAT_RXOVER_CLR_MSK</a>&#160;&#160;&#160;0xffffff7f</td></tr>
<tr class="separator:ga9e8130c6a68cba1e129989aa18e9445a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa4fcec6248c521efe7ef1f395eaaa38c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaa4fcec6248c521efe7ef1f395eaaa38c">ALT_QSPI_IRQSTAT_RXOVER_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa4fcec6248c521efe7ef1f395eaaa38c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd2b57898fd072e3fb330070199b01ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gafd2b57898fd072e3fb330070199b01ab">ALT_QSPI_IRQSTAT_RXOVER_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td></tr>
<tr class="separator:gafd2b57898fd072e3fb330070199b01ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec16a704534b00f2453e9d5013705ba3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaec16a704534b00f2453e9d5013705ba3">ALT_QSPI_IRQSTAT_RXOVER_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td></tr>
<tr class="separator:gaec16a704534b00f2453e9d5013705ba3"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Compared to Threshold - txthreshcmp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp35784a11fdd551b7c6b0852e3e7e9215"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_TXTHRESHCMP"></a></p>
<p>Indicates the number of entries in the transmit FIFO with respect to the threshold specified in the TXTHRESH register. Only relevant in SPI legacy mode.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga62fb3903fe57ce8010e02cfaa90a765f">ALT_QSPI_IRQSTAT_TXTHRESHCMP_E_GT</a> </td><td align="left">0x0 </td><td align="left">FIFO has &gt; TXTHRESH entries </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaaf39ce2379240f9126fdee76381dd6c8">ALT_QSPI_IRQSTAT_TXTHRESHCMP_E_LE</a> </td><td align="left">0x1 </td><td align="left">FIFO has &lt;= TXTHRESH entries </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga62fb3903fe57ce8010e02cfaa90a765f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga62fb3903fe57ce8010e02cfaa90a765f">ALT_QSPI_IRQSTAT_TXTHRESHCMP_E_GT</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga62fb3903fe57ce8010e02cfaa90a765f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf39ce2379240f9126fdee76381dd6c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaaf39ce2379240f9126fdee76381dd6c8">ALT_QSPI_IRQSTAT_TXTHRESHCMP_E_LE</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gaaf39ce2379240f9126fdee76381dd6c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae30fee6244acdf1605c3ca8c157afa3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae30fee6244acdf1605c3ca8c157afa3a">ALT_QSPI_IRQSTAT_TXTHRESHCMP_LSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gae30fee6244acdf1605c3ca8c157afa3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafab0dcaa378fca1ad09689bb0bd8d709"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gafab0dcaa378fca1ad09689bb0bd8d709">ALT_QSPI_IRQSTAT_TXTHRESHCMP_MSB</a>&#160;&#160;&#160;8</td></tr>
<tr class="separator:gafab0dcaa378fca1ad09689bb0bd8d709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710f92d25d509b99ecc8c56954afb326"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga710f92d25d509b99ecc8c56954afb326">ALT_QSPI_IRQSTAT_TXTHRESHCMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga710f92d25d509b99ecc8c56954afb326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10a87b61882ed89c7c65eb4d765a6fff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga10a87b61882ed89c7c65eb4d765a6fff">ALT_QSPI_IRQSTAT_TXTHRESHCMP_SET_MSK</a>&#160;&#160;&#160;0x00000100</td></tr>
<tr class="separator:ga10a87b61882ed89c7c65eb4d765a6fff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4145f6a93ce72119cf90bcc14af96582"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga4145f6a93ce72119cf90bcc14af96582">ALT_QSPI_IRQSTAT_TXTHRESHCMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffeff</td></tr>
<tr class="separator:ga4145f6a93ce72119cf90bcc14af96582"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga671d4d6c9892b846b9a6426e2106bc48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga671d4d6c9892b846b9a6426e2106bc48">ALT_QSPI_IRQSTAT_TXTHRESHCMP_RESET</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga671d4d6c9892b846b9a6426e2106bc48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9dc5b1c7f0d51dfc9ae888f9a463b62e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga9dc5b1c7f0d51dfc9ae888f9a463b62e">ALT_QSPI_IRQSTAT_TXTHRESHCMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td></tr>
<tr class="separator:ga9dc5b1c7f0d51dfc9ae888f9a463b62e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8bb14fa5a7dea17c2922eaafe9066d0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8bb14fa5a7dea17c2922eaafe9066d0c">ALT_QSPI_IRQSTAT_TXTHRESHCMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td></tr>
<tr class="separator:ga8bb14fa5a7dea17c2922eaafe9066d0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Transmit FIFO Full - txfull </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp0bee26f7cb746f9cad054b82fccbbd29"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_TXFULL"></a></p>
<p>Indicates that the transmit FIFO is full or not. Only relevant in SPI legacy mode.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga97f7185dbf4215572da94f46e13e9722">ALT_QSPI_IRQSTAT_TXFULL_E_NOTFULL</a> </td><td align="left">0x0 </td><td align="left">Transmit FIFO Not Full </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae620df53a3fe31f796d10afdc7ff4010">ALT_QSPI_IRQSTAT_TXFULL_E_FULL</a> </td><td align="left">0x1 </td><td align="left">Transmit FIFO Full </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga97f7185dbf4215572da94f46e13e9722"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga97f7185dbf4215572da94f46e13e9722">ALT_QSPI_IRQSTAT_TXFULL_E_NOTFULL</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga97f7185dbf4215572da94f46e13e9722"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae620df53a3fe31f796d10afdc7ff4010"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae620df53a3fe31f796d10afdc7ff4010">ALT_QSPI_IRQSTAT_TXFULL_E_FULL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae620df53a3fe31f796d10afdc7ff4010"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2b7119d76c1760c58e7bc19409d466c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gab2b7119d76c1760c58e7bc19409d466c">ALT_QSPI_IRQSTAT_TXFULL_LSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gab2b7119d76c1760c58e7bc19409d466c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaafa324d73f31499281a0bf79c61c473"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaaafa324d73f31499281a0bf79c61c473">ALT_QSPI_IRQSTAT_TXFULL_MSB</a>&#160;&#160;&#160;9</td></tr>
<tr class="separator:gaaafa324d73f31499281a0bf79c61c473"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890cf206b1aaed6482bec3553afd431a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga890cf206b1aaed6482bec3553afd431a">ALT_QSPI_IRQSTAT_TXFULL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga890cf206b1aaed6482bec3553afd431a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4dc8f7223195763f428b5a7c1bd347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gafc4dc8f7223195763f428b5a7c1bd347">ALT_QSPI_IRQSTAT_TXFULL_SET_MSK</a>&#160;&#160;&#160;0x00000200</td></tr>
<tr class="separator:gafc4dc8f7223195763f428b5a7c1bd347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3a0888002c6a8158a0db5c25a69c7b28"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga3a0888002c6a8158a0db5c25a69c7b28">ALT_QSPI_IRQSTAT_TXFULL_CLR_MSK</a>&#160;&#160;&#160;0xfffffdff</td></tr>
<tr class="separator:ga3a0888002c6a8158a0db5c25a69c7b28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af11db33869324674360612a9ceba71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6af11db33869324674360612a9ceba71">ALT_QSPI_IRQSTAT_TXFULL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6af11db33869324674360612a9ceba71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf52e957171becce664acbbb07bbead7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaf52e957171becce664acbbb07bbead7e">ALT_QSPI_IRQSTAT_TXFULL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td></tr>
<tr class="separator:gaf52e957171becce664acbbb07bbead7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f1ddc52d36899814eaa395e6f277135"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2f1ddc52d36899814eaa395e6f277135">ALT_QSPI_IRQSTAT_TXFULL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td></tr>
<tr class="separator:ga2f1ddc52d36899814eaa395e6f277135"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Compared to Threshold - rxthreshcmp </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp64c9e5faabdded445c6a9418e89a4de6"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_RXTHRESHCMP"></a></p>
<p>Indicates the number of entries in the receive FIFO with respect to the threshold specified in the RXTHRESH register. Only relevant in SPI legacy mode.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga3ae9a6a2150209483edba404d748f8a0">ALT_QSPI_IRQSTAT_RXTHRESHCMP_E_LE</a> </td><td align="left">0x0 </td><td align="left">FIFO has &lt;= RXTHRESH entries </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gad015db916e77becbed7c4d179f148e4e">ALT_QSPI_IRQSTAT_RXTHRESHCMP_E_GT</a> </td><td align="left">0x1 </td><td align="left">FIFO has &gt; RXTHRESH entries </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga3ae9a6a2150209483edba404d748f8a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga3ae9a6a2150209483edba404d748f8a0">ALT_QSPI_IRQSTAT_RXTHRESHCMP_E_LE</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga3ae9a6a2150209483edba404d748f8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad015db916e77becbed7c4d179f148e4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gad015db916e77becbed7c4d179f148e4e">ALT_QSPI_IRQSTAT_RXTHRESHCMP_E_GT</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gad015db916e77becbed7c4d179f148e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a092fa28e7e6f130077189586e0c9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8a092fa28e7e6f130077189586e0c9c4">ALT_QSPI_IRQSTAT_RXTHRESHCMP_LSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga8a092fa28e7e6f130077189586e0c9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ddad4690262e7d97279b766f0dc1d8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga6ddad4690262e7d97279b766f0dc1d8f">ALT_QSPI_IRQSTAT_RXTHRESHCMP_MSB</a>&#160;&#160;&#160;10</td></tr>
<tr class="separator:ga6ddad4690262e7d97279b766f0dc1d8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf65a1746918e51fcf54f77bb4ce7af42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaf65a1746918e51fcf54f77bb4ce7af42">ALT_QSPI_IRQSTAT_RXTHRESHCMP_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf65a1746918e51fcf54f77bb4ce7af42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaedb5e8f7ce579e888da77292ee3bd672"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaedb5e8f7ce579e888da77292ee3bd672">ALT_QSPI_IRQSTAT_RXTHRESHCMP_SET_MSK</a>&#160;&#160;&#160;0x00000400</td></tr>
<tr class="separator:gaedb5e8f7ce579e888da77292ee3bd672"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga053132a606b95d0d2840832fc6d29e13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga053132a606b95d0d2840832fc6d29e13">ALT_QSPI_IRQSTAT_RXTHRESHCMP_CLR_MSK</a>&#160;&#160;&#160;0xfffffbff</td></tr>
<tr class="separator:ga053132a606b95d0d2840832fc6d29e13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb25a8aaf827be4d8c50320446961a62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gadb25a8aaf827be4d8c50320446961a62">ALT_QSPI_IRQSTAT_RXTHRESHCMP_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gadb25a8aaf827be4d8c50320446961a62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7eb128287a7f1c5d54d9c9dcfbacc4fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga7eb128287a7f1c5d54d9c9dcfbacc4fb">ALT_QSPI_IRQSTAT_RXTHRESHCMP_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td></tr>
<tr class="separator:ga7eb128287a7f1c5d54d9c9dcfbacc4fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2ba85e7b63547001794872ba42a9594"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gad2ba85e7b63547001794872ba42a9594">ALT_QSPI_IRQSTAT_RXTHRESHCMP_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td></tr>
<tr class="separator:gad2ba85e7b63547001794872ba42a9594"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Receive FIFO Full - rxfull </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpbc230647fc455fe82a137eece341b00e"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_RXFULL"></a></p>
<p>Indicates that the receive FIFO is full or not. Only relevant in SPI legacy mode.</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaa15f17a3ebeac0bba5913fb24640e890">ALT_QSPI_IRQSTAT_RXFULL_E_NOTFULL</a> </td><td align="left">0x0 </td><td align="left">Receive FIFO Not Full </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae224313384695b4348dd42202b71e188">ALT_QSPI_IRQSTAT_RXFULL_E_FULL</a> </td><td align="left">0x1 </td><td align="left">Receive FIFO Full </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gaa15f17a3ebeac0bba5913fb24640e890"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaa15f17a3ebeac0bba5913fb24640e890">ALT_QSPI_IRQSTAT_RXFULL_E_NOTFULL</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaa15f17a3ebeac0bba5913fb24640e890"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae224313384695b4348dd42202b71e188"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae224313384695b4348dd42202b71e188">ALT_QSPI_IRQSTAT_RXFULL_E_FULL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:gae224313384695b4348dd42202b71e188"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1356175803e90382f6886eaa01ad09b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga1356175803e90382f6886eaa01ad09b3">ALT_QSPI_IRQSTAT_RXFULL_LSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga1356175803e90382f6886eaa01ad09b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10e11d8e04ba26a681e337fa23994546"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga10e11d8e04ba26a681e337fa23994546">ALT_QSPI_IRQSTAT_RXFULL_MSB</a>&#160;&#160;&#160;11</td></tr>
<tr class="separator:ga10e11d8e04ba26a681e337fa23994546"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94cf41231858f592c387feeb2903e796"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga94cf41231858f592c387feeb2903e796">ALT_QSPI_IRQSTAT_RXFULL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga94cf41231858f592c387feeb2903e796"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f435469688cd10973877026094c39cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga7f435469688cd10973877026094c39cf">ALT_QSPI_IRQSTAT_RXFULL_SET_MSK</a>&#160;&#160;&#160;0x00000800</td></tr>
<tr class="separator:ga7f435469688cd10973877026094c39cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4574583804cefca7d76fcad8ac3d39c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga4574583804cefca7d76fcad8ac3d39c9">ALT_QSPI_IRQSTAT_RXFULL_CLR_MSK</a>&#160;&#160;&#160;0xfffff7ff</td></tr>
<tr class="separator:ga4574583804cefca7d76fcad8ac3d39c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dc600f7c8e116e78f122e40c10989e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga1dc600f7c8e116e78f122e40c10989e8">ALT_QSPI_IRQSTAT_RXFULL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga1dc600f7c8e116e78f122e40c10989e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga75a64683307cd41f6e24cf9a52d6c676"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga75a64683307cd41f6e24cf9a52d6c676">ALT_QSPI_IRQSTAT_RXFULL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td></tr>
<tr class="separator:ga75a64683307cd41f6e24cf9a52d6c676"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga091ab001fe65c1dfd290dde2f2b0a92b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga091ab001fe65c1dfd290dde2f2b0a92b">ALT_QSPI_IRQSTAT_RXFULL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td></tr>
<tr class="separator:ga091ab001fe65c1dfd290dde2f2b0a92b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : Indirect Read Partition overflow - indsramfull </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpb5dfa10c510681290c1beca13ffa210f"></a><a class="anchor" id="ALT_QSPI_IRQSTAT_INDSRAMFULL"></a></p>
<p>Indirect Read Partition of SRAM is full and unable to immediately complete indirect operation</p>
<p><b>Field Enumeration Values:</b></p>
<table class="doxtable">
<tr>
<th align="left">Enum </th><th align="left">Value </th><th align="left">Description</th></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2ecf8912f3bfa1c8e91b9edc00778749">ALT_QSPI_IRQSTAT_INDSRAMFULL_E_RDPARTFULL</a> </td><td align="left">0x1 </td><td align="left">SRAM is full </td></tr>
<tr>
<td align="left"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga04aa7c1044e9c2295be8bac37dca5b41">ALT_QSPI_IRQSTAT_INDSRAMFULL_E_RDPARTNOTFULL</a> </td><td align="left">0x0 </td><td align="left">SRAM is not full </td></tr>
</table>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga2ecf8912f3bfa1c8e91b9edc00778749"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga2ecf8912f3bfa1c8e91b9edc00778749">ALT_QSPI_IRQSTAT_INDSRAMFULL_E_RDPARTFULL</a>&#160;&#160;&#160;0x1</td></tr>
<tr class="separator:ga2ecf8912f3bfa1c8e91b9edc00778749"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04aa7c1044e9c2295be8bac37dca5b41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga04aa7c1044e9c2295be8bac37dca5b41">ALT_QSPI_IRQSTAT_INDSRAMFULL_E_RDPARTNOTFULL</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga04aa7c1044e9c2295be8bac37dca5b41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63da51beb9d8323694e7fcd740fdbe51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga63da51beb9d8323694e7fcd740fdbe51">ALT_QSPI_IRQSTAT_INDSRAMFULL_LSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:ga63da51beb9d8323694e7fcd740fdbe51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd8fd8410735f2e13d28458472b31b9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gacd8fd8410735f2e13d28458472b31b9d">ALT_QSPI_IRQSTAT_INDSRAMFULL_MSB</a>&#160;&#160;&#160;12</td></tr>
<tr class="separator:gacd8fd8410735f2e13d28458472b31b9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf676d48d543baaf9c25113047cc8da73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gaf676d48d543baaf9c25113047cc8da73">ALT_QSPI_IRQSTAT_INDSRAMFULL_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gaf676d48d543baaf9c25113047cc8da73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8c880679112152a8dc9e181f1f27a869"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga8c880679112152a8dc9e181f1f27a869">ALT_QSPI_IRQSTAT_INDSRAMFULL_SET_MSK</a>&#160;&#160;&#160;0x00001000</td></tr>
<tr class="separator:ga8c880679112152a8dc9e181f1f27a869"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40701480b7e8980e8935cd5a2a82aa3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga40701480b7e8980e8935cd5a2a82aa3c">ALT_QSPI_IRQSTAT_INDSRAMFULL_CLR_MSK</a>&#160;&#160;&#160;0xffffefff</td></tr>
<tr class="separator:ga40701480b7e8980e8935cd5a2a82aa3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae9bdb8cd082fdd38c7f66ef86554c40e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gae9bdb8cd082fdd38c7f66ef86554c40e">ALT_QSPI_IRQSTAT_INDSRAMFULL_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae9bdb8cd082fdd38c7f66ef86554c40e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2d75288994df586c774ecb8a3a96fe6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gab2d75288994df586c774ecb8a3a96fe6">ALT_QSPI_IRQSTAT_INDSRAMFULL_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td></tr>
<tr class="separator:gab2d75288994df586c774ecb8a3a96fe6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19bfc5d09a0c2708db3487be18a1f6ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga19bfc5d09a0c2708db3487be18a1f6ca">ALT_QSPI_IRQSTAT_INDSRAMFULL_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td></tr>
<tr class="separator:ga19bfc5d09a0c2708db3487be18a1f6ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___q_s_p_i___i_r_q_s_t_a_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#struct_a_l_t___q_s_p_i___i_r_q_s_t_a_t__s">ALT_QSPI_IRQSTAT_s</a></td></tr>
<tr class="separator:struct_a_l_t___q_s_p_i___i_r_q_s_t_a_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gac753ee3efec2aa6ca9ae0010efad07e6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#gac753ee3efec2aa6ca9ae0010efad07e6">ALT_QSPI_IRQSTAT_OFST</a>&#160;&#160;&#160;0x40</td></tr>
<tr class="separator:gac753ee3efec2aa6ca9ae0010efad07e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ga5c6921cd141451f06df7ab0ac7348539"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#struct_a_l_t___q_s_p_i___i_r_q_s_t_a_t__s">ALT_QSPI_IRQSTAT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga5c6921cd141451f06df7ab0ac7348539">ALT_QSPI_IRQSTAT_t</a></td></tr>
<tr class="separator:ga5c6921cd141451f06df7ab0ac7348539"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___q_s_p_i___i_r_q_s_t_a_t__s" id="struct_a_l_t___q_s_p_i___i_r_q_s_t_a_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_QSPI_IRQSTAT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html">ALT_QSPI_IRQSTAT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab407b7d7eb9c26c3f6af478a7d56aa5a"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 1</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab53fc2d826f591d2165e30445612ee83"></a>uint32_t</td>
<td class="fieldname">
underflowdet: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">Underflow Detected</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a79d16eb104c201ad0fea030132a86ffa"></a>uint32_t</td>
<td class="fieldname">
indopdone: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">Indirect Operation Complete</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a079b21adaa1bf5fa70584902915b792b"></a>uint32_t</td>
<td class="fieldname">
indrdreject: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">Indirect Read Reject</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a28feea81c9a7c438fb5f7f8b448a9630"></a>uint32_t</td>
<td class="fieldname">
protwrattempt: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">Protected Area Write Attempt</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a95526402b527983726e3ae894d0fcce4"></a>uint32_t</td>
<td class="fieldname">
illegalacc: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">Illegal AHB Access Detected</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab959df3427547a3ed8c57529423265c2"></a>uint32_t</td>
<td class="fieldname">
indxfrlvl: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">Transfer Watermark Reached</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a735340b62ae3d270672a2079b0556597"></a>uint32_t</td>
<td class="fieldname">
rxover: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">Receive Overflow</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ab535792c911d39f3c3d66d6fa8908bfe"></a>uint32_t</td>
<td class="fieldname">
txthreshcmp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">Transmit FIFO Compared to Threshold</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a3c6b4bbecd3034f9ebc622efbfdc4a11"></a>uint32_t</td>
<td class="fieldname">
txfull: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">Transmit FIFO Full</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aa8455635a0d0a40b0e268f732d9e0a76"></a>uint32_t</td>
<td class="fieldname">
rxthreshcmp: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">Receive FIFO Compared to Threshold</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abc41574858cb9680db82f78108c3caf0"></a>uint32_t</td>
<td class="fieldname">
rxfull: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">Receive FIFO Full</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a5d8e9b249922afc64a27fee14d7b4240"></a>uint32_t</td>
<td class="fieldname">
indsramfull: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">Indirect Read Partition overflow</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="abac9cc896059467e389afafc1ab584b9"></a>uint32_t</td>
<td class="fieldname">
__pad1__: 19</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="gaea01dbe5b71bd65cda7ea964678d3341"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_E_UNDERFLOW&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a></p>
<p>Underflow </p>

</div>
</div>
<a class="anchor" id="ga6871f5fe3920da8582c2b407e83e708a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_E_NOUNDERFLOW&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a></p>
<p>No Underflow </p>

</div>
</div>
<a class="anchor" id="ga42aed245a1824f160ba7b19e50ee9c50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga155420fafdef7e7fb7a633634c874514"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f8fded29f366ee15093c829b942be36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga07945cfb77eb3b31897ea472fb6031bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8700fe80318c55619c5817c3b4482446"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab2a712a2da3f3f04775ab81eb1cec571"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa34dc0e9104b1c87edc9d397cb416fcf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2929bd2d5b4e617ec87aac20cfa9f4e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_UNDERFLOWDET_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_UNDERFLOWDET">ALT_QSPI_IRQSTAT_UNDERFLOWDET</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae40a2a350c7a5347de481cf9a729dee1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_E_INDIRECTOP&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a></p>
<p>Completed Indirect Operation </p>

</div>
</div>
<a class="anchor" id="ga6d2e59af87f32134cdbcc08432c17628"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_E_NOINDIRECTOP&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a></p>
<p>No Indirect Operation </p>

</div>
</div>
<a class="anchor" id="gaab986aa926c49f855a21b3ec281bd44a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga400d7561d6463a9da1108cbf6dc71e4c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa9b8b868fcc5d31c9dbb24430ccd4cc9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga48be27c3667f79a0ffafd456100e00d1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga7fa0fe7e82ef283a84ef561d4773013d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab7517721ca10d3fa7ba1e21d3b401b8b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0ad3fa6d0a4ae36d337bd06e920a0c73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga10a1c614428b1b4eb8fa0ddcf01eb90b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDOPDONE_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDOPDONE">ALT_QSPI_IRQSTAT_INDOPDONE</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4bc280875878a2ff6d25e2f5c3e28755"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_E_INDIRECTREQ&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a></p>
<p>Indirect Operation Requested </p>

</div>
</div>
<a class="anchor" id="ga3c3d3c1b6a49f9a9c28229acb000f971"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_E_NOINDIRECTREQ&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a></p>
<p>No Indirect Operation </p>

</div>
</div>
<a class="anchor" id="ga1cbcf41df07a8bd4fb4212a3e759ed51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga63baec524b0b5268e4cefef443627cb2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8df55cedc5127ea132fcb8b9f3a8efe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga14247b383b80211b6c728a9c86fd8f4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga369866031f0d487a82758346e0ef1fe1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga907e56b76123197d10eac25763b5b28c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga1fdcc74f7804c1d44badc320fd80d435"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaf1efb5fd197dd2f3ffa5ab0fe18b3c2e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDRDREJECT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDRDREJECT">ALT_QSPI_IRQSTAT_INDRDREJECT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga4cb73bcc04359a98862daf42e8ea280f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_E_WRPROT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a></p>
<p>Write Attempt to protected area </p>

</div>
</div>
<a class="anchor" id="gaccc659af3a160fcc59ec266f815c07a3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_E_NOWRPROT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a></p>
<p>No Write Attempt </p>

</div>
</div>
<a class="anchor" id="ga67bb90f95ff7910e4f45453bbe6bcead"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_LSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga43ebbe7f68391a375da1cfbb7bf8f2a2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_MSB&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2e9e6d69efb3d3b87e1087a64ee7110e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7a1b74c0c42bfc6b216506a07a7a561c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_SET_MSK&#160;&#160;&#160;0x00000010</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga8af28a602f8fc0c42e5c3579e1c7bbd1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_CLR_MSK&#160;&#160;&#160;0xffffffef</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga94c46a57ee34fa96b312d01a20ceb0eb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9e693e31ade359033e55f0a28ae73f93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000010) &gt;&gt; 4)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2b09a2560ec42890cf4fb8118fc3a1bc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_PROTWRATTEMPT_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 4) &amp; 0x00000010)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_PROTWRATTEMPT">ALT_QSPI_IRQSTAT_PROTWRATTEMPT</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gabde25f6612fb8c0a2a27320017a84649"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_E_ILLEGALAHB&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a></p>
<p>Illegal AHB attempt </p>

</div>
</div>
<a class="anchor" id="ga2cb5e8e2ac05223502b596d4f2ca9e89"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_E_NOILLEGALAHB&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a></p>
<p>No Illegal AHB attempt </p>

</div>
</div>
<a class="anchor" id="gacbee9cc376297d1ad8b9adb02963ff5d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_LSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2efcf9e682035f0ef55da6b3fe85628e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_MSB&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga181e0290cc4d8ea0646a40ca3314b30c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab9a5579dcdd24190da279ebdea34fb6d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_SET_MSK&#160;&#160;&#160;0x00000020</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gab52b0aeef1c8e13bce661d1eaf7c44cd"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_CLR_MSK&#160;&#160;&#160;0xffffffdf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5a90b36a38e23cf91637f2ec5459e6da"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6e2bf1d1b7057a4a3742b947a120d225"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000020) &gt;&gt; 5)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga6a74e6713f7f068f4d80d877d17a9279"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_ILLEGALACC_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 5) &amp; 0x00000020)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_ILLEGALACC">ALT_QSPI_IRQSTAT_ILLEGALACC</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga42b0c0eaefe05a2ba84bd0abd50ba97a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_E_WATERLEVL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a></p>
<p>Water level reached </p>

</div>
</div>
<a class="anchor" id="ga64a6129201f702823fac65fab995864c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_E_NOWATERLVL&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a></p>
<p>No water level reached </p>

</div>
</div>
<a class="anchor" id="gabd96d5ed16358aaa904aca6008c59747"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_LSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3be61ad72bd188934146779abbb63a2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_MSB&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6aa566c7aa8e7e2ce88c5203a6a257ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad741df245954937ed005e8ac43b1b3f8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_SET_MSK&#160;&#160;&#160;0x00000040</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga20d256d0407fa4278574d71687a01b8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_CLR_MSK&#160;&#160;&#160;0xffffffbf</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga2bd0beaf3d61950c6c400adca96eed17"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae1a8bc0f9b7b84ef2ec2245ed4bb1f53"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000040) &gt;&gt; 6)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga610e18eb4954e66f4d179e4e51dc6c3e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDXFRLVL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 6) &amp; 0x00000040)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDXFRLVL">ALT_QSPI_IRQSTAT_INDXFRLVL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8699f4a7ace6d58d0e6d63fcaf2efca8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_E_RCVOVER&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a></p>
<p>Receive Overflow </p>

</div>
</div>
<a class="anchor" id="ga6e98ed98dc157c865d717ba356749643"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_E_NORCVOVER&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a></p>
<p>No Receive Overflow </p>

</div>
</div>
<a class="anchor" id="ga8b846ddea94abc8b1b52302bc313360f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_LSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a> register field. </p>

</div>
</div>
<a class="anchor" id="gae953efd5b92cdb7e5acd47c60c67d61e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_MSB&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3ea8d896d69054f45b0ea8902eb32483"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9981774731d9784f4fd2cc731f94a7cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_SET_MSK&#160;&#160;&#160;0x00000080</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9e8130c6a68cba1e129989aa18e9445a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_CLR_MSK&#160;&#160;&#160;0xffffff7f</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaa4fcec6248c521efe7ef1f395eaaa38c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafd2b57898fd072e3fb330070199b01ab"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000080) &gt;&gt; 7)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gaec16a704534b00f2453e9d5013705ba3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXOVER_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 7) &amp; 0x00000080)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXOVER">ALT_QSPI_IRQSTAT_RXOVER</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga62fb3903fe57ce8010e02cfaa90a765f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_E_GT&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a></p>
<p>FIFO has &gt; TXTHRESH entries </p>

</div>
</div>
<a class="anchor" id="gaaf39ce2379240f9126fdee76381dd6c8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_E_LE&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a></p>
<p>FIFO has &lt;= TXTHRESH entries </p>

</div>
</div>
<a class="anchor" id="gae30fee6244acdf1605c3ca8c157afa3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_LSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafab0dcaa378fca1ad09689bb0bd8d709"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_MSB&#160;&#160;&#160;8</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga710f92d25d509b99ecc8c56954afb326"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10a87b61882ed89c7c65eb4d765a6fff"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_SET_MSK&#160;&#160;&#160;0x00000100</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4145f6a93ce72119cf90bcc14af96582"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_CLR_MSK&#160;&#160;&#160;0xfffffeff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga671d4d6c9892b846b9a6426e2106bc48"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_RESET&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga9dc5b1c7f0d51dfc9ae888f9a463b62e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000100) &gt;&gt; 8)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga8bb14fa5a7dea17c2922eaafe9066d0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXTHRESHCMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 8) &amp; 0x00000100)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXTHRESHCMP">ALT_QSPI_IRQSTAT_TXTHRESHCMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga97f7185dbf4215572da94f46e13e9722"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_E_NOTFULL&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a></p>
<p>Transmit FIFO Not Full </p>

</div>
</div>
<a class="anchor" id="gae620df53a3fe31f796d10afdc7ff4010"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_E_FULL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a></p>
<p>Transmit FIFO Full </p>

</div>
</div>
<a class="anchor" id="gab2b7119d76c1760c58e7bc19409d466c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_LSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaaafa324d73f31499281a0bf79c61c473"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_MSB&#160;&#160;&#160;9</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga890cf206b1aaed6482bec3553afd431a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gafc4dc8f7223195763f428b5a7c1bd347"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_SET_MSK&#160;&#160;&#160;0x00000200</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga3a0888002c6a8158a0db5c25a69c7b28"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_CLR_MSK&#160;&#160;&#160;0xfffffdff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6af11db33869324674360612a9ceba71"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf52e957171becce664acbbb07bbead7e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000200) &gt;&gt; 9)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga2f1ddc52d36899814eaa395e6f277135"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_TXFULL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 9) &amp; 0x00000200)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_TXFULL">ALT_QSPI_IRQSTAT_TXFULL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga3ae9a6a2150209483edba404d748f8a0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_E_LE&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a></p>
<p>FIFO has &lt;= RXTHRESH entries </p>

</div>
</div>
<a class="anchor" id="gad015db916e77becbed7c4d179f148e4e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_E_GT&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a></p>
<p>FIFO has &gt; RXTHRESH entries </p>

</div>
</div>
<a class="anchor" id="ga8a092fa28e7e6f130077189586e0c9c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_LSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6ddad4690262e7d97279b766f0dc1d8f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_MSB&#160;&#160;&#160;10</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf65a1746918e51fcf54f77bb4ce7af42"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaedb5e8f7ce579e888da77292ee3bd672"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_SET_MSK&#160;&#160;&#160;0x00000400</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga053132a606b95d0d2840832fc6d29e13"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_CLR_MSK&#160;&#160;&#160;0xfffffbff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gadb25a8aaf827be4d8c50320446961a62"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7eb128287a7f1c5d54d9c9dcfbacc4fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000400) &gt;&gt; 10)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad2ba85e7b63547001794872ba42a9594"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXTHRESHCMP_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 10) &amp; 0x00000400)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXTHRESHCMP">ALT_QSPI_IRQSTAT_RXTHRESHCMP</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaa15f17a3ebeac0bba5913fb24640e890"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_E_NOTFULL&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a></p>
<p>Receive FIFO Not Full </p>

</div>
</div>
<a class="anchor" id="gae224313384695b4348dd42202b71e188"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_E_FULL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a></p>
<p>Receive FIFO Full </p>

</div>
</div>
<a class="anchor" id="ga1356175803e90382f6886eaa01ad09b3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_LSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga10e11d8e04ba26a681e337fa23994546"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_MSB&#160;&#160;&#160;11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga94cf41231858f592c387feeb2903e796"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7f435469688cd10973877026094c39cf"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_SET_MSK&#160;&#160;&#160;0x00000800</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga4574583804cefca7d76fcad8ac3d39c9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_CLR_MSK&#160;&#160;&#160;0xfffff7ff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1dc600f7c8e116e78f122e40c10989e8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga75a64683307cd41f6e24cf9a52d6c676"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000800) &gt;&gt; 11)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga091ab001fe65c1dfd290dde2f2b0a92b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_RXFULL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 11) &amp; 0x00000800)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_RXFULL">ALT_QSPI_IRQSTAT_RXFULL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga2ecf8912f3bfa1c8e91b9edc00778749"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_E_RDPARTFULL&#160;&#160;&#160;0x1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a></p>
<p>SRAM is full </p>

</div>
</div>
<a class="anchor" id="ga04aa7c1044e9c2295be8bac37dca5b41"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_E_RDPARTNOTFULL&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Enumerated value for register field <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a></p>
<p>SRAM is not full </p>

</div>
</div>
<a class="anchor" id="ga63da51beb9d8323694e7fcd740fdbe51"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_LSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacd8fd8410735f2e13d28458472b31b9d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_MSB&#160;&#160;&#160;12</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf676d48d543baaf9c25113047cc8da73"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8c880679112152a8dc9e181f1f27a869"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_SET_MSK&#160;&#160;&#160;0x00001000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga40701480b7e8980e8935cd5a2a82aa3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_CLR_MSK&#160;&#160;&#160;0xffffefff</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae9bdb8cd082fdd38c7f66ef86554c40e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab2d75288994df586c774ecb8a3a96fe6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00001000) &gt;&gt; 12)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga19bfc5d09a0c2708db3487be18a1f6ca"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_INDSRAMFULL_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 12) &amp; 0x00001000)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ALT_QSPI_IRQSTAT_INDSRAMFULL">ALT_QSPI_IRQSTAT_INDSRAMFULL</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gac753ee3efec2aa6ca9ae0010efad07e6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_QSPI_IRQSTAT_OFST&#160;&#160;&#160;0x40</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html">ALT_QSPI_IRQSTAT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="ga5c6921cd141451f06df7ab0ac7348539"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#struct_a_l_t___q_s_p_i___i_r_q_s_t_a_t__s">ALT_QSPI_IRQSTAT_s</a> <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html#ga5c6921cd141451f06df7ab0ac7348539">ALT_QSPI_IRQSTAT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___q_s_p_i___i_r_q_s_t_a_t.html">ALT_QSPI_IRQSTAT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:55:04 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
