lsl r0, r1, #1
lsr r0, r1, #1
add r1, r2, r3
sub r1, r2, r3
add r1, r2, #2
sub r1, r2, #2
mov r1, #1
cmp r1, #1
and r1, r2
eor r1, r2
lsl r1, r2
lsr r1, r2
asr r1, r2
adc r1, r2
sbc r1, r2
ror r1, r2
tst r1, r2
neg r1, r2
cmp r1, r2
cmn r1, r2
orr r1, r2
mul r1, r2
bic r1, r2
mvn r1, r2
cpy r2, r3
add r2, r8
mov r2, r8
add r8, r2
mov r8, r2
add r8, r9
mov r8, r9
cmp r8, r2
cmp r8, r9
bx r2
blx r2
ldr r2, [pc, #2]
str r2, r3, r4
strh r2, r3, r4
strb r2, r3, r4
ldrsb r2, r3, r4
ldr r2, r3, r4
ldrh r2, r3, r4
ldrb r2, r3, r4
ldrsh r2, r3, r4
str r1, [r2, #2]
ldr r1, [r2, #2]
strb r1, [r2, #2]
ldrb r1, [r2, #2]
strh r1, [r2, #2]
ldrh r1, [r2, #2]
