
*** Running vivado
    with args -log MY_IP.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MY_IP.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Fri Mar 28 22:44:17 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MY_IP.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 672.512 ; gain = 196.012
Command: read_checkpoint -auto_incremental -incremental D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/utils_1/imports/synth_1/MY_IP.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/utils_1/imports/synth_1/MY_IP.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top MY_IP -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 10276
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2117.086 ; gain = 399.797
---------------------------------------------------------------------------------
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh:22]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh:23]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh:24]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh:25]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh:26]
WARNING: [Synth 8-11145] root scope declaration is not allowed in Verilog 95/2K mode [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/common.vh:27]
WARNING: [Synth 8-1958] event expressions must result in a singular type [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:638]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/hdl/verilog/xsdbm_v3_0_2_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'MY_IP' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:8]
INFO: [Synth 8-6157] synthesizing module 'top_design' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/top_design.sv:23]
INFO: [Synth 8-6157] synthesizing module 'controller' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/controller.sv:23]
	Parameter BUFFER_SIZE bound to: 64 - type: integer 
	Parameter NUM_DATA bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'controller' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/datapath.sv:23]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter BUFFER_SIZE bound to: 64 - type: integer 
	Parameter BUFFER_SIZE_BIAS bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 16 - type: integer 
	Parameter IN_SIZE bound to: 64 - type: integer 
	Parameter fractional bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'BUF_group' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/BUF_group.sv:23]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter BUFFER_SIZE bound to: 64 - type: integer 
	Parameter BUFFER_SIZE_BIAS bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'ping_pong_buffer' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:23]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter BUFFER_SIZE bound to: 64 - type: integer 
	Parameter NUM_DATA bound to: 16 - type: integer 
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[0]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[1]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[2]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[3]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[4]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[5]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[6]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[7]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[8]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[9]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[10]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[11]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[12]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[13]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[14]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[15]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[16]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[17]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[18]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[19]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[20]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[21]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[22]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[23]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[24]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[25]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[26]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[27]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[28]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[29]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[30]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[31]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[32]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[33]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[34]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[35]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[36]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[37]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[38]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[39]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[40]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[41]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[42]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[43]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[44]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[45]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[46]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[47]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[48]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[49]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[50]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[51]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[52]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[53]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[54]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[55]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[56]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[57]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[58]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[59]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[60]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[61]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[62]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_A[63]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:35]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[0]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[1]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[2]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[3]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[4]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[5]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[6]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[7]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[8]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[9]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[10]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[11]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[12]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[13]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[14]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[15]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[16]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[17]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[18]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[19]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[20]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[21]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[22]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[23]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[24]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[25]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[26]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[27]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[28]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[29]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[30]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[31]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[32]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[33]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[34]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
WARNING: [Synth 8-7186] Applying attribute ram_style = "block" is ignored, object 'buffer_B[35]' is not inferred as ram due to incorrect usage [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:36]
INFO: [Common 17-14] Message 'Synth 8-7186' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'ping_pong_buffer' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/ping_pong_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_buffer' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/data_buffer.sv:23]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter BUFFER_SIZE bound to: 64 - type: integer 
	Parameter NUM_DATA bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'data_buffer' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/data_buffer.sv:23]
INFO: [Synth 8-6157] synthesizing module 'data_buffer__parameterized0' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/data_buffer.sv:23]
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter BUFFER_SIZE bound to: 10 - type: integer 
	Parameter NUM_DATA bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'data_buffer__parameterized0' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/data_buffer.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'BUF_group' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/BUF_group.sv:23]
INFO: [Synth 8-6157] synthesizing module 'pu_array' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/pu_array.sv:94]
	Parameter IN_SIZE bound to: 64 - type: integer 
	Parameter DWIDTH bound to: 32 - type: integer 
	Parameter fractional bound to: 21 - type: integer 
	Parameter NUM_DATA bound to: 16 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'process_unit' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/process_unit.sv:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter fractional bound to: 21 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'fxp_mult' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv:4]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter FRACTIONAL bound to: 21 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mult' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/mult/synth/mult.vhd:69]
WARNING: [Synth 8-5640] Port 'zero_detect' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/mult/synth/mult.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/mult/synth/mult.vhd:72]
WARNING: [Synth 8-5640] Port 'pcasc_ext' is missing in component declaration [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/mult/synth/mult.vhd:72]
	Parameter C_VERBOSITY bound to: 0 - type: integer 
	Parameter C_MODEL_TYPE bound to: 0 - type: integer 
	Parameter C_OPTIMIZE_GOAL bound to: 1 - type: integer 
	Parameter C_XDEVICEFAMILY bound to: zynquplus - type: string 
	Parameter C_HAS_CE bound to: 1 - type: integer 
	Parameter C_HAS_SCLR bound to: 0 - type: integer 
	Parameter C_LATENCY bound to: 1 - type: integer 
	Parameter C_A_WIDTH bound to: 16 - type: integer 
	Parameter C_A_TYPE bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 16 - type: integer 
	Parameter C_B_TYPE bound to: 0 - type: integer 
	Parameter C_OUT_HIGH bound to: 31 - type: integer 
	Parameter C_OUT_LOW bound to: 0 - type: integer 
	Parameter C_MULT_TYPE bound to: 1 - type: integer 
	Parameter C_CE_OVERRIDES_SCLR bound to: 0 - type: integer 
	Parameter C_CCM_IMP bound to: 0 - type: integer 
	Parameter C_B_VALUE bound to: 10000001 - type: string 
	Parameter C_HAS_ZERO_DETECT bound to: 0 - type: integer 
	Parameter C_ROUND_OUTPUT bound to: 0 - type: integer 
	Parameter C_ROUND_PT bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'mult_gen_v12_0_21' declared at 'd:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/mult/hdl/mult_gen_v12_0_vh_rfs.vhd:21527' bound to instance 'U0' of component 'mult_gen_v12_0_21' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/mult/synth/mult.vhd:123]
INFO: [Synth 8-256] done synthesizing module 'mult' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/mult/synth/mult.vhd:69]
WARNING: [Synth 8-689] width (32) of port connection 'A' does not match port width (16) of module 'mult' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv:14]
WARNING: [Synth 8-689] width (32) of port connection 'B' does not match port width (16) of module 'mult' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv:14]
WARNING: [Synth 8-689] width (64) of port connection 'P' does not match port width (32) of module 'mult' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv:14]
INFO: [Synth 8-6155] done synthesizing module 'fxp_mult' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/fxp_mult.sv:4]
INFO: [Synth 8-6155] done synthesizing module 'process_unit' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/process_unit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'adder_tree_16' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder_tree_16.sv:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'adder' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder.sv:23]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'adder_tree_16' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/imports/new/adder_tree_16.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'pu_array' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/pu_array.sv:94]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/datapath.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'top_design' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/top_design.sv:23]
WARNING: [Synth 8-689] width (16) of port connection 'din_i' does not match port width (32) of module 'top_design' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:743]
WARNING: [Synth 8-689] width (16) of port connection 'neuron_out' does not match port width (32) of module 'top_design' [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:746]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:752]
INFO: [Synth 8-6157] synthesizing module 'ila_top' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:2367]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137412]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137262]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:137351]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [D:/GiaPhuc/Vivado/Vivado/2024.1/scripts/rt/data/unisim_comp.v:41014]
WARNING: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:3217]
WARNING: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:3217]
WARNING: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:3217]
WARNING: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:3217]
WARNING: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:3217]
WARNING: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_15_ila' is unconnected for instance 'inst' [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:3217]
WARNING: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_15_ila' has 1033 connections declared, but only 1027 given [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:3217]
INFO: [Synth 8-6155] done synthesizing module 'ila_top' (0#1) [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:48]
INFO: [Synth 8-6155] done synthesizing module 'MY_IP' (0#1) [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:8]
WARNING: [Synth 8-7137] Register valid_neuron_reg in module pu_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/pu_array.sv:180]
WARNING: [Synth 8-7137] Register neuron_out_reg in module pu_array has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/sources_1/new/pu_array.sv:184]
WARNING: [Synth 8-3848] Net sl_iport0 in module/entity ila_top does not have driver. [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/synth/ila_top.v:106]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_top_inst'. This will prevent further optimization [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:752]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'td'. This will prevent further optimization [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:740]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[0].mem_data_out_reg[0] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[1].mem_data_out_reg[0] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[2].mem_data_out_reg[0] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[0].BYTE_BRAM_GEN[3].mem_data_out_reg[0] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[0].mem_data_out_reg[1] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[1].mem_data_out_reg[1] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[2].mem_data_out_reg[1] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[1].BYTE_BRAM_GEN[3].mem_data_out_reg[1] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[0].mem_data_out_reg[2] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[1].mem_data_out_reg[2] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[2].mem_data_out_reg[2] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[2].BYTE_BRAM_GEN[3].mem_data_out_reg[2] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[0].mem_data_out_reg[3] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[1].mem_data_out_reg[3] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[2].mem_data_out_reg[3] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[3].BYTE_BRAM_GEN[3].mem_data_out_reg[3] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[0].mem_data_out_reg[4] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[1].mem_data_out_reg[4] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[2].mem_data_out_reg[4] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[4].BYTE_BRAM_GEN[3].mem_data_out_reg[4] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[0].mem_data_out_reg[5] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[1].mem_data_out_reg[5] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[2].mem_data_out_reg[5] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[5].BYTE_BRAM_GEN[3].mem_data_out_reg[5] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[0].mem_data_out_reg[6] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[1].mem_data_out_reg[6] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[2].mem_data_out_reg[6] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[6].BYTE_BRAM_GEN[3].mem_data_out_reg[6] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[0].mem_data_out_reg[7] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[1].mem_data_out_reg[7] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[2].mem_data_out_reg[7] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[7].BYTE_BRAM_GEN[3].mem_data_out_reg[7] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[0].mem_data_out_reg[8] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[1].mem_data_out_reg[8] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[2].mem_data_out_reg[8] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[8].BYTE_BRAM_GEN[3].mem_data_out_reg[8] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[0].mem_data_out_reg[9] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[1].mem_data_out_reg[9] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[2].mem_data_out_reg[9] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[9].BYTE_BRAM_GEN[3].mem_data_out_reg[9] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[0].mem_data_out_reg[10] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[1].mem_data_out_reg[10] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[2].mem_data_out_reg[10] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[10].BYTE_BRAM_GEN[3].mem_data_out_reg[10] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[0].mem_data_out_reg[11] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[1].mem_data_out_reg[11] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[2].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[2].mem_data_out_reg[11] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[3].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[11].BYTE_BRAM_GEN[3].mem_data_out_reg[11] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[12].BYTE_BRAM_GEN[0].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[12].BYTE_BRAM_GEN[0].mem_data_out_reg[12] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[12].BYTE_BRAM_GEN[1].byte_ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element BRAM_GEN[12].BYTE_BRAM_GEN[1].mem_data_out_reg[12] was removed.  [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/sources_1/imports/AXI_MY_IP/MY_IP.v:629]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[44] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[43] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[42] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[41] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[40] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[39] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[38] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[37] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[36] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[35] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[34] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[33] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[32] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[31] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[30] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[29] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[28] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[27] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[26] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[25] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[24] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[23] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[22] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[21] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[20] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[19] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[18] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[17] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[16] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[3] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[2] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[1] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA_I[0] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR_I in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR_I in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[12] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[11] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[10] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[9] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[8] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[7] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[6] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[5] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[4] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[3] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[2] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[1] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port RDADDRECC_I[0] in module blk_mem_gen_v8_4_8_blk_mem_output_block is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[8] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[7] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[6] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[5] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[4] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port REGCEA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRB in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port WEB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[8] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[7] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[6] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[5] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[4] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DINB[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTSBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port INJECTDBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ECCPIPECE in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[8] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[7] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[6] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[5] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[4] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[3] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[2] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[1] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DOUTA[0] in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port DBITERR in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
WARNING: [Synth 8-7129] Port SSRA in module blk_mem_gen_v8_4_8_blk_mem_gen_prim_wrapper is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2715.863 ; gain = 998.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2715.863 ; gain = 998.574
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 2715.863 ; gain = 998.574
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.379 . Memory (MB): peak = 2716.602 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 532 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/ila_v6_2/constraints/ila.xdc] for cell 'ila_top_inst/inst'
Finished Parsing XDC File [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/ila_v6_2/constraints/ila.xdc] for cell 'ila_top_inst/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [d:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.gen/sources_1/ip/ila_top/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MY_IP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MY_IP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/constrs_1/new/cons_axi.xdc]
Finished Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/constrs_1/new/cons_axi.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.srcs/constrs_1/new/cons_axi.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MY_IP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MY_IP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.runs/synth_1/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.runs/synth_1/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/MY_IP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/MY_IP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 2829.113 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 398 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 352 instances
  CFGLUT5 => SRLC32E: 46 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2829.113 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2829.113 ; gain = 1111.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2829.113 ; gain = 1111.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for ila_top_inst/inst. (constraint file  D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.runs/synth_1/dont_touch.xdc, line 13).
Applied set_property KEEP_HIERARCHY = SOFT for ila_top_inst. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[0].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[1].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[2].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[3].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[4].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[5].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[6].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[7].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[8].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[9].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[10].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[11].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[12].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[13].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[14].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for td/dtp/PU_array/\PU_instances[15].PU_mul_add /mul/mult. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:55 . Memory (MB): peak = 2829.113 ; gain = 1111.824
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized18'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized19'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized20'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized21'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized22'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized23'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized24'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized25'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized26'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized27'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized28'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized29'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized30'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized31'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized32'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized33'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized34'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized35'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized36'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized37'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized38'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized39'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized40'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized41'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized42'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized43'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized44'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized45'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized46'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized18'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized20'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized22'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized24'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized26'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized28'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized30'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized32'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized34'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized36'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized38'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized40'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized42'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized44'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'xsdbs_v1_0_4_reg_p2s__parameterized46'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'current_state_reg' in module 'ltlib_v1_0_2_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:01:01 . Memory (MB): peak = 2829.113 ; gain = 1111.824
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:24 ; elapsed = 00:01:43 . Memory (MB): peak = 2829.113 ; gain = 1111.824
---------------------------------------------------------------------------------
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_0 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_10 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_2 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_3 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_4 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_5 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_6 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_7 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_8 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_9 : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_a : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_b : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_c : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_d : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_e : 0 0 : 1969 1969 : Used 1 time 100
 Sort Area is MY_IP__GB0 gDSP.gDSP_only.iDSP/inferred_dsp.reg_mult.m_reg_reg_f : 0 0 : 1969 1969 : Used 1 time 100
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:56 . Memory (MB): peak = 2879.945 ; gain = 1162.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:42 ; elapsed = 00:02:06 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:46 ; elapsed = 00:02:12 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin AXI_dout_w_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin dummy_inferred:in0 to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[36] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[35] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[34] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[33] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[32] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:sl_iport0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_in to constant 0
WARNING: [Synth 8-3295] tying undriven pin inst:trig_out_ack to constant 0
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:50 ; elapsed = 00:02:16 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:50 ; elapsed = 00:02:16 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:51 ; elapsed = 00:02:18 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:52 ; elapsed = 00:02:18 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:52 ; elapsed = 00:02:18 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|dsp         | (A*B)'      | 30     | 18     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 1    | 
+------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |BUFG            |     1|
|2     |CARRY4          |   134|
|3     |CARRY8          |   112|
|4     |CFGLUT5         |   398|
|5     |DSP_ALU         |    16|
|6     |DSP_A_B_DATA    |    16|
|7     |DSP_C_DATA      |    16|
|8     |DSP_MULTIPLIER  |    16|
|9     |DSP_M_DATA      |    16|
|10    |DSP_OUTPUT      |    16|
|11    |DSP_PREADD      |    16|
|12    |DSP_PREADD_DATA |    16|
|13    |LUT1            |   103|
|14    |LUT2            |   956|
|15    |LUT3            |   460|
|16    |LUT4            |   846|
|17    |LUT5            |   712|
|18    |LUT6            |  2593|
|19    |MUXF7           |    91|
|20    |MUXF8           |     3|
|21    |RAM64M          |     4|
|22    |RAM64M8         |    12|
|23    |RAMB36E2        |    10|
|24    |SRL16E          |    52|
|25    |SRLC16E         |     2|
|26    |SRLC32E         |    17|
|27    |FDCE            |  3997|
|28    |FDRE            |  4221|
|29    |FDSE            |    10|
|30    |IBUF            |   138|
|31    |OBUF            |    32|
|32    |OBUFT           |    16|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:52 ; elapsed = 00:02:18 . Memory (MB): peak = 2994.164 ; gain = 1276.875
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:12 ; elapsed = 00:02:08 . Memory (MB): peak = 2994.164 ; gain = 1163.625
Synthesis Optimization Complete : Time (s): cpu = 00:01:52 ; elapsed = 00:02:19 . Memory (MB): peak = 2994.164 ; gain = 1276.875
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.173 . Memory (MB): peak = 2994.164 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 909 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ila_top_inst UUID: e2ac5969-7eec-56b1-889a-729bac2d5528 
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2994.164 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 657 instances were transformed.
  (CARRY4) => CARRY8: 88 instances
  BUFG => BUFGCE: 1 instance 
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 352 instances
  CFGLUT5 => SRLC32E: 46 instances
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 16 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 138 instances
  RAM64M => RAM64M (RAMD64E(x4)): 4 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 12 instances

Synth Design complete | Checksum: 82ec5694
INFO: [Common 17-83] Releasing license: Synthesis
274 Infos, 383 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:05 ; elapsed = 00:02:38 . Memory (MB): peak = 2994.164 ; gain = 2252.176
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2994.164 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/GiaPhuc/Project_1/Dense_0/AXI_MY_IP/project_1/project_1.runs/synth_1/MY_IP.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MY_IP_utilization_synth.rpt -pb MY_IP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 28 22:47:07 2025...
