
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ubuntu/lab/course-lab_2/lab2-axi'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/ubuntu/lab/course-lab_2/lab2-axi' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.1/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 2898.145 ; gain = 0.000 ; free physical = 11867 ; free virtual = 13882
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1255143
WARNING: [Synth 8-9501] generate block is allowed only inside loop and conditional generate in SystemVerilog mode [/tools/Xilinx/Vivado/2022.1/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:4023]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 3140.973 ; gain = 216.828 ; free physical = 9613 ; free virtual = 11628
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_axi_smc_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_fir_n11_maxi_0_1' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_fir_n11_maxi_0_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fir_n11_maxi_0_1' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_fir_n11_maxi_0_1_stub.v:5]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_fir_n11_maxi_0_1' is unconnected for instance 'fir_n11_maxi_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:246]
WARNING: [Synth 8-7071] port 'm_axi_gmem_AWREGION' of module 'design_1_fir_n11_maxi_0_1' is unconnected for instance 'fir_n11_maxi_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:246]
WARNING: [Synth 8-7071] port 'm_axi_gmem_ARREGION' of module 'design_1_fir_n11_maxi_0_1' is unconnected for instance 'fir_n11_maxi_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:246]
WARNING: [Synth 8-7023] instance 'fir_n11_maxi_0' of module 'design_1_fir_n11_maxi_0_1' has 55 connections declared, but only 52 given [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:246]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:526]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1170]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1170]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1302]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_auto_ds_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_auto_pc_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1302]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1712]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_auto_ds_1_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_auto_pc_1_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1712]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_xbar_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_xbar_0_stub.v:5]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1129]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1129]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:1129]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:526]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_99M_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_rst_ps8_0_99M_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_99M_0' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_rst_ps8_0_99M_0_stub.v:5]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:399]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:399]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:399]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_99M_0' is unconnected for instance 'rst_ps8_0_99M' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:399]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_99M' of module 'design_1_rst_ps8_0_99M_0' has 10 connections declared, but only 6 given [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:399]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/.Xil/Vivado-1255128-ubuntu2004/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:5]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'saxigp2_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'saxigp2_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7071] port 'pl_clk1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:406]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 124 connections declared, but only 117 given [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:406]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3208.879 ; gain = 284.734 ; free physical = 10700 ; free virtual = 12716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3226.691 ; gain = 302.547 ; free physical = 10700 ; free virtual = 12716
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 3226.691 ; gain = 302.547 ; free physical = 10700 ; free virtual = 12716
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3226.691 ; gain = 0.000 ; free physical = 10700 ; free virtual = 12716
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_1/design_1_fir_n11_maxi_0_1/design_1_fir_n11_maxi_0_1_in_context.xdc] for cell 'design_1_i/fir_n11_maxi_0'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_fir_n11_maxi_0_1/design_1_fir_n11_maxi_0_1/design_1_fir_n11_maxi_0_1_in_context.xdc] for cell 'design_1_i/fir_n11_maxi_0'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0/design_1_rst_ps8_0_99M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_99M'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.520 ; gain = 0.000 ; free physical = 10624 ; free virtual = 12640
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3277.520 ; gain = 0.000 ; free physical = 10624 ; free virtual = 12640
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3277.520 ; gain = 353.375 ; free physical = 10693 ; free virtual = 12709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3277.520 ; gain = 353.375 ; free physical = 10693 ; free virtual = 12709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/fir_n11_maxi_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_99M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3277.520 ; gain = 353.375 ; free physical = 10693 ; free virtual = 12709
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3277.520 ; gain = 353.375 ; free physical = 10693 ; free virtual = 12710
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 3277.520 ; gain = 353.375 ; free physical = 10690 ; free virtual = 12711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3711.012 ; gain = 786.867 ; free physical = 10088 ; free virtual = 12120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3711.012 ; gain = 786.867 ; free physical = 10088 ; free virtual = 12120
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 3731.051 ; gain = 806.906 ; free physical = 10071 ; free virtual = 12104
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3736.988 ; gain = 812.844 ; free physical = 10068 ; free virtual = 12101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3736.988 ; gain = 812.844 ; free physical = 10068 ; free virtual = 12101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3736.988 ; gain = 812.844 ; free physical = 10068 ; free virtual = 12101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3736.988 ; gain = 812.844 ; free physical = 10068 ; free virtual = 12101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3736.988 ; gain = 812.844 ; free physical = 10068 ; free virtual = 12101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3736.988 ; gain = 812.844 ; free physical = 10068 ; free virtual = 12101
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------+----------+
|      |BlackBox name                |Instances |
+------+-----------------------------+----------+
|1     |design_1_xbar_0              |         1|
|2     |design_1_auto_ds_0           |         1|
|3     |design_1_auto_pc_0           |         1|
|4     |design_1_auto_ds_1           |         1|
|5     |design_1_auto_pc_1           |         1|
|6     |design_1_axi_smc_0           |         1|
|7     |design_1_fir_n11_maxi_0_1    |         1|
|8     |design_1_rst_ps8_0_99M_0     |         1|
|9     |design_1_zynq_ultra_ps_e_0_0 |         1|
+------+-----------------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |design_1_auto_ds           |     2|
|3     |design_1_auto_pc           |     2|
|5     |design_1_axi_smc           |     1|
|6     |design_1_fir_n11_maxi_0    |     1|
|7     |design_1_rst_ps8_0_99M     |     1|
|8     |design_1_xbar              |     1|
|9     |design_1_zynq_ultra_ps_e_0 |     1|
+------+---------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3736.988 ; gain = 812.844 ; free physical = 10068 ; free virtual = 12101
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 7 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 3736.988 ; gain = 762.016 ; free physical = 10118 ; free virtual = 12151
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 3736.996 ; gain = 812.844 ; free physical = 10118 ; free virtual = 12151
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3736.996 ; gain = 0.000 ; free physical = 10162 ; free virtual = 12195
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3772.645 ; gain = 0.000 ; free physical = 10123 ; free virtual = 12156
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: f9038f71
INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 3786.582 ; gain = 888.438 ; free physical = 10319 ; free virtual = 12352
INFO: [Common 17-1381] The checkpoint '/home/ubuntu/lab/course-lab_2/lab2-axi/project_1/project_1.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Oct  5 08:10:23 2023...
