<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN"
    "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head>
<meta http-equiv="Content-Type" content="text/html;charset=utf-8" />
<title>IOSF Sideband Endpoint Release Notes</title>
</head>
<body>
    <table>
      <tr>
        <td align=left width=100 rowspan=2>
          <image src="Intel_logo.jpg" height=40 width=60 />
        </td>
        <td width=550 align=right><div class=title1>SIP Release Notes</div></td>
      </tr>
      <tr>
        <td width=550 align=right><div class=title2>[today]</div></td>
      </tr>
    <table>
    <table>
      <tr>
        <td align=left>
          <div class=title3>IOSF Sideband Endpoint PIC</div>
          <div class=title3>Revision: 2018WW42_RTL1P0_PICr27</div>
        </td>
      </tr>
    </table>    
   <h2>RTL Updates:</h2>
   <dl>
      <dt>HSDs: <dt>
    </dl>

<dd>1.	<a href="https://hsdes.intel.com/appstore/article/#/1406270159">1406270159:</a> "FWD (PCR) TGL clock gating enhancement - IOSF SBR - sequential repeater for SBR - use ISM status to explicitly clock gate (or use as enable) for staging of non-control state (payload, eom), to save the dynamic power when ISM idle"</dd>
<dd>2.	<a href="https://hsdes.intel.com/appstore/article/#/1407454484">1407454484:</a> "SBR: uprev the dfx_secure_plugin subIP to latest version, DFx_Secure_Plugin_PIC__2018WW12__RTL1P0__PIC5_V1"</dd>
<dd>3.	<a href="https://hsdes.intel.com/appstore/article/#/1407454556">1407454556:</a> "SBR: uprev the sTAP subIP to latest version, DFx_sTAP_PIC__2018WW12__RTL1P0__PIC5_V1"</dd>
<dd>4.	<a href="https://hsdes.intel.com/appstore/article/#/1407527412">1407527412:</a> "FWD (PCR) [ADL-DFX] IP to support Secure Policy9 and Policy10 in TAP DFX Secure Plugins for FuSa testing and debug"</dd>
<dd>5.	<a href="https://hsdes.intel.com/appstore/article/#/2203421104">2203421104:</a> "FWD clock gating enhancement SBR - IOSF SBCPORT - use ISM status to explicitly clock gate (or use as enable) for staging of (payload, eom) state"</dd>
<dd>6.	<a href="https://hsdes.intel.com/appstore/article/#/1405328857">1405328857:</a> "TFM: SBR Lintra OpenLatch"</dd>
<dd>7.	<a href="https://hsdes.intel.com/appstore/article/#/1406716305">1406716305:</a> "FWD (PCR) [SIIP] [TFM] IPs compliant to CTECH 3.0"</dd>
<dd>8.	<a href="https://hsdes.intel.com/appstore/article/#/1406917604">1406917604:</a> "FWD (PCR) request to deliver sideband configurable repeater flop"</dd>
<dd>9.	<a href="https://hsdes.intel.com/appstore/article/#/1407066618">1407066618:</a> "FWD (PCR) [Security] Red Revolution VISA signals SBR"</dd>
<dd>10.	<a href="https://hsdes.intel.com/appstore/article/#/1407277888">1407277888:</a> "FWD (PCR) [SBR] - Request for VISA4 RTL Modules and Implement CRs read Capability and Snapshot Feature"</dd>
<dd>11.	<a href="https://hsdes.intel.com/appstore/article/#/1407277903">1407277903:</a> "FWD (PCR) [SBR] IP Should Expose the visa_bypass_cr_out port of the Top ULM"</dd>
<dd>12.	<a href="https://hsdes.intel.com/appstore/article/#/1407278470">1407278470:</a> "FWD (PCR) SB router needs to update the existing Accum IP"</dd>
<dd>13.	<a href="https://hsdes.intel.com/appstore/article/#/1407808917">1407808917:</a> "FWD (PCR) Enable GLS on SBR"</dd>
<dd>14.	<a href="https://hsdes.intel.com/appstore/article/#/1407991966">1407991966:</a> "FWD TE pin of clock gater in par_psf0 dfx_accum logic tied to ground"</dd>
<dd>15.	<a href="https://hsdes.intel.com/appstore/article/#/1407610395">1407610395:</a> "FWD (PCR) SBR IPGEN - fabric compiler script fixes for Wave3 scaling"</dd>
<dd>16.	<a href="https://hsdes.intel.com/appstore/article/#/1506780110">1506780110:</a> "FWD [EBG][SBR] Lintra rule 70612 found in SBR"</dd>
<dd>17.	<a href="https://hsdes.intel.com/appstore/article/#/2201973384">2201973384:</a> "FWD TGL SBR lintra rule 60073, 60706 and 70023"</dd>
<dd>18.	<a href="https://hsdes.intel.com/appstore/article/#/2202290970">2202290970:</a> "FWD SBR - usage of DEFINE global macros that are NOT part of the Intel converged macro list"</dd>
<dd>19.	<a href="https://hsdes.intel.com/appstore/article/#/1407280813">1407280813:</a> "TFM - FWD FWD:  0P3 GPSB sbr_parity_err RTL MCO"</dd>

   </dl> 
   <h2>Backend Updates:</h2>
        <dd>General Updates. </dd>

   <h2>Validation Updates:</h2>
        <dd>General Updates. </dd>

   <h2>Known Issues:</h2>
        <dd> None. </dd>
   <h2>Special Considerations and Instructions:</h2>
   <li>This SBE release uses the "IOSF_SVC_2018WW38" version of SVC in IRR with constraints on hierarchical headers insertion.</li>
   <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/appstore/article/#/sip.bugeco/create?=&subject=bugeco&tenant=sip">SIP HSD</a></li>
   <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.echo.intel.com/zircon/index.php/ip-dashboard/index?FiltersModel[%27Rules_type%27]=soc&FiltersModel[%27Rules_type%27]=soc&FiltersModel[Ver_id]=2.10&FiltersModel[ruleversion]=2.10.05&FiltersModel[App_id]=1&FiltersModel[Milestone]=4&FiltersModel[IpConfig_id]=88396&FiltersModel[Rules_type]=IP&FiltersModel[top_filter_checkbox]=1&FiltersModel[showlatest]=0">Zircon Scores</a></li>
   <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
   <li>Please read integration guide carefully for handling current clock request logic</li>
   <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
   <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
   <li><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable CTECH library when synthesising the IP.</li>
   <li><b>NOTE:</b> CTECH_LIB_NAME must point to a valid synthesisable/behavior CTECH library when simulating the IP.</li>

</body>
</html>

