#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  7 18:04:43 2021
# Process ID: 166368
# Current directory: D:/0FPGA/project_FPGA_UART_BRAM/project_uart3.runs/design_200MHZ_blk_mem_gen_0_0_synth_1
# Command line: vivado.exe -log design_200MHZ_blk_mem_gen_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_200MHZ_blk_mem_gen_0_0.tcl
# Log file: D:/0FPGA/project_FPGA_UART_BRAM/project_uart3.runs/design_200MHZ_blk_mem_gen_0_0_synth_1/design_200MHZ_blk_mem_gen_0_0.vds
# Journal file: D:/0FPGA/project_FPGA_UART_BRAM/project_uart3.runs/design_200MHZ_blk_mem_gen_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_200MHZ_blk_mem_gen_0_0.tcl -notrace
