
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.113241                       # Number of seconds simulated
sim_ticks                                1113241098000                       # Number of ticks simulated
final_tick                               1613574069500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 124442                       # Simulator instruction rate (inst/s)
host_op_rate                                   124442                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               46178043                       # Simulator tick rate (ticks/s)
host_mem_usage                                2331180                       # Number of bytes of host memory used
host_seconds                                 24107.59                       # Real time elapsed on the host
sim_insts                                  3000000007                       # Number of instructions simulated
sim_ops                                    3000000007                       # Number of ops (including micro ops) simulated
system.mem_ctrls.bytes_read::switch_cpus.inst         1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data       108800                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             109952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        95040                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           95040                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data         1700                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                1718                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1485                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1485                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst         1035                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        97733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 98767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst         1035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total             1035                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           85372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                85372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           85372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst         1035                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        97733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total               184140                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        1718                       # Total number of read requests accepted by DRAM controller
system.mem_ctrls.writeReqs                       1485                       # Total number of write requests accepted by DRAM controller
system.mem_ctrls.readBursts                      1718                       # Total number of DRAM read bursts. Each DRAM read request translates to either one or multiple DRAM read bursts
system.mem_ctrls.writeBursts                     1485                       # Total number of DRAM write bursts. Each DRAM write request translates to either one or multiple DRAM write bursts
system.mem_ctrls.bytesRead                     109952                       # Total number of bytes read from memory
system.mem_ctrls.bytesWritten                   95040                       # Total number of bytes written to memory
system.mem_ctrls.bytesConsumedRd               109952                       # bytesRead derated as per pkt->getSize()
system.mem_ctrls.bytesConsumedWr                95040                       # bytesWritten derated as per pkt->getSize()
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by write Q
system.mem_ctrls.neitherReadNorWrite                0                       # Reqs where no action is needed
system.mem_ctrls.perBankRdReqs::0                 112                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::1                 138                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::2                  63                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::3                 127                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::4                  87                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::5                 220                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::6                 122                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::7                 133                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::8                 144                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::9                 104                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::10                 53                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::11                 78                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::12                 97                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::13                 99                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::14                 80                       # Track reads on a per bank basis
system.mem_ctrls.perBankRdReqs::15                 61                       # Track reads on a per bank basis
system.mem_ctrls.perBankWrReqs::0                 100                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::1                 117                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::2                  54                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::3                 115                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::4                  80                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::5                 175                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::6                  98                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::7                 121                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::8                 140                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::9                  94                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::10                 41                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::11                 59                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::12                 78                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::13                 87                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::14                 68                       # Track writes on a per bank basis
system.mem_ctrls.perBankWrReqs::15                 58                       # Track writes on a per bank basis
system.mem_ctrls.numRdRetry                         0                       # Number of times rd buffer was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times wr buffer was full causing retry
system.mem_ctrls.totGap                  1109704302500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::1                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::2                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::3                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::4                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::5                     0                       # Categorize read packet sizes
system.mem_ctrls.readPktSize::6                  1718                       # Categorize read packet sizes
system.mem_ctrls.writePktSize::0                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::1                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::2                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::3                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::4                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::5                    0                       # Categorize write packet sizes
system.mem_ctrls.writePktSize::6                 1485                       # Categorize write packet sizes
system.mem_ctrls.rdQLenPdf::0                    1646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                      62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                      65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     64                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    121.007126                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.069571                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   194.474186                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64            1416     84.09%     84.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128             91      5.40%     89.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192             26      1.54%     91.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256             20      1.19%     92.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320             12      0.71%     92.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384             17      1.01%     93.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448             12      0.71%     94.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512             12      0.71%     95.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576             12      0.71%     96.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640             12      0.71%     96.79% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::704              9      0.53%     97.33% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768              4      0.24%     97.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::832              9      0.53%     98.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896              5      0.30%     98.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::960              4      0.24%     98.63% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024             3      0.18%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1088             5      0.30%     99.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1152             2      0.12%     99.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1216             3      0.18%     99.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1344             1      0.06%     99.47% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1408             4      0.24%     99.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1472             2      0.12%     99.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1536             1      0.06%     99.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1664             1      0.06%     99.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::2112             1      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1684                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     34817500                       # Total cycles spent in queuing delays
system.mem_ctrls.totMemAccLat                75651250                       # Sum of mem lat for all requests
system.mem_ctrls.totBusLat                    8590000                       # Total cycles spent in databus access
system.mem_ctrls.totBankLat                  32243750                       # Total cycles spent in bank access
system.mem_ctrls.avgQLat                     20266.30                       # Average queueing delay per request
system.mem_ctrls.avgBankLat                  18768.19                       # Average bank access latency per request
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per request
system.mem_ctrls.avgMemAccLat                44034.49                       # Average memory access latency
system.mem_ctrls.avgRdBW                         0.10                       # Average achieved read bandwidth in MB/s
system.mem_ctrls.avgWrBW                         0.09                       # Average achieved write bandwidth in MB/s
system.mem_ctrls.avgConsumedRdBW                 0.10                       # Average consumed read bandwidth in MB/s
system.mem_ctrls.avgConsumedWrBW                 0.09                       # Average consumed write bandwidth in MB/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MB/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length over time
system.mem_ctrls.avgWrQLen                      10.08                       # Average write queue length over time
system.mem_ctrls.readRowHits                     1359                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     147                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.10                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 9.90                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  346457790.35                       # Average gap between requests
system.membus.throughput                       184140                       # Throughput (bytes/s)
system.membus.trans_dist::ReadReq                 337                       # Transaction distribution
system.membus.trans_dist::ReadResp                337                       # Transaction distribution
system.membus.trans_dist::Writeback              1485                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1381                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1381                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         4921                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   4921                       # Packet count per connected master and slave (bytes)
system.membus.tot_pkt_size_system.l2.mem_side::system.mem_ctrls.port       204992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.tot_pkt_size::total              204992                       # Cumulative packet size per connected master and slave (bytes)
system.membus.data_through_bus                 204992                       # Total data (bytes)
system.membus.snoop_data_through_bus                0                       # Total snoop data (bytes)
system.membus.reqLayer0.occupancy             7541500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            8138750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       904444095                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    887181172                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     90111441                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    552875500                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       552491215                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     99.930493                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        15374204                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect          329                       # Number of incorrect RAS predictions.
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.read_hits            981742112                       # DTB read hits
system.switch_cpus.dtb.read_misses            8317220                       # DTB read misses
system.switch_cpus.dtb.read_acv                     1                       # DTB read access violations
system.switch_cpus.dtb.read_accesses        990059332                       # DTB read accesses
system.switch_cpus.dtb.write_hits           129552597                       # DTB write hits
system.switch_cpus.dtb.write_misses            802199                       # DTB write misses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_accesses       130354796                       # DTB write accesses
system.switch_cpus.dtb.data_hits           1111294709                       # DTB hits
system.switch_cpus.dtb.data_misses            9119419                       # DTB misses
system.switch_cpus.dtb.data_acv                     1                       # DTB access violations
system.switch_cpus.dtb.data_accesses       1120414128                       # DTB accesses
system.switch_cpus.itb.fetch_hits           854895129                       # ITB hits
system.switch_cpus.itb.fetch_misses              1389                       # ITB misses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_accesses       854896518                       # ITB accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.switch_cpus.numCycles               2226482196                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    902773923                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             5321419971                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           904444095                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    567865419                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles             983944448                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       424739249                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.BlockedCycles        6641653                       # Number of cycles fetch has spent blocked
system.switch_cpus.fetch.MiscStallCycles           71                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         9386                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         854895129                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      37393379                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2226476465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      2.390063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.126862                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1242532017     55.81%     55.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        100727609      4.52%     60.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2         82645983      3.71%     64.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3         13382606      0.60%     64.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4         96880553      4.35%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5        246102683     11.05%     80.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6         75099838      3.37%     83.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7          6223485      0.28%     83.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8        362881691     16.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2226476465                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.406221                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                2.390057                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        951248944                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles       5269336                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles         935157359                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       1694200                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles      333106625                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved      1660987                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           377                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     5070415826                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts           413                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles      333106625                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles        998913676                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles          449183                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        77425                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         889096641                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles       4832914                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     4819461394                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents           223                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           8795                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LSQFullEvents       4392529                       # Number of times rename has blocked due to LSQ full
system.switch_cpus.rename.RenamedOperands   3829192190                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    6944817276                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   6944732205                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        85071                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1583643231                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       2245548940                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts         3201                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts         2861                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts          14962395                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads   1166364219                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    157582525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     28302661                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       346930                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         4317551213                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         4187                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        3589789709                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued     12933457                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined   2257519236                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1304026393                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2179                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2226476465                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.612319                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.713836                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0    931989590     41.86%     41.86% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    240612332     10.81%     52.67% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    366960954     16.48%     69.15% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    342195640     15.37%     84.52% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4    189975121      8.53%     93.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5    111241284      5.00%     98.05% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6     33188903      1.49%     99.54% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7      9072901      0.41%     99.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8      1239740      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2226476465                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          367395      6.26%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              3      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%      6.26% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        5486136     93.47%     99.73% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         16047      0.27%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu    2399128883     66.83%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         8213      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        18846      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt        13578      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult         7190      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.83% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead   1054877399     29.39%     96.22% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    135735600      3.78%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     3589789709                       # Type of FU issued
system.switch_cpus.iq.rate                   1.612315                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt             5869581                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.001635                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   9424761933                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   6574996218                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   3286806794                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        96988                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        86870                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        45020                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     3595610796                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           48494                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads       760020                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    617925055                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         2523                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         9261                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     82839718                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked       129936                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles      333106625                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles            1078                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles          1191                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   4318594562                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts      2173518                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts    1166364219                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    157582525                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts         2598                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents           1963                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         9261                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     76064708                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     44141584                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts    120206292                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    3451528899                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     990059376                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    138260810                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop               1039162                       # number of nop insts executed
system.switch_cpus.iew.exec_refs           1120414184                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        467266936                       # Number of branches executed
system.switch_cpus.iew.exec_stores          130354808                       # Number of stores executed
system.switch_cpus.iew.exec_rate             1.550216                       # Inst execution rate
system.switch_cpus.iew.wb_sent             3349220201                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            3286851814                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers        2480287297                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers        2902430306                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               1.476253                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.854555                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts   2267352839                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2008                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     90111082                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1893369840                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     1.056643                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.917666                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1144874318     60.47%     60.47% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    348682083     18.42%     78.88% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    146687098      7.75%     86.63% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     30483646      1.61%     88.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     91878150      4.85%     93.09% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5     30845593      1.63%     94.72% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6     20331634      1.07%     95.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7     13320250      0.70%     96.50% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     66267068      3.50%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1893369840                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   2000615880                       # Number of instructions committed
system.switch_cpus.commit.committedOps     2000615880                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              623181967                       # Number of memory references committed
system.switch_cpus.commit.loads             548439160                       # Number of loads committed
system.switch_cpus.commit.membars                1004                       # Number of memory barriers committed
system.switch_cpus.commit.branches          341822021                       # Number of branches committed
system.switch_cpus.commit.fp_insts              42528                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts        1999856070                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       208059                       # Number of function calls committed.
system.switch_cpus.commit.bw_lim_events      66267068                       # number cycles where commit BW limit reached
system.switch_cpus.commit.bw_limited                0                       # number of insts not committed due to BW limits
system.switch_cpus.rob.rob_reads           6076554343                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          8873726208                       # The number of ROB writes
system.switch_cpus.timesIdled                      41                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    5731                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          2000000006                       # Number of Instructions Simulated
system.switch_cpus.committedOps            2000000006                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.committedInsts_total    2000000006                       # Number of Instructions Simulated
system.switch_cpus.cpi                       1.113241                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.113241                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.898278                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.898278                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       4989361994                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes      2743546558                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             42054                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            41512                       # number of floating regfile writes
system.switch_cpus.misc_regfile_reads            2259                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes           2008                       # number of misc regfile writes
system.l2.tags.numFaultyBlocks_VDD1                 0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.l2.tags.numFaultyBlocks_VDD2                 0                       # number of faulty blocks in the cache at VDD2 (mid)
system.l2.tags.numFaultyBlocks_VDD3                 0                       # number of faulty blocks in the cache at VDD3 (highest)
system.l2.tags.blockFaultRate_VDD1                  0                       # Proportion of faulty blocks in the cache at VDD1
system.l2.tags.blockFaultRate_VDD2                  0                       # Proportion of faulty blocks in the cache at VDD2
system.l2.tags.blockFaultRate_VDD3                  0                       # Proportion of faulty blocks in the cache at VDD3
system.l2.tags.cycles_VDD1                          0                       # Total number of cycles spent on VDD1
system.l2.tags.cycles_VDD2                          0                       # Total number of cycles spent on VDD2
system.l2.tags.cycles_VDD3                 3227148123                       # Total number of cycles spent on VDD3
system.l2.tags.accessEnergy_VDD1                    0                       # Total dynamic energy dissipated at VDD1 in nJ
system.l2.tags.accessEnergy_VDD2                    0                       # Total dynamic energy dissipated at VDD2 in nJ
system.l2.tags.accessEnergy_VDD3         8886702.935134                       # Total dynamic energy dissipated at VDD3 in nJ
system.l2.tags.accessEnergy_tot          8886702.935134                       # Total dynamic energy dissipated in nJ
system.l2.tags.transitionsTo_VDD1                   0                       # Total number of transitions to VDD1
system.l2.tags.transitionsTo_VDD2                   0                       # Total number of transitions to VDD2
system.l2.tags.transitionsTo_VDD3                   0                       # Total number of transitions to VDD3
system.l2.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.l2.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.l2.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.l2.tags.proportionExecTime_VDD1              0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.l2.tags.proportionExecTime_VDD2              0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.l2.tags.proportionExecTime_VDD3              1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.l2.tags.staticPower_avg            5037.425790                       # Average static power of this cache over the entire execution
system.l2.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.l2.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.l2.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.l2.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.l2.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.l2.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.l2.tags.numInvalidateOnlyTo_VDD1             0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.l2.tags.numInvalidateOnlyTo_VDD2             0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.l2.tags.numInvalidateOnlyTo_VDD3             0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.l2.tags.numMadeAvailableTo_VDD1              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.l2.tags.numMadeAvailableTo_VDD2              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.l2.tags.numMadeAvailableTo_VDD3              0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.l2.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.l2.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.l2.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.l2.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.l2.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.l2.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.l2.tags.replacements                      1718                       # number of replacements
system.l2.tags.tagsinuse                 32746.491880                       # Cycle average of tags in use
system.l2.tags.total_refs                    61625167                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     34465                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1788.050689                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     7213.081401                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    13.987091                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   152.867081                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst         54.756442                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      25311.799865                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.220126                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000427                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.004665                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001671                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.772455                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999344                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus.data     30289454                       # number of ReadReq hits
system.l2.ReadReq_hits::total                30289454                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks         19652776                       # number of Writeback hits
system.l2.Writeback_hits::total              19652776                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus.data       286116                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                286116                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus.data      30575570                       # number of demand (read+write) hits
system.l2.demand_hits::total                 30575570                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.data     30575570                       # number of overall hits
system.l2.overall_hits::total                30575570                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst           18                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data          319                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   337                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data         1381                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1381                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst           18                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data         1700                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1718                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           18                       # number of overall misses
system.l2.overall_misses::switch_cpus.data         1700                       # number of overall misses
system.l2.overall_misses::total                  1718                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      1412000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data     27819750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        29231750                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data    103929000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     103929000                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      1412000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data    131748750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        133160750                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      1412000                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data    131748750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       133160750                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst           18                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data     30289773                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total            30289791                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks     19652776                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total          19652776                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       287497                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            287497                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           18                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     30577270                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             30577288                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           18                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     30577270                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            30577288                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.000011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.000011                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.004804                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.004804                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000056                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000056                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000056                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000056                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 78444.444444                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 87209.247649                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 86741.097923                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 75256.335988                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 75256.335988                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 78444.444444                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 77499.264706                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77509.167637                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 78444.444444                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 77499.264706                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77509.167637                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1485                       # number of writebacks
system.l2.writebacks::total                      1485                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data          319                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              337                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data         1381                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1381                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data         1700                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1718                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data         1700                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1718                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      1206000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data     24155250                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     25361250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     88086000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     88086000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      1206000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data    112241250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    113447250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      1206000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data    112241250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    113447250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.000011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.000011                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.004804                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.004804                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000056                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000056                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000056                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst        67000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 75721.786834                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 75255.934718                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 63784.214337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63784.214337                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst        67000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 66024.264706                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 66034.487776                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst        67000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 66024.264706                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 66034.487776                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.tol2bus.throughput                  2887715969                       # Throughput (bytes/s)
system.tol2bus.trans_dist::ReadReq           30289791                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          30289791                       # Transaction distribution
system.tol2bus.trans_dist::Writeback         19652776                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           287497                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          287497                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     80807316                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              80807352                       # Packet count per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   3214722944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.tot_pkt_size::total         3214724096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.data_through_bus            3214724096                       # Total data (bytes)
system.tol2bus.snoop_data_through_bus               0                       # Total snoop data (bytes)
system.tol2bus.reqLayer0.occupancy        44767808000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             31000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       45866296250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.data_hits                            0                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_accesses                        0                       # DTB accesses
system.cpu.itb.fetch_hits                           0                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                       0                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.icache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.icache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.icache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.icache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.icache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.icache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.icache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.icache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.icache.tags.cycles_VDD3         3227148135                       # Total number of cycles spent on VDD3
system.cpu.icache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.icache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.icache.tags.accessEnergy_VDD3 22287115.896501                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.icache.tags.accessEnergy_tot  22287115.896501                       # Total dynamic energy dissipated in nJ
system.cpu.icache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.icache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.icache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.icache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.icache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.icache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.icache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.icache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.icache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.icache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.icache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.icache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.icache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.icache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.icache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.icache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.icache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.icache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.icache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.icache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.icache.tags.replacements                 7                       # number of replacements
system.cpu.icache.tags.tagsinuse           834.083291                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1855370833                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               843                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          2200914.392645                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    15.517478                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::cpu.inst   818.565813                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.015154                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::cpu.inst     0.799381                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.814534                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::switch_cpus.inst    854895100                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       854895100                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    854895100                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        854895100                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    854895100                       # number of overall hits
system.cpu.icache.overall_hits::total       854895100                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           29                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            29                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           29                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             29                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           29                       # number of overall misses
system.cpu.icache.overall_misses::total            29                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      2137250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      2137250                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      2137250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      2137250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      2137250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      2137250                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    854895129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    854895129                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    854895129                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    854895129                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    854895129                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    854895129                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 73698.275862                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 73698.275862                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 73698.275862                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 73698.275862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 73698.275862                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 73698.275862                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           11                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           11                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           18                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           18                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           18                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           18                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           18                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      1430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1430000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      1430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1430000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      1430000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1430000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 79444.444444                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79444.444444                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 79444.444444                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79444.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 79444.444444                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79444.444444                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.numFaultyBlocks_VDD1            0                       # number of faulty blocks in the cache at VDD1 (lowest)
system.cpu.dcache.tags.numFaultyBlocks_VDD2            0                       # number of faulty blocks in the cache at VDD2 (mid)
system.cpu.dcache.tags.numFaultyBlocks_VDD3            0                       # number of faulty blocks in the cache at VDD3 (highest)
system.cpu.dcache.tags.blockFaultRate_VDD1            0                       # Proportion of faulty blocks in the cache at VDD1
system.cpu.dcache.tags.blockFaultRate_VDD2            0                       # Proportion of faulty blocks in the cache at VDD2
system.cpu.dcache.tags.blockFaultRate_VDD3            0                       # Proportion of faulty blocks in the cache at VDD3
system.cpu.dcache.tags.cycles_VDD1                  0                       # Total number of cycles spent on VDD1
system.cpu.dcache.tags.cycles_VDD2                  0                       # Total number of cycles spent on VDD2
system.cpu.dcache.tags.cycles_VDD3         3227148136                       # Total number of cycles spent on VDD3
system.cpu.dcache.tags.accessEnergy_VDD1            0                       # Total dynamic energy dissipated at VDD1 in nJ
system.cpu.dcache.tags.accessEnergy_VDD2            0                       # Total dynamic energy dissipated at VDD2 in nJ
system.cpu.dcache.tags.accessEnergy_VDD3 27519424.604846                       # Total dynamic energy dissipated at VDD3 in nJ
system.cpu.dcache.tags.accessEnergy_tot  27519424.604846                       # Total dynamic energy dissipated in nJ
system.cpu.dcache.tags.transitionsTo_VDD1            0                       # Total number of transitions to VDD1
system.cpu.dcache.tags.transitionsTo_VDD2            0                       # Total number of transitions to VDD2
system.cpu.dcache.tags.transitionsTo_VDD3            0                       # Total number of transitions to VDD3
system.cpu.dcache.tags.avgConsecutiveCycles_VDD1          nan                       # Average number of consecutive cycles spent at VDD1
system.cpu.dcache.tags.avgConsecutiveCycles_VDD2          nan                       # Average number of consecutive cycles spent at VDD2
system.cpu.dcache.tags.avgConsecutiveCycles_VDD3          inf                       # Average number of consecutive cycles spent at VDD3
system.cpu.dcache.tags.proportionExecTime_VDD1            0                       # Proportion of total execution time that was spent at VDD1 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD2            0                       # Proportion of total execution time that was spent at VDD2 for this cache
system.cpu.dcache.tags.proportionExecTime_VDD3            1                       # Proportion of total execution time that was spent at VDD3 for this cache
system.cpu.dcache.tags.staticPower_avg     157.356710                       # Average static power of this cache over the entire execution
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD1            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD2            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedFaultyTo_VDD3            0                       # Total number of unchanged (faulty) blocks during DPCS transition to VDD3
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD1            0                       # Total number of faulty writebacks during DPCS transition to VDD1
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD2            0                       # Total number of faulty writebacks during DPCS transition to VDD2
system.cpu.dcache.tags.numFaultyWriteBacksTo_VDD3            0                       # Total number of faulty writebacks during DPCS transition to VDD3
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD1            0                       # Total number of blocks only invalidated during DPCS transition to VDD1
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD2            0                       # Total number of blocks only invalidated during DPCS transition to VDD2
system.cpu.dcache.tags.numInvalidateOnlyTo_VDD3            0                       # Total number of blocks only invalidated during DPCS transition to VDD3
system.cpu.dcache.tags.numMadeAvailableTo_VDD1            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numMadeAvailableTo_VDD2            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numMadeAvailableTo_VDD3            0                       # Total number of blocks made available (faulty to non-faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD1            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD1
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD2            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD2
system.cpu.dcache.tags.numUnchangedNotFaultyTo_VDD3            0                       # Total number of blocks unchanged (not faulty) during DPCS transition to VDD3
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD1          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD1
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD2          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD2
system.cpu.dcache.tags.faultyWriteBackRateTo_VDD3          nan                       # Average number of writebacks caused by faulty blocks when changing to VDD3
system.cpu.dcache.tags.replacements          30577270                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1018741962                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          30578294                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             33.315853                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1023.682594                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::cpu.data     0.317406                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.999690                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::cpu.data     0.000310                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::switch_cpus.data    929943553                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       929943553                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     74437287                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       74437287                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          767                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          767                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data         1004                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         1004                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data   1004380840                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1004380840                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data   1004380840                       # number of overall hits
system.cpu.dcache.overall_hits::total      1004380840                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     50910018                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      50910018                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       304515                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       304515                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          285                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          285                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     51214533                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       51214533                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     51214533                       # number of overall misses
system.cpu.dcache.overall_misses::total      51214533                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 246164922250                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 246164922250                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2092046980                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2092046980                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1425000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1425000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 248256969230                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 248256969230                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 248256969230                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 248256969230                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    980853571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    980853571                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     74741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     74741802                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data         1052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         1052                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         1004                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data   1055595373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1055595373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data   1055595373                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1055595373                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.051904                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.051904                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.004074                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004074                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.270913                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.270913                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.048517                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.048517                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.048517                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.048517                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data  4835.294347                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  4835.294347                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data  6870.095004                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  6870.095004                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data         5000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total         5000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data  4847.393009                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total  4847.393009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data  4847.393009                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total  4847.393009                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       326871                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        23381                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            181726                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              25                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     1.798702                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   935.240000                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks     19652776                       # number of writebacks
system.cpu.dcache.writebacks::total          19652776                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     20620525                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     20620525                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        17023                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        17023                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     20637548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     20637548                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     20637548                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     20637548                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     30289493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     30289493                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       287492                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       287492                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          285                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          285                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     30576985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     30576985                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     30576985                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     30576985                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data  95374476250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  95374476250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data    971558483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    971558483                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       855000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data  96346034733                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  96346034733                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data  96346034733                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  96346034733                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.030881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.030881                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.003846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003846                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.270913                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.270913                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.028967                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028967                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.028967                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.028967                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data  3148.764367                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  3148.764367                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data  3379.427890                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total  3379.427890                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total         3000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data  3150.933120                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total  3150.933120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data  3150.933120                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total  3150.933120                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
