#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Jul  8 14:37:10 2021
# Process ID: 16772
# Current directory: C:/axi_archive/eval_datamover_axi_ic
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent26600 C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.xpr
# Log file: C:/axi_archive/eval_datamover_axi_ic/vivado.log
# Journal file: C:/axi_archive/eval_datamover_axi_ic\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.xpr
WARNING: [filemgmt 56-3] Board Part Repository Path: Could not find the directory 'C:/../../../../opt/vivado-boards-master/new/board_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:34 ; elapsed = 00:00:18 . Memory (MB): peak = 1014.719 ; gain = 0.000
update_compile_order -fileset sources_1
update_module_reference design_1_datamover_axi_wrap_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Reading block design file <C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:util_reduced_logic:2.0 - util_reduced_logic_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - axi_bram_ctrl_1_bram
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_1
Adding component instance block -- xilinx.com:ip:c_counter_binary:12.0 - c_counter_binary_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_0
Adding component instance block -- xilinx.com:ip:c_shift_ram:12.0 - c_shift_ram_1
Adding component instance block -- xilinx.com:ip:sim_clk_gen:1.0 - sim_clk_gen_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding component instance block -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_checker:2.0 - axi_protocol_checker_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding component instance block -- user.org:module_ref:datamover_axi_wrap:1.0 - datamover_axi_wrap_0
Successfully read diagram <design_1> from block design file <C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_datamover_axi_wrap_0_0 from datamover_axi_wrap_v1_0 1.0 to datamover_axi_wrap_v1_0 1.0
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
upgrade_ip: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 1045.090 ; gain = 30.371
update_module_reference: Time (s): cpu = 00:00:25 ; elapsed = 00:00:14 . Memory (MB): peak = 1045.090 ; gain = 30.371
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block datamover_axi_wrap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block blk_mem_gen_1 .
Exporting to file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jul  8 14:39:46 2021] Launched synth_1...
Run output will be captured here: C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.runs/synth_1/runme.log
[Thu Jul  8 14:39:46 2021] Launched impl_1...
Run output will be captured here: C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 1203.297 ; gain = 158.207
update_module_reference design_1_datamover_axi_wrap_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_datamover_axi_wrap_0_0 from datamover_axi_wrap_v1_0 1.0 to datamover_axi_wrap_v1_0 1.0
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block datamover_axi_wrap_0 .
Exporting to file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.hwdef
[Thu Jul  8 14:43:44 2021] Launched synth_1...
Run output will be captured here: C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.runs/synth_1/runme.log
[Thu Jul  8 14:43:44 2021] Launched impl_1...
Run output will be captured here: C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1245.219 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_axi.coe'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/axi_archive/datamover_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamover_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/sim/design_1_axi_bram_ctrl_1_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_1_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xelab -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_lite [\axi_lite(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture design_1_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_1_0 [design_1_axi_bram_ctrl_1_0_defau...]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_bram_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar_sa...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_thre...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_core...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_repo...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_top(...
Compiling module xil_defaultlib.design_1_axi_protocol_checker_0_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_0_arch of entity xil_defaultlib.design_1_c_shift_ram_0_0 [design_1_c_shift_ram_0_0_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_1_arch of entity xil_defaultlib.design_1_c_shift_ram_0_1 [design_1_c_shift_ram_0_1_default]
Compiling module xil_defaultlib.datamover_axi
Compiling module xil_defaultlib.datamover_axi_wrap
Compiling module xil_defaultlib.design_1_datamover_axi_wrap_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_4_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_5_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/xsim.dir/design_1_wrapper_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jul  8 14:45:19 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jul  8 14:45:19 2021...
run_program: Time (s): cpu = 00:00:03 ; elapsed = 00:00:26 . Memory (MB): peak = 1245.219 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '26' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/axi_archive/eval_datamover_axi/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//datamover_axi_wrap_0/axi
Time resolution is 1 ps
open_wave_config C:/axi_archive/eval_datamover_axi/design_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_1_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1397.758 ; gain = 152.539
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:41 . Memory (MB): peak = 1397.758 ; gain = 152.539
run 10 us
run 10 us
run 10 us
update_module_reference design_1_datamover_axi_wrap_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_datamover_axi_wrap_0_0 from datamover_axi_wrap_v1_0 1.0 to datamover_axi_wrap_v1_0 1.0
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 1465.312 ; gain = 0.000
generate_target Simulation [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block datamover_axi_wrap_0 .
Exporting to file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1465.312 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/sim_scripts -ip_user_files_dir C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files -ipstatic_source_dir C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/modelsim} {questa=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/questa} {riviera=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/riviera} {activehdl=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_axi.coe'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/axi_archive/datamover_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamover_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/datamover_axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamover_axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_datamover_axi_wrap_0_0/sim/design_1_datamover_axi_wrap_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_datamover_axi_wrap_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/sim/design_1_axi_bram_ctrl_1_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_1_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1465.312 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xelab -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_lite [\axi_lite(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture design_1_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_1_0 [design_1_axi_bram_ctrl_1_0_defau...]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_bram_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar_sa...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_thre...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_core...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_repo...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_top(...
Compiling module xil_defaultlib.design_1_axi_protocol_checker_0_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_0_arch of entity xil_defaultlib.design_1_c_shift_ram_0_0 [design_1_c_shift_ram_0_0_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_1_arch of entity xil_defaultlib.design_1_c_shift_ram_0_1 [design_1_c_shift_ram_0_1_default]
Compiling module xil_defaultlib.datamover_axi
Compiling module xil_defaultlib.datamover_axi_wrap
Compiling module xil_defaultlib.design_1_datamover_axi_wrap_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_4_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_5_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:29 . Memory (MB): peak = 1465.312 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '29' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/axi_archive/eval_datamover_axi/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//datamover_axi_wrap_0/axi
Time resolution is 1 ps
open_wave_config C:/axi_archive/eval_datamover_axi/design_1_wrapper_behav.wcfg
open_wave_config: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1465.312 ; gain = 0.000
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_1_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1509.332 ; gain = 44.020
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:20 ; elapsed = 00:00:52 . Memory (MB): peak = 1509.332 ; gain = 44.020
run 10 us
run 10 us
update_module_reference design_1_datamover_axi_wrap_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rstn' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rstn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rstn'.
WARNING: [IP_Flow 19-3157] Bus Interface 'rstn': Bus parameter POLARITY is ACTIVE_LOW but port 'rstn' is not *resetn - please double check the POLARITY setting.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_datamover_axi_wrap_0_0 from datamover_axi_wrap_v1_0 1.0 to datamover_axi_wrap_v1_0 1.0
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
close_sim
INFO: [Simtcl 6-16] Simulation closed
generate_target Simulation [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd]
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_1 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
WARNING: [xilinx.com:ip:axi_bram_ctrl:4.1-1] /axi_bram_ctrl_0: PORT /axi_bram_ctrl_0/BRAM_PORTA is UNCONNECTED in the design. Leaving the BRAM interface unconnected will cause BRAMs not to be initialized by Data2Mem
Wrote  : <C:\axi_archive\eval_datamover_axi_ic\eval_datamover_axi_ic.srcs\sources_1\bd\design_1\design_1.bd> 
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.v
WARNING: [BD 41-2384] Width mismatch when connecting pin: '/axi_bram_ctrl_1_bram/addra'(32) to pin: '/axi_bram_ctrl_1/bram_addr_a'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block datamover_axi_wrap_0 .
Exporting to file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/synth/design_1.hwdef
generate_target: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1538.742 ; gain = 0.000
export_ip_user_files -of_objects [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/sim_scripts -ip_user_files_dir C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files -ipstatic_source_dir C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/modelsim} {questa=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/questa} {riviera=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/riviera} {activehdl=C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2020.2/data/xsim/xsim.ini' copied to run dir:'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'design_1_wrapper' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_0_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_axi.coe'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/design_1_blk_mem_gen_1_0.mif'
INFO: [SIM-utils-43] Exported 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim/datamover_data.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -prj design_1_wrapper_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/axi_archive/datamover_axi.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamover_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/datamover_axi_wrap.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datamover_axi_wrap
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_datamover_axi_wrap_0_0/sim/design_1_datamover_axi_wrap_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_datamover_axi_wrap_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_1_0/sim/design_1_xlconstant_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_2_0/sim/design_1_xlconstant_2_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_2_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_0_0/sim/design_1_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_util_reduced_logic_0_0/sim/design_1_util_reduced_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_util_reduced_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_3_0/sim/design_1_xlconstant_3_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_3_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconcat_0_0/sim/design_1_xlconcat_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconcat_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlslice_1_0/sim/design_1_xlslice_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlslice_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_4_0/sim/design_1_xlconstant_4_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_4_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xlconstant_5_0/sim/design_1_xlconstant_5_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_5_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_axi_bram_ctrl_1_bram_0/sim/design_1_axi_bram_ctrl_1_bram_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_axi_bram_ctrl_1_bram_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xbar_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_axi_interconnect_0_0
INFO: [VRFC 10-311] analyzing module m00_couplers_imp_1CA5Z32
INFO: [VRFC 10-311] analyzing module m01_couplers_imp_I4GRPB
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_O7FAN0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
"xvhdl --incr --relax -prj design_1_wrapper_vhdl.prj"
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1538.742 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
"xelab -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto 597a5b43e6154d2784e002b786282a77 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_4 -L xbip_utils_v3_0_10 -L c_reg_fd_v12_0_6 -L c_mux_bit_v12_0_6 -L c_shift_ram_v12_0_14 -L xlconstant_v1_1_7 -L sim_clk_gen_v1_0_2 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_8 -L axi_bram_ctrl_v4_1_4 -L xlslice_v1_0_2 -L xbip_dsp48_wrapper_v3_0_4 -L xbip_pipe_v3_0_6 -L xbip_dsp48_addsub_v3_0_6 -L xbip_addsub_v3_0_6 -L c_addsub_v12_0_14 -L c_gate_bit_v12_0_6 -L xbip_counter_v3_0_6 -L c_counter_binary_v12_0_14 -L util_reduced_logic_v2_0_4 -L xlconcat_v2_1_4 -L generic_baseblocks_v2_1_0 -L axi_infrastructure_v1_1_0 -L axi_register_slice_v2_1_22 -L fifo_generator_v13_2_5 -L axi_data_fifo_v2_1_21 -L axi_crossbar_v2_1_23 -L uvm -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot design_1_wrapper_behav xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'bram_rst_a' is not connected on this instance [C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.ip_user_files/bd/design_1/sim/design_1.v:111]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi_wrap.v" Line 3. Module datamover_axi_wrap doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/axi_archive/datamover_axi.sv" Line 2. Module datamover_axi doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package xpm.vcomponents
Compiling package axi_bram_ctrl_v4_1_4.axi_bram_ctrl_funcs
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv_co...
Compiling package xbip_utils_v3_0_10.xbip_utils_v3_0_10_pkg
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_viv_comp
Compiling package ieee.std_logic_unsigned
Compiling package xbip_counter_v3_0_6.xbip_counter_v3_0_6_pkg
Compiling package c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_pkg
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg_legacy
Compiling package c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv_comp
Compiling package c_addsub_v12_0_14.c_addsub_v12_0_14_pkg
Compiling package unisim.vcomponents
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv_comp
Compiling package c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_pkg
Compiling package c_mux_bit_v12_0_6.c_mux_bit_v12_0_6_viv_comp
Compiling package smartconnect_v1_0.sc_util_v1_0_4_pkg
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_lite [\axi_lite(c_s_axi_addr_width=13,...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl_top [\axi_bram_ctrl_top(c_bram_addr_w...]
Compiling architecture implementation of entity axi_bram_ctrl_v4_1_4.axi_bram_ctrl [\axi_bram_ctrl(c_memory_depth=20...]
Compiling architecture design_1_axi_bram_ctrl_0_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_0_0 [design_1_axi_bram_ctrl_0_0_defau...]
Compiling architecture design_1_axi_bram_ctrl_1_0_arch of entity xil_defaultlib.design_1_axi_bram_ctrl_1_0 [design_1_axi_bram_ctrl_1_0_defau...]
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_bram_0
Compiling module xil_defaultlib.m00_couplers_imp_1CA5Z32
Compiling module xil_defaultlib.m01_couplers_imp_I4GRPB
Compiling module xil_defaultlib.s00_couplers_imp_O7FAN0
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_arbite...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_carry_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_compar...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_addr_decode...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter(C_...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_splitter
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_register_slice_v2_1_22.axi_register_slice_v2_1_22_axic_...
Compiling module generic_baseblocks_v2_1_0.generic_baseblocks_v2_1_0_mux_en...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_decerr_slav...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_crossbar_sa...
Compiling module axi_crossbar_v2_1_23.axi_crossbar_v2_1_23_axi_crossba...
Compiling module xil_defaultlib.design_1_xbar_0
Compiling module xil_defaultlib.design_1_axi_interconnect_0_0
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_thre...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_axi4...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_syn_...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_core...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_repo...
Compiling module axi_protocol_checker_v2_0_8.axi_protocol_checker_v2_0_8_top(...
Compiling module xil_defaultlib.design_1_axi_protocol_checker_0_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.design_1_blk_mem_gen_1_0
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_width=8,...]
Compiling architecture muxcy_v of entity unisim.MUXCY [muxcy_default]
Compiling architecture xorcy_v of entity unisim.XORCY [xorcy_default]
Compiling architecture rtl of entity c_addsub_v12_0_14.c_addsub_v12_0_14_lut6_legacy [\c_addsub_v12_0_14_lut6_legacy(c...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_fabric_legacy [\c_addsub_v12_0_14_fabric_legacy...]
Compiling architecture synth of entity c_addsub_v12_0_14.c_addsub_v12_0_14_legacy [\c_addsub_v12_0_14_legacy(c_fami...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_legacy [\c_counter_binary_v12_0_14_legac...]
Compiling architecture synth of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14_viv [\c_counter_binary_v12_0_14_viv(c...]
Compiling architecture xilinx of entity c_counter_binary_v12_0_14.c_counter_binary_v12_0_14 [\c_counter_binary_v12_0_14(c_xde...]
Compiling architecture design_1_c_counter_binary_0_0_arch of entity xil_defaultlib.design_1_c_counter_binary_0_0 [design_1_c_counter_binary_0_0_de...]
Compiling architecture structural of entity c_reg_fd_v12_0_6.c_reg_fd_v12_0_6_viv [\c_reg_fd_v12_0_6_viv(c_ainit_va...]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_0_arch of entity xil_defaultlib.design_1_c_shift_ram_0_0 [design_1_c_shift_ram_0_0_default]
Compiling architecture struct of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_legacy [\c_shift_ram_v12_0_14_legacy(c_x...]
Compiling architecture synth of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14_viv [\c_shift_ram_v12_0_14_viv(c_xdev...]
Compiling architecture xilinx of entity c_shift_ram_v12_0_14.c_shift_ram_v12_0_14 [\c_shift_ram_v12_0_14(c_xdevicef...]
Compiling architecture design_1_c_shift_ram_0_1_arch of entity xil_defaultlib.design_1_c_shift_ram_0_1 [design_1_c_shift_ram_0_1_default]
Compiling module xil_defaultlib.datamover_axi
Compiling module xil_defaultlib.datamover_axi_wrap
Compiling module xil_defaultlib.design_1_datamover_axi_wrap_0_0
Compiling module sim_clk_gen_v1_0_2.sim_clk_gen(CLOCK_PERIOD=10,INIT...
Compiling module xil_defaultlib.design_1_sim_clk_gen_0_0
Compiling module util_reduced_logic_v2_0_4.util_reduced_logic_v2_0_4_util_r...
Compiling module xil_defaultlib.design_1_util_reduced_logic_0_0
Compiling module xlconcat_v2_1_4.xlconcat_v2_1_4_xlconcat(IN0_WID...
Compiling module xil_defaultlib.design_1_xlconcat_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant
Compiling module xil_defaultlib.design_1_xlconstant_0_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_1_0
Compiling module xil_defaultlib.design_1_xlconstant_2_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_3_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_4_0
Compiling module xlconstant_v1_1_7.xlconstant_v1_1_7_xlconstant(CON...
Compiling module xil_defaultlib.design_1_xlconstant_5_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_WIDTH...
Compiling module xil_defaultlib.design_1_xlslice_0_0
Compiling module xlslice_v1_0_2.xlslice_v1_0_2_xlslice(DIN_FROM=...
Compiling module xil_defaultlib.design_1_xlslice_1_0
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:20 . Memory (MB): peak = 1538.742 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '20' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/axi_archive/eval_datamover_axi_ic/eval_datamover_axi_ic.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "design_1_wrapper_behav -key {Behavioral:sim_1:Functional:design_1_wrapper} -tclbatch {design_1_wrapper.tcl} -protoinst "protoinst_files/design_1.protoinst" -view {C:/axi_archive/eval_datamover_axi/design_1_wrapper_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/design_1.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_0/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_bram_ctrl_1/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/m01_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/M_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/s00_couplers/S_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/M01_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//axi_interconnect_0/xbar/S00_AXI
INFO: [Wavedata 42-564]   Found protocol instance at /design_1_wrapper/design_1_i//datamover_axi_wrap_0/axi
Time resolution is 1 ps
open_wave_config C:/axi_archive/eval_datamover_axi/design_1_wrapper_behav.wcfg
source design_1_wrapper.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module design_1_wrapper.design_1_i.axi_bram_ctrl_1_bram.inst.\native_mem_mapped_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_0.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module design_1_wrapper.design_1_i.blk_mem_gen_1.inst.\native_mem_module.blk_mem_gen_v8_4_4_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 1577.738 ; gain = 38.996
INFO: [USF-XSim-96] XSim completed. Design snapshot 'design_1_wrapper_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:14 ; elapsed = 00:00:38 . Memory (MB): peak = 1577.738 ; gain = 38.996
run 10 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jul  8 16:42:49 2021...
