/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [30:0] _01_;
  wire [30:0] _02_;
  wire celloutsig_0_0z;
  wire [12:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire [6:0] celloutsig_0_3z;
  wire [15:0] celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [7:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[183] | in_data[117]);
  assign celloutsig_1_9z = ~(celloutsig_1_1z[4] | celloutsig_1_0z);
  assign celloutsig_0_31z = ~(_00_ | in_data[19]);
  assign celloutsig_1_5z = { celloutsig_1_1z[6:2], celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z } + { celloutsig_1_4z[7:2], celloutsig_1_3z, celloutsig_1_2z };
  reg [5:0] _07_;
  always_ff @(posedge clkin_data[32], negedge clkin_data[64])
    if (!clkin_data[64]) _07_ <= 6'h00;
    else _07_ <= in_data[89:84];
  assign _01_[5:0] = _07_;
  reg [30:0] _08_;
  always_ff @(posedge clkin_data[32], negedge celloutsig_1_18z)
    if (!celloutsig_1_18z) _08_ <= 31'h00000000;
    else _08_ <= { celloutsig_0_4z[14:4], celloutsig_0_0z, celloutsig_0_2z, _01_[5:0] };
  assign { _02_[30:16], _00_, _02_[14:0] } = _08_;
  assign celloutsig_1_18z = { celloutsig_1_11z[3:0], celloutsig_1_3z } && in_data[135:131];
  assign celloutsig_1_2z = ! { in_data[122:116], celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[174:167] % { 1'h1, in_data[134:131], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_1_11z = { celloutsig_1_2z, celloutsig_1_6z } * { celloutsig_1_1z[4:2], celloutsig_1_9z, celloutsig_1_7z };
  assign celloutsig_1_3z = { celloutsig_1_1z[3:2], celloutsig_1_0z } !== in_data[147:145];
  assign celloutsig_1_7z = celloutsig_1_5z[7:4] !== in_data[113:110];
  assign celloutsig_0_0z = | in_data[34:27];
  assign celloutsig_0_32z = | celloutsig_0_3z[6:2];
  assign celloutsig_1_16z = | in_data[185:179];
  assign celloutsig_0_3z = celloutsig_0_2z[9:3] >> in_data[46:40];
  assign celloutsig_1_6z = celloutsig_1_4z[7:4] << celloutsig_1_5z[4:1];
  assign celloutsig_0_2z = { in_data[56:50], _01_[5:0] } << { _01_[5:0], _01_[5:0], celloutsig_0_0z };
  assign celloutsig_1_19z = celloutsig_1_5z[6:2] ~^ { celloutsig_1_1z[5:2], celloutsig_1_16z };
  assign { celloutsig_0_4z[12:4], celloutsig_0_4z[15:13], celloutsig_0_4z[0] } = ~ celloutsig_0_2z;
  assign celloutsig_1_1z[6:1] = in_data[172:167] ~^ in_data[139:134];
  assign _01_[30:6] = { celloutsig_0_4z[14:4], celloutsig_0_0z, celloutsig_0_2z };
  assign _02_[15] = _00_;
  assign celloutsig_0_4z[3:1] = celloutsig_0_4z[15:13];
  assign celloutsig_1_1z[0] = 1'h1;
  assign { out_data[128], out_data[100:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
