/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [6:0] _02_;
  reg [13:0] _03_;
  wire [45:0] _04_;
  wire [11:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [9:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [10:0] celloutsig_0_18z;
  wire [9:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [5:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [14:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [10:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_35z;
  wire [8:0] celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire [2:0] celloutsig_0_53z;
  wire [12:0] celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [13:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [14:0] celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [5:0] celloutsig_1_6z;
  wire [16:0] celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_57z = celloutsig_0_52z ? celloutsig_0_22z : celloutsig_0_19z[0];
  assign celloutsig_1_2z = celloutsig_1_0z ? celloutsig_1_0z : in_data[181];
  assign celloutsig_0_16z = celloutsig_0_4z ? celloutsig_0_12z : celloutsig_0_14z;
  assign celloutsig_0_17z = celloutsig_0_7z ? celloutsig_0_4z : celloutsig_0_11z;
  assign celloutsig_0_5z = !(in_data[39] ? celloutsig_0_4z : celloutsig_0_4z);
  assign celloutsig_1_0z = ~(in_data[180] | in_data[168]);
  assign celloutsig_1_1z = ~(celloutsig_1_0z | celloutsig_1_0z);
  assign celloutsig_0_7z = ~(celloutsig_0_1z | celloutsig_0_4z);
  assign celloutsig_0_2z = ~(in_data[45] | in_data[16]);
  assign celloutsig_0_22z = ~(celloutsig_0_2z | celloutsig_0_16z);
  assign celloutsig_0_23z = ~celloutsig_0_7z;
  assign celloutsig_0_4z = ~((celloutsig_0_3z[5] | celloutsig_0_1z) & in_data[5]);
  assign celloutsig_1_11z = ~((celloutsig_1_2z | celloutsig_1_3z) & celloutsig_1_7z[5]);
  assign celloutsig_0_14z = ~((celloutsig_0_13z[2] | celloutsig_0_6z) & celloutsig_0_12z);
  assign celloutsig_0_35z = _01_ | celloutsig_0_14z;
  assign celloutsig_0_6z = celloutsig_0_0z[5] | celloutsig_0_5z;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 7'h00;
    else _02_ <= celloutsig_0_0z[10:4];
  reg [8:0] _22_;
  always_ff @(negedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _22_ <= 9'h000;
    else _22_ <= { celloutsig_1_4z[6:0], celloutsig_1_1z, celloutsig_1_12z };
  assign out_data[136:128] = _22_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[64])
    if (!clkin_data[64]) _03_ <= 14'h0000;
    else _03_ <= { in_data[22], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_6z };
  reg [45:0] _24_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _24_ <= 46'h000000000000;
    else _24_ <= { celloutsig_0_27z[6:3], celloutsig_0_21z, celloutsig_0_22z, _03_, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_7z };
  assign { _04_[45:33], _01_, _04_[31:5], _00_, _04_[3:0] } = _24_;
  assign celloutsig_0_19z = { celloutsig_0_10z[4], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_17z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_2z } & { celloutsig_0_0z[9:2], celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_21z = celloutsig_0_0z[6:1] / { 1'h1, _03_[6:3], celloutsig_0_14z };
  assign celloutsig_0_24z = in_data[61:47] / { 1'h1, celloutsig_0_18z[9:0], celloutsig_0_15z, celloutsig_0_4z, celloutsig_0_23z, celloutsig_0_23z };
  assign celloutsig_0_1z = ! celloutsig_0_0z[6:4];
  assign celloutsig_0_30z = ! celloutsig_0_24z[7:5];
  assign celloutsig_0_9z = celloutsig_0_3z[8:1] % { 1'h1, in_data[41:35] };
  assign celloutsig_0_13z = celloutsig_0_0z[9:0] * { celloutsig_0_0z[5:4], celloutsig_0_9z };
  assign celloutsig_0_53z = celloutsig_0_30z ? { celloutsig_0_24z[3:2], celloutsig_0_12z } : { celloutsig_0_21z[5:4], celloutsig_0_41z };
  assign celloutsig_1_4z = celloutsig_1_0z ? { in_data[124:119], 1'h1, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_1z, 1'h1, celloutsig_1_3z, celloutsig_1_3z } : { in_data[139:126], celloutsig_1_2z };
  assign celloutsig_1_7z = celloutsig_1_6z[2] ? { celloutsig_1_4z[11:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z } : { celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_19z = celloutsig_1_12z ? { celloutsig_1_11z, celloutsig_1_8z, celloutsig_1_0z, out_data[136:128] } : { in_data[148:137], celloutsig_1_11z, celloutsig_1_11z };
  assign celloutsig_0_10z = celloutsig_0_9z[7] ? { celloutsig_0_3z[7:0], celloutsig_0_5z } : celloutsig_0_3z;
  assign celloutsig_0_27z = celloutsig_0_25z ? { celloutsig_0_24z[6:1], celloutsig_0_2z, celloutsig_0_11z, celloutsig_0_22z, celloutsig_0_12z, celloutsig_0_11z } : { celloutsig_0_10z[5:0], celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_23z, celloutsig_0_15z, 1'h0 };
  assign celloutsig_1_5z = celloutsig_1_4z[8:5] != in_data[145:142];
  assign celloutsig_0_11z = { celloutsig_0_6z, celloutsig_0_3z } != celloutsig_0_0z[9:0];
  assign celloutsig_0_56z = { celloutsig_0_0z[11:1], celloutsig_0_35z, celloutsig_0_16z } | { _04_[30:21], celloutsig_0_53z };
  assign celloutsig_1_8z = celloutsig_1_7z[10:8] | { celloutsig_1_7z[2], celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_0_3z = celloutsig_0_0z[8:0] | in_data[23:15];
  assign celloutsig_0_41z = | { celloutsig_0_30z, celloutsig_0_19z[9:7] };
  assign celloutsig_0_52z = | { _02_[0], celloutsig_0_17z, celloutsig_0_16z };
  assign celloutsig_1_3z = | in_data[145:139];
  assign celloutsig_1_12z = ~^ in_data[121:118];
  assign celloutsig_0_12z = ~^ celloutsig_0_10z[7:4];
  assign celloutsig_0_15z = ~^ celloutsig_0_13z[4:1];
  assign celloutsig_0_25z = ~^ { celloutsig_0_18z[10:9], celloutsig_0_22z };
  assign celloutsig_1_6z = celloutsig_1_4z[14:9] >> { in_data[162:158], celloutsig_1_0z };
  assign celloutsig_0_18z = { in_data[42:33], celloutsig_0_14z } >> { celloutsig_0_10z[5:4], celloutsig_0_3z };
  assign celloutsig_0_0z = in_data[84:73] ~^ in_data[50:39];
  assign { _04_[32], _04_[4] } = { _01_, _00_ };
  assign { out_data[109:96], out_data[44:32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_56z, celloutsig_0_57z };
endmodule
