<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:45:49.424+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:45:49.358+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:42:34.446+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:42:34.435+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:40:50.125+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:40:50.103+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:39:48.036+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:39:48.020+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:38:33.106+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:38:33.094+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:36:44.706+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:36:44.685+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:35:18.749+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:35:18.730+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:34:46.473+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:34:46.456+0100"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="hls" solutionName="solution1" date="2024-02-20T21:33:47.430+0100"/>
        <logs message="@E Simulation failed: SIGSEGV." projectName="hls" solutionName="solution1" date="2024-02-20T21:33:47.410+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:32:50.185+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:32:50.153+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:24:16.897+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:24:16.847+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:21:04.392+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:21:04.354+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:20:09.781+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:20:09.751+0100"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value." projectName="hls" solutionName="solution1" date="2024-02-20T21:18:20.963+0100"/>
        <logs message="@E Simulation failed: Function 'main' returns nonzero value '1'." projectName="hls" solutionName="solution1" date="2024-02-20T21:18:20.890+0100"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Register 'maxes_3' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.410+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'maxes_2' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.154+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'maxes_1' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.151+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'maxes_0' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.140+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_row_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.136+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'read_col_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.133+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'channel_idx' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.129+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_row_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.125+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'write_col_offset' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.121+0100" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'global_iteration' is power-on initialization." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:10.107+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-63] Unable to schedule the whole 23 cycles 'call' operation ('_ln250', fused_cnn_layer.cpp:250) to 'kernel' within the first cycle (II = 22).&#xA;Please consider increasing the target initiation interval of the pipeline." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:09.236+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'kernel' consists of the following:&#xA;&#x9;'mul' operation of DSP[1898] ('mul_ln166', fused_cnn_layer.cpp:166) [1488]  (3.36 ns)&#xA;&#x9;'add' operation of DSP[1898] ('add_ln178', fused_cnn_layer.cpp:178) [1898]  (3.02 ns)&#xA;&#x9;'add' operation ('add_ln178_6', fused_cnn_layer.cpp:178) [1902]  (3.84 ns)" projectName="hls" solutionName="solution1" date="2024-02-20T20:36:07.096+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.2245ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:07.091+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Function: kernel): Unable to enforce a carried dependence constraint (II = 21, distance = 1, offset = 0)&#xA;   between 'store' operation ('global_iteration_write_ln224', fused_cnn_layer.cpp:224) of variable 'add_ln224', fused_cnn_layer.cpp:224 on static variable 'global_iteration' and 'load' operation ('global_iteration_loa', fused_cnn_layer.cpp:114) on static variable 'global_iteration'." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:06.622+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Function: kernel): Unable to enforce a carried dependence constraint (II = 19, distance = 1, offset = 0)&#xA;   between 'store' operation ('global_iteration_write_ln224', fused_cnn_layer.cpp:224) of variable 'add_ln224', fused_cnn_layer.cpp:224 on static variable 'global_iteration' and 'load' operation ('global_iteration_loa', fused_cnn_layer.cpp:114) on static variable 'global_iteration'." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:06.366+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Function: kernel): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1)&#xA;   between 'store' operation ('stripes_0_0_addr_4_write_ln122', fused_cnn_layer.cpp:122) of variable 'p_Result_4', fused_cnn_layer.cpp:122 on array 'stripes_0_0' and 'store' operation ('stripes_0_0_addr_write_ln122', fused_cnn_layer.cpp:122) of variable 'trunc_ln681', fused_cnn_layer.cpp:122 on array 'stripes_0_0'." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:06.033+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Function: kernel): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1)&#xA;   between 'store' operation ('stripes_0_0_addr_3_write_ln122', fused_cnn_layer.cpp:122) of variable 'p_Result_3', fused_cnn_layer.cpp:122 on array 'stripes_0_0' and 'store' operation ('stripes_0_0_addr_write_ln122', fused_cnn_layer.cpp:122) of variable 'trunc_ln681', fused_cnn_layer.cpp:122 on array 'stripes_0_0'." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:05.827+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Function: kernel): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)&#xA;   between 'store' operation ('stripes_0_0_addr_2_write_ln122', fused_cnn_layer.cpp:122) of variable 'p_Result_2', fused_cnn_layer.cpp:122 on array 'stripes_0_0' and 'store' operation ('stripes_0_0_addr_write_ln122', fused_cnn_layer.cpp:122) of variable 'trunc_ln681', fused_cnn_layer.cpp:122 on array 'stripes_0_0'." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:05.819+0100" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'kernel' (Function: kernel): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xA;   between 'store' operation ('stripes_0_0_addr_1_write_ln122', fused_cnn_layer.cpp:122) of variable 'p_Result_s', fused_cnn_layer.cpp:122 on array 'stripes_0_0' and 'store' operation ('stripes_0_0_addr_write_ln122', fused_cnn_layer.cpp:122) of variable 'trunc_ln681', fused_cnn_layer.cpp:122 on array 'stripes_0_0'." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:05.791+0100" type="Warning"/>
        <logs message="WARNING: [SYNCHK 200-23] fused_cnn_layer.cpp:122: variable-indexed range selection may cause suboptimal QoR." projectName="hls" solutionName="solution1" date="2024-02-20T20:36:02.333+0100" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-02-20T20:47:52.318+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design" projectName="hls" solutionName="solution1" date="2024-02-20T20:47:24.663+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.674+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.668+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.661+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.637+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.626+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.603+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.586+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.574+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.555+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.549+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.509+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.489+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.471+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[62]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[62]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.445+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[61]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[61]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.304+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[52]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[52]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.286+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[51]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[51]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.270+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[50]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[50]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.260+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[49]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[49]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.236+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.219+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.203+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.192+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.175+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.159+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.152+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.144+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.128+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.110+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.086+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.074+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.067+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[60]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[60]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.043+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[59]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[59]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.028+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[38]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[38]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.019+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[37]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[37]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:36.002+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[30]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[30]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.989+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[29]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[29]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.982+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.959+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_0_tdata[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_0_tdata[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.953+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[46]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[46]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.927+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[45]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[45]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.903+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[44]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[44]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.886+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[43]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[43]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.869+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[36]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[36]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.853+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[35]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[35]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.827+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[14]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[14]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.810+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[13]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[13]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.794+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[9]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[9]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.778+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[62]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[62]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.754+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[61]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[61]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.735+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[54]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[54]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.707+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[53]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[53]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.700+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[50]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[50]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.680+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[49]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[49]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.666+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[10]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[10]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.652+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[6]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[6]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.641+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[5]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[5]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.602+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[34]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[34]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.572+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[21]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[21]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.552+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[63]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[63]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.530+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[56]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[56]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.505+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[55]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[55]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.497+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[52]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[52]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.476+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[51]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[51]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.458+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[33]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[33]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.431+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[22]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[22]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.425+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[25]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[25]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.385+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[32]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[32]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.378+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[31]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[31]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.335+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[20]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[20]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.308+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[19]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[19]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.298+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[12]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[12]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.266+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[11]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[11]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.250+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tvalid&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tvalid&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.223+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[58]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[58]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.190+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[57]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[57]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.158+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[48]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[48]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.134+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[47]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[47]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.112+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[28]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[28]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.103+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[27]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[27]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.078+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[26]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[26]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.060+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[0]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[0]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:35.010+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;out_r_tready&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;out_r_tready&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.980+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[24]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[24]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.956+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[23]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[23]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.928+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[4]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[4]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.916+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[40]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[40]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.907+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[3]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[3]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.883+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[39]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[39]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.853+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[8]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[8]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.808+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[7]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[7]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.770+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[42]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[42]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.706+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[18]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[18]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.689+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[17]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[17]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.665+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[16]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[16]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.655+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[15]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[15]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.644+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[41]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[41]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.610+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[2]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[2]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.602+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;in_1_tdata[1]&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;in_1_tdata[1]&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.585+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-198] Port &quot;ap_rst_n&quot; does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal &quot;ap_rst_n&quot;. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.572+0100" type="Warning"/>
        <logs message="WARNING: [Route 35-197] Clock port &quot;ap_clk&quot; does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement." projectName="hls" solutionName="solution1" date="2024-02-20T20:44:34.504+0100" type="Warning"/>
        <logs message="WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port &quot;ap_clk&quot; is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew&#xA;Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design&#xA;report_timing_summary: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2518.727 ; gain = 346.988 ; free physical = 181 ; free virtual = 15125&#xA;Contents of report file './report/fused_cnn_layer_timing_synth.rpt' is as follows:&#xA;Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.&#xA;---------------------------------------------------------------------------------------&#xA;| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020&#xA;| Date         : Tue Feb 20 20:41:54 2024&#xA;| Host         : david running 64-bit Ubuntu 22.04.2 LTS&#xA;| Command      : report_timing_summary -file ./report/fused_cnn_layer_timing_synth.rpt&#xA;| Design       : bd_0_wrapper&#xA;| Device       : 7z020-clg400&#xA;| Speed File   : -1  PRODUCTION 1.12 2019-11-22&#xA;---------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Timing Summary Report&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timer Settings&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;  Enable Multi Corner Analysis               :  Yes&#xA;  Enable Pessimism Removal                   :  Yes&#xA;  Pessimism Removal Resolution               :  Nearest Common Node&#xA;  Enable Input Delay Default Clock           :  No&#xA;  Enable Preset / Clear Arcs                 :  No&#xA;  Disable Flight Delays                      :  No&#xA;  Ignore I/O Paths                           :  No&#xA;  Timing Early Launch at Borrowing Latches   :  No&#xA;  Borrow Time for Max Delay Exceptions       :  Yes&#xA;  Merge Timing Exceptions                    :  Yes&#xA;&#xA;&#xA;  Corner  Analyze    Analyze    &#xA;  Name    Max Paths  Min Paths  &#xA;  ------  ---------  ---------  &#xA;  Slow    Yes        Yes        &#xA;  Fast    Yes        Yes        &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;check_timing report&#xA;&#xA;&#xA;Table of Contents&#xA;-----------------&#xA;1. checking no_clock (0)&#xA;2. checking constant_clock (0)&#xA;3. checking pulse_width_clock (0)&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;5. checking no_input_delay (132)&#xA;6. checking no_output_delay (76)&#xA;7. checking multiple_clock (0)&#xA;8. checking generated_clocks (0)&#xA;9. checking loops (0)&#xA;10. checking partial_input_delay (0)&#xA;11. checking partial_output_delay (0)&#xA;12. checking latch_loops (0)&#xA;&#xA;&#xA;1. checking no_clock (0)&#xA;------------------------&#xA; There are 0 register/latch pins with no clock.&#xA;&#xA;&#xA;&#xA;&#xA;2. checking constant_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with constant_clock.&#xA;&#xA;&#xA;&#xA;&#xA;3. checking pulse_width_clock (0)&#xA;---------------------------------&#xA; There are 0 register/latch pins which need pulse_width check&#xA;&#xA;&#xA;&#xA;&#xA;4. checking unconstrained_internal_endpoints (0)&#xA;------------------------------------------------&#xA; There are 0 pins that are not constrained for maximum delay.&#xA;&#xA;&#xA; There are 0 pins that are not constrained for maximum delay due to constant clock.&#xA;&#xA;&#xA;&#xA;&#xA;5. checking no_input_delay (132)&#xA;--------------------------------&#xA; There are 132 input ports with no input delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 input ports with no input delay but user has a false path constraint.&#xA;&#xA;&#xA;&#xA;&#xA;6. checking no_output_delay (76)&#xA;--------------------------------&#xA; There are 76 ports with no output delay specified. (HIGH)&#xA;&#xA;&#xA; There are 0 ports with no output delay but user has a false path constraint&#xA;&#xA;&#xA; There are 0 ports with no output delay but with a timing clock defined on it or propagating through it&#xA;&#xA;&#xA;&#xA;&#xA;7. checking multiple_clock (0)&#xA;------------------------------&#xA; There are 0 register/latch pins with multiple clocks.&#xA;&#xA;&#xA;&#xA;&#xA;8. checking generated_clocks (0)&#xA;--------------------------------&#xA; There are 0 generated clocks that are not connected to a clock source.&#xA;&#xA;&#xA;&#xA;&#xA;9. checking loops (0)&#xA;---------------------&#xA; There are 0 combinational loops in the design.&#xA;&#xA;&#xA;&#xA;&#xA;10. checking partial_input_delay (0)&#xA;------------------------------------&#xA; There are 0 input ports with partial input delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;11. checking partial_output_delay (0)&#xA;-------------------------------------&#xA; There are 0 ports with partial output delay specified.&#xA;&#xA;&#xA;&#xA;&#xA;12. checking latch_loops (0)&#xA;----------------------------&#xA; There are 0 combinational latch loops in the design through latch input&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Design Timing Summary&#xA;| ---------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;      1.014        0.000                      0                14801        0.252        0.000                      0                14801        4.500        0.000                       0                 11554  &#xA;&#xA;&#xA;&#xA;&#xA;All user specified timing constraints are met.&#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Clock Summary&#xA;| -------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock   Waveform(ns)       Period(ns)      Frequency(MHz)&#xA;-----   ------------       ----------      --------------&#xA;ap_clk  {0.000 5.000}      10.000          100.000         &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Intra Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  &#xA;-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  &#xA;ap_clk              1.014        0.000                      0                14801        0.252        0.000                      0                14801        4.500        0.000                       0                 11554  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Inter Clock Table&#xA;| -----------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Other Path Groups Table&#xA;| -----------------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  &#xA;----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  &#xA;&#xA;&#xA;&#xA;&#xA;------------------------------------------------------------------------------------------------&#xA;| Timing Details&#xA;| --------------&#xA;------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;---------------------------------------------------------------------------------------------------&#xA;From Clock:  ap_clk&#xA;  To Clock:  ap_clk&#xA;&#xA;&#xA;Setup :            0  Failing Endpoints,  Worst Slack        1.014ns,  Total Violation        0.000ns&#xA;Hold  :            0  Failing Endpoints,  Worst Slack        0.252ns,  Total Violation        0.000ns&#xA;PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns&#xA;---------------------------------------------------------------------------------------------------&#xA;&#xA;&#xA;&#xA;&#xA;Max Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             1.014ns  (required time - arrival time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_CS_fsm_reg[7]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]/D&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Setup (Max at Slow Process Corner)&#xA;  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        8.979ns  (logic 2.874ns (32.008%)  route 6.105ns (67.992%))&#xA;  Logic Levels:           13  (LUT2=2 LUT5=1 LUT6=7 MUXF7=2 MUXF8=1)&#xA;  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)&#xA;    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) &#xA;    Source Clock Delay      (SCD):    0.973ns&#xA;    Clock Pessimism Removal (CPR):    0.000ns&#xA;  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE&#xA;    Total System Jitter     (TSJ):    0.071ns&#xA;    Total Input Jitter      (TIJ):    0.000ns&#xA;    Discrete Jitter          (DJ):    0.000ns&#xA;    Phase Error              (PE):    0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=11560, unset)        0.973     0.973    bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_CS_fsm_reg[7]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_CS_fsm_reg[7]/Q&#xA;                         net (fo=76, unplaced)        1.058     2.549    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ap_CS_fsm_pp0_stage7&#xA;                         LUT6 (Prop_lut6_I0_O)        0.295     2.844 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_76__8/O&#xA;                         net (fo=19, unplaced)        0.961     3.805    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_76__8_n_0&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     3.929 f  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_70__11/O&#xA;                         net (fo=6, unplaced)         0.481     4.410    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_70__11_n_0&#xA;                         LUT2 (Prop_lut2_I1_O)        0.116     4.526 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_88__12/O&#xA;                         net (fo=9, unplaced)         0.490     5.016    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_88__12_n_0&#xA;                         LUT2 (Prop_lut2_I0_O)        0.116     5.132 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_74__7/O&#xA;                         net (fo=8, unplaced)         0.487     5.619    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_74__7_n_0&#xA;                         LUT6 (Prop_lut6_I0_O)        0.124     5.743 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_49__7/O&#xA;                         net (fo=1, unplaced)         0.449     6.192    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_49__7_n_0&#xA;                         LUT6 (Prop_lut6_I4_O)        0.124     6.316 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u/ram_reg_i_12__3/O&#xA;                         net (fo=162, unplaced)       0.561     6.877    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/kernel_stripes_0_0_ram_u_n_10&#xA;                         LUT6 (Prop_lut6_I4_O)        0.124     7.001 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr[0]_i_228__9/O&#xA;                         net (fo=1, unplaced)         0.000     7.001    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr[0]_i_228__9_n_0&#xA;                         MUXF7 (Prop_muxf7_I1_O)      0.247     7.248 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]_i_107__9/O&#xA;                         net (fo=1, unplaced)         0.000     7.248    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]_i_107__9_n_0&#xA;                         MUXF8 (Prop_muxf8_I0_O)      0.098     7.346 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]_i_47__9/O&#xA;                         net (fo=1, unplaced)         0.717     8.063    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]_i_47__9_n_0&#xA;                         LUT6 (Prop_lut6_I0_O)        0.319     8.382 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr[0]_i_18__9/O&#xA;                         net (fo=1, unplaced)         0.000     8.382    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr[0]_i_18__9_n_0&#xA;                         MUXF7 (Prop_muxf7_I1_O)      0.247     8.629 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]_i_8__9/O&#xA;                         net (fo=1, unplaced)         0.452     9.081    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]_i_8__9_n_0&#xA;                         LUT5 (Prop_lut5_I2_O)        0.298     9.379 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr[0]_i_3__9/O&#xA;                         net (fo=1, unplaced)         0.449     9.828    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr[0]_i_3__9_n_0&#xA;                         LUT6 (Prop_lut6_I3_O)        0.124     9.952 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr[0]_i_1__10/O&#xA;                         net (fo=1, unplaced)         0.000     9.952    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr[0]_i_1__10_n_0&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)    10.000    10.000 r  &#xA;                                                      0.000    10.000 r  ap_clk (IN)&#xA;                         net (fo=11560, unset)        0.924    10.924    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]/C&#xA;                         clock pessimism              0.000    10.924    &#xA;                         clock uncertainty           -0.035    10.889    &#xA;                         FDRE (Setup_fdre_C_D)        0.077    10.966    bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_3_U/sel1_sr_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         10.966    &#xA;                         arrival time                          -9.952    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  1.014    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Min Delay Paths&#xA;--------------------------------------------------------------------------------------&#xA;Slack (MET) :             0.252ns  (arrival time - required time)&#xA;  Source:                 bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115_reg[0]/C&#xA;                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Destination:            bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115_reg[0]/D&#xA;                            (rising edge-triggered cell FDSE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})&#xA;  Path Group:             ap_clk&#xA;  Path Type:              Hold (Min at Fast Process Corner)&#xA;  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)&#xA;  Data Path Delay:        0.393ns  (logic 0.262ns (66.651%)  route 0.131ns (33.349%))&#xA;  Logic Levels:           1  (LUT4=1)&#xA;  Clock Path Skew:        0.022ns (DCD - SCD - CPR)&#xA;    Destination Clock Delay (DCD):    0.432ns&#xA;    Source Clock Delay      (SCD):    0.410ns&#xA;    Clock Pessimism Removal (CPR):    -0.000ns&#xA;&#xA;&#xA;    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=11560, unset)        0.410     0.410    bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_clk&#xA;                         FDRE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115_reg[0]/C&#xA;  -------------------------------------------------------------------    -------------------&#xA;                         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115_reg[0]/Q&#xA;                         net (fo=1, unplaced)         0.131     0.705    bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter0_global_iteration_loa_1_reg_2115[0]&#xA;                         LUT4 (Prop_lut4_I3_O)        0.098     0.803 r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115[0]_i_1/O&#xA;                         net (fo=1, unplaced)         0.000     0.803    bd_0_i/hls_inst/U0/grp_kernel_fu_112/p_0_in[0]&#xA;                         FDSE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115_reg[0]/D&#xA;  -------------------------------------------------------------------    -------------------&#xA;&#xA;&#xA;                         (clock ap_clk rise edge)     0.000     0.000 r  &#xA;                                                      0.000     0.000 r  ap_clk (IN)&#xA;                         net (fo=11560, unset)        0.432     0.432    bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_clk&#xA;                         FDSE                                         r  bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115_reg[0]/C&#xA;                         clock pessimism              0.000     0.432    &#xA;                         FDSE (Hold_fdse_C_D)         0.120     0.552    bd_0_i/hls_inst/U0/grp_kernel_fu_112/ap_phi_reg_pp0_iter1_global_iteration_loa_1_reg_2115_reg[0]&#xA;  -------------------------------------------------------------------&#xA;                         required time                         -0.552    &#xA;                         arrival time                           0.803    &#xA;  -------------------------------------------------------------------&#xA;                         slack                                  0.252    &#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;Pulse Width Checks&#xA;--------------------------------------------------------------------------------------&#xA;Clock Name:         ap_clk&#xA;Waveform(ns):       { 0.000 5.000 }&#xA;Period(ns):         10.000&#xA;Sources:            { ap_clk }&#xA;&#xA;&#xA;Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin&#xA;Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         10.000      7.056                bd_0_i/hls_inst/U0/grp_kernel_fu_112/stripes_1_1_U/kernel_stripes_0_0_ram_u/ram_reg/CLKARDCLK&#xA;Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C&#xA;High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500                bd_0_i/hls_inst/U0/ap_CS_fsm_reg[0]/C&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;&#xA;" projectName="hls" solutionName="solution1" date="2024-02-20T20:41:55.046+0100" type="Warning"/>
      </packageLog>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
