
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000827                       # Number of seconds simulated
sim_ticks                                   827163500                       # Number of ticks simulated
final_tick                                  942205500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 112996                       # Simulator instruction rate (inst/s)
host_op_rate                                   217386                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               39594461                       # Simulator tick rate (ticks/s)
host_mem_usage                                 794540                       # Number of bytes of host memory used
host_seconds                                    20.89                       # Real time elapsed on the host
sim_insts                                     2360581                       # Number of instructions simulated
sim_ops                                       4541384                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus.inst         7040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data         1792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total               8832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst         7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total          7040                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::switch_cpus.inst          110                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data           28                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 138                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst      8511014                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data      2166440                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              10677454                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst      8511014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          8511014                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst      8511014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data      2166440                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             10677454                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         139                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       139                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                   8896                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                    8896                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                22                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                11                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                6                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     826050000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   139                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                      86                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           29                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.482759                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   168.401956                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   303.827797                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           13     44.83%     44.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255            7     24.14%     68.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            1      3.45%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            1      3.45%     75.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            2      6.90%     82.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      6.90%     89.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            2      6.90%     96.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            1      3.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           29                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      1279500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 3885750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                     695000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      9205.04                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27955.04                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        10.75                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     10.75                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.08                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.08                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      105                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.54                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                    5942805.76                       # Average gap between requests
system.mem_ctrls.pageHitRate                    75.54                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                   158760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                    86625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                  670800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy             53907360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             32327550                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            467004000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy              554155095                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            671.212957                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE    776915250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      27560000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      21229750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                    37800                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                    20625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                  124800                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy             53907360                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             20362680                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            477499500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy              551952765                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            668.545414                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    794375000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      27560000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT       3681250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.workload.num_syscalls                    5                       # Number of system calls
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse           143.111109                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              378904                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               172                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2202.930233                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   141.988818                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data     1.122291                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.277322                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.002192                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.279514                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          170                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          141                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.332031                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            725410                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           725410                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::switch_cpus.data       298820                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          298820                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data        63823                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          63823                       # number of WriteReq hits
system.cpu.dcache.demand_hits::switch_cpus.data       362643                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           362643                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data       362643                       # number of overall hits
system.cpu.dcache.overall_hits::total          362643                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data           46                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total            46                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data            1                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            1                       # number of WriteReq misses
system.cpu.dcache.demand_misses::switch_cpus.data           47                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total             47                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data           47                       # number of overall misses
system.cpu.dcache.overall_misses::total            47                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data      3350248                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      3350248                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data        85000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total        85000                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data      3435248                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      3435248                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data      3435248                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      3435248                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data       298866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       298866                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data        63824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        63824                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data       362690                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       362690                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data       362690                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       362690                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.000154                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000154                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.000130                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000130                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.000130                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000130                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 72831.478261                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 72831.478261                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data        85000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total        85000                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 73090.382979                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 73090.382979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 73090.382979                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 73090.382979                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          130                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          130                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data           17                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           17                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           17                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data           17                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           17                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data           29                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           29                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total           30                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data           30                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total           30                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data      2510251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      2510251                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data        83500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        83500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data      2593751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      2593751                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data      2593751                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      2593751                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000097                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000016                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.000083                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000083                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.000083                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000083                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 86560.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 86560.379310                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data        83500                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        83500                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 86458.366667                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 86458.366667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 86458.366667                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 86458.366667                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements                24                       # number of replacements
system.cpu.icache.tags.tagsinuse           184.151972                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              731292                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                  2454                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   178.938239                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst     5.213733                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.349489                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.010183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.359672                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          274                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          165                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.535156                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1188305                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1188305                       # Number of data accesses
system.cpu.icache.ReadReq_hits::switch_cpus.inst       593942                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          593942                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst       593942                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           593942                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst       593942                       # number of overall hits
system.cpu.icache.overall_hits::total          593942                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst          152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           152                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst          152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst          152                       # number of overall misses
system.cpu.icache.overall_misses::total           152                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst     10783000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10783000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst     10783000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10783000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst     10783000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10783000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst       594094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       594094                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst       594094                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       594094                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst       594094                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       594094                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000256                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000256                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000256                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000256                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000256                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000256                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 70940.789474                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70940.789474                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 70940.789474                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70940.789474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 70940.789474                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70940.789474                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::switch_cpus.inst           34                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           34                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::switch_cpus.inst           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           34                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::switch_cpus.inst           34                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           34                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst          118                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          118                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          118                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst          118                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          118                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      8495250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8495250                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      8495250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8495250                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      8495250                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8495250                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000199                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000199                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000199                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000199                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000199                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 71993.644068                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 71993.644068                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 71993.644068                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 71993.644068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 71993.644068                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 71993.644068                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                   279.361158                       # Cycle average of tags in use
system.l2.tags.total_refs                           9                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       413                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.021792                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.002753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst               206                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data                69                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst     3.254031                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data     1.104375                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.050293                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.016846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000794                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.000270                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.068203                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           413                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          134                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          279                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.100830                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                      1331                       # Number of tag accesses
system.l2.tags.data_accesses                     1331                       # Number of data accesses
system.l2.ReadReq_hits::switch_cpus.inst            7                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus.data            1                       # number of ReadReq hits
system.l2.ReadReq_hits::total                       8                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks                1                       # number of Writeback hits
system.l2.Writeback_hits::total                     1                       # number of Writeback hits
system.l2.demand_hits::switch_cpus.inst             7                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data             1                       # number of demand (read+write) hits
system.l2.demand_hits::total                        8                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            7                       # number of overall hits
system.l2.overall_hits::switch_cpus.data            1                       # number of overall hits
system.l2.overall_hits::total                       8                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus.inst          111                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus.data           28                       # number of ReadReq misses
system.l2.ReadReq_misses::total                   139                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus.data            1                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   1                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus.inst          111                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data           29                       # number of demand (read+write) misses
system.l2.demand_misses::total                    140                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst          111                       # number of overall misses
system.l2.overall_misses::switch_cpus.data           29                       # number of overall misses
system.l2.overall_misses::total                   140                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus.inst      8304750                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus.data      2468250                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        10773000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus.data        82500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total         82500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      8304750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data      2550750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         10855500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      8304750                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data      2550750                       # number of overall miss cycles
system.l2.overall_miss_latency::total        10855500                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus.inst          118                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus.data           29                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                 147                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks            1                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total                 1                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 1                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst          118                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data           30                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                  148                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst          118                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data           30                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                 148                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus.inst     0.940678                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus.data     0.965517                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.945578                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.940678                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.966667                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.945946                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.940678                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.966667                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.945946                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus.inst 74817.567568                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus.data 88151.785714                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 77503.597122                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data        82500                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        82500                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 74817.567568                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 87956.896552                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77539.285714                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 74817.567568                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 87956.896552                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77539.285714                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_hits::switch_cpus.data            1                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                  1                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::switch_cpus.inst          111                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus.data           27                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total              138                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus.data            1                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              1                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst          111                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data           28                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               139                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst          111                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data           28                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              139                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus.inst      6929750                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus.data      2091500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total      9021250                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data        70000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total        70000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      6929750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data      2161500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total      9091250                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      6929750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data      2161500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total      9091250                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus.inst     0.940678                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus.data     0.931034                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.938776                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.940678                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.933333                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.939189                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.940678                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.933333                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.939189                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 62430.180180                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus.data 77462.962963                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65371.376812                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data        70000                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        70000                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 62430.180180                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 77196.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65404.676259                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 62430.180180                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 77196.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65404.676259                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 138                       # Transaction distribution
system.membus.trans_dist::ReadResp                137                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port          277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total          277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    277                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port         8832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total         8832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    8832                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               139                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     139    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 139                       # Request fanout histogram
system.membus.reqLayer2.occupancy              173500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy             732750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          611267                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       611267                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        34000                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       404853                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          398633                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     98.463640                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS           17974                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect           85                       # Number of incorrect RAS predictions.
system.switch_cpus.numCycles                  1654327                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles       623328                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts                2739181                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches              611267                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       416607                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles                986401                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles           68085                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.MiscStallCycles           27                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          703                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.PendingQuiesceStallCycles            7                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus.fetch.CacheLines            594094                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes          5866                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples      1644508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      3.202380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     3.115134                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0           661911     40.25%     40.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1            42410      2.58%     42.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2            43850      2.67%     45.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           132306      8.05%     53.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           108634      6.61%     60.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           294258     17.89%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6            20777      1.26%     79.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7            14072      0.86%     80.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8           326290     19.84%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total      1644508                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.369496                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.655768                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles           604388                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles         40234                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles            959354                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles          6484                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles          34042                       # Number of cycles decode is squashing
system.switch_cpus.decode.DecodedInsts        5221221                       # Number of instructions handled by decode
system.switch_cpus.rename.SquashCycles          34042                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles           637291                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles           37882                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles           74                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles            932551                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles          2663                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts        5073644                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents             6                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents           1283                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.SQFullEvents             38                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.RenamedOperands      7553345                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups      11955171                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups      6704409                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups          306                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps       6452345                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps          1101000                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts            9                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts           10                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts              6855                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads       340052                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        72712                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads           59                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores           19                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded            4858214                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded           29                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued           4701944                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued         1334                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       508964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined       705251                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved           24                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples      1644508                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     2.859180                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.912964                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0       258971     15.75%     15.75% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       203243     12.36%     28.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       242157     14.73%     42.83% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       223700     13.60%     56.43% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       440308     26.77%     83.21% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       127465      7.75%     90.96% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6        99587      6.06%     97.02% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7        45408      2.76%     99.78% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8         3669      0.22%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      1644508                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu           41946     99.97%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             2      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     99.97% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead              6      0.01%     99.99% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite             6      0.01%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass        11896      0.25%      0.25% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       4301695     91.49%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             7      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd          101      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     91.74% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       318523      6.77%     98.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        69722      1.48%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        4701944                       # Type of FU issued
system.switch_cpus.iq.rate                   2.842210                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt               41960                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.008924                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads     11091412                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes      5366929                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      4566965                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads          278                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes          286                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses          119                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses        4731869                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses             139                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads        17848                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads        47558                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses           39                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation           11                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores         8888                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked            1                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles          34042                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles           37838                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles             4                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts      4858243                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts        58120                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts        340052                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts        72712                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts            8                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents              4                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents           11                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect        17832                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect        18693                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts        36525                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts       4585191                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts        316737                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       116753                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_refs               385654                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches           534189                       # Number of branches executed
system.switch_cpus.iew.exec_stores              68917                       # Number of stores executed
system.switch_cpus.iew.exec_rate             2.771635                       # Inst execution rate
system.switch_cpus.iew.wb_sent                4581263                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count               4567084                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers           3564269                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers           5441049                       # num instructions consuming a value
system.switch_cpus.iew.wb_penalized                 0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus.iew.wb_rate               2.760690                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.655070                       # average fanout of values written-back
system.switch_cpus.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus.commit.commitSquashedInsts       508978                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls            5                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts        34037                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples      1572672                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     2.765535                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.980806                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0       431647     27.45%     27.45% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       404456     25.72%     53.16% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       139953      8.90%     62.06% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       111913      7.12%     69.18% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4        75502      4.80%     73.98% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5        41307      2.63%     76.61% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        40967      2.60%     79.21% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        40583      2.58%     81.79% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8       286344     18.21%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total      1572672                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts      2260580                       # Number of instructions committed
system.switch_cpus.commit.committedOps        4349279                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs                 356318                       # Number of memory references committed
system.switch_cpus.commit.loads                292494                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             519027                       # Number of branches committed
system.switch_cpus.commit.fp_insts                 66                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts           4338958                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls        14541                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass        10276      0.24%      0.24% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      3982628     91.57%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            7      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd           50      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     91.81% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       292494      6.73%     98.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite        63824      1.47%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total      4349279                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events        286344                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads              6144585                       # The number of ROB reads
system.switch_cpus.rob.rob_writes             9788417                       # The number of ROB writes
system.switch_cpus.timesIdled                      78                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    9819                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts             2260580                       # Number of Instructions Simulated
system.switch_cpus.committedOps               4349279                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       0.731815                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 0.731815                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       1.366465                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 1.366465                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads          5936046                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         3966386                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads               182                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes              104                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads           3111160                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          2817881                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads         1514092                       # number of misc regfile reads
system.tol2bus.trans_dist::ReadReq                147                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp               146                       # Transaction distribution
system.tol2bus.trans_dist::Writeback                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq                1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp               1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side          235                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side           61                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                   296                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         7488                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                   9472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples              149                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   3                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                    149    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total                149                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy              75500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            197250                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy             47749                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
