#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Thu Jan 19 17:20:41 2023
# Process ID: 13460
# Current directory: C:/Users/Simon/Desktop/CPU/CPU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17108 C:\Users\Simon\Desktop\CPU\CPU\CPU.xpr
# Log file: C:/Users/Simon/Desktop/CPU/CPU/vivado.log
# Journal file: C:/Users/Simon/Desktop/CPU/CPU\vivado.jou
# Running On: DESKTOP-RIVQFJ0, OS: Windows, CPU Frequency: 3493 MHz, CPU Physical cores: 12, Host memory: 17079 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/Simon/Desktop/CPU/CPU/CPU.xpr
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
update_module_reference hoffmann_cpu_hoffmann_0_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_bd_design [get_bd_designs hoffmann_cpu]
reset_run synth_1
update_module_reference hoffmann_cpu_hoffmann_0_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_bd_design [get_bd_designs hoffmann_cpu]
open_project C:/Users/Simon/Downloads/jimmy-main/jimmy-main/implementations/Vivado/jimmy/jimmy.xpr
update_compile_order -fileset sources_1
close_project
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Assume_Synchronous_Clk {true} \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.Use_Byte_Write_Enable {false} \
  CONFIG.Write_Depth_A {32000} \
  CONFIG.Write_Width_A {32} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/Simon/Desktop/CPU/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Simon/Desktop/CPU/CPU/CPU.ip_user_files -ipstatic_source_dir C:/Users/Simon/Desktop/CPU/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Simon/Desktop/CPU/CPU/CPU.cache/compile_simlib/modelsim} {questa=C:/Users/Simon/Desktop/CPU/CPU/CPU.cache/compile_simlib/questa} {riviera=C:/Users/Simon/Desktop/CPU/CPU/CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/Simon/Desktop/CPU/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0/blk_mem_gen_0.xci
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0
set_property -dict [list \
  CONFIG.Enable_32bit_Address {false} \
  CONFIG.Operating_Mode_A {READ_FIRST} \
  CONFIG.Write_Depth_A {32000} \
] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
set_property generate_synth_checkpoint false [get_files  c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci]
export_ip_user_files -of_objects [get_files c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files c:/Users/Simon/Desktop/CPU/CPU/CPU.srcs/sources_1/ip/blk_mem_gen_0_1/blk_mem_gen_0.xci] -directory C:/Users/Simon/Desktop/CPU/CPU/CPU.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/Simon/Desktop/CPU/CPU/CPU.ip_user_files -ipstatic_source_dir C:/Users/Simon/Desktop/CPU/CPU/CPU.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/Simon/Desktop/CPU/CPU/CPU.cache/compile_simlib/modelsim} {questa=C:/Users/Simon/Desktop/CPU/CPU/CPU.cache/compile_simlib/questa} {riviera=C:/Users/Simon/Desktop/CPU/CPU/CPU.cache/compile_simlib/riviera} {activehdl=C:/Users/Simon/Desktop/CPU/CPU/CPU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
