{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737196115437 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737196115444 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Jan 18 15:58:35 2025 " "Processing started: Sat Jan 18 15:58:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737196115444 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196115444 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Half_SAM -c Half_SAM " "Command: quartus_map --read_settings_files=on --write_settings_files=off Half_SAM -c Half_SAM" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196115444 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737196115957 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737196115957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rcas.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rcas.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCAS-struct " "Found design unit 1: RCAS-struct" {  } { { "RCAS.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/RCAS.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128452 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCAS " "Found entity 1: RCAS" {  } { { "RCAS.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/RCAS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_nand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_nand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_nand-struct " "Found design unit 1: full_adder_nand-struct" {  } { { "full_adder_nand.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/full_adder_nand.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128452 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_nand " "Found entity 1: full_adder_nand" {  } { { "full_adder_nand.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/full_adder_nand.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "toplevel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file toplevel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Toplevel-str " "Found design unit 1: Toplevel-str" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128459 ""} { "Info" "ISGN_ENTITY_NAME" "1 Toplevel " "Found entity 1: Toplevel" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipo_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipo_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipo_register-ha " "Found design unit 1: pipo_register-ha" {  } { { "PIPO_Register.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/PIPO_Register.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128462 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipo_register " "Found entity 1: pipo_register" {  } { { "PIPO_Register.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/PIPO_Register.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NOT_8-str " "Found design unit 1: NOT_8-str" {  } { { "Not_8.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Not_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128462 ""} { "Info" "ISGN_ENTITY_NAME" "1 NOT_8 " "Found entity 1: NOT_8" {  } { { "Not_8.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Not_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-beh " "Found design unit 1: datapath-beh" {  } { { "Datapath.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128467 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "Datapath.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_flip_flop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 d_ff-beh " "Found design unit 1: d_ff-beh" {  } { { "D_Flip_Flop.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/D_Flip_Flop.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128467 ""} { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "D_Flip_Flop.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/D_Flip_Flop.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_testbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_testbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_testbench-behav " "Found design unit 1: CPU_testbench-behav" {  } { { "CPU_testbench.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/CPU_testbench.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128475 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_testbench " "Found entity 1: CPU_testbench" {  } { { "CPU_testbench.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/CPU_testbench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cpu-cpuArch " "Found design unit 1: cpu-cpuArch" {  } { { "CPU.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/CPU.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128477 ""} { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "CPU.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/CPU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128477 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_8-str " "Found design unit 1: AND_8-str" {  } { { "And_8.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/And_8.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128484 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_8 " "Found entity 1: AND_8" {  } { { "And_8.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/And_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-str " "Found design unit 1: ALU-str" {  } { { "ALU.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/ALU.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128487 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/ALU.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "4_x_1_mux_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 4_x_1_mux_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4x1_8bit-beh " "Found design unit 1: mux_4x1_8bit-beh" {  } { { "4_X_1_Mux_8_bit.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/4_X_1_Mux_8_bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128489 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_8bit " "Found entity 1: mux_4x1_8bit" {  } { { "4_X_1_Mux_8_bit.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/4_X_1_Mux_8_bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux_8_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux_8_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1_8bit-beh " "Found design unit 1: mux_2x1_8bit-beh" {  } { { "2_X_1_Mux_8_Bit.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/2_X_1_Mux_8_Bit.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128492 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_8bit " "Found entity 1: mux_2x1_8bit" {  } { { "2_X_1_Mux_8_Bit.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/2_X_1_Mux_8_Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "2_x_1_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file 2_x_1_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2x1-beh " "Found design unit 1: mux_2x1-beh" {  } { { "2_X_1_Mux.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/2_X_1_Mux.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128497 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "2_X_1_Mux.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/2_X_1_Mux.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737196128497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196128497 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Toplevel " "Elaborating entity \"Toplevel\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737196128547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:CP_Unit " "Elaborating entity \"cpu\" for hierarchy \"cpu:CP_Unit\"" {  } { { "Toplevel.vhd" "CP_Unit" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:DPath " "Elaborating entity \"datapath\" for hierarchy \"datapath:DPath\"" {  } { { "Toplevel.vhd" "DPath" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipo_register datapath:DPath\|pipo_register:IReg " "Elaborating entity \"pipo_register\" for hierarchy \"datapath:DPath\|pipo_register:IReg\"" {  } { { "Datapath.vhd" "IReg" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff datapath:DPath\|pipo_register:IReg\|d_ff:\\gen_dff:7:dffi " "Elaborating entity \"d_ff\" for hierarchy \"datapath:DPath\|pipo_register:IReg\|d_ff:\\gen_dff:7:dffi\"" {  } { { "PIPO_Register.vhd" "\\gen_dff:7:dffi" { Text "C:/Users/manan/Documents/EE721/Half_SAM/PIPO_Register.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1 datapath:DPath\|pipo_register:IReg\|mux_2x1:\\gen_mux:7:muxi " "Elaborating entity \"mux_2x1\" for hierarchy \"datapath:DPath\|pipo_register:IReg\|mux_2x1:\\gen_mux:7:muxi\"" {  } { { "PIPO_Register.vhd" "\\gen_mux:7:muxi" { Text "C:/Users/manan/Documents/EE721/Half_SAM/PIPO_Register.vhd" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2x1_8bit datapath:DPath\|mux_2x1_8bit:IReg_Tristate_Buffer " "Elaborating entity \"mux_2x1_8bit\" for hierarchy \"datapath:DPath\|mux_2x1_8bit:IReg_Tristate_Buffer\"" {  } { { "Datapath.vhd" "IReg_Tristate_Buffer" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RCAS datapath:DPath\|RCAS:Adder " "Elaborating entity \"RCAS\" for hierarchy \"datapath:DPath\|RCAS:Adder\"" {  } { { "Datapath.vhd" "Adder" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_nand datapath:DPath\|RCAS:Adder\|full_adder_nand:FA1 " "Elaborating entity \"full_adder_nand\" for hierarchy \"datapath:DPath\|RCAS:Adder\|full_adder_nand:FA1\"" {  } { { "RCAS.vhd" "FA1" { Text "C:/Users/manan/Documents/EE721/Half_SAM/RCAS.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4x1_8bit datapath:DPath\|mux_4x1_8bit:Mux_ACC " "Elaborating entity \"mux_4x1_8bit\" for hierarchy \"datapath:DPath\|mux_4x1_8bit:Mux_ACC\"" {  } { { "Datapath.vhd" "Mux_ACC" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:DPath\|ALU:AL_Unit " "Elaborating entity \"ALU\" for hierarchy \"datapath:DPath\|ALU:AL_Unit\"" {  } { { "Datapath.vhd" "AL_Unit" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Datapath.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128681 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_8 datapath:DPath\|ALU:AL_Unit\|AND_8:Ander " "Elaborating entity \"AND_8\" for hierarchy \"datapath:DPath\|ALU:AL_Unit\|AND_8:Ander\"" {  } { { "ALU.vhd" "Ander" { Text "C:/Users/manan/Documents/EE721/Half_SAM/ALU.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196128687 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "datapath:DPath\|ALU:AL_Unit\|comb~synth " "Converted tri-state buffer \"datapath:DPath\|ALU:AL_Unit\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1737196128907 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1737196128907 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[0\] " "Inserted always-enabled tri-state buffer between \"dBus\[0\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737196129317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[1\] " "Inserted always-enabled tri-state buffer between \"dBus\[1\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737196129317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[2\] " "Inserted always-enabled tri-state buffer between \"dBus\[2\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737196129317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[3\] " "Inserted always-enabled tri-state buffer between \"dBus\[3\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737196129317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[4\] " "Inserted always-enabled tri-state buffer between \"dBus\[4\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737196129317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[5\] " "Inserted always-enabled tri-state buffer between \"dBus\[5\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737196129317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[6\] " "Inserted always-enabled tri-state buffer between \"dBus\[6\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737196129317 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "dBus\[7\] " "Inserted always-enabled tri-state buffer between \"dBus\[7\]\" and its non-tri-state driver." {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1737196129317 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1737196129317 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirectional pins are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[0\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[0\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1737196129317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[1\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[1\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1737196129317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[2\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[2\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1737196129317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[3\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[3\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1737196129317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[4\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[4\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1737196129317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[5\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[5\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1737196129317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[6\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[6\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1737196129317 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "dBus\[7\] " "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"dBus\[7\]\" is moved to its source" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidirectional pin \"%1!s!\" is moved to its source" 0 0 "Design Software" 0 -1 1737196129317 ""}  } {  } 0 13060 "One or more bidirectional pins are fed by always enabled tri-state buffers" 0 0 "Analysis & Synthesis" 0 -1 1737196129317 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[0\]~synth " "Node \"dBus\[0\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737196129408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[1\]~synth " "Node \"dBus\[1\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737196129408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[2\]~synth " "Node \"dBus\[2\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737196129408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[3\]~synth " "Node \"dBus\[3\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737196129408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[4\]~synth " "Node \"dBus\[4\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737196129408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[5\]~synth " "Node \"dBus\[5\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737196129408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[6\]~synth " "Node \"dBus\[6\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737196129408 ""} { "Warning" "WMLS_MLS_NODE_NAME" "dBus\[7\]~synth " "Node \"dBus\[7\]~synth\"" {  } { { "Toplevel.vhd" "" { Text "C:/Users/manan/Documents/EE721/Half_SAM/Toplevel.vhd" 9 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737196129408 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1737196129408 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737196129477 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737196130074 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737196130074 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "255 " "Implemented 255 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737196130169 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737196130169 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1737196130169 ""} { "Info" "ICUT_CUT_TM_LCELLS" "207 " "Implemented 207 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737196130169 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737196130169 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 60 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 60 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737196130197 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Jan 18 15:58:50 2025 " "Processing ended: Sat Jan 18 15:58:50 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737196130197 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737196130197 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737196130197 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737196130197 ""}
