
<!DOCTYPE html>
<html>
<head>
<style>
body {

}
p {
font-size: 14px;
}</style>
<h3>./external/basejump_stl/bsg_async/bsg_launch_sync_sync.v Cov: 53.3% </h3>
<pre style="margin:0; padding:0 ">   1: // MBT 7/24/2014</pre>
<pre style="margin:0; padding:0 ">   2: //</pre>
<pre style="margin:0; padding:0 ">   3: // This is a launch/synchronization complex.</pre>
<pre style="margin:0; padding:0 ">   4: // The launch flop prevents combinational glitching.</pre>
<pre style="margin:0; padding:0 ">   5: // The two sync flops reduce probability of metastability.</pre>
<pre style="margin:0; padding:0 ">   6: // See MBT's note on async design and CDC.</pre>
<pre style="margin:0; padding:0 ">   7: //</pre>
<pre style="margin:0; padding:0 ">   8: // The three flops should be don't touched in synopsys</pre>
<pre style="margin:0; padding:0 ">   9: // and abutted in physical design to reduce chances of metastability.</pre>
<pre style="margin:0; padding:0 ">  10: //</pre>
<pre style="margin:0; padding:0 ">  11: // Use of reset is optional; it can be used to hold a known value during reset</pre>
<pre style="margin:0; padding:0 ">  12: // if for instance, the value is coming off chip.</pre>
<pre style="margin:0; padding:0 ">  13: //</pre>
<pre style="margin:0; padding:0 ">  14: </pre>
<pre style="margin:0; padding:0 ">  15: // the code is structured this way because synopsys's</pre>
<pre style="margin:0; padding:0 ">  16: // support for hierarchical placement groups appears</pre>
<pre style="margin:0; padding:0 ">  17: // not to work for parameterized modules.</pre>
<pre style="margin:0; padding:0 ">  18: // so we must have a non-parameterized module</pre>
<pre style="margin:0; padding:0 ">  19: // in order to abut the three registers, which</pre>
<pre style="margin:0; padding:0 ">  20: // have two different clocks.</pre>
<pre style="margin:0; padding:0 ">  21: //</pre>
<pre style="margin:0; padding:0 ">  22: </pre>
<pre style="margin:0; padding:0 ">  23: // ASYNC RESET: iclk cannot toggle at deassertion of reset</pre>
<pre style="margin:0; padding:0 ">  24: </pre>
<pre style="margin:0; padding:0 ">  25: `ifndef rp_group</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  26:  `define rp_group(x)</pre>
<pre style="margin:0; padding:0 ">  27:  `define rp_place(x)</pre>
<pre style="margin:0; padding:0 ">  28:  `define rp_endgroup(x)</pre>
<pre style="margin:0; padding:0 ">  29:  `define rp_fill(x)</pre>
<pre style="margin:0; padding:0 ">  30:  `define rp_array_dir(up)</pre>
<pre style="margin:0; padding:0 ">  31: `endif</pre>
<pre style="margin:0; padding:0 ">  32: </pre>
<pre style="margin:0; padding:0 ">  33: `define bsg_launch_sync_sync_unit(EDGE,bits)                            \</pre>
<pre style="margin:0; padding:0 ">  34:                                                                         \</pre>
<pre style="margin:0; padding:0 ">  35: module bsg_launch_sync_sync_``EDGE``_``bits``_unit                      \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  36:   (input iclk_i                                                         \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  37:    , input iclk_reset_i                                                 \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  38:    , input oclk_i                                                       \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  39:    , input  [bits-1:0] iclk_data_i                                      \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  40:    , output [bits-1:0] iclk_data_o                                      \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  41:    , output [bits-1:0] oclk_data_o                                      \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  42:    );                                                                   \</pre>
<pre style="margin:0; padding:0 ">  43:                                                                         \</pre>
<pre style="margin:0; padding:0 ">  44:  `rp_group    (blss_bank)                                               \</pre>
<pre style="margin:0; padding:0 ">  45:  `rp_place    (hier blss_launch_1 0 0)                                  \</pre>
<pre style="margin:0; padding:0 ">  46:  `rp_place    (hier blss_1   1 0)                                       \</pre>
<pre style="margin:0; padding:0 ">  47:  `rp_place    (hier blss_2   2 0)                                       \</pre>
<pre style="margin:0; padding:0 ">  48:  `rp_endgroup (blss_bank)                                               \</pre>
<pre style="margin:0; padding:0 ">  49:                                                                         \</pre>
<pre style="margin:0; padding:0 ">  50:    logic [bits-1:0] bsg_SYNC_LNCH_r;                                    \</pre>
<pre style="margin:0; padding:0 ">  51:    assign iclk_data_o = bsg_SYNC_LNCH_r;                                \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  52:                                                                         \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  53:    always_ff @(EDGE iclk_i)                                             \</pre>
<pre style="margin:0; padding:0 ">  54:      begin                                                              \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  55:         `rp_group(blss_launch_1)                                        \</pre>
<pre style="margin:0; padding:0 ">  56:         `rp_fill(0 0 UX)                                                \</pre>
<pre style="margin:0; padding:0 ">  57:         `rp_array_dir(up)                                               \</pre>
<pre style="margin:0; padding:0 ">  58:         `rp_endgroup(blss_launch_1)                                     \</pre>
<pre style="margin:0; padding:0 ">  59:                                                                         \</pre>
<pre style="margin:0; padding:0 ">  60:         if (iclk_reset_i)                                               \</pre>
<pre style="margin:0; padding:0 ">  61:           bsg_SYNC_LNCH_r <= {bits{1'b0}};                              \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  62:         else                                                            \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  63:           bsg_SYNC_LNCH_r <= iclk_data_i;                               \</pre>
<pre style="margin:0; padding:0 ">  64:      end                                                                \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  65:                                                                         \</pre>
<pre style="margin:0; padding:0 ">  66:    logic [bits-1:0] bsg_SYNC_1_r;                                       \</pre>
<pre style="margin:0; padding:0 ">  67:    logic [bits-1:0] bsg_SYNC_2_r;                                       \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  68:                                                                         \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  69:    assign oclk_data_o = bsg_SYNC_2_r;                                   \</pre>
<pre style="margin:0; padding:0 ">  70:                                                                         \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  71:    always_ff @(posedge oclk_i)                                          \</pre>
<pre style="margin:0; padding:0 ">  72:      begin                                                              \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  73:         `rp_group(blss_1)                                               \</pre>
<pre style="margin:0; padding:0 ">  74:         `rp_fill(0 0 UX)                                                \</pre>
<pre style="margin:0; padding:0 ">  75:         `rp_array_dir(up)                                               \</pre>
<pre style="margin:0; padding:0 ">  76:         `rp_endgroup(blss_1)                                            \</pre>
<pre style="margin:0; padding:0 ">  77:         bsg_SYNC_1_r <= bsg_SYNC_LNCH_r;                                \</pre>
<pre style="margin:0; padding:0 ">  78:      end                                                                \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  79:                                                                         \</pre>
<pre style="margin:0; padding:0 ">  80:    always_ff @(posedge oclk_i)                                          \</pre>
<pre style="margin:0; padding:0 ">  81:      begin                                                              \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  82:         `rp_group(blss_2)                                               \</pre>
<pre style="margin:0; padding:0 ">  83:         `rp_fill(0 0 UX)                                                \</pre>
<pre style="margin:0; padding:0 ">  84:         `rp_array_dir(up)                                               \</pre>
<pre style="margin:0; padding:0 ">  85:         `rp_endgroup(blss_2)                                            \</pre>
<pre style="margin:0; padding:0 ">  86:         bsg_SYNC_2_r <= bsg_SYNC_1_r;                                   \</pre>
<pre style="margin:0; padding:0 ">  87:      end                                                                \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  88: endmodule</pre>
<pre style="margin:0; padding:0 ">  89: </pre>
<pre style="margin:0; padding:0 ">  90: </pre>
<pre style="margin:0; padding:0 ">  91: `define bsg_launch_sync_sync_async_reset_unit(EDGE,bits)                \</pre>
<pre style="margin:0; padding:0 ">  92:                                                                         \</pre>
<pre style="margin:0; padding:0 ">  93: module bsg_launch_sync_sync_async_reset_``EDGE``_``bits``_unit          \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  94:   (input iclk_i                                                         \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  95:    , input iclk_reset_i                                                 \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  96:    , input oclk_i                                                       \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  97:    , input  [bits-1:0] iclk_data_i                                      \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  98:    , output [bits-1:0] iclk_data_o                                      \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 ">  99:    , output [bits-1:0] oclk_data_o                                      \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 100:    );                                                                   \</pre>
<pre style="margin:0; padding:0 "> 101:                                                                         \</pre>
<pre style="margin:0; padding:0 "> 102:  `rp_group    (blss_bank)                                               \</pre>
<pre style="margin:0; padding:0 "> 103:  `rp_place    (hier blss_launch_1 0 0)                                  \</pre>
<pre style="margin:0; padding:0 "> 104:  `rp_place    (hier blss_1   1 0)                                       \</pre>
<pre style="margin:0; padding:0 "> 105:  `rp_place    (hier blss_2   2 0)                                       \</pre>
<pre style="margin:0; padding:0 "> 106:  `rp_endgroup (blss_bank)                                               \</pre>
<pre style="margin:0; padding:0 "> 107:                                                                         \</pre>
<pre style="margin:0; padding:0 "> 108:    logic [bits-1:0] bsg_SYNC_LNCH_r;                                    \</pre>
<pre style="margin:0; padding:0 "> 109:    assign iclk_data_o = bsg_SYNC_LNCH_r;                                \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 110:                                                                         \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 111:    always_ff @(EDGE iclk_i or posedge iclk_reset_i)                     \</pre>
<pre style="margin:0; padding:0 "> 112:      begin                                                              \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 113:         `rp_group(blss_launch_1)                                        \</pre>
<pre style="margin:0; padding:0 "> 114:         `rp_fill(0 0 UX)                                                \</pre>
<pre style="margin:0; padding:0 "> 115:         `rp_array_dir(up)                                               \</pre>
<pre style="margin:0; padding:0 "> 116:         `rp_endgroup(blss_launch_1)                                     \</pre>
<pre style="margin:0; padding:0 "> 117:                                                                         \</pre>
<pre style="margin:0; padding:0 "> 118:         if (iclk_reset_i)                                               \</pre>
<pre style="margin:0; padding:0 "> 119:           bsg_SYNC_LNCH_r <= {bits{1'b0}};                              \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 120:         else                                                            \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 121:           bsg_SYNC_LNCH_r <= iclk_data_i;                               \</pre>
<pre style="margin:0; padding:0 "> 122:      end                                                                \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 123:                                                                         \</pre>
<pre style="margin:0; padding:0 "> 124:    logic [bits-1:0] bsg_SYNC_1_r;                                       \</pre>
<pre style="margin:0; padding:0 "> 125:    logic [bits-1:0] bsg_SYNC_2_r;                                       \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 126:                                                                         \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 127:    assign oclk_data_o = bsg_SYNC_2_r;                                   \</pre>
<pre style="margin:0; padding:0 "> 128:                                                                         \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 129:    always_ff @(posedge oclk_i or posedge iclk_reset_i)                  \</pre>
<pre style="margin:0; padding:0 "> 130:      begin                                                              \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 131:         `rp_group(blss_1)                                               \</pre>
<pre style="margin:0; padding:0 "> 132:         `rp_fill(0 0 UX)                                                \</pre>
<pre style="margin:0; padding:0 "> 133:         `rp_array_dir(up)                                               \</pre>
<pre style="margin:0; padding:0 "> 134:         `rp_endgroup(blss_1)                                            \</pre>
<pre style="margin:0; padding:0 "> 135:         if (iclk_reset_i)                                               \</pre>
<pre style="margin:0; padding:0 "> 136:           bsg_SYNC_1_r <= {bits{1'b0}};                                 \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 137:         else                                                            \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 138:           bsg_SYNC_1_r <= bsg_SYNC_LNCH_r;                              \</pre>
<pre style="margin:0; padding:0 "> 139:      end                                                                \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 140:                                                                         \</pre>
<pre style="margin:0; padding:0 "> 141:    always_ff @(posedge oclk_i or posedge iclk_reset_i)                  \</pre>
<pre style="margin:0; padding:0 "> 142:      begin                                                              \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 143:         `rp_group(blss_2)                                               \</pre>
<pre style="margin:0; padding:0 "> 144:         `rp_fill(0 0 UX)                                                \</pre>
<pre style="margin:0; padding:0 "> 145:         `rp_array_dir(up)                                               \</pre>
<pre style="margin:0; padding:0 "> 146:         `rp_endgroup(blss_2)                                            \</pre>
<pre style="margin:0; padding:0 "> 147:         if (iclk_reset_i)                                               \</pre>
<pre style="margin:0; padding:0 "> 148:           bsg_SYNC_2_r <= {bits{1'b0}};                                 \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 149:         else                                                            \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 150:           bsg_SYNC_2_r <= bsg_SYNC_1_r;                                 \</pre>
<pre style="margin:0; padding:0 "> 151:      end                                                                \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 152: endmodule</pre>
<pre style="margin:0; padding:0 "> 153: </pre>
<pre style="margin:0; padding:0 "> 154: </pre>
<pre style="margin:0; padding:0 "> 155: // bsg_launch_sync_sync_posedge_1_unit</pre>
<pre style="margin:0; padding:0 "> 156: `bsg_launch_sync_sync_unit(posedge,1)</pre>
<pre style="margin:0; padding:0 "> 157: `bsg_launch_sync_sync_unit(posedge,2)</pre>
<pre style="margin:0; padding:0 "> 158: `bsg_launch_sync_sync_unit(posedge,3)</pre>
<pre style="margin:0; padding:0 "> 159: `bsg_launch_sync_sync_unit(posedge,4)</pre>
<pre style="margin:0; padding:0 "> 160: `bsg_launch_sync_sync_unit(posedge,5)</pre>
<pre style="margin:0; padding:0 "> 161: `bsg_launch_sync_sync_unit(posedge,6)</pre>
<pre style="margin:0; padding:0 "> 162: `bsg_launch_sync_sync_unit(posedge,7)</pre>
<pre style="margin:0; padding:0 "> 163: `bsg_launch_sync_sync_unit(posedge,8)</pre>
<pre style="margin:0; padding:0 "> 164: </pre>
<pre style="margin:0; padding:0 "> 165: // bsg_launch_sync_sync_negedge_1_unit</pre>
<pre style="margin:0; padding:0 "> 166: `bsg_launch_sync_sync_unit(negedge,1)</pre>
<pre style="margin:0; padding:0 "> 167: `bsg_launch_sync_sync_unit(negedge,2)</pre>
<pre style="margin:0; padding:0 "> 168: `bsg_launch_sync_sync_unit(negedge,3)</pre>
<pre style="margin:0; padding:0 "> 169: `bsg_launch_sync_sync_unit(negedge,4)</pre>
<pre style="margin:0; padding:0 "> 170: `bsg_launch_sync_sync_unit(negedge,5)</pre>
<pre style="margin:0; padding:0 "> 171: `bsg_launch_sync_sync_unit(negedge,6)</pre>
<pre style="margin:0; padding:0 "> 172: `bsg_launch_sync_sync_unit(negedge,7)</pre>
<pre style="margin:0; padding:0 "> 173: `bsg_launch_sync_sync_unit(negedge,8)</pre>
<pre style="margin:0; padding:0 "> 174: </pre>
<pre style="margin:0; padding:0 "> 175: // bsg_launch_sync_sync_async_reset_posedge_1_unit</pre>
<pre style="margin:0; padding:0 "> 176: `bsg_launch_sync_sync_async_reset_unit(posedge,1)</pre>
<pre style="margin:0; padding:0 "> 177: `bsg_launch_sync_sync_async_reset_unit(posedge,2)</pre>
<pre style="margin:0; padding:0 "> 178: `bsg_launch_sync_sync_async_reset_unit(posedge,3)</pre>
<pre style="margin:0; padding:0 "> 179: `bsg_launch_sync_sync_async_reset_unit(posedge,4)</pre>
<pre style="margin:0; padding:0 "> 180: `bsg_launch_sync_sync_async_reset_unit(posedge,5)</pre>
<pre style="margin:0; padding:0 "> 181: `bsg_launch_sync_sync_async_reset_unit(posedge,6)</pre>
<pre style="margin:0; padding:0 "> 182: `bsg_launch_sync_sync_async_reset_unit(posedge,7)</pre>
<pre style="margin:0; padding:0 "> 183: `bsg_launch_sync_sync_async_reset_unit(posedge,8)</pre>
<pre style="margin:0; padding:0 "> 184: </pre>
<pre style="margin:0; padding:0 "> 185: // bsg_launch_sync_sync_async_reset_negedge_1_unit</pre>
<pre style="margin:0; padding:0 "> 186: `bsg_launch_sync_sync_async_reset_unit(negedge,1)</pre>
<pre style="margin:0; padding:0 "> 187: `bsg_launch_sync_sync_async_reset_unit(negedge,2)</pre>
<pre style="margin:0; padding:0 "> 188: `bsg_launch_sync_sync_async_reset_unit(negedge,3)</pre>
<pre style="margin:0; padding:0 "> 189: `bsg_launch_sync_sync_async_reset_unit(negedge,4)</pre>
<pre style="margin:0; padding:0 "> 190: `bsg_launch_sync_sync_async_reset_unit(negedge,5)</pre>
<pre style="margin:0; padding:0 "> 191: `bsg_launch_sync_sync_async_reset_unit(negedge,6)</pre>
<pre style="margin:0; padding:0 "> 192: `bsg_launch_sync_sync_async_reset_unit(negedge,7)</pre>
<pre style="margin:0; padding:0 "> 193: `bsg_launch_sync_sync_async_reset_unit(negedge,8)</pre>
<pre style="margin:0; padding:0 "> 194: </pre>
<pre style="margin:0; padding:0 "> 195: // warning: if you make this != 8, you need</pre>
<pre style="margin:0; padding:0 "> 196: // to modify other parts of this code</pre>
<pre style="margin:0; padding:0 "> 197: </pre>
<pre style="margin:0; padding:0 "> 198: `define blss_max_block 8</pre>
<pre style="margin:0; padding:0 "> 199: </pre>
<pre style="margin:0; padding:0 "> 200: // handle trailer bits</pre>
<pre style="margin:0; padding:0 "> 201: `define blss_if_clause(EDGE,num) if ((width_p % `blss_max_block) == num) begin: z            \</pre>
<pre id="id202" style="background-color: #FFB6C1; margin:0; padding:0 "> 202:                                      bsg_launch_sync_sync_``EDGE``_``num``_unit blss \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 203:                                         (.iclk_i                                     \</pre>
<pre id="id204" style="background-color: #FFB6C1; margin:0; padding:0 "> 204:                                          ,.iclk_reset_i                              \</pre>
<pre id="id205" style="background-color: #FFB6C1; margin:0; padding:0 "> 205:                                          ,.oclk_i                                    \</pre>
<pre id="id206" style="background-color: #FFB6C1; margin:0; padding:0 "> 206:                                          ,.iclk_data_i(iclk_data_i[width_p-1-:num])  \</pre>
<pre id="id207" style="background-color: #FFB6C1; margin:0; padding:0 "> 207:                                          ,.iclk_data_o(iclk_data_o[width_p-1-:num])  \</pre>
<pre id="id208" style="background-color: #FFB6C1; margin:0; padding:0 "> 208:                                          ,.oclk_data_o(oclk_data_o[width_p-1-:num])  \</pre>
<pre id="id209" style="background-color: #FFB6C1; margin:0; padding:0 "> 209:                                          ); end</pre>
<pre style="margin:0; padding:0 "> 210: 										 </pre>
<pre style="margin:0; padding:0 "> 211: `define blssar_if_clause(EDGE,num) if ((width_p % `blss_max_block) == num) begin: z          \</pre>
<pre id="id212" style="background-color: #FFB6C1; margin:0; padding:0 "> 212:                          bsg_launch_sync_sync_async_reset_``EDGE``_``num``_unit blss \</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 213:                                         (.iclk_i                                     \</pre>
<pre id="id214" style="background-color: #FFB6C1; margin:0; padding:0 "> 214:                                          ,.iclk_reset_i                              \</pre>
<pre id="id215" style="background-color: #FFB6C1; margin:0; padding:0 "> 215:                                          ,.oclk_i                                    \</pre>
<pre id="id216" style="background-color: #FFB6C1; margin:0; padding:0 "> 216:                                          ,.iclk_data_i(iclk_data_i[width_p-1-:num])  \</pre>
<pre id="id217" style="background-color: #FFB6C1; margin:0; padding:0 "> 217:                                          ,.iclk_data_o(iclk_data_o[width_p-1-:num])  \</pre>
<pre id="id218" style="background-color: #FFB6C1; margin:0; padding:0 "> 218:                                          ,.oclk_data_o(oclk_data_o[width_p-1-:num])  \</pre>
<pre id="id219" style="background-color: #FFB6C1; margin:0; padding:0 "> 219:                                          ); end</pre>
<pre style="margin:0; padding:0 "> 220: </pre>
<pre style="margin:0; padding:0 "> 221: module bsg_launch_sync_sync #(parameter width_p="inv"</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 222:                               , parameter use_negedge_for_launch_p = 0</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 223:                               , parameter use_async_reset_p = 0)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 224:    (input iclk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 225:     , input iclk_reset_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 226:     , input oclk_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 227:     , input  [width_p-1:0] iclk_data_i</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 228:     , output [width_p-1:0] iclk_data_o // after launch flop</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 229:     , output [width_p-1:0] oclk_data_o // after sync flops</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 230:     );</pre>
<pre style="margin:0; padding:0 "> 231: </pre>
<pre style="margin:0; padding:0 "> 232: // synopsys translate_off</pre>
<pre style="margin:0; padding:0 "> 233: </pre>
<pre style="margin:0; padding:0 "> 234: /*   initial</pre>
<pre style="margin:0; padding:0 "> 235:      begin</pre>
<pre style="margin:0; padding:0 "> 236:         $display("%m: instantiating blss of size %d",width_p);</pre>
<pre style="margin:0; padding:0 "> 237:      end</pre>
<pre style="margin:0; padding:0 "> 238:  */</pre>
<pre style="margin:0; padding:0 "> 239:    initial assert (iclk_reset_i !== 'z)</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 240:      else</pre>
<pre id="id241" style="background-color: #FFB6C1; margin:0; padding:0 "> 241:        begin</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 242:           $error("%m iclk_reset should be connected");</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 243:           $finish();</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 244:        end</pre>
<pre style="margin:0; padding:0 "> 245: </pre>
<pre style="margin:0; padding:0 "> 246: // synopsys translate_on</pre>
<pre style="margin:0; padding:0 "> 247: </pre>
<pre style="margin:0; padding:0 "> 248:    genvar i;</pre>
<pre id="id249" style="background-color: #FFB6C1; margin:0; padding:0 "> 249: </pre>
<pre style="margin:0; padding:0 "> 250:    if (use_async_reset_p == 0) begin: sync</pre>
<pre id="id251" style="background-color: #FFB6C1; margin:0; padding:0 "> 251: </pre>
<pre style="margin:0; padding:0 "> 252:    if (use_negedge_for_launch_p)</pre>
<pre id="id253" style="background-color: #FFB6C1; margin:0; padding:0 "> 253:      begin: n</pre>
<pre id="id254" style="background-color: #FFB6C1; margin:0; padding:0 "> 254:         for (i = 0; i < (width_p/`blss_max_block); i = i + 1)</pre>
<pre id="id255" style="background-color: #FFB6C1; margin:0; padding:0 "> 255:           begin : maxb</pre>
<pre id="id256" style="background-color: #FFB6C1; margin:0; padding:0 "> 256:              bsg_launch_sync_sync_negedge_8_unit blss</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 257:                  (.iclk_i</pre>
<pre id="id258" style="background-color: #FFB6C1; margin:0; padding:0 "> 258:                   ,.iclk_reset_i</pre>
<pre id="id259" style="background-color: #FFB6C1; margin:0; padding:0 "> 259:                   ,.oclk_i</pre>
<pre id="id260" style="background-color: #FFB6C1; margin:0; padding:0 "> 260:                   ,.iclk_data_i(iclk_data_i[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id261" style="background-color: #FFB6C1; margin:0; padding:0 "> 261:                   ,.iclk_data_o(iclk_data_o[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id262" style="background-color: #FFB6C1; margin:0; padding:0 "> 262:                   ,.oclk_data_o(oclk_data_o[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id263" style="background-color: #FFB6C1; margin:0; padding:0 "> 263:                   );</pre>
<pre style="margin:0; padding:0 "> 264:           end</pre>
<pre style="margin:0; padding:0 "> 265: </pre>
<pre style="margin:0; padding:0 "> 266:         `blss_if_clause(negedge,1) else</pre>
<pre style="margin:0; padding:0 "> 267:           `blss_if_clause(negedge,2) else</pre>
<pre style="margin:0; padding:0 "> 268:             `blss_if_clause(negedge,3) else</pre>
<pre style="margin:0; padding:0 "> 269:               `blss_if_clause(negedge,4) else</pre>
<pre style="margin:0; padding:0 "> 270:                 `blss_if_clause(negedge,5) else</pre>
<pre style="margin:0; padding:0 "> 271:                   `blss_if_clause(negedge,6) else</pre>
<pre style="margin:0; padding:0 "> 272:                     `blss_if_clause(negedge,7)</pre>
<pre style="margin:0; padding:0 "> 273:      end</pre>
<pre style="margin:0; padding:0 "> 274:    else</pre>
<pre style="margin:0; padding:0 "> 275:      begin: p</pre>
<pre id="id276" style="background-color: #FFB6C1; margin:0; padding:0 "> 276:         for (i = 0; i < (width_p/`blss_max_block); i = i + 1)</pre>
<pre id="id277" style="background-color: #FFB6C1; margin:0; padding:0 "> 277:           begin : maxb</pre>
<pre id="id278" style="background-color: #FFB6C1; margin:0; padding:0 "> 278:              bsg_launch_sync_sync_posedge_8_unit blss</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 279:                  (.iclk_i</pre>
<pre id="id280" style="background-color: #FFB6C1; margin:0; padding:0 "> 280:                   ,.iclk_reset_i</pre>
<pre id="id281" style="background-color: #FFB6C1; margin:0; padding:0 "> 281:                   ,.oclk_i</pre>
<pre id="id282" style="background-color: #FFB6C1; margin:0; padding:0 "> 282:                   ,.iclk_data_i(iclk_data_i[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id283" style="background-color: #FFB6C1; margin:0; padding:0 "> 283:                   ,.iclk_data_o(iclk_data_o[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id284" style="background-color: #FFB6C1; margin:0; padding:0 "> 284:                   ,.oclk_data_o(oclk_data_o[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id285" style="background-color: #FFB6C1; margin:0; padding:0 "> 285:                   );</pre>
<pre style="margin:0; padding:0 "> 286:           end</pre>
<pre style="margin:0; padding:0 "> 287: </pre>
<pre style="margin:0; padding:0 "> 288:         `blss_if_clause(posedge,1) else</pre>
<pre style="margin:0; padding:0 "> 289:           `blss_if_clause(posedge,2) else</pre>
<pre style="margin:0; padding:0 "> 290:             `blss_if_clause(posedge,3) else</pre>
<pre style="margin:0; padding:0 "> 291:               `blss_if_clause(posedge,4) else</pre>
<pre style="margin:0; padding:0 "> 292:                 `blss_if_clause(posedge,5) else</pre>
<pre style="margin:0; padding:0 "> 293:                   `blss_if_clause(posedge,6) else</pre>
<pre style="margin:0; padding:0 "> 294:                     `blss_if_clause(posedge,7)</pre>
<pre style="margin:0; padding:0 "> 295:      end</pre>
<pre style="margin:0; padding:0 "> 296: </pre>
<pre style="margin:0; padding:0 "> 297:    end </pre>
<pre style="margin:0; padding:0 "> 298:    else begin: async</pre>
<pre id="id299" style="background-color: #FFB6C1; margin:0; padding:0 "> 299: </pre>
<pre style="margin:0; padding:0 "> 300:    if (use_negedge_for_launch_p)</pre>
<pre id="id301" style="background-color: #FFB6C1; margin:0; padding:0 "> 301:      begin: n</pre>
<pre id="id302" style="background-color: #FFB6C1; margin:0; padding:0 "> 302:         for (i = 0; i < (width_p/`blss_max_block); i = i + 1)</pre>
<pre id="id303" style="background-color: #FFB6C1; margin:0; padding:0 "> 303:           begin : maxb</pre>
<pre id="id304" style="background-color: #FFB6C1; margin:0; padding:0 "> 304:              bsg_launch_sync_sync_async_reset_negedge_8_unit blss</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 305:                  (.iclk_i</pre>
<pre id="id306" style="background-color: #FFB6C1; margin:0; padding:0 "> 306:                   ,.iclk_reset_i</pre>
<pre id="id307" style="background-color: #FFB6C1; margin:0; padding:0 "> 307:                   ,.oclk_i</pre>
<pre id="id308" style="background-color: #FFB6C1; margin:0; padding:0 "> 308:                   ,.iclk_data_i(iclk_data_i[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id309" style="background-color: #FFB6C1; margin:0; padding:0 "> 309:                   ,.iclk_data_o(iclk_data_o[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id310" style="background-color: #FFB6C1; margin:0; padding:0 "> 310:                   ,.oclk_data_o(oclk_data_o[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id311" style="background-color: #FFB6C1; margin:0; padding:0 "> 311:                   );</pre>
<pre style="margin:0; padding:0 "> 312:           end</pre>
<pre style="margin:0; padding:0 "> 313: </pre>
<pre style="margin:0; padding:0 "> 314:         `blssar_if_clause(negedge,1) else</pre>
<pre style="margin:0; padding:0 "> 315:           `blssar_if_clause(negedge,2) else</pre>
<pre style="margin:0; padding:0 "> 316:             `blssar_if_clause(negedge,3) else</pre>
<pre style="margin:0; padding:0 "> 317:               `blssar_if_clause(negedge,4) else</pre>
<pre style="margin:0; padding:0 "> 318:                 `blssar_if_clause(negedge,5) else</pre>
<pre style="margin:0; padding:0 "> 319:                   `blssar_if_clause(negedge,6) else</pre>
<pre style="margin:0; padding:0 "> 320:                     `blssar_if_clause(negedge,7)</pre>
<pre style="margin:0; padding:0 "> 321:      end</pre>
<pre style="margin:0; padding:0 "> 322:    else</pre>
<pre style="margin:0; padding:0 "> 323:      begin: p</pre>
<pre id="id324" style="background-color: #FFB6C1; margin:0; padding:0 "> 324:         for (i = 0; i < (width_p/`blss_max_block); i = i + 1)</pre>
<pre id="id325" style="background-color: #FFB6C1; margin:0; padding:0 "> 325:           begin : maxb</pre>
<pre id="id326" style="background-color: #FFB6C1; margin:0; padding:0 "> 326:              bsg_launch_sync_sync_async_reset_posedge_8_unit blss</pre>
<pre style="background-color: #C0C0C0; margin:0; padding:0 "> 327:                  (.iclk_i</pre>
<pre id="id328" style="background-color: #FFB6C1; margin:0; padding:0 "> 328:                   ,.iclk_reset_i</pre>
<pre id="id329" style="background-color: #FFB6C1; margin:0; padding:0 "> 329:                   ,.oclk_i</pre>
<pre id="id330" style="background-color: #FFB6C1; margin:0; padding:0 "> 330:                   ,.iclk_data_i(iclk_data_i[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id331" style="background-color: #FFB6C1; margin:0; padding:0 "> 331:                   ,.iclk_data_o(iclk_data_o[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id332" style="background-color: #FFB6C1; margin:0; padding:0 "> 332:                   ,.oclk_data_o(oclk_data_o[i*`blss_max_block+:`blss_max_block])</pre>
<pre id="id333" style="background-color: #FFB6C1; margin:0; padding:0 "> 333:                   );</pre>
<pre style="margin:0; padding:0 "> 334:           end</pre>
<pre style="margin:0; padding:0 "> 335: </pre>
<pre style="margin:0; padding:0 "> 336:         `blssar_if_clause(posedge,1) else</pre>
<pre style="margin:0; padding:0 "> 337:           `blssar_if_clause(posedge,2) else</pre>
<pre style="margin:0; padding:0 "> 338:             `blssar_if_clause(posedge,3) else</pre>
<pre style="margin:0; padding:0 "> 339:               `blssar_if_clause(posedge,4) else</pre>
<pre style="margin:0; padding:0 "> 340:                 `blssar_if_clause(posedge,5) else</pre>
<pre style="margin:0; padding:0 "> 341:                   `blssar_if_clause(posedge,6) else</pre>
<pre style="margin:0; padding:0 "> 342:                     `blssar_if_clause(posedge,7)</pre>
<pre style="margin:0; padding:0 "> 343:      end</pre>
<pre style="margin:0; padding:0 "> 344: </pre>
<pre style="margin:0; padding:0 "> 345:    end</pre>
<pre style="margin:0; padding:0 "> 346: </pre>
<pre style="margin:0; padding:0 "> 347: endmodule</pre>
<pre style="margin:0; padding:0 "> 348: </pre>
</body>
</html>
