

================================================================
== Vitis HLS Report for 'hdc_maxi_Pipeline_VITIS_LOOP_68_9_VITIS_LOOP_70_10'
================================================================
* Date:           Thu Jan  5 05:21:20 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        AAHLS_Final_Project_deploy
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.180 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1907|     1907|  19.070 us|  19.070 us|  1907|  1907|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_9_VITIS_LOOP_70_10  |     1905|     1905|         6|          1|          1|  1900|       yes|
        +------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.03>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dot_product = alloca i32 1"   --->   Operation 9 'alloca' 'dot_product' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 10 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%maxSim = alloca i32 1"   --->   Operation 11 'alloca' 'maxSim' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%label = alloca i32 1"   --->   Operation 12 'alloca' 'label' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 13 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %AM"   --->   Operation 15 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i128 %ngram"   --->   Operation 16 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten13"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %c"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %label"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 4294967295, i32 %maxSim"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i9 0, i9 %i"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %dot_product"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body103"   --->   Operation 23 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%c_1 = load i3 %c" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 24 'load' 'c_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i11 %indvar_flatten13" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 25 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.88ns)   --->   "%icmp_ln68 = icmp_eq  i11 %indvar_flatten13_load, i11 1900" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 26 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.63ns)   --->   "%add_ln68_1 = add i11 %indvar_flatten13_load, i11 1" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 27 'add' 'add_ln68_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.end120, void %for.end126.exitStub" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 28 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%i_load = load i9 %i" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 29 'load' 'i_load' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.65ns)   --->   "%add_ln68 = add i3 %c_1, i3 1" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 30 'add' 'add_ln68' <Predicate = (!icmp_ln68)> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.66ns)   --->   "%icmp_ln70 = icmp_eq  i9 %i_load, i9 380" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 31 'icmp' 'icmp_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.96ns)   --->   "%select_ln68 = select i1 %icmp_ln70, i9 0, i9 %i_load" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 32 'select' 'select_ln68' <Predicate = (!icmp_ln68)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.98ns)   --->   "%select_ln68_2 = select i1 %icmp_ln70, i3 %add_ln68, i3 %c_1" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 33 'select' 'select_ln68_2' <Predicate = (!icmp_ln68)> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i3 %select_ln68_2" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 34 'zext' 'zext_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 35 [3/3] (1.05ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i11 %zext_ln74, i11 250" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 35 'mul' 'mul_ln74' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln74 = trunc i9 %select_ln68" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 36 'trunc' 'trunc_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i7 @_ssdm_op_PartSelect.i7.i9.i32.i32, i9 %select_ln68, i32 2, i32 8" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 37 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.82ns)   --->   "%add_ln70 = add i9 %select_ln68, i9 1" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 38 'add' 'add_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln70 = store i11 %add_ln68_1, i11 %indvar_flatten13" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 39 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln70 = store i3 %select_ln68_2, i3 %c" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 40 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (1.58ns)   --->   "%store_ln70 = store i9 %add_ln70, i9 %i" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 41 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.05>
ST_2 : Operation 42 [2/3] (1.05ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i11 %zext_ln74, i11 250" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 42 'mul' 'mul_ln74' <Predicate = (!icmp_ln68)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 43 [1/3] (0.00ns) (grouped into DSP with root node add_ln74)   --->   "%mul_ln74 = mul i11 %zext_ln74, i11 250" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 43 'mul' 'mul_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln74_1 = zext i7 %lshr_ln2" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 44 'zext' 'zext_ln74_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln74_2 = zext i7 %lshr_ln2" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 45 'zext' 'zext_ln74_2' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i11 %mul_ln74, i11 %zext_ln74_2" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 46 'add' 'add_ln74' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%ngram_addr = getelementptr i128 %ngram, i64 0, i64 %zext_ln74_1" [AAHLS_Final_Project_deploy/HDC.cpp:75]   --->   Operation 47 'getelementptr' 'ngram_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (3.25ns)   --->   "%ngram_load = load i7 %ngram_addr" [AAHLS_Final_Project_deploy/HDC.cpp:75]   --->   Operation 48 'load' 'ngram_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 4 <SV = 3> <Delay = 5.35>
ST_4 : Operation 49 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln74 = add i11 %mul_ln74, i11 %zext_ln74_2" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 49 'add' 'add_ln74' <Predicate = (!icmp_ln68)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln74_3 = zext i11 %add_ln74" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 50 'zext' 'zext_ln74_3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%AM_addr = getelementptr i128 %AM, i64 0, i64 %zext_ln74_3" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 51 'getelementptr' 'AM_addr' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (3.25ns)   --->   "%AM_load = load i11 %AM_addr" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 52 'load' 'AM_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1250> <RAM>
ST_4 : Operation 53 [1/2] (3.25ns)   --->   "%ngram_load = load i7 %ngram_addr" [AAHLS_Final_Project_deploy/HDC.cpp:75]   --->   Operation 53 'load' 'ngram_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 95> <RAM>

State 5 <SV = 4> <Delay = 4.89>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i2.i5, i2 %trunc_ln74, i5 0" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 54 'bitconcatenate' 'shl_ln3' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 55 [1/2] (3.25ns)   --->   "%AM_load = load i11 %AM_addr" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 55 'load' 'AM_load' <Predicate = (!icmp_ln68)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 128> <Depth = 1250> <RAM>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i7 %shl_ln3" [AAHLS_Final_Project_deploy/HDC.cpp:75]   --->   Operation 56 'zext' 'zext_ln75' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (4.89ns)   --->   "%lshr_ln75 = lshr i128 %ngram_load, i128 %zext_ln75" [AAHLS_Final_Project_deploy/HDC.cpp:75]   --->   Operation 57 'lshr' 'lshr_ln75' <Predicate = (!icmp_ln68)> <Delay = 4.89> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i128 %lshr_ln75" [AAHLS_Final_Project_deploy/HDC.cpp:75]   --->   Operation 58 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln68)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.18>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%dot_product_4 = load i32 %dot_product" [AAHLS_Final_Project_deploy/HDC.cpp:77]   --->   Operation 59 'load' 'dot_product_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%maxSim_1 = load i32 %maxSim" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 60 'load' 'maxSim_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%label_2 = load i32 %label" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 61 'load' 'label_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 62 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp_sgt  i32 %dot_product_4, i32 %maxSim_1" [AAHLS_Final_Project_deploy/HDC.cpp:77]   --->   Operation 63 'icmp' 'icmp_ln77' <Predicate = true> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln77 = zext i3 %c_1" [AAHLS_Final_Project_deploy/HDC.cpp:77]   --->   Operation 64 'zext' 'zext_ln77' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.69ns)   --->   "%label_3 = select i1 %icmp_ln77, i32 %zext_ln77, i32 %label_2" [AAHLS_Final_Project_deploy/HDC.cpp:77]   --->   Operation 65 'select' 'label_3' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node select_ln68_4)   --->   "%maxSim_3 = select i1 %icmp_ln77, i32 %dot_product_4, i32 %maxSim_1" [AAHLS_Final_Project_deploy/HDC.cpp:77]   --->   Operation 66 'select' 'maxSim_3' <Predicate = (!icmp_ln68 & icmp_ln70)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_68_9_VITIS_LOOP_70_10_str"   --->   Operation 67 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1900, i64 1900, i64 1900"   --->   Operation 68 'speclooptripcount' 'empty' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.69ns)   --->   "%select_ln68_1 = select i1 %icmp_ln70, i32 0, i32 %dot_product_4" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 69 'select' 'select_ln68_1' <Predicate = (!icmp_ln68)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 70 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.69ns)   --->   "%select_ln68_3 = select i1 %icmp_ln70, i32 %label_3, i32 %label_2" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 71 'select' 'select_ln68_3' <Predicate = (!icmp_ln68)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln68_4 = select i1 %icmp_ln70, i32 %maxSim_3, i32 %maxSim_1" [AAHLS_Final_Project_deploy/HDC.cpp:68]   --->   Operation 72 'select' 'select_ln68_4' <Predicate = (!icmp_ln68)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%specloopname_ln69 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [AAHLS_Final_Project_deploy/HDC.cpp:69]   --->   Operation 73 'specloopname' 'specloopname_ln69' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln74)   --->   "%zext_ln74_4 = zext i7 %shl_ln3" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 74 'zext' 'zext_ln74_4' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln74)   --->   "%lshr_ln74 = lshr i128 %AM_load, i128 %zext_ln74_4" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 75 'lshr' 'lshr_ln74' <Predicate = (!icmp_ln68)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln74)   --->   "%trunc_ln74_1 = trunc i128 %lshr_ln74" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 76 'trunc' 'trunc_ln74_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (4.89ns) (out node of the LUT)   --->   "%icmp_ln74 = icmp_eq  i32 %trunc_ln74_1, i32 0" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 77 'icmp' 'icmp_ln74' <Predicate = (!icmp_ln68)> <Delay = 4.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (2.55ns)   --->   "%dot_product_5 = add i32 %trunc_ln75, i32 %select_ln68_1" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 78 'add' 'dot_product_5' <Predicate = (!icmp_ln68)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (2.55ns)   --->   "%dot_product_6 = sub i32 %select_ln68_1, i32 %trunc_ln75" [AAHLS_Final_Project_deploy/HDC.cpp:75]   --->   Operation 79 'sub' 'dot_product_6' <Predicate = (!icmp_ln68)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.69ns)   --->   "%dot_product_7 = select i1 %icmp_ln74, i32 %dot_product_5, i32 %dot_product_6" [AAHLS_Final_Project_deploy/HDC.cpp:74]   --->   Operation 80 'select' 'dot_product_7' <Predicate = (!icmp_ln68)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %select_ln68_3, i32 %label" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 81 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_6 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %select_ln68_4, i32 %maxSim" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 82 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_6 : Operation 83 [1/1] (1.58ns)   --->   "%store_ln70 = store i32 %dot_product_7, i32 %dot_product" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 83 'store' 'store_ln70' <Predicate = (!icmp_ln68)> <Delay = 1.58>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln70 = br void %for.body103" [AAHLS_Final_Project_deploy/HDC.cpp:70]   --->   Operation 84 'br' 'br_ln70' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 85 [1/1] (0.00ns)   --->   "%write_ln77 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %label_1_out, i32 %label_3" [AAHLS_Final_Project_deploy/HDC.cpp:77]   --->   Operation 85 'write' 'write_ln77' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_6 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = (icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.04ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i_load', AAHLS_Final_Project_deploy/HDC.cpp:70) on local variable 'i' [33]  (0 ns)
	'icmp' operation ('icmp_ln70', AAHLS_Final_Project_deploy/HDC.cpp:70) [38]  (1.66 ns)
	'select' operation ('select_ln68', AAHLS_Final_Project_deploy/HDC.cpp:68) [39]  (0.968 ns)
	'add' operation ('add_ln70', AAHLS_Final_Project_deploy/HDC.cpp:70) [69]  (1.82 ns)
	'store' operation ('store_ln70', AAHLS_Final_Project_deploy/HDC.cpp:70) of variable 'add_ln70', AAHLS_Final_Project_deploy/HDC.cpp:70 on local variable 'i' [74]  (1.59 ns)

 <State 2>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74) [43]  (1.05 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('ngram_addr', AAHLS_Final_Project_deploy/HDC.cpp:75) [61]  (0 ns)
	'load' operation ('ngram_load', AAHLS_Final_Project_deploy/HDC.cpp:75) on array 'ngram' [62]  (3.25 ns)

 <State 4>: 5.35ns
The critical path consists of the following:
	'add' operation of DSP[53] ('add_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74) [53]  (2.1 ns)
	'getelementptr' operation ('AM_addr', AAHLS_Final_Project_deploy/HDC.cpp:74) [55]  (0 ns)
	'load' operation ('AM_load', AAHLS_Final_Project_deploy/HDC.cpp:74) on array 'AM' [56]  (3.25 ns)

 <State 5>: 4.89ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln75', AAHLS_Final_Project_deploy/HDC.cpp:75) [64]  (4.89 ns)

 <State 6>: 7.18ns
The critical path consists of the following:
	'lshr' operation ('lshr_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74) [58]  (0 ns)
	'icmp' operation ('icmp_ln74', AAHLS_Final_Project_deploy/HDC.cpp:74) [60]  (4.89 ns)
	'select' operation ('dot_product', AAHLS_Final_Project_deploy/HDC.cpp:74) [68]  (0.698 ns)
	'store' operation ('store_ln70', AAHLS_Final_Project_deploy/HDC.cpp:70) of variable 'dot_product', AAHLS_Final_Project_deploy/HDC.cpp:74 on local variable 'dot_product' [75]  (1.59 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
