{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 19 10:10:02 2011 " "Info: Processing started: Fri Aug 19 10:10:02 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off snake_vga_test -c snake_vga_test " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off snake_vga_test -c snake_vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_vga_control.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake_vga_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_vga_control " "Info: Found entity 1: snake_vga_control" {  } { { "snake_vga_control.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_sync_module " "Info: Found entity 1: snake_sync_module" {  } { { "snake_sync_module.v" "" { Text "E:/altera/91/snake_vga_test/snake_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_vga_test.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake_vga_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_vga_test " "Info: Found entity 1: snake_vga_test" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file pll_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_module " "Info: Found entity 1: pll_module" {  } { { "pll_module.v" "" { Text "E:/altera/91/snake_vga_test/pll_module.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "moving_snake.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file moving_snake.v" { { "Info" "ISGN_ENTITY_NAME" "1 moving_snake " "Info: Found entity 1: moving_snake" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "snake_game_process.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file snake_game_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 snake_game_process " "Info: Found entity 1: snake_game_process" {  } { { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready/ready_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready/ready_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready_rom " "Info: Found entity 1: ready_rom" {  } { { "ready/ready_rom.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/win_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file win/win_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 win_rom " "Info: Found entity 1: win_rom" {  } { { "win/win_rom.v" "" { Text "E:/altera/91/snake_vga_test/win/win_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_rom.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over/over_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_rom " "Info: Found entity 1: over_rom" {  } { { "over/over_rom.v" "" { Text "E:/altera/91/snake_vga_test/over/over_rom.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready/ready_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready/ready_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready_sync_module " "Info: Found entity 1: ready_sync_module" {  } { { "ready/ready_sync_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/win_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file win/win_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 win_sync_module " "Info: Found entity 1: win_sync_module" {  } { { "win/win_sync_module.v" "" { Text "E:/altera/91/snake_vga_test/win/win_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_sync_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over/over_sync_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_sync_module " "Info: Found entity 1: over_sync_module" {  } { { "over/over_sync_module.v" "" { Text "E:/altera/91/snake_vga_test/over/over_sync_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ready_Sig ready_sig ready_vga_control_module.v(8) " "Info (10281): Verilog HDL Declaration information at ready_vga_control_module.v(8): object \"Ready_Sig\" differs only in case from object \"ready_sig\" in the same scope" {  } { { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ready/ready_vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ready/ready_vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ready_vga_control_module " "Info: Found entity 1: ready_vga_control_module" {  } { { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win/win_vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file win/win_vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 win_vga_control_module " "Info: Found entity 1: win_vga_control_module" {  } { { "win/win_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/win/win_vga_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "over/over_vga_control_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file over/over_vga_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 over_vga_control_module " "Info: Found entity 1: over_vga_control_module" {  } { { "over/over_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/over/over_vga_control_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_select_module.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_select_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_select_module " "Info: Found entity 1: vga_select_module" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "snake_vga_test " "Info: Elaborating entity \"snake_vga_test\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_module pll_module:U0 " "Info: Elaborating entity \"pll_module\" for hierarchy \"pll_module:U0\"" {  } { { "snake_vga_test.v" "U0" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_module:U0\|altpll:altpll_component " "Info: Elaborating entity \"altpll\" for hierarchy \"pll_module:U0\|altpll:altpll_component\"" {  } { { "pll_module.v" "altpll_component" { Text "E:/altera/91/snake_vga_test/pll_module.v" 90 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_module:U0\|altpll:altpll_component " "Info: Elaborated megafunction instantiation \"pll_module:U0\|altpll:altpll_component\"" {  } { { "pll_module.v" "" { Text "E:/altera/91/snake_vga_test/pll_module.v" 90 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_module:U0\|altpll:altpll_component " "Info: Instantiated megafunction \"pll_module:U0\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Info: Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Info: Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Info: Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Info: Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Info: Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Info: Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_module " "Info: Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_module\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Info: Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Info: Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Info: Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Info: Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Info: Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Info: Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Info: Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Info: Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Info: Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Info: Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Info: Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Info: Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Info: Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Info: Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Info: Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Info: Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Info: Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Info: Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Info: Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Info: Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Info: Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Info: Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Info: Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Info: Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Info: Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Info: Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Info: Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Info: Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Info: Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Info: Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Info: Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Info: Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Info: Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Info: Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Info: Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Info: Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Info: Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Info: Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Info: Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Info: Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Info: Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Info: Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Info: Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "pll_module.v" "" { Text "E:/altera/91/snake_vga_test/pll_module.v" 90 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_vga_control snake_vga_control:U1 " "Info: Elaborating entity \"snake_vga_control\" for hierarchy \"snake_vga_control:U1\"" {  } { { "snake_vga_test.v" "U1" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 113 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_sync_module snake_sync_module:U2 " "Info: Elaborating entity \"snake_sync_module\" for hierarchy \"snake_sync_module:U2\"" {  } { { "snake_vga_test.v" "U2" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 124 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "moving_snake moving_snake:U3 " "Info: Elaborating entity \"moving_snake\" for hierarchy \"moving_snake:U3\"" {  } { { "snake_vga_test.v" "U3" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(281) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(281): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(282) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(282): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(303) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(303): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 303 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(304) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(304): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 304 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(323) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(323): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(324) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(324): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(345) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(345): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(346) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(346): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(369) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(369): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(370) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(370): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(395) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(395): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(396) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(396): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(423) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(423): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(424) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(424): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(453) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(453): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(454) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(454): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(485) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(485): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(486) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(486): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(519) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(519): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(520) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(520): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(555) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(555): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(556) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(556): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(593) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(593): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(594) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(594): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(633) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(633): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(634) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(634): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(680) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(680): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(681) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(681): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(702) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(702): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(703) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(703): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(722) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(722): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(723) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(723): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(744) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(744): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(745) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(745): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(768) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(768): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(769) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(769): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(794) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(794): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(795) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(795): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(822) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(822): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(823) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(823): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 823 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(852) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(852): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(853) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(853): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(884) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(884): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(885) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(885): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 885 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(918) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(918): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(919) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(919): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(954) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(954): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 954 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(955) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(955): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(992) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(992): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(993) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(993): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 993 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1032) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1032): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1033) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1033): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1079) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1079): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1079 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1080) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1080): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1080 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1101) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1101): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1102) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1102): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1121) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1121): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1122) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1122): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1143) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1143): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1144) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1144): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1167) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1167): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1168) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1168): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1193) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1193): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1194) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1194): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1221) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1221): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1222) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1222): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1251) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1251): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1252) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1252): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1283) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1283): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1284) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1284): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1317) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1317): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1318) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1318): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1353) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1353): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1354) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1354): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1391) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1391): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1391 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1392) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1392): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1392 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1431) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1431): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1432) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1432): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1478) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1478): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1478 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1479) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1479): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1500) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1500): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1501) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1501): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1520) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1520): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1521) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1521): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1521 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1542) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1542): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1543) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1543): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1566) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1566): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1567) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1567): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1592) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1592): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1593) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1593): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1620) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1620): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1621) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1621): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1650) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1650): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1651) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1651): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1682) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1682): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1683) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1683): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1716) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1716): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1717) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1717): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1752) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1752): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1753) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1753): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1790) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1790): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1791) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1791): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1830) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1830): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1830 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 moving_snake.v(1831) " "Warning (10230): Verilog HDL assignment warning at moving_snake.v(1831): truncated value with size 32 to match size of target (11)" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 1831 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "snake_game_process snake_game_process:U4 " "Info: Elaborating entity \"snake_game_process\" for hierarchy \"snake_game_process:U4\"" {  } { { "snake_vga_test.v" "U4" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 189 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_sync_module ready_sync_module:U5 " "Info: Elaborating entity \"ready_sync_module\" for hierarchy \"ready_sync_module:U5\"" {  } { { "snake_vga_test.v" "U5" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 209 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_vga_control_module ready_vga_control_module:U6 " "Info: Elaborating entity \"ready_vga_control_module\" for hierarchy \"ready_vga_control_module:U6\"" {  } { { "snake_vga_test.v" "U6" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 227 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ready_rom ready_rom:U7 " "Info: Elaborating entity \"ready_rom\" for hierarchy \"ready_rom:U7\"" {  } { { "snake_vga_test.v" "U7" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 234 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ready_rom:U7\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"ready_rom:U7\|altsyncram:altsyncram_component\"" {  } { { "ready/ready_rom.v" "altsyncram_component" { Text "E:/altera/91/snake_vga_test/ready/ready_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "ready_rom:U7\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"ready_rom:U7\|altsyncram:altsyncram_component\"" {  } { { "ready/ready_rom.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ready_rom:U7\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"ready_rom:U7\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ready.mif " "Info: Parameter \"init_file\" = \"ready.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Info: Parameter \"width_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "ready/ready_rom.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_tl91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_tl91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_tl91 " "Info: Found entity 1: altsyncram_tl91" {  } { { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_tl91 ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated " "Info: Elaborating entity \"altsyncram_tl91\" for hierarchy \"ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_sync_module win_sync_module:U8 " "Info: Elaborating entity \"win_sync_module\" for hierarchy \"win_sync_module:U8\"" {  } { { "snake_vga_test.v" "U8" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 251 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_vga_control_module win_vga_control_module:U9 " "Info: Elaborating entity \"win_vga_control_module\" for hierarchy \"win_vga_control_module:U9\"" {  } { { "snake_vga_test.v" "U9" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 272 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win_rom win_rom:U10 " "Info: Elaborating entity \"win_rom\" for hierarchy \"win_rom:U10\"" {  } { { "snake_vga_test.v" "U10" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 279 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram win_rom:U10\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"win_rom:U10\|altsyncram:altsyncram_component\"" {  } { { "win/win_rom.v" "altsyncram_component" { Text "E:/altera/91/snake_vga_test/win/win_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "win_rom:U10\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"win_rom:U10\|altsyncram:altsyncram_component\"" {  } { { "win/win_rom.v" "" { Text "E:/altera/91/snake_vga_test/win/win_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "win_rom:U10\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"win_rom:U10\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file win.mif " "Info: Parameter \"init_file\" = \"win.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Info: Parameter \"numwords_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Info: Parameter \"widthad_a\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Info: Parameter \"width_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "win/win_rom.v" "" { Text "E:/altera/91/snake_vga_test/win/win_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mf91.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_mf91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mf91 " "Info: Found entity 1: altsyncram_mf91" {  } { { "db/altsyncram_mf91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_mf91.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mf91 win_rom:U10\|altsyncram:altsyncram_component\|altsyncram_mf91:auto_generated " "Info: Elaborating entity \"altsyncram_mf91\" for hierarchy \"win_rom:U10\|altsyncram:altsyncram_component\|altsyncram_mf91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_sync_module over_sync_module:U11 " "Info: Elaborating entity \"over_sync_module\" for hierarchy \"over_sync_module:U11\"" {  } { { "snake_vga_test.v" "U11" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 296 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_vga_control_module over_vga_control_module:U12 " "Info: Elaborating entity \"over_vga_control_module\" for hierarchy \"over_vga_control_module:U12\"" {  } { { "snake_vga_test.v" "U12" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 317 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "over_rom over_rom:U13 " "Info: Elaborating entity \"over_rom\" for hierarchy \"over_rom:U13\"" {  } { { "snake_vga_test.v" "U13" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 324 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram over_rom:U13\|altsyncram:altsyncram_component " "Info: Elaborating entity \"altsyncram\" for hierarchy \"over_rom:U13\|altsyncram:altsyncram_component\"" {  } { { "over/over_rom.v" "altsyncram_component" { Text "E:/altera/91/snake_vga_test/over/over_rom.v" 74 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "over_rom:U13\|altsyncram:altsyncram_component " "Info: Elaborated megafunction instantiation \"over_rom:U13\|altsyncram:altsyncram_component\"" {  } { { "over/over_rom.v" "" { Text "E:/altera/91/snake_vga_test/over/over_rom.v" 74 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "over_rom:U13\|altsyncram:altsyncram_component " "Info: Instantiated megafunction \"over_rom:U13\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Info: Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Info: Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../snake_vga_test/over/over.mif " "Info: Parameter \"init_file\" = \"../snake_vga_test/over/over.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Info: Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Info: Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Info: Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Info: Parameter \"numwords_a\" = \"128\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Info: Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Info: Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Info: Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M4K " "Info: Parameter \"ram_block_type\" = \"M4K\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Info: Parameter \"widthad_a\" = \"7\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 256 " "Info: Parameter \"width_a\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Info: Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "over/over_rom.v" "" { Text "E:/altera/91/snake_vga_test/over/over_rom.v" 74 0 0 } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kmb1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_kmb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kmb1 " "Info: Found entity 1: altsyncram_kmb1" {  } { { "db/altsyncram_kmb1.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_kmb1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kmb1 over_rom:U13\|altsyncram:altsyncram_component\|altsyncram_kmb1:auto_generated " "Info: Elaborating entity \"altsyncram_kmb1\" for hierarchy \"over_rom:U13\|altsyncram:altsyncram_component\|altsyncram_kmb1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/altera/91/quartus/libraries/megafunctions/altsyncram.tdf" 790 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_select_module vga_select_module:U14 " "Info: Elaborating entity \"vga_select_module\" for hierarchy \"vga_select_module:U14\"" {  } { { "snake_vga_test.v" "U14" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 358 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VSYNC_Sig vga_select_module.v(45) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(45): variable \"ready_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 45 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_HSYNC_Sig vga_select_module.v(46) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(46): variable \"ready_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 46 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_red vga_select_module.v(47) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(47): variable \"ready_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 47 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_green vga_select_module.v(48) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(48): variable \"ready_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 48 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_blue vga_select_module.v(49) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(49): variable \"ready_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 49 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_VSYNC_Sig vga_select_module.v(53) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(53): variable \"win_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 53 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_HSYNC_Sig vga_select_module.v(54) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(54): variable \"win_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 54 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_VGA_red vga_select_module.v(55) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(55): variable \"win_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 55 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_VGA_green vga_select_module.v(56) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(56): variable \"win_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 56 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "win_VGA_blue vga_select_module.v(57) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(57): variable \"win_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_VSYNC_Sig vga_select_module.v(61) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(61): variable \"over_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 61 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_HSYNC_Sig vga_select_module.v(62) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(62): variable \"over_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 62 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_VGA_red vga_select_module.v(63) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(63): variable \"over_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 63 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_VGA_green vga_select_module.v(64) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(64): variable \"over_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 64 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "over_VGA_blue vga_select_module.v(65) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(65): variable \"over_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 65 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_VSYNC_Sig vga_select_module.v(69) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(69): variable \"s_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 69 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_HSYNC_Sig vga_select_module.v(70) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(70): variable \"s_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 70 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_VGA_red vga_select_module.v(71) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(71): variable \"s_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 71 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_VGA_green vga_select_module.v(72) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(72): variable \"s_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 72 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "s_VGA_blue vga_select_module.v(73) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(73): variable \"s_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 73 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VSYNC_Sig vga_select_module.v(77) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(77): variable \"ready_VSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 77 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_HSYNC_Sig vga_select_module.v(78) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(78): variable \"ready_HSYNC_Sig\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 78 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_red vga_select_module.v(79) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(79): variable \"ready_VGA_red\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 79 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_green vga_select_module.v(80) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(80): variable \"ready_VGA_green\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 80 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ready_VGA_blue vga_select_module.v(81) " "Warning (10235): Verilog HDL Always Construct warning at vga_select_module.v(81): variable \"ready_VGA_blue\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 81 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "" 0 -1}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "vga_select_module.v(42) " "Info (10264): Verilog HDL Case Statement information at vga_select_module.v(42): all case item expressions in this case statement are onehot" {  } { { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 42 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "IOPT_MLS_DEV_CLRN_SETS_REGISTERS" "" "Info: DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 0 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "Green_Sig GND " "Warning (13410): Pin \"Green_Sig\" is stuck at GND" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "Blue_Sig GND " "Warning (13410): Pin \"Blue_Sig\" is stuck at GND" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "buzz VCC " "Warning (13410): Pin \"buzz\" is stuck at VCC" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/91/snake_vga_test/snake_vga_test.map.smsg " "Info: Generated suppressed messages file E:/altera/91/snake_vga_test/snake_vga_test.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3348 " "Info: Implemented 3348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Info: Implemented 7 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Info: Implemented 6 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "2566 " "Info: Implemented 2566 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "768 " "Info: Implemented 768 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Info: Implemented 1 PLLs" {  } {  } 0 0 "Implemented %1!d! PLLs" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "236 " "Info: Peak virtual memory: 236 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 19 10:10:28 2011 " "Info: Processing ended: Fri Aug 19 10:10:28 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:26 " "Info: Elapsed time: 00:00:26" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Info: Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 19 10:10:29 2011 " "Info: Processing started: Fri Aug 19 10:10:29 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off snake_vga_test -c snake_vga_test " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off snake_vga_test -c snake_vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "snake_vga_test EP2C8Q208C8 " "Info: Selected device EP2C8Q208C8 for design \"snake_vga_test\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_module:U0\|altpll:altpll_component\|pll Cyclone II PLL " "Info: Implemented PLL \"pll_module:U0\|altpll:altpll_component\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_module:U0\|altpll:altpll_component\|_clk0 2 1 0 0 " "Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll_module:U0\|altpll:altpll_component\|_clk0 port" {  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208C8 " "Info: Device EP2C5Q208C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C5Q208I8 " "Info: Device EP2C5Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8Q208I8 " "Info: Device EP2C8Q208I8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Info: Pin ~ASDO~ is reserved at location 1" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/91/snake_vga_test/" 0 { } { { 0 { 0 ""} 0 13710 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Info: Pin ~nCSO~ is reserved at location 2" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/91/snake_vga_test/" 0 { } { { 0 { 0 ""} 0 13711 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS54p/nCEO~ 108 " "Info: Pin ~LVDS54p/nCEO~ is reserved at location 108" {  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { ~LVDS54p/nCEO~ } } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS54p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/91/snake_vga_test/" 0 { } { { 0 { 0 ""} 0 13712 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_module:U0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node pll_module:U0\|altpll:altpll_component\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/91/snake_vga_test/" 0 { } { { 0 { 0 ""} 0 2565 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "rst_n (placed in PIN 23 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node rst_n (placed in PIN 23 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "e:/altera/91/quartus/bin/pin_planner.ppl" { rst_n } } } { "e:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "e:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "rst_n" } } } } { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 9 -1 0 } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst_n } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/altera/91/snake_vga_test/" 0 { } { { 0 { 0 ""} 0 2573 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "17.538 ns register register " "Info: Estimated most critical path is register to register delay of 17.538 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns moving_snake:U3\|reg_y6\[2\] 1 REG LAB_X21_Y8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X21_Y8; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[2\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { moving_snake:U3|reg_y6[2] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.740 ns) + CELL(0.621 ns) 2.361 ns snake_vga_control:U1\|Add13~3 2 COMB LAB_X23_Y9 2 " "Info: 2: + IC(1.740 ns) + CELL(0.621 ns) = 2.361 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'snake_vga_control:U1\|Add13~3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.361 ns" { moving_snake:U3|reg_y6[2] snake_vga_control:U1|Add13~3 } "NODE_NAME" } } { "snake_vga_control.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_control.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.447 ns snake_vga_control:U1\|Add13~5 3 COMB LAB_X23_Y9 2 " "Info: 3: + IC(0.000 ns) + CELL(0.086 ns) = 2.447 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'snake_vga_control:U1\|Add13~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { snake_vga_control:U1|Add13~3 snake_vga_control:U1|Add13~5 } "NODE_NAME" } } { "snake_vga_control.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_control.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.533 ns snake_vga_control:U1\|Add13~7 4 COMB LAB_X23_Y9 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 2.533 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'snake_vga_control:U1\|Add13~7'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { snake_vga_control:U1|Add13~5 snake_vga_control:U1|Add13~7 } "NODE_NAME" } } { "snake_vga_control.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_control.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 2.619 ns snake_vga_control:U1\|Add13~9 5 COMB LAB_X23_Y9 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 2.619 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'snake_vga_control:U1\|Add13~9'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { snake_vga_control:U1|Add13~7 snake_vga_control:U1|Add13~9 } "NODE_NAME" } } { "snake_vga_control.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_control.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 3.125 ns snake_vga_control:U1\|Add13~10 6 COMB LAB_X23_Y9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.506 ns) = 3.125 ns; Loc. = LAB_X23_Y9; Fanout = 2; COMB Node = 'snake_vga_control:U1\|Add13~10'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { snake_vga_control:U1|Add13~9 snake_vga_control:U1|Add13~10 } "NODE_NAME" } } { "snake_vga_control.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_control.v" 127 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.294 ns) + CELL(0.624 ns) 5.043 ns moving_snake:U3\|always6~33 7 COMB LAB_X19_Y7 1 " "Info: 7: + IC(1.294 ns) + CELL(0.624 ns) = 5.043 ns; Loc. = LAB_X19_Y7; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~33'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.918 ns" { snake_vga_control:U1|Add13~10 moving_snake:U3|always6~33 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.267 ns) + CELL(0.650 ns) 6.960 ns moving_snake:U3\|always6~35 8 COMB LAB_X23_Y9 1 " "Info: 8: + IC(1.267 ns) + CELL(0.650 ns) = 6.960 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~35'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.917 ns" { moving_snake:U3|always6~33 moving_snake:U3|always6~35 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.650 ns) 7.770 ns moving_snake:U3\|always6~45 9 COMB LAB_X23_Y9 1 " "Info: 9: + IC(0.160 ns) + CELL(0.650 ns) = 7.770 ns; Loc. = LAB_X23_Y9; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~45'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.810 ns" { moving_snake:U3|always6~35 moving_snake:U3|always6~45 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.682 ns) + CELL(0.624 ns) 10.076 ns moving_snake:U3\|always6~72 10 COMB LAB_X15_Y10 1 " "Info: 10: + IC(1.682 ns) + CELL(0.624 ns) = 10.076 ns; Loc. = LAB_X15_Y10; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~72'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.306 ns" { moving_snake:U3|always6~45 moving_snake:U3|always6~72 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 10.887 ns moving_snake:U3\|always6~101 11 COMB LAB_X15_Y10 4 " "Info: 11: + IC(0.187 ns) + CELL(0.624 ns) = 10.887 ns; Loc. = LAB_X15_Y10; Fanout = 4; COMB Node = 'moving_snake:U3\|always6~101'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { moving_snake:U3|always6~72 moving_snake:U3|always6~101 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.187 ns) + CELL(0.624 ns) 11.698 ns moving_snake:U3\|reg_y0\[3\]~13 12 COMB LAB_X15_Y10 8 " "Info: 12: + IC(0.187 ns) + CELL(0.624 ns) = 11.698 ns; Loc. = LAB_X15_Y10; Fanout = 8; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { moving_snake:U3|always6~101 moving_snake:U3|reg_y0[3]~13 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.923 ns) + CELL(0.370 ns) 13.991 ns moving_snake:U3\|reg_y11\[3\]~4 13 COMB LAB_X21_Y8 2 " "Info: 13: + IC(1.923 ns) + CELL(0.370 ns) = 13.991 ns; Loc. = LAB_X21_Y8; Fanout = 2; COMB Node = 'moving_snake:U3\|reg_y11\[3\]~4'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.293 ns" { moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_y11[3]~4 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.605 ns) + CELL(0.206 ns) 14.802 ns moving_snake:U3\|reg_y11\[3\]~3 14 COMB LAB_X21_Y8 20 " "Info: 14: + IC(0.605 ns) + CELL(0.206 ns) = 14.802 ns; Loc. = LAB_X21_Y8; Fanout = 20; COMB Node = 'moving_snake:U3\|reg_y11\[3\]~3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.811 ns" { moving_snake:U3|reg_y11[3]~4 moving_snake:U3|reg_y11[3]~3 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.881 ns) + CELL(0.855 ns) 17.538 ns moving_snake:U3\|reg_x11\[1\] 15 REG LAB_X19_Y13 6 " "Info: 15: + IC(1.881 ns) + CELL(0.855 ns) = 17.538 ns; Loc. = LAB_X19_Y13; Fanout = 6; REG Node = 'moving_snake:U3\|reg_x11\[1\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.736 ns" { moving_snake:U3|reg_y11[3]~3 moving_snake:U3|reg_x11[1] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "6.612 ns ( 37.70 % ) " "Info: Total cell delay = 6.612 ns ( 37.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.926 ns ( 62.30 % ) " "Info: Total interconnect delay = 10.926 ns ( 62.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "17.538 ns" { moving_snake:U3|reg_y6[2] snake_vga_control:U1|Add13~3 snake_vga_control:U1|Add13~5 snake_vga_control:U1|Add13~7 snake_vga_control:U1|Add13~9 snake_vga_control:U1|Add13~10 moving_snake:U3|always6~33 moving_snake:U3|always6~35 moving_snake:U3|always6~45 moving_snake:U3|always6~72 moving_snake:U3|always6~101 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_y11[3]~4 moving_snake:U3|reg_y11[3]~3 moving_snake:U3|reg_x11[1] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "13 " "Info: Average interconnect usage is 13% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "25 X11_Y0 X22_Y9 " "Info: Peak interconnect usage is 25% of the available device resources in the region that extends from location X11_Y0 to location X22_Y9" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Info: Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Warning: Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Red_Sig 0 " "Info: Pin \"Red_Sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Green_Sig 0 " "Info: Pin \"Green_Sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Blue_Sig 0 " "Info: Pin \"Blue_Sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HSYNC_Sig 0 " "Info: Pin \"HSYNC_Sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VSYNC_Sig 0 " "Info: Pin \"VSYNC_Sig\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "buzz 0 " "Info: Pin \"buzz\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/altera/91/snake_vga_test/snake_vga_test.fit.smsg " "Info: Generated suppressed messages file E:/altera/91/snake_vga_test/snake_vga_test.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "240 " "Info: Peak virtual memory: 240 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 19 10:10:51 2011 " "Info: Processing ended: Fri Aug 19 10:10:51 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Info: Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Info: Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 19 10:10:53 2011 " "Info: Processing started: Fri Aug 19 10:10:53 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off snake_vga_test -c snake_vga_test " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off snake_vga_test -c snake_vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "194 " "Info: Peak virtual memory: 194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 19 10:10:55 2011 " "Info: Processing ended: Fri Aug 19 10:10:55 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 19 10:10:57 2011 " "Info: Processing started: Fri Aug 19 10:10:57 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off snake_vga_test -c snake_vga_test --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off snake_vga_test -c snake_vga_test --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 register moving_snake:U3\|reg_x1\[9\] register moving_snake:U3\|reg_y6\[9\] 5.998 ns " "Info: Slack time is 5.998 ns for clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" between source register \"moving_snake:U3\|reg_x1\[9\]\" and destination register \"moving_snake:U3\|reg_y6\[9\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "52.63 MHz 19.002 ns " "Info: Fmax is 52.63 MHz (period= 19.002 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "24.777 ns + Largest register register " "Info: + Largest register to register requirement is 24.777 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "25.000 ns + " "Info: + Setup relationship between source and destination is 25.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 22.612 ns " "Info: + Latch edge is 22.612 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_module:U0\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_module:U0\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Source clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.041 ns + Largest " "Info: + Largest clock skew is 0.041 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 destination 2.489 ns + Shortest register " "Info: + Shortest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.489 ns moving_snake:U3\|reg_y6\[9\] 3 REG LCFF_X24_Y6_N3 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.489 ns; Loc. = LCFF_X24_Y6_N3; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.76 % ) " "Info: Total cell delay = 0.666 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 73.24 % ) " "Info: Total interconnect delay = 1.823 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 source 2.448 ns - Longest register " "Info: - Longest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to source register is 2.448 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.866 ns) + CELL(0.666 ns) 2.448 ns moving_snake:U3\|reg_x1\[9\] 3 REG LCFF_X21_Y10_N21 32 " "Info: 3: + IC(0.866 ns) + CELL(0.666 ns) = 2.448 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 32; REG Node = 'moving_snake:U3\|reg_x1\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.532 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 27.21 % ) " "Info: Total cell delay = 0.666 ns ( 27.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.782 ns ( 72.79 % ) " "Info: Total interconnect delay = 1.782 ns ( 72.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_x1[9] {} } { 0.000ns 0.916ns 0.866ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_x1[9] {} } { 0.000ns 0.916ns 0.866ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns - " "Info: - Micro setup delay of destination is -0.040 ns" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_x1[9] {} } { 0.000ns 0.916ns 0.866ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "18.779 ns - Longest register register " "Info: - Longest register to register delay is 18.779 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns moving_snake:U3\|reg_x1\[9\] 1 REG LCFF_X21_Y10_N21 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y10_N21; Fanout = 32; REG Node = 'moving_snake:U3\|reg_x1\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.935 ns) + CELL(0.487 ns) 2.422 ns moving_snake:U3\|always6~5 2 COMB LCCOMB_X21_Y11_N28 1 " "Info: 2: + IC(1.935 ns) + CELL(0.487 ns) = 2.422 ns; Loc. = LCCOMB_X21_Y11_N28; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.422 ns" { moving_snake:U3|reg_x1[9] moving_snake:U3|always6~5 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.501 ns) + CELL(0.606 ns) 4.529 ns moving_snake:U3\|always6~6 3 COMB LCCOMB_X18_Y14_N8 2 " "Info: 3: + IC(1.501 ns) + CELL(0.606 ns) = 4.529 ns; Loc. = LCCOMB_X18_Y14_N8; Fanout = 2; COMB Node = 'moving_snake:U3\|always6~6'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.107 ns" { moving_snake:U3|always6~5 moving_snake:U3|always6~6 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.973 ns) + CELL(0.651 ns) 7.153 ns moving_snake:U3\|always6~183 4 COMB LCCOMB_X14_Y7_N30 1 " "Info: 4: + IC(1.973 ns) + CELL(0.651 ns) = 7.153 ns; Loc. = LCCOMB_X14_Y7_N30; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~183'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.624 ns" { moving_snake:U3|always6~6 moving_snake:U3|always6~183 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.616 ns) + CELL(0.651 ns) 9.420 ns moving_snake:U3\|always6~184 5 COMB LCCOMB_X14_Y12_N10 1 " "Info: 5: + IC(1.616 ns) + CELL(0.651 ns) = 9.420 ns; Loc. = LCCOMB_X14_Y12_N10; Fanout = 1; COMB Node = 'moving_snake:U3\|always6~184'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.267 ns" { moving_snake:U3|always6~183 moving_snake:U3|always6~184 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.802 ns) + CELL(0.370 ns) 11.592 ns moving_snake:U3\|reg_y0\[3\]~12 6 COMB LCCOMB_X15_Y10_N30 1 " "Info: 6: + IC(1.802 ns) + CELL(0.370 ns) = 11.592 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~12'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.172 ns" { moving_snake:U3|always6~184 moving_snake:U3|reg_y0[3]~12 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.650 ns) 12.870 ns moving_snake:U3\|reg_y0\[3\]~13 7 COMB LCCOMB_X15_Y10_N24 8 " "Info: 7: + IC(0.628 ns) + CELL(0.650 ns) = 12.870 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 8; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.370 ns) 13.639 ns moving_snake:U3\|reg_x5\[3\]~5 8 COMB LCCOMB_X15_Y10_N22 3 " "Info: 8: + IC(0.399 ns) + CELL(0.370 ns) = 13.639 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 3; COMB Node = 'moving_snake:U3\|reg_x5\[3\]~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.623 ns) 16.142 ns moving_snake:U3\|reg_y6\[1\]~3 9 COMB LCCOMB_X22_Y7_N14 20 " "Info: 9: + IC(1.880 ns) + CELL(0.623 ns) = 16.142 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 20; COMB Node = 'moving_snake:U3\|reg_y6\[1\]~3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.855 ns) 18.779 ns moving_snake:U3\|reg_y6\[9\] 10 REG LCFF_X24_Y6_N3 5 " "Info: 10: + IC(1.782 ns) + CELL(0.855 ns) = 18.779 ns; Loc. = LCFF_X24_Y6_N3; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[9\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.263 ns ( 28.03 % ) " "Info: Total cell delay = 5.263 ns ( 28.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.516 ns ( 71.97 % ) " "Info: Total interconnect delay = 13.516 ns ( 71.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.779 ns" { moving_snake:U3|reg_x1[9] moving_snake:U3|always6~5 moving_snake:U3|always6~6 moving_snake:U3|always6~183 moving_snake:U3|always6~184 moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.779 ns" { moving_snake:U3|reg_x1[9] {} moving_snake:U3|always6~5 {} moving_snake:U3|always6~6 {} moving_snake:U3|always6~183 {} moving_snake:U3|always6~184 {} moving_snake:U3|reg_y0[3]~12 {} moving_snake:U3|reg_y0[3]~13 {} moving_snake:U3|reg_x5[3]~5 {} moving_snake:U3|reg_y6[1]~3 {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 1.935ns 1.501ns 1.973ns 1.616ns 1.802ns 0.628ns 0.399ns 1.880ns 1.782ns } { 0.000ns 0.487ns 0.606ns 0.651ns 0.651ns 0.370ns 0.650ns 0.370ns 0.623ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_x1[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.448 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_x1[9] {} } { 0.000ns 0.916ns 0.866ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "18.779 ns" { moving_snake:U3|reg_x1[9] moving_snake:U3|always6~5 moving_snake:U3|always6~6 moving_snake:U3|always6~183 moving_snake:U3|always6~184 moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[9] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "18.779 ns" { moving_snake:U3|reg_x1[9] {} moving_snake:U3|always6~5 {} moving_snake:U3|always6~6 {} moving_snake:U3|always6~183 {} moving_snake:U3|always6~184 {} moving_snake:U3|reg_y0[3]~12 {} moving_snake:U3|reg_y0[3]~13 {} moving_snake:U3|reg_x5[3]~5 {} moving_snake:U3|reg_y6[1]~3 {} moving_snake:U3|reg_y6[9] {} } { 0.000ns 1.935ns 1.501ns 1.973ns 1.616ns 1.802ns 0.628ns 0.399ns 1.880ns 1.782ns } { 0.000ns 0.487ns 0.606ns 0.651ns 0.651ns 0.370ns 0.650ns 0.370ns 0.623ns 0.855ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clk " "Info: No valid register-to-register data paths exist for clock \"clk\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 register snake_game_process:U4\|game_current_process.game_over register snake_game_process:U4\|game_current_process.game_over 499 ps " "Info: Minimum slack time is 499 ps for clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" between source register \"snake_game_process:U4\|game_current_process.game_over\" and destination register \"snake_game_process:U4\|game_current_process.game_over\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Shortest register register " "Info: + Shortest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns snake_game_process:U4\|game_current_process.game_over 1 REG LCFF_X18_Y4_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.393 ns) 0.393 ns snake_game_process:U4\|Selector2~0 2 COMB LCCOMB_X18_Y4_N8 1 " "Info: 2: + IC(0.000 ns) + CELL(0.393 ns) = 0.393 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 1; COMB Node = 'snake_game_process:U4\|Selector2~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { snake_game_process:U4|game_current_process.game_over snake_game_process:U4|Selector2~0 } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 0.501 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 0.501 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.501 ns ( 100.00 % ) " "Info: Total cell delay = 0.501 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { snake_game_process:U4|game_current_process.game_over snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { snake_game_process:U4|game_current_process.game_over {} snake_game_process:U4|Selector2~0 {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.002 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.002 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.388 ns " "Info: + Latch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination pll_module:U0\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Destination clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.388 ns " "Info: - Launch edge is -2.388 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source pll_module:U0\|altpll:altpll_component\|_clk0 25.000 ns -2.388 ns  50 " "Info: Clock period of Source clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is 25.000 ns with  offset of -2.388 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.485 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.485 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.80 % ) " "Info: Total cell delay = 0.666 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 73.20 % ) " "Info: Total interconnect delay = 1.819 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 source 2.485 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to source register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.485 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.485 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.80 % ) " "Info: Total cell delay = 0.666 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 73.20 % ) " "Info: Total interconnect delay = 1.819 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { snake_game_process:U4|game_current_process.game_over snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { snake_game_process:U4|game_current_process.game_over {} snake_game_process:U4|Selector2~0 {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.393ns 0.108ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "moving_snake:U3\|reg_y6\[4\] up clk 19.033 ns register " "Info: tsu for register \"moving_snake:U3\|reg_y6\[4\]\" (data pin = \"up\", clock pin = \"clk\") is 19.033 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.174 ns + Longest pin register " "Info: + Longest pin to register delay is 19.174 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.025 ns) 1.025 ns up 1 PIN PIN_3 4 " "Info: 1: + IC(0.000 ns) + CELL(1.025 ns) = 1.025 ns; Loc. = PIN_3; Fanout = 4; PIN Node = 'up'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { up } "NODE_NAME" } } { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.055 ns) + CELL(0.589 ns) 8.669 ns moving_snake:U3\|Selector2~0 2 COMB LCCOMB_X9_Y6_N2 4 " "Info: 2: + IC(7.055 ns) + CELL(0.589 ns) = 8.669 ns; Loc. = LCCOMB_X9_Y6_N2; Fanout = 4; COMB Node = 'moving_snake:U3\|Selector2~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.644 ns" { up moving_snake:U3|Selector2~0 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 146 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.667 ns) + CELL(0.651 ns) 11.987 ns moving_snake:U3\|reg_y0\[3\]~12 3 COMB LCCOMB_X15_Y10_N30 1 " "Info: 3: + IC(2.667 ns) + CELL(0.651 ns) = 11.987 ns; Loc. = LCCOMB_X15_Y10_N30; Fanout = 1; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~12'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.318 ns" { moving_snake:U3|Selector2~0 moving_snake:U3|reg_y0[3]~12 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.628 ns) + CELL(0.650 ns) 13.265 ns moving_snake:U3\|reg_y0\[3\]~13 4 COMB LCCOMB_X15_Y10_N24 8 " "Info: 4: + IC(0.628 ns) + CELL(0.650 ns) = 13.265 ns; Loc. = LCCOMB_X15_Y10_N24; Fanout = 8; COMB Node = 'moving_snake:U3\|reg_y0\[3\]~13'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.278 ns" { moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.399 ns) + CELL(0.370 ns) 14.034 ns moving_snake:U3\|reg_x5\[3\]~5 5 COMB LCCOMB_X15_Y10_N22 3 " "Info: 5: + IC(0.399 ns) + CELL(0.370 ns) = 14.034 ns; Loc. = LCCOMB_X15_Y10_N22; Fanout = 3; COMB Node = 'moving_snake:U3\|reg_x5\[3\]~5'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.769 ns" { moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.880 ns) + CELL(0.623 ns) 16.537 ns moving_snake:U3\|reg_y6\[1\]~3 6 COMB LCCOMB_X22_Y7_N14 20 " "Info: 6: + IC(1.880 ns) + CELL(0.623 ns) = 16.537 ns; Loc. = LCCOMB_X22_Y7_N14; Fanout = 20; COMB Node = 'moving_snake:U3\|reg_y6\[1\]~3'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.782 ns) + CELL(0.855 ns) 19.174 ns moving_snake:U3\|reg_y6\[4\] 7 REG LCFF_X24_Y6_N5 5 " "Info: 7: + IC(1.782 ns) + CELL(0.855 ns) = 19.174 ns; Loc. = LCFF_X24_Y6_N5; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[4\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.637 ns" { moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.763 ns ( 24.84 % ) " "Info: Total cell delay = 4.763 ns ( 24.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "14.411 ns ( 75.16 % ) " "Info: Total interconnect delay = 14.411 ns ( 75.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.174 ns" { up moving_snake:U3|Selector2~0 moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.174 ns" { up {} up~combout {} moving_snake:U3|Selector2~0 {} moving_snake:U3|reg_y0[3]~12 {} moving_snake:U3|reg_y0[3]~13 {} moving_snake:U3|reg_x5[3]~5 {} moving_snake:U3|reg_y6[1]~3 {} moving_snake:U3|reg_y6[4] {} } { 0.000ns 0.000ns 7.055ns 2.667ns 0.628ns 0.399ns 1.880ns 1.782ns } { 0.000ns 1.025ns 0.589ns 0.651ns 0.650ns 0.370ns 0.623ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U0\|altpll:altpll_component\|_clk0 -2.388 ns - " "Info: - Offset between input clock \"clk\" and output clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 8 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 destination 2.489 ns - Shortest register " "Info: - Shortest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.489 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.907 ns) + CELL(0.666 ns) 2.489 ns moving_snake:U3\|reg_y6\[4\] 3 REG LCFF_X24_Y6_N5 5 " "Info: 3: + IC(0.907 ns) + CELL(0.666 ns) = 2.489 ns; Loc. = LCFF_X24_Y6_N5; Fanout = 5; REG Node = 'moving_snake:U3\|reg_y6\[4\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.573 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "moving_snake.v" "" { Text "E:/altera/91/snake_vga_test/moving_snake.v" 238 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.76 % ) " "Info: Total cell delay = 0.666 ns ( 26.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.823 ns ( 73.24 % ) " "Info: Total interconnect delay = 1.823 ns ( 73.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[4] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "19.174 ns" { up moving_snake:U3|Selector2~0 moving_snake:U3|reg_y0[3]~12 moving_snake:U3|reg_y0[3]~13 moving_snake:U3|reg_x5[3]~5 moving_snake:U3|reg_y6[1]~3 moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "19.174 ns" { up {} up~combout {} moving_snake:U3|Selector2~0 {} moving_snake:U3|reg_y0[3]~12 {} moving_snake:U3|reg_y0[3]~13 {} moving_snake:U3|reg_x5[3]~5 {} moving_snake:U3|reg_y6[1]~3 {} moving_snake:U3|reg_y6[4] {} } { 0.000ns 0.000ns 7.055ns 2.667ns 0.628ns 0.399ns 1.880ns 1.782ns } { 0.000ns 1.025ns 0.589ns 0.651ns 0.650ns 0.370ns 0.623ns 0.855ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl moving_snake:U3|reg_y6[4] } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.489 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} moving_snake:U3|reg_y6[4] {} } { 0.000ns 0.916ns 0.907ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk Red_Sig ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0 29.271 ns memory " "Info: tco from clock \"clk\" to destination pin \"Red_Sig\" through memory \"ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0\" is 29.271 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U0\|altpll:altpll_component\|_clk0 -2.388 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 8 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 source 2.606 ns + Longest memory " "Info: + Longest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to source memory is 2.606 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.835 ns) 2.606 ns ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0 3 MEM M4K_X27_Y1 18 " "Info: 3: + IC(0.855 ns) + CELL(0.835 ns) = 2.606 ns; Loc. = M4K_X27_Y1; Fanout = 18; MEM Node = 'ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.690 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 194 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.835 ns ( 32.04 % ) " "Info: Total cell delay = 0.835 ns ( 32.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.771 ns ( 67.96 % ) " "Info: Total interconnect delay = 1.771 ns ( 67.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 {} } { 0.000ns 0.916ns 0.855ns } { 0.000ns 0.000ns 0.835ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.260 ns + " "Info: + Micro clock to output delay of source is 0.260 ns" {  } { { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 194 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "28.793 ns + Longest memory pin " "Info: + Longest memory to pin delay is 28.793 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0 1 MEM M4K_X27_Y1 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X27_Y1; Fanout = 18; MEM Node = 'ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|ram_block1a8~porta_address_reg0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 194 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.761 ns) 3.761 ns ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|q_a\[57\] 2 MEM M4K_X27_Y1 1 " "Info: 2: + IC(0.000 ns) + CELL(3.761 ns) = 3.761 ns; Loc. = M4K_X27_Y1; Fanout = 1; MEM Node = 'ready_rom:U7\|altsyncram:altsyncram_component\|altsyncram_tl91:auto_generated\|q_a\[57\]'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.761 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] } "NODE_NAME" } } { "db/altsyncram_tl91.tdf" "" { Text "E:/altera/91/snake_vga_test/db/altsyncram_tl91.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.987 ns) + CELL(0.650 ns) 5.398 ns ready_vga_control_module:U6\|Mux0~129 3 COMB LCCOMB_X24_Y1_N22 1 " "Info: 3: + IC(0.987 ns) + CELL(0.650 ns) = 5.398 ns; Loc. = LCCOMB_X24_Y1_N22; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~129'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.637 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] ready_vga_control_module:U6|Mux0~129 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.362 ns) + CELL(0.624 ns) 6.384 ns ready_vga_control_module:U6\|Mux0~130 4 COMB LCCOMB_X24_Y1_N0 1 " "Info: 4: + IC(0.362 ns) + CELL(0.624 ns) = 6.384 ns; Loc. = LCCOMB_X24_Y1_N0; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~130'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.986 ns" { ready_vga_control_module:U6|Mux0~129 ready_vga_control_module:U6|Mux0~130 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.860 ns) + CELL(0.651 ns) 10.895 ns ready_vga_control_module:U6\|Mux0~133 5 COMB LCCOMB_X10_Y16_N22 1 " "Info: 5: + IC(3.860 ns) + CELL(0.651 ns) = 10.895 ns; Loc. = LCCOMB_X10_Y16_N22; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~133'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.511 ns" { ready_vga_control_module:U6|Mux0~130 ready_vga_control_module:U6|Mux0~133 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.444 ns) + CELL(0.370 ns) 12.709 ns ready_vga_control_module:U6\|Mux0~136 6 COMB LCCOMB_X12_Y17_N8 1 " "Info: 6: + IC(1.444 ns) + CELL(0.370 ns) = 12.709 ns; Loc. = LCCOMB_X12_Y17_N8; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~136'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.814 ns" { ready_vga_control_module:U6|Mux0~133 ready_vga_control_module:U6|Mux0~136 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.366 ns) + CELL(0.623 ns) 13.698 ns ready_vga_control_module:U6\|Mux0~168 7 COMB LCCOMB_X12_Y17_N12 1 " "Info: 7: + IC(0.366 ns) + CELL(0.623 ns) = 13.698 ns; Loc. = LCCOMB_X12_Y17_N12; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~168'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.989 ns" { ready_vga_control_module:U6|Mux0~136 ready_vga_control_module:U6|Mux0~168 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.011 ns) + CELL(0.624 ns) 17.333 ns ready_vga_control_module:U6\|Mux0~169 8 COMB LCCOMB_X26_Y6_N2 1 " "Info: 8: + IC(3.011 ns) + CELL(0.624 ns) = 17.333 ns; Loc. = LCCOMB_X26_Y6_N2; Fanout = 1; COMB Node = 'ready_vga_control_module:U6\|Mux0~169'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.635 ns" { ready_vga_control_module:U6|Mux0~168 ready_vga_control_module:U6|Mux0~169 } "NODE_NAME" } } { "ready/ready_vga_control_module.v" "" { Text "E:/altera/91/snake_vga_test/ready/ready_vga_control_module.v" 45 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.553 ns) + CELL(0.651 ns) 20.537 ns vga_select_module:U14\|Mux2~2 9 COMB LCCOMB_X12_Y10_N26 1 " "Info: 9: + IC(2.553 ns) + CELL(0.651 ns) = 20.537 ns; Loc. = LCCOMB_X12_Y10_N26; Fanout = 1; COMB Node = 'vga_select_module:U14\|Mux2~2'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.204 ns" { ready_vga_control_module:U6|Mux0~169 vga_select_module:U14|Mux2~2 } "NODE_NAME" } } { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.479 ns) + CELL(0.624 ns) 23.640 ns vga_select_module:U14\|Mux2~4 10 COMB LCCOMB_X24_Y14_N16 1 " "Info: 10: + IC(2.479 ns) + CELL(0.624 ns) = 23.640 ns; Loc. = LCCOMB_X24_Y14_N16; Fanout = 1; COMB Node = 'vga_select_module:U14\|Mux2~4'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "3.103 ns" { vga_select_module:U14|Mux2~2 vga_select_module:U14|Mux2~4 } "NODE_NAME" } } { "vga_select_module.v" "" { Text "E:/altera/91/snake_vga_test/vga_select_module.v" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.057 ns) + CELL(3.096 ns) 28.793 ns Red_Sig 11 PIN PIN_142 0 " "Info: 11: + IC(2.057 ns) + CELL(3.096 ns) = 28.793 ns; Loc. = PIN_142; Fanout = 0; PIN Node = 'Red_Sig'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.153 ns" { vga_select_module:U14|Mux2~4 Red_Sig } "NODE_NAME" } } { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "11.674 ns ( 40.54 % ) " "Info: Total cell delay = 11.674 ns ( 40.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "17.119 ns ( 59.46 % ) " "Info: Total interconnect delay = 17.119 ns ( 59.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.793 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] ready_vga_control_module:U6|Mux0~129 ready_vga_control_module:U6|Mux0~130 ready_vga_control_module:U6|Mux0~133 ready_vga_control_module:U6|Mux0~136 ready_vga_control_module:U6|Mux0~168 ready_vga_control_module:U6|Mux0~169 vga_select_module:U14|Mux2~2 vga_select_module:U14|Mux2~4 Red_Sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.793 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 {} ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] {} ready_vga_control_module:U6|Mux0~129 {} ready_vga_control_module:U6|Mux0~130 {} ready_vga_control_module:U6|Mux0~133 {} ready_vga_control_module:U6|Mux0~136 {} ready_vga_control_module:U6|Mux0~168 {} ready_vga_control_module:U6|Mux0~169 {} vga_select_module:U14|Mux2~2 {} vga_select_module:U14|Mux2~4 {} Red_Sig {} } { 0.000ns 0.000ns 0.987ns 0.362ns 3.860ns 1.444ns 0.366ns 3.011ns 2.553ns 2.479ns 2.057ns } { 0.000ns 3.761ns 0.650ns 0.624ns 0.651ns 0.370ns 0.623ns 0.624ns 0.651ns 0.624ns 3.096ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.606 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.606 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 {} } { 0.000ns 0.916ns 0.855ns } { 0.000ns 0.000ns 0.835ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "28.793 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] ready_vga_control_module:U6|Mux0~129 ready_vga_control_module:U6|Mux0~130 ready_vga_control_module:U6|Mux0~133 ready_vga_control_module:U6|Mux0~136 ready_vga_control_module:U6|Mux0~168 ready_vga_control_module:U6|Mux0~169 vga_select_module:U14|Mux2~2 vga_select_module:U14|Mux2~4 Red_Sig } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "28.793 ns" { ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|ram_block1a8~porta_address_reg0 {} ready_rom:U7|altsyncram:altsyncram_component|altsyncram_tl91:auto_generated|q_a[57] {} ready_vga_control_module:U6|Mux0~129 {} ready_vga_control_module:U6|Mux0~130 {} ready_vga_control_module:U6|Mux0~133 {} ready_vga_control_module:U6|Mux0~136 {} ready_vga_control_module:U6|Mux0~168 {} ready_vga_control_module:U6|Mux0~169 {} vga_select_module:U14|Mux2~2 {} vga_select_module:U14|Mux2~4 {} Red_Sig {} } { 0.000ns 0.000ns 0.987ns 0.362ns 3.860ns 1.444ns 0.366ns 3.011ns 2.553ns 2.479ns 2.057ns } { 0.000ns 3.761ns 0.650ns 0.624ns 0.651ns 0.370ns 0.623ns 0.624ns 0.651ns 0.624ns 3.096ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "snake_game_process:U4\|game_current_process.game_over enter clk -7.927 ns register " "Info: th for register \"snake_game_process:U4\|game_current_process.game_over\" (data pin = \"enter\", clock pin = \"clk\") is -7.927 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "clk pll_module:U0\|altpll:altpll_component\|_clk0 -2.388 ns + " "Info: + Offset between input clock \"clk\" and output clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" is -2.388 ns" {  } { { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 8 -1 0 } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "pll_module:U0\|altpll:altpll_component\|_clk0 destination 2.485 ns + Longest register " "Info: + Longest clock path from clock \"pll_module:U0\|altpll:altpll_component\|_clk0\" to destination register is 2.485 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pll_module:U0\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'pll_module:U0\|altpll:altpll_component\|_clk0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { pll_module:U0|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.916 ns) + CELL(0.000 ns) 0.916 ns pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 740 " "Info: 2: + IC(0.916 ns) + CELL(0.000 ns) = 0.916 ns; Loc. = CLKCTRL_G3; Fanout = 740; COMB Node = 'pll_module:U0\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.916 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "e:/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.903 ns) + CELL(0.666 ns) 2.485 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.903 ns) + CELL(0.666 ns) = 2.485 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.666 ns ( 26.80 % ) " "Info: Total cell delay = 0.666 ns ( 26.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.819 ns ( 73.20 % ) " "Info: Total interconnect delay = 1.819 ns ( 73.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.330 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.330 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.005 ns) 1.005 ns enter 1 PIN PIN_6 4 " "Info: 1: + IC(0.000 ns) + CELL(1.005 ns) = 1.005 ns; Loc. = PIN_6; Fanout = 4; PIN Node = 'enter'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { enter } "NODE_NAME" } } { "snake_vga_test.v" "" { Text "E:/altera/91/snake_vga_test/snake_vga_test.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.011 ns) + CELL(0.206 ns) 8.222 ns snake_game_process:U4\|Selector2~0 2 COMB LCCOMB_X18_Y4_N8 1 " "Info: 2: + IC(7.011 ns) + CELL(0.206 ns) = 8.222 ns; Loc. = LCCOMB_X18_Y4_N8; Fanout = 1; COMB Node = 'snake_game_process:U4\|Selector2~0'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.217 ns" { enter snake_game_process:U4|Selector2~0 } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 32 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 8.330 ns snake_game_process:U4\|game_current_process.game_over 3 REG LCFF_X18_Y4_N9 4 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 8.330 ns; Loc. = LCFF_X18_Y4_N9; Fanout = 4; REG Node = 'snake_game_process:U4\|game_current_process.game_over'" {  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "snake_game_process.v" "" { Text "E:/altera/91/snake_vga_test/snake_game_process.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.319 ns ( 15.83 % ) " "Info: Total cell delay = 1.319 ns ( 15.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.011 ns ( 84.17 % ) " "Info: Total interconnect delay = 7.011 ns ( 84.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { enter snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { enter {} enter~combout {} snake_game_process:U4|Selector2~0 {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.000ns 7.011ns 0.000ns } { 0.000ns 1.005ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 pll_module:U0|altpll:altpll_component|_clk0~clkctrl snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.485 ns" { pll_module:U0|altpll:altpll_component|_clk0 {} pll_module:U0|altpll:altpll_component|_clk0~clkctrl {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.916ns 0.903ns } { 0.000ns 0.000ns 0.666ns } "" } } { "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "e:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.330 ns" { enter snake_game_process:U4|Selector2~0 snake_game_process:U4|game_current_process.game_over } "NODE_NAME" } } { "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "e:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.330 ns" { enter {} enter~combout {} snake_game_process:U4|Selector2~0 {} snake_game_process:U4|game_current_process.game_over {} } { 0.000ns 0.000ns 7.011ns 0.000ns } { 0.000ns 1.005ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "173 " "Info: Peak virtual memory: 173 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug 19 10:10:59 2011 " "Info: Processing ended: Fri Aug 19 10:10:59 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 136 s " "Info: Quartus II Full Compilation was successful. 0 errors, 136 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
