{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700201199025 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700201199026 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 17 01:06:38 2023 " "Processing started: Fri Nov 17 01:06:38 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700201199026 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201199026 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201199026 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700201199454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700201199455 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "new test.v(63) " "Verilog HDL Declaration warning at test.v(63): \"new\" is SystemVerilog-2005 keyword" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 63 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1700201205668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test.v 1 1 " "Found 1 design units, including 1 entities, in source file test.v" { { "Info" "ISGN_ENTITY_NAME" "1 test " "Found entity 1: test" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700201205669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201205669 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test " "Elaborating entity \"test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700201205691 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state test.v(88) " "Verilog HDL Always Construct warning at test.v(88): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 88 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1700201205692 "|test"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state_changer test.v(86) " "Verilog HDL Always Construct warning at test.v(86): inferring latch(es) for variable \"state_changer\", which holds its previous value in one or more paths through the always construct" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1700201205693 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.E test.v(86) " "Inferred latch for \"state_changer.E\" at test.v(86)" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201205694 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.D test.v(86) " "Inferred latch for \"state_changer.D\" at test.v(86)" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201205694 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.C test.v(86) " "Inferred latch for \"state_changer.C\" at test.v(86)" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201205694 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.B test.v(86) " "Inferred latch for \"state_changer.B\" at test.v(86)" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201205694 "|test"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_changer.A test.v(86) " "Inferred latch for \"state_changer.A\" at test.v(86)" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201205694 "|test"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.D_412 " "Latch state_changer.D_412 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.C " "Ports D and ENA on the latch are fed by the same signal state.C" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700201205948 ""}  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700201205948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.B_462 " "Latch state_changer.B_462 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.C " "Ports D and ENA on the latch are fed by the same signal state.C" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700201205948 ""}  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700201205948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.E_387 " "Latch state_changer.E_387 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enter " "Ports D and ENA on the latch are fed by the same signal enter" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700201205948 ""}  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700201205948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.C_437 " "Latch state_changer.C_437 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA state.C " "Ports D and ENA on the latch are fed by the same signal state.C" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 83 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700201205948 ""}  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700201205948 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_changer.A_487 " "Latch state_changer.A_487 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA enter " "Ports D and ENA on the latch are fed by the same signal enter" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1700201205948 ""}  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 86 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1700201205948 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "leds\[6\] GND " "Pin \"leds\[6\]\" is stuck at GND" {  } { { "test.v" "" { Text "C:/Users/marco/OneDrive/Desktop/Lab 4/test/test.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700201205960 "|test|leds[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700201205960 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700201206006 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700201206119 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700201206192 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700201206192 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "62 " "Implemented 62 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700201206220 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700201206220 ""} { "Info" "ICUT_CUT_TM_LCELLS" "44 " "Implemented 44 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700201206220 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700201206220 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4881 " "Peak virtual memory: 4881 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700201206230 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 17 01:06:46 2023 " "Processing ended: Fri Nov 17 01:06:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700201206230 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700201206230 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700201206230 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700201206230 ""}
