ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"tim.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "Core/Src/tim.c"
  20              		.section	.text.MX_TIM1_Init,"ax",%progbits
  21              		.align	1
  22              		.global	MX_TIM1_Init
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  27              	MX_TIM1_Init:
  28              	.LFB361:
   1:Core/Src/tim.c **** /* USER CODE BEGIN Header */
   2:Core/Src/tim.c **** /**
   3:Core/Src/tim.c ****   ******************************************************************************
   4:Core/Src/tim.c ****   * @file    tim.c
   5:Core/Src/tim.c ****   * @brief   This file provides code for the configuration
   6:Core/Src/tim.c ****   *          of the TIM instances.
   7:Core/Src/tim.c ****   ******************************************************************************
   8:Core/Src/tim.c ****   * @attention
   9:Core/Src/tim.c ****   *
  10:Core/Src/tim.c ****   * Copyright (c) 2025 STMicroelectronics.
  11:Core/Src/tim.c ****   * All rights reserved.
  12:Core/Src/tim.c ****   *
  13:Core/Src/tim.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/tim.c ****   * in the root directory of this software component.
  15:Core/Src/tim.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/tim.c ****   *
  17:Core/Src/tim.c ****   ******************************************************************************
  18:Core/Src/tim.c ****   */
  19:Core/Src/tim.c **** /* USER CODE END Header */
  20:Core/Src/tim.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/tim.c **** #include "tim.h"
  22:Core/Src/tim.c **** 
  23:Core/Src/tim.c **** /* USER CODE BEGIN 0 */
  24:Core/Src/tim.c **** 
  25:Core/Src/tim.c **** /* USER CODE END 0 */
  26:Core/Src/tim.c **** 
  27:Core/Src/tim.c **** TIM_HandleTypeDef htim1;
  28:Core/Src/tim.c **** 
  29:Core/Src/tim.c **** /* TIM1 init function */
  30:Core/Src/tim.c **** void MX_TIM1_Init(void)
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 2


  31:Core/Src/tim.c **** {
  29              		.loc 1 31 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 112
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 10B5     		push	{r4, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 8
  36              		.cfi_offset 4, -8
  37              		.cfi_offset 14, -4
  38 0002 9CB0     		sub	sp, sp, #112
  39              	.LCFI1:
  40              		.cfi_def_cfa_offset 120
  32:Core/Src/tim.c **** 
  33:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 0 */
  34:Core/Src/tim.c **** 
  35:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 0 */
  36:Core/Src/tim.c **** 
  37:Core/Src/tim.c ****   TIM_ClockConfigTypeDef sClockSourceConfig = {0};
  41              		.loc 1 37 3 view .LVU1
  42              		.loc 1 37 26 is_stmt 0 view .LVU2
  43 0004 0024     		movs	r4, #0
  44 0006 1894     		str	r4, [sp, #96]
  45 0008 1994     		str	r4, [sp, #100]
  46 000a 1A94     		str	r4, [sp, #104]
  47 000c 1B94     		str	r4, [sp, #108]
  38:Core/Src/tim.c ****   TIM_MasterConfigTypeDef sMasterConfig = {0};
  48              		.loc 1 38 3 is_stmt 1 view .LVU3
  49              		.loc 1 38 27 is_stmt 0 view .LVU4
  50 000e 1594     		str	r4, [sp, #84]
  51 0010 1694     		str	r4, [sp, #88]
  52 0012 1794     		str	r4, [sp, #92]
  39:Core/Src/tim.c ****   TIM_OC_InitTypeDef sConfigOC = {0};
  53              		.loc 1 39 3 is_stmt 1 view .LVU5
  54              		.loc 1 39 22 is_stmt 0 view .LVU6
  55 0014 0E94     		str	r4, [sp, #56]
  56 0016 0F94     		str	r4, [sp, #60]
  57 0018 1094     		str	r4, [sp, #64]
  58 001a 1194     		str	r4, [sp, #68]
  59 001c 1294     		str	r4, [sp, #72]
  60 001e 1394     		str	r4, [sp, #76]
  61 0020 1494     		str	r4, [sp, #80]
  40:Core/Src/tim.c ****   TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
  62              		.loc 1 40 3 is_stmt 1 view .LVU7
  63              		.loc 1 40 34 is_stmt 0 view .LVU8
  64 0022 3422     		movs	r2, #52
  65 0024 2146     		mov	r1, r4
  66 0026 01A8     		add	r0, sp, #4
  67 0028 FFF7FEFF 		bl	memset
  68              	.LVL0:
  41:Core/Src/tim.c **** 
  42:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 1 */
  43:Core/Src/tim.c **** 
  44:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 1 */
  45:Core/Src/tim.c ****   htim1.Instance = TIM1;
  69              		.loc 1 45 3 is_stmt 1 view .LVU9
  70              		.loc 1 45 18 is_stmt 0 view .LVU10
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 3


  71 002c 3748     		ldr	r0, .L17
  72 002e 384B     		ldr	r3, .L17+4
  73 0030 0360     		str	r3, [r0]
  46:Core/Src/tim.c ****   htim1.Init.Prescaler = 1;
  74              		.loc 1 46 3 is_stmt 1 view .LVU11
  75              		.loc 1 46 24 is_stmt 0 view .LVU12
  76 0032 0123     		movs	r3, #1
  77 0034 4360     		str	r3, [r0, #4]
  47:Core/Src/tim.c ****   htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
  78              		.loc 1 47 3 is_stmt 1 view .LVU13
  79              		.loc 1 47 26 is_stmt 0 view .LVU14
  80 0036 8460     		str	r4, [r0, #8]
  48:Core/Src/tim.c ****   htim1.Init.Period = 1000;
  81              		.loc 1 48 3 is_stmt 1 view .LVU15
  82              		.loc 1 48 21 is_stmt 0 view .LVU16
  83 0038 4FF47A73 		mov	r3, #1000
  84 003c C360     		str	r3, [r0, #12]
  49:Core/Src/tim.c ****   htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
  85              		.loc 1 49 3 is_stmt 1 view .LVU17
  86              		.loc 1 49 28 is_stmt 0 view .LVU18
  87 003e 0461     		str	r4, [r0, #16]
  50:Core/Src/tim.c ****   htim1.Init.RepetitionCounter = 0;
  88              		.loc 1 50 3 is_stmt 1 view .LVU19
  89              		.loc 1 50 32 is_stmt 0 view .LVU20
  90 0040 4461     		str	r4, [r0, #20]
  51:Core/Src/tim.c ****   htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
  91              		.loc 1 51 3 is_stmt 1 view .LVU21
  92              		.loc 1 51 32 is_stmt 0 view .LVU22
  93 0042 8461     		str	r4, [r0, #24]
  52:Core/Src/tim.c ****   if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
  94              		.loc 1 52 3 is_stmt 1 view .LVU23
  95              		.loc 1 52 7 is_stmt 0 view .LVU24
  96 0044 FFF7FEFF 		bl	HAL_TIM_Base_Init
  97              	.LVL1:
  98              		.loc 1 52 6 view .LVU25
  99 0048 0028     		cmp	r0, #0
 100 004a 49D1     		bne	.L10
 101              	.L2:
  53:Core/Src/tim.c ****   {
  54:Core/Src/tim.c ****     Error_Handler();
  55:Core/Src/tim.c ****   }
  56:Core/Src/tim.c ****   sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 102              		.loc 1 56 3 is_stmt 1 view .LVU26
 103              		.loc 1 56 34 is_stmt 0 view .LVU27
 104 004c 4FF48053 		mov	r3, #4096
 105 0050 1893     		str	r3, [sp, #96]
  57:Core/Src/tim.c ****   if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 106              		.loc 1 57 3 is_stmt 1 view .LVU28
 107              		.loc 1 57 7 is_stmt 0 view .LVU29
 108 0052 18A9     		add	r1, sp, #96
 109 0054 2D48     		ldr	r0, .L17
 110 0056 FFF7FEFF 		bl	HAL_TIM_ConfigClockSource
 111              	.LVL2:
 112              		.loc 1 57 6 view .LVU30
 113 005a 0028     		cmp	r0, #0
 114 005c 43D1     		bne	.L11
 115              	.L3:
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 4


  58:Core/Src/tim.c ****   {
  59:Core/Src/tim.c ****     Error_Handler();
  60:Core/Src/tim.c ****   }
  61:Core/Src/tim.c ****   if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 116              		.loc 1 61 3 is_stmt 1 view .LVU31
 117              		.loc 1 61 7 is_stmt 0 view .LVU32
 118 005e 2B48     		ldr	r0, .L17
 119 0060 FFF7FEFF 		bl	HAL_TIM_OC_Init
 120              	.LVL3:
 121              		.loc 1 61 6 view .LVU33
 122 0064 0028     		cmp	r0, #0
 123 0066 41D1     		bne	.L12
 124              	.L4:
  62:Core/Src/tim.c ****   {
  63:Core/Src/tim.c ****     Error_Handler();
  64:Core/Src/tim.c ****   }
  65:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 125              		.loc 1 65 3 is_stmt 1 view .LVU34
 126              		.loc 1 65 37 is_stmt 0 view .LVU35
 127 0068 0023     		movs	r3, #0
 128 006a 1593     		str	r3, [sp, #84]
  66:Core/Src/tim.c ****   sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 129              		.loc 1 66 3 is_stmt 1 view .LVU36
 130              		.loc 1 66 38 is_stmt 0 view .LVU37
 131 006c 1693     		str	r3, [sp, #88]
  67:Core/Src/tim.c ****   sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 132              		.loc 1 67 3 is_stmt 1 view .LVU38
 133              		.loc 1 67 33 is_stmt 0 view .LVU39
 134 006e 1793     		str	r3, [sp, #92]
  68:Core/Src/tim.c ****   if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 135              		.loc 1 68 3 is_stmt 1 view .LVU40
 136              		.loc 1 68 7 is_stmt 0 view .LVU41
 137 0070 15A9     		add	r1, sp, #84
 138 0072 2648     		ldr	r0, .L17
 139 0074 FFF7FEFF 		bl	HAL_TIMEx_MasterConfigSynchronization
 140              	.LVL4:
 141              		.loc 1 68 6 view .LVU42
 142 0078 0028     		cmp	r0, #0
 143 007a 3AD1     		bne	.L13
 144              	.L5:
  69:Core/Src/tim.c ****   {
  70:Core/Src/tim.c ****     Error_Handler();
  71:Core/Src/tim.c ****   }
  72:Core/Src/tim.c ****   sConfigOC.OCMode = TIM_OCMODE_TIMING;
 145              		.loc 1 72 3 is_stmt 1 view .LVU43
 146              		.loc 1 72 20 is_stmt 0 view .LVU44
 147 007c 0022     		movs	r2, #0
 148 007e 0E92     		str	r2, [sp, #56]
  73:Core/Src/tim.c ****   sConfigOC.Pulse = 500;
 149              		.loc 1 73 3 is_stmt 1 view .LVU45
 150              		.loc 1 73 19 is_stmt 0 view .LVU46
 151 0080 4FF4FA73 		mov	r3, #500
 152 0084 0F93     		str	r3, [sp, #60]
  74:Core/Src/tim.c ****   sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 153              		.loc 1 74 3 is_stmt 1 view .LVU47
 154              		.loc 1 74 24 is_stmt 0 view .LVU48
 155 0086 1092     		str	r2, [sp, #64]
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 5


  75:Core/Src/tim.c ****   sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 156              		.loc 1 75 3 is_stmt 1 view .LVU49
 157              		.loc 1 75 25 is_stmt 0 view .LVU50
 158 0088 1192     		str	r2, [sp, #68]
  76:Core/Src/tim.c ****   sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 159              		.loc 1 76 3 is_stmt 1 view .LVU51
 160              		.loc 1 76 24 is_stmt 0 view .LVU52
 161 008a 1292     		str	r2, [sp, #72]
  77:Core/Src/tim.c ****   sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 162              		.loc 1 77 3 is_stmt 1 view .LVU53
 163              		.loc 1 77 25 is_stmt 0 view .LVU54
 164 008c 1392     		str	r2, [sp, #76]
  78:Core/Src/tim.c ****   sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 165              		.loc 1 78 3 is_stmt 1 view .LVU55
 166              		.loc 1 78 26 is_stmt 0 view .LVU56
 167 008e 1492     		str	r2, [sp, #80]
  79:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 168              		.loc 1 79 3 is_stmt 1 view .LVU57
 169              		.loc 1 79 7 is_stmt 0 view .LVU58
 170 0090 0EA9     		add	r1, sp, #56
 171 0092 1E48     		ldr	r0, .L17
 172 0094 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 173              	.LVL5:
 174              		.loc 1 79 6 view .LVU59
 175 0098 0028     		cmp	r0, #0
 176 009a 2DD1     		bne	.L14
 177              	.L6:
  80:Core/Src/tim.c ****   {
  81:Core/Src/tim.c ****     Error_Handler();
  82:Core/Src/tim.c ****   }
  83:Core/Src/tim.c ****   sConfigOC.Pulse = 999;
 178              		.loc 1 83 3 is_stmt 1 view .LVU60
 179              		.loc 1 83 19 is_stmt 0 view .LVU61
 180 009c 40F2E733 		movw	r3, #999
 181 00a0 0F93     		str	r3, [sp, #60]
  84:Core/Src/tim.c ****   if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 182              		.loc 1 84 3 is_stmt 1 view .LVU62
 183              		.loc 1 84 7 is_stmt 0 view .LVU63
 184 00a2 0422     		movs	r2, #4
 185 00a4 0EA9     		add	r1, sp, #56
 186 00a6 1948     		ldr	r0, .L17
 187 00a8 FFF7FEFF 		bl	HAL_TIM_OC_ConfigChannel
 188              	.LVL6:
 189              		.loc 1 84 6 view .LVU64
 190 00ac 38BB     		cbnz	r0, .L15
 191              	.L7:
  85:Core/Src/tim.c ****   {
  86:Core/Src/tim.c ****     Error_Handler();
  87:Core/Src/tim.c ****   }
  88:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 192              		.loc 1 88 3 is_stmt 1 view .LVU65
 193              		.loc 1 88 40 is_stmt 0 view .LVU66
 194 00ae 0023     		movs	r3, #0
 195 00b0 0193     		str	r3, [sp, #4]
  89:Core/Src/tim.c ****   sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 196              		.loc 1 89 3 is_stmt 1 view .LVU67
 197              		.loc 1 89 41 is_stmt 0 view .LVU68
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 6


 198 00b2 0293     		str	r3, [sp, #8]
  90:Core/Src/tim.c ****   sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 199              		.loc 1 90 3 is_stmt 1 view .LVU69
 200              		.loc 1 90 34 is_stmt 0 view .LVU70
 201 00b4 0393     		str	r3, [sp, #12]
  91:Core/Src/tim.c ****   sBreakDeadTimeConfig.DeadTime = 0;
 202              		.loc 1 91 3 is_stmt 1 view .LVU71
 203              		.loc 1 91 33 is_stmt 0 view .LVU72
 204 00b6 0493     		str	r3, [sp, #16]
  92:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 205              		.loc 1 92 3 is_stmt 1 view .LVU73
 206              		.loc 1 92 35 is_stmt 0 view .LVU74
 207 00b8 0593     		str	r3, [sp, #20]
  93:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 208              		.loc 1 93 3 is_stmt 1 view .LVU75
 209              		.loc 1 93 38 is_stmt 0 view .LVU76
 210 00ba 4FF40052 		mov	r2, #8192
 211 00be 0692     		str	r2, [sp, #24]
  94:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakFilter = 0;
 212              		.loc 1 94 3 is_stmt 1 view .LVU77
 213              		.loc 1 94 36 is_stmt 0 view .LVU78
 214 00c0 0793     		str	r3, [sp, #28]
  95:Core/Src/tim.c ****   sBreakDeadTimeConfig.BreakAFMode = TIM_BREAK_AFMODE_INPUT;
 215              		.loc 1 95 3 is_stmt 1 view .LVU79
 216              		.loc 1 95 36 is_stmt 0 view .LVU80
 217 00c2 0893     		str	r3, [sp, #32]
  96:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 218              		.loc 1 96 3 is_stmt 1 view .LVU81
 219              		.loc 1 96 36 is_stmt 0 view .LVU82
 220 00c4 0993     		str	r3, [sp, #36]
  97:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 221              		.loc 1 97 3 is_stmt 1 view .LVU83
 222              		.loc 1 97 39 is_stmt 0 view .LVU84
 223 00c6 4FF00072 		mov	r2, #33554432
 224 00ca 0A92     		str	r2, [sp, #40]
  98:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2Filter = 0;
 225              		.loc 1 98 3 is_stmt 1 view .LVU85
 226              		.loc 1 98 37 is_stmt 0 view .LVU86
 227 00cc 0B93     		str	r3, [sp, #44]
  99:Core/Src/tim.c ****   sBreakDeadTimeConfig.Break2AFMode = TIM_BREAK_AFMODE_INPUT;
 228              		.loc 1 99 3 is_stmt 1 view .LVU87
 229              		.loc 1 99 37 is_stmt 0 view .LVU88
 230 00ce 0C93     		str	r3, [sp, #48]
 100:Core/Src/tim.c ****   sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 231              		.loc 1 100 3 is_stmt 1 view .LVU89
 232              		.loc 1 100 40 is_stmt 0 view .LVU90
 233 00d0 0D93     		str	r3, [sp, #52]
 101:Core/Src/tim.c ****   if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 234              		.loc 1 101 3 is_stmt 1 view .LVU91
 235              		.loc 1 101 7 is_stmt 0 view .LVU92
 236 00d2 01A9     		add	r1, sp, #4
 237 00d4 0D48     		ldr	r0, .L17
 238 00d6 FFF7FEFF 		bl	HAL_TIMEx_ConfigBreakDeadTime
 239              	.LVL7:
 240              		.loc 1 101 6 view .LVU93
 241 00da 98B9     		cbnz	r0, .L16
 242              	.L1:
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 7


 102:Core/Src/tim.c ****   {
 103:Core/Src/tim.c ****     Error_Handler();
 104:Core/Src/tim.c ****   }
 105:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_Init 2 */
 106:Core/Src/tim.c **** 
 107:Core/Src/tim.c ****   /* USER CODE END TIM1_Init 2 */
 108:Core/Src/tim.c **** 
 109:Core/Src/tim.c **** }
 243              		.loc 1 109 1 view .LVU94
 244 00dc 1CB0     		add	sp, sp, #112
 245              	.LCFI2:
 246              		.cfi_remember_state
 247              		.cfi_def_cfa_offset 8
 248              		@ sp needed
 249 00de 10BD     		pop	{r4, pc}
 250              	.L10:
 251              	.LCFI3:
 252              		.cfi_restore_state
  54:Core/Src/tim.c ****   }
 253              		.loc 1 54 5 is_stmt 1 view .LVU95
 254 00e0 FFF7FEFF 		bl	Error_Handler
 255              	.LVL8:
 256 00e4 B2E7     		b	.L2
 257              	.L11:
  59:Core/Src/tim.c ****   }
 258              		.loc 1 59 5 view .LVU96
 259 00e6 FFF7FEFF 		bl	Error_Handler
 260              	.LVL9:
 261 00ea B8E7     		b	.L3
 262              	.L12:
  63:Core/Src/tim.c ****   }
 263              		.loc 1 63 5 view .LVU97
 264 00ec FFF7FEFF 		bl	Error_Handler
 265              	.LVL10:
 266 00f0 BAE7     		b	.L4
 267              	.L13:
  70:Core/Src/tim.c ****   }
 268              		.loc 1 70 5 view .LVU98
 269 00f2 FFF7FEFF 		bl	Error_Handler
 270              	.LVL11:
 271 00f6 C1E7     		b	.L5
 272              	.L14:
  81:Core/Src/tim.c ****   }
 273              		.loc 1 81 5 view .LVU99
 274 00f8 FFF7FEFF 		bl	Error_Handler
 275              	.LVL12:
 276 00fc CEE7     		b	.L6
 277              	.L15:
  86:Core/Src/tim.c ****   }
 278              		.loc 1 86 5 view .LVU100
 279 00fe FFF7FEFF 		bl	Error_Handler
 280              	.LVL13:
 281 0102 D4E7     		b	.L7
 282              	.L16:
 103:Core/Src/tim.c ****   }
 283              		.loc 1 103 5 view .LVU101
 284 0104 FFF7FEFF 		bl	Error_Handler
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 8


 285              	.LVL14:
 286              		.loc 1 109 1 is_stmt 0 view .LVU102
 287 0108 E8E7     		b	.L1
 288              	.L18:
 289 010a 00BF     		.align	2
 290              	.L17:
 291 010c 00000000 		.word	htim1
 292 0110 002C0140 		.word	1073818624
 293              		.cfi_endproc
 294              	.LFE361:
 296              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
 297              		.align	1
 298              		.global	HAL_TIM_Base_MspInit
 299              		.syntax unified
 300              		.thumb
 301              		.thumb_func
 303              	HAL_TIM_Base_MspInit:
 304              	.LVL15:
 305              	.LFB362:
 110:Core/Src/tim.c **** 
 111:Core/Src/tim.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
 112:Core/Src/tim.c **** {
 306              		.loc 1 112 1 is_stmt 1 view -0
 307              		.cfi_startproc
 308              		@ args = 0, pretend = 0, frame = 8
 309              		@ frame_needed = 0, uses_anonymous_args = 0
 113:Core/Src/tim.c **** 
 114:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 310              		.loc 1 114 3 view .LVU104
 311              		.loc 1 114 20 is_stmt 0 view .LVU105
 312 0000 0268     		ldr	r2, [r0]
 313              		.loc 1 114 5 view .LVU106
 314 0002 0E4B     		ldr	r3, .L26
 315 0004 9A42     		cmp	r2, r3
 316 0006 00D0     		beq	.L25
 317 0008 7047     		bx	lr
 318              	.L25:
 112:Core/Src/tim.c **** 
 319              		.loc 1 112 1 view .LVU107
 320 000a 00B5     		push	{lr}
 321              	.LCFI4:
 322              		.cfi_def_cfa_offset 4
 323              		.cfi_offset 14, -4
 324 000c 83B0     		sub	sp, sp, #12
 325              	.LCFI5:
 326              		.cfi_def_cfa_offset 16
 115:Core/Src/tim.c ****   {
 116:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
 117:Core/Src/tim.c **** 
 118:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 0 */
 119:Core/Src/tim.c ****     /* TIM1 clock enable */
 120:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 327              		.loc 1 120 5 is_stmt 1 view .LVU108
 328              	.LBB2:
 329              		.loc 1 120 5 view .LVU109
 330              		.loc 1 120 5 view .LVU110
 331 000e 03F56443 		add	r3, r3, #58368
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 9


 332 0012 1A6E     		ldr	r2, [r3, #96]
 333 0014 42F40062 		orr	r2, r2, #2048
 334 0018 1A66     		str	r2, [r3, #96]
 335              		.loc 1 120 5 view .LVU111
 336 001a 1B6E     		ldr	r3, [r3, #96]
 337 001c 03F40063 		and	r3, r3, #2048
 338 0020 0193     		str	r3, [sp, #4]
 339              		.loc 1 120 5 view .LVU112
 340 0022 019B     		ldr	r3, [sp, #4]
 341              	.LBE2:
 342              		.loc 1 120 5 view .LVU113
 121:Core/Src/tim.c **** 
 122:Core/Src/tim.c ****     /* TIM1 interrupt Init */
 123:Core/Src/tim.c ****     HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 343              		.loc 1 123 5 view .LVU114
 344 0024 0022     		movs	r2, #0
 345 0026 1146     		mov	r1, r2
 346 0028 1B20     		movs	r0, #27
 347              	.LVL16:
 348              		.loc 1 123 5 is_stmt 0 view .LVU115
 349 002a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 350              	.LVL17:
 124:Core/Src/tim.c ****     HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 351              		.loc 1 124 5 is_stmt 1 view .LVU116
 352 002e 1B20     		movs	r0, #27
 353 0030 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 354              	.LVL18:
 125:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 126:Core/Src/tim.c **** 
 127:Core/Src/tim.c ****   /* USER CODE END TIM1_MspInit 1 */
 128:Core/Src/tim.c ****   }
 129:Core/Src/tim.c **** }
 355              		.loc 1 129 1 is_stmt 0 view .LVU117
 356 0034 03B0     		add	sp, sp, #12
 357              	.LCFI6:
 358              		.cfi_def_cfa_offset 4
 359              		@ sp needed
 360 0036 5DF804FB 		ldr	pc, [sp], #4
 361              	.L27:
 362 003a 00BF     		.align	2
 363              	.L26:
 364 003c 002C0140 		.word	1073818624
 365              		.cfi_endproc
 366              	.LFE362:
 368              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 369              		.align	1
 370              		.global	HAL_TIM_Base_MspDeInit
 371              		.syntax unified
 372              		.thumb
 373              		.thumb_func
 375              	HAL_TIM_Base_MspDeInit:
 376              	.LVL19:
 377              	.LFB363:
 130:Core/Src/tim.c **** 
 131:Core/Src/tim.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* tim_baseHandle)
 132:Core/Src/tim.c **** {
 378              		.loc 1 132 1 is_stmt 1 view -0
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 10


 379              		.cfi_startproc
 380              		@ args = 0, pretend = 0, frame = 0
 381              		@ frame_needed = 0, uses_anonymous_args = 0
 382              		.loc 1 132 1 is_stmt 0 view .LVU119
 383 0000 08B5     		push	{r3, lr}
 384              	.LCFI7:
 385              		.cfi_def_cfa_offset 8
 386              		.cfi_offset 3, -8
 387              		.cfi_offset 14, -4
 133:Core/Src/tim.c **** 
 134:Core/Src/tim.c ****   if(tim_baseHandle->Instance==TIM1)
 388              		.loc 1 134 3 is_stmt 1 view .LVU120
 389              		.loc 1 134 20 is_stmt 0 view .LVU121
 390 0002 0268     		ldr	r2, [r0]
 391              		.loc 1 134 5 view .LVU122
 392 0004 064B     		ldr	r3, .L32
 393 0006 9A42     		cmp	r2, r3
 394 0008 00D0     		beq	.L31
 395              	.LVL20:
 396              	.L28:
 135:Core/Src/tim.c ****   {
 136:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 137:Core/Src/tim.c **** 
 138:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 139:Core/Src/tim.c ****     /* Peripheral clock disable */
 140:Core/Src/tim.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 141:Core/Src/tim.c **** 
 142:Core/Src/tim.c ****     /* TIM1 interrupt Deinit */
 143:Core/Src/tim.c ****     HAL_NVIC_DisableIRQ(TIM1_CC_IRQn);
 144:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 145:Core/Src/tim.c **** 
 146:Core/Src/tim.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 147:Core/Src/tim.c ****   }
 148:Core/Src/tim.c **** }
 397              		.loc 1 148 1 view .LVU123
 398 000a 08BD     		pop	{r3, pc}
 399              	.LVL21:
 400              	.L31:
 140:Core/Src/tim.c **** 
 401              		.loc 1 140 5 is_stmt 1 view .LVU124
 402 000c 054A     		ldr	r2, .L32+4
 403 000e 136E     		ldr	r3, [r2, #96]
 404 0010 23F40063 		bic	r3, r3, #2048
 405 0014 1366     		str	r3, [r2, #96]
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 406              		.loc 1 143 5 view .LVU125
 407 0016 1B20     		movs	r0, #27
 408              	.LVL22:
 143:Core/Src/tim.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 409              		.loc 1 143 5 is_stmt 0 view .LVU126
 410 0018 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 411              	.LVL23:
 412              		.loc 1 148 1 view .LVU127
 413 001c F5E7     		b	.L28
 414              	.L33:
 415 001e 00BF     		.align	2
 416              	.L32:
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 11


 417 0020 002C0140 		.word	1073818624
 418 0024 00100240 		.word	1073876992
 419              		.cfi_endproc
 420              	.LFE363:
 422              		.global	htim1
 423              		.section	.bss.htim1,"aw",%nobits
 424              		.align	2
 427              	htim1:
 428 0000 00000000 		.space	76
 428      00000000 
 428      00000000 
 428      00000000 
 428      00000000 
 429              		.text
 430              	.Letext0:
 431              		.file 2 "Drivers/CMSIS/Device/ST/STM32G4xx/Include/stm32g474xx.h"
 432              		.file 3 "c:\\program files\\vs_code\\vscodestmtools\\arm-none-eabi-gcc\\12.2.1-1.2.1\\.content\\ar
 433              		.file 4 "c:\\program files\\vs_code\\vscodestmtools\\arm-none-eabi-gcc\\12.2.1-1.2.1\\.content\\ar
 434              		.file 5 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_def.h"
 435              		.file 6 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_dma.h"
 436              		.file 7 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim.h"
 437              		.file 8 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_cortex.h"
 438              		.file 9 "Drivers/STM32G4xx_HAL_Driver/Inc/stm32g4xx_hal_tim_ex.h"
 439              		.file 10 "Core/Inc/tim.h"
 440              		.file 11 "Core/Inc/main.h"
 441              		.file 12 "<built-in>"
ARM GAS  C:\Users\T1\AppData\Local\Temp\cc54fbGU.s 			page 12


DEFINED SYMBOLS
                            *ABS*:0000000000000000 tim.c
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:21     .text.MX_TIM1_Init:0000000000000000 $t
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:27     .text.MX_TIM1_Init:0000000000000000 MX_TIM1_Init
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:291    .text.MX_TIM1_Init:000000000000010c $d
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:427    .bss.htim1:0000000000000000 htim1
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:297    .text.HAL_TIM_Base_MspInit:0000000000000000 $t
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:303    .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:364    .text.HAL_TIM_Base_MspInit:000000000000003c $d
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:369    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:375    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:417    .text.HAL_TIM_Base_MspDeInit:0000000000000020 $d
C:\Users\T1\AppData\Local\Temp\cc54fbGU.s:424    .bss.htim1:0000000000000000 $d

UNDEFINED SYMBOLS
memset
HAL_TIM_Base_Init
HAL_TIM_ConfigClockSource
HAL_TIM_OC_Init
HAL_TIMEx_MasterConfigSynchronization
HAL_TIM_OC_ConfigChannel
HAL_TIMEx_ConfigBreakDeadTime
Error_Handler
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
