QuestaSim-64 vopt 2022.2_1 Compiler 2022.05 May 19 2022
Start time: 17:23:10 on Jun 23,2023
vopt tb -o design_unit 

Top level modules:
	tb

Analyzing design...
-- Loading module tb
-- Loading module top
-- Loading interface I
** Error (suppressible): testcases/alwaysff_packed_svi_dotnamePortCon.sv(33): (vopt-2912) Port 'i_a' not found in module 'I' (1st connection).
** Error (suppressible): testcases/alwaysff_packed_svi_dotnamePortCon.sv(33): (vopt-2912) Port 'i_clk' not found in module 'I' (2nd connection).
** Error (suppressible): testcases/alwaysff_packed_svi_dotnamePortCon.sv(33): (vopt-2912) Port 'o_a' not found in module 'I' (3rd connection).
** Warning: testbench/tb.sv(3): (vopt-2685) [TFMPC] - Too few port connections for 'u_DUT'.  Expected 3, found 0.
Optimization failed
End time: 17:23:11 on Jun 23,2023, Elapsed time: 0:00:01
Errors: 3, Warnings: 1
FAILURE
