Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Jun 28 13:53:27 2025
| Host         : DESKTOP-OVHT03F running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I46F5SPSoCTOP_timing_summary_routed.rpt -pb RV32I46F5SPSoCTOP_timing_summary_routed.pb -rpx RV32I46F5SPSoCTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I46F5SPSoCTOP
| Device       : 7a200t-sbg484
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                                                                            Violations  
---------  --------  -----------------------------------------------------------------------------------------------------  ----------  
SYNTH-5    Warning   Mapped onto distributed RAM because of timing constraints                                              128         
TIMING-10  Warning   Missing property on synchronizer                                                                       1           
TIMING-47  Warning   False path, asynchronous clock group or max delay datapath only constraint between synchronous clocks  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There are 0 input ports with no input delay specified.

 There is 1 input port with no input delay but user has a false path constraint. (MEDIUM)


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.518        0.000                      0                 9331        0.106        0.000                      0                 9331        4.500        0.000                       0                  1924  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         
  clk_50mhz  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         8.961        0.000                      0                    1        0.376        0.000                      0                    1        4.500        0.000                       0                     2  
  clk_50mhz         4.518        0.000                      0                 8180        0.106        0.000                      0                 8180        8.950        0.000                       0                  1922  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_50mhz          clk_50mhz               13.325        0.000                      0                 1150        0.347        0.000                      0                 1150  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_50mhz     
(none)        sys_clk_pin   clk_50mhz     
(none)                      sys_clk_pin   
(none)        clk_50mhz     sys_clk_pin   


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_50mhz                   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        8.961ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.376ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.961ns  (required time - arrival time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.034ns  (logic 0.438ns (42.377%)  route 0.596ns (57.623%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns = ( 13.989 - 10.000 ) 
    Source Clock Delay      (SCD):    4.247ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.596     5.183    clk_50mhz_unbuffered
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.097     5.280 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     5.280    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    R4                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    11.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    12.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    12.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    13.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism              0.258    14.247    
                         clock uncertainty           -0.035    14.211    
    SLICE_X83Y146        FDCE (Setup_fdce_C_D)        0.030    14.241    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         14.241    
                         arrival time                          -5.280    
  -------------------------------------------------------------------
                         slack                                  8.961    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.376ns  (arrival time - required time)
  Source:                 clk_50mhz_unbuffered_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_50mhz_unbuffered_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.865%)  route 0.281ns (60.135%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 f  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.281     1.931    clk_50mhz_unbuffered
    SLICE_X83Y146        LUT1 (Prop_lut1_I0_O)        0.045     1.976 r  clk_50mhz_unbuffered_i_1/O
                         net (fo=1, routed)           0.000     1.976    clk_50mhz_unbuffered_i_1_n_0
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C
                         clock pessimism             -0.518     1.510    
    SLICE_X83Y146        FDCE (Hold_fdce_C_D)         0.091     1.601    clk_50mhz_unbuffered_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.376    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X83Y146  clk_50mhz_unbuffered_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack        4.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.950ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[24]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 2.620ns (17.327%)  route 12.501ns (82.673%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          1.124    21.757    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X25Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.366    26.153    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X25Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[24]/C
                         clock pessimism              0.449    26.602    
                         clock uncertainty           -0.035    26.567    
    SLICE_X25Y94         FDCE (Setup_fdce_C_CE)      -0.292    26.275    rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[24]
  -------------------------------------------------------------------
                         required time                         26.275    
                         arrival time                         -21.757    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[28]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 2.620ns (17.327%)  route 12.501ns (82.673%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          1.124    21.757    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X25Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.366    26.153    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X25Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[28]/C
                         clock pessimism              0.449    26.602    
                         clock uncertainty           -0.035    26.567    
    SLICE_X25Y94         FDCE (Setup_fdce_C_CE)      -0.292    26.275    rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[28]
  -------------------------------------------------------------------
                         required time                         26.275    
                         arrival time                         -21.757    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 2.620ns (17.327%)  route 12.501ns (82.673%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          1.124    21.757    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X25Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.366    26.153    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X25Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[16]/C
                         clock pessimism              0.449    26.602    
                         clock uncertainty           -0.035    26.567    
    SLICE_X25Y94         FDCE (Setup_fdce_C_CE)      -0.292    26.275    rv32i46f_5sp_debug/if_id_register/ID_pc_reg[16]
  -------------------------------------------------------------------
                         required time                         26.275    
                         arrival time                         -21.757    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.518ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_reg[22]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.121ns  (logic 2.620ns (17.327%)  route 12.501ns (82.673%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          1.124    21.757    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X25Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.366    26.153    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X25Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[22]/C
                         clock pessimism              0.449    26.602    
                         clock uncertainty           -0.035    26.567    
    SLICE_X25Y94         FDCE (Setup_fdce_C_CE)      -0.292    26.275    rv32i46f_5sp_debug/if_id_register/ID_pc_reg[22]
  -------------------------------------------------------------------
                         required time                         26.275    
                         arrival time                         -21.757    
  -------------------------------------------------------------------
                         slack                                  4.518    

Slack (MET) :             4.626ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_reg[29]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.013ns  (logic 2.620ns (17.452%)  route 12.393ns (82.548%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          1.016    21.649    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X27Y96         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.366    26.153    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X27Y96         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[29]/C
                         clock pessimism              0.449    26.602    
                         clock uncertainty           -0.035    26.567    
    SLICE_X27Y96         FDCE (Setup_fdce_C_CE)      -0.292    26.275    rv32i46f_5sp_debug/if_id_register/ID_pc_reg[29]
  -------------------------------------------------------------------
                         required time                         26.275    
                         arrival time                         -21.649    
  -------------------------------------------------------------------
                         slack                                  4.626    

Slack (MET) :             4.637ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[30]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        15.001ns  (logic 2.620ns (17.465%)  route 12.381ns (82.535%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.153ns = ( 26.153 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          1.005    21.638    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X24Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.366    26.153    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X24Y94         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[30]/C
                         clock pessimism              0.449    26.602    
                         clock uncertainty           -0.035    26.567    
    SLICE_X24Y94         FDCE (Setup_fdce_C_CE)      -0.292    26.275    rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[30]
  -------------------------------------------------------------------
                         required time                         26.275    
                         arrival time                         -21.638    
  -------------------------------------------------------------------
                         slack                                  4.637    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[31]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.957ns  (logic 2.620ns (17.517%)  route 12.337ns (82.483%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.152ns = ( 26.152 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          0.960    21.593    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X26Y91         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[31]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.365    26.152    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X26Y91         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[31]/C
                         clock pessimism              0.449    26.601    
                         clock uncertainty           -0.035    26.566    
    SLICE_X26Y91         FDCE (Setup_fdce_C_CE)      -0.292    26.274    rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[31]
  -------------------------------------------------------------------
                         required time                         26.274    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_reg[19]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.957ns  (logic 2.620ns (17.517%)  route 12.337ns (82.483%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.152ns = ( 26.152 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          0.960    21.593    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X26Y91         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.365    26.152    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X26Y91         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[19]/C
                         clock pessimism              0.449    26.601    
                         clock uncertainty           -0.035    26.566    
    SLICE_X26Y91         FDCE (Setup_fdce_C_CE)      -0.292    26.274    rv32i46f_5sp_debug/if_id_register/ID_pc_reg[19]
  -------------------------------------------------------------------
                         required time                         26.274    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.681ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_reg[20]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.957ns  (logic 2.620ns (17.517%)  route 12.337ns (82.483%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.152ns = ( 26.152 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          0.960    21.593    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X26Y91         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.365    26.152    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X26Y91         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_reg[20]/C
                         clock pessimism              0.449    26.601    
                         clock uncertainty           -0.035    26.566    
    SLICE_X26Y91         FDCE (Setup_fdce_C_CE)      -0.292    26.274    rv32i46f_5sp_debug/if_id_register/ID_pc_reg[20]
  -------------------------------------------------------------------
                         required time                         26.274    
                         arrival time                         -21.593    
  -------------------------------------------------------------------
                         slack                                  4.681    

Slack (MET) :             4.720ns  (required time - arrival time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[21]/CE
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        14.955ns  (logic 2.620ns (17.519%)  route 12.335ns (82.481%))
  Logic Levels:           18  (LUT4=3 LUT5=2 LUT6=10 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.158ns = ( 26.158 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X15Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y78         FDCE (Prop_fdce_C_Q)         0.341     6.977 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__1/Q
                         net (fo=129, routed)         1.211     8.188    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/A0
    SLICE_X10Y70         RAMS64E (Prop_rams64e_ADR0_O)
                                                      0.097     8.285 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.285    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/OD
    SLICE_X10Y70         MUXF7 (Prop_muxf7_I0_O)      0.182     8.467 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F7.B/O
                         net (fo=1, routed)           0.000     8.467    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/O0
    SLICE_X10Y70         MUXF8 (Prop_muxf8_I0_O)      0.075     8.542 f  rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15/F8/O
                         net (fo=1, routed)           0.599     9.141    rv32i46f_5sp_debug/data_memory/memory_reg_768_1023_15_15_n_0
    SLICE_X11Y72         LUT6 (Prop_lut6_I0_O)        0.230     9.371 f  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_15_15_i_2/O
                         net (fo=8, routed)           1.077    10.449    rv32i46f_5sp_debug/data_memory/data_memory_read_data[15]
    SLICE_X14Y90         LUT4 (Prop_lut4_I2_O)        0.113    10.562 f  rv32i46f_5sp_debug/data_memory/WB_byte_enable_logic_register_file_write_data[31]_i_3/O
                         net (fo=27, routed)          0.443    11.005    rv32i46f_5sp_debug/ex_mem_register/WB_byte_enable_logic_register_file_write_data_reg[16]
    SLICE_X14Y94         LUT6 (Prop_lut6_I2_O)        0.234    11.239 f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_23/O
                         net (fo=1, routed)           0.440    11.678    rv32i46f_5sp_debug/ex_mem_register/byte_enable_logic_register_file_write_data[30]
    SLICE_X20Y96         LUT6 (Prop_lut6_I3_O)        0.097    11.775 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result[30]_i_17/O
                         net (fo=3, routed)           0.283    12.058    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_5
    SLICE_X21Y96         LUT5 (Prop_lut5_I2_O)        0.097    12.155 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[30]_i_12/O
                         net (fo=27, routed)          1.502    13.657    rv32i46f_5sp_debug/mem_wb_register/WB_rd_reg[0]_14
    SLICE_X42Y99         LUT5 (Prop_lut5_I0_O)        0.097    13.754 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26/O
                         net (fo=4, routed)           0.581    14.335    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[22]_i_26_n_0
    SLICE_X45Y99         LUT6 (Prop_lut6_I3_O)        0.097    14.432 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23/O
                         net (fo=2, routed)           0.706    15.138    rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[18]_i_23_n_0
    SLICE_X41Y97         LUT6 (Prop_lut6_I2_O)        0.097    15.235 f  rv32i46f_5sp_debug/mem_wb_register/MEM_alu_result[17]_i_13/O
                         net (fo=2, routed)           0.301    15.536    rv32i46f_5sp_debug/id_ex_register/data9[4]
    SLICE_X40Y97         LUT6 (Prop_lut6_I1_O)        0.097    15.633 f  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29/O
                         net (fo=1, routed)           0.704    16.336    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_29_n_0
    SLICE_X38Y97         LUT6 (Prop_lut6_I0_O)        0.097    16.433 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16/O
                         net (fo=1, routed)           0.848    17.281    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_16_n_0
    SLICE_X31Y93         LUT6 (Prop_lut6_I1_O)        0.097    17.378 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8/O
                         net (fo=1, routed)           0.636    18.014    rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_8_n_0
    SLICE_X40Y91         LUT6 (Prop_lut6_I5_O)        0.097    18.111 r  rv32i46f_5sp_debug/id_ex_register/prediction_counter[1]_i_3/O
                         net (fo=2, routed)           0.533    18.644    rv32i46f_5sp_debug/id_ex_register/alu_zero
    SLICE_X39Y85         LUT6 (Prop_lut6_I4_O)        0.097    18.741 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_6/O
                         net (fo=35, routed)          0.692    19.433    rv32i46f_5sp_debug/id_ex_register/branch_prediction_miss
    SLICE_X33Y82         LUT4 (Prop_lut4_I1_O)        0.113    19.546 r  rv32i46f_5sp_debug/id_ex_register/ID_pc[31]_i_4/O
                         net (fo=94, routed)          0.822    20.368    rv32i46f_5sp_debug/exception_detector/IF_ID_flush
    SLICE_X36Y79         LUT4 (Prop_lut4_I3_O)        0.265    20.633 r  rv32i46f_5sp_debug/exception_detector/ID_pc[31]_i_1/O
                         net (fo=95, routed)          0.959    21.591    rv32i46f_5sp_debug/if_id_register/E[0]
    SLICE_X22Y93         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.371    26.158    rv32i46f_5sp_debug/if_id_register/clk_50mhz
    SLICE_X22Y93         FDCE                                         r  rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[21]/C
                         clock pessimism              0.449    26.607    
                         clock uncertainty           -0.035    26.572    
    SLICE_X22Y93         FDCE (Setup_fdce_C_CE)      -0.261    26.311    rv32i46f_5sp_debug/if_id_register/ID_pc_plus_4_reg[21]
  -------------------------------------------------------------------
                         required time                         26.311    
                         arrival time                         -21.591    
  -------------------------------------------------------------------
                         slack                                  4.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 button_controller/step_pulse_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_step_state_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.209ns (37.243%)  route 0.352ns (62.757%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.587     2.511    button_controller/clk_50mhz
    SLICE_X48Y100        FDCE                                         r  button_controller/step_pulse_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.164     2.675 r  button_controller/step_pulse_reg_reg/Q
                         net (fo=3, routed)           0.352     3.027    button_controller/step_pulse
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.045     3.072 r  button_controller/FSM_onehot_step_state[1]_i_1/O
                         net (fo=1, routed)           0.000     3.072    button_controller_n_5
    SLICE_X48Y96         FDCE                                         r  FSM_onehot_step_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.926     3.439    clk_50mhz
    SLICE_X48Y96         FDCE                                         r  FSM_onehot_step_state_reg[1]/C
                         clock pessimism             -0.594     2.845    
    SLICE_X48Y96         FDCE (Hold_fdce_C_D)         0.121     2.966    FSM_onehot_step_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.966    
                         arrival time                           3.072    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_A/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.500%)  route 0.293ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.683     2.608    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_fdce_C_Q)         0.141     2.749 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/Q
                         net (fo=129, routed)         0.293     3.041    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/A1
    SLICE_X14Y78         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_A/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.957     3.470    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/WCLK
    SLICE_X14Y78         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_A/CLK
                         clock pessimism             -0.849     2.622    
    SLICE_X14Y78         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.931    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_A
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_B/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.500%)  route 0.293ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.683     2.608    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_fdce_C_Q)         0.141     2.749 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/Q
                         net (fo=129, routed)         0.293     3.041    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/A1
    SLICE_X14Y78         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_B/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.957     3.470    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/WCLK
    SLICE_X14Y78         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_B/CLK
                         clock pessimism             -0.849     2.622    
    SLICE_X14Y78         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.931    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_B
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_C/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.500%)  route 0.293ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.683     2.608    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_fdce_C_Q)         0.141     2.749 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/Q
                         net (fo=129, routed)         0.293     3.041    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/A1
    SLICE_X14Y78         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_C/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.957     3.470    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/WCLK
    SLICE_X14Y78         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_C/CLK
                         clock pessimism             -0.849     2.622    
    SLICE_X14Y78         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.931    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_C
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_D/ADR1
                            (rising edge-triggered cell RAMS64E clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.500%)  route 0.293ns (67.500%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.470ns
    Source Clock Delay      (SCD):    2.608ns
    Clock Pessimism Removal (CPR):    0.849ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.683     2.608    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y78         FDCE (Prop_fdce_C_Q)         0.141     2.749 r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/Q
                         net (fo=129, routed)         0.293     3.041    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/A1
    SLICE_X14Y78         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_D/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.957     3.470    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/WCLK
    SLICE_X14Y78         RAMS64E                                      r  rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_D/CLK
                         clock pessimism             -0.849     2.622    
    SLICE_X14Y78         RAMS64E (Hold_rams64e_CLK_ADR1)
                                                      0.309     2.931    rv32i46f_5sp_debug/data_memory/memory_reg_0_255_19_19/RAMS64E_D
  -------------------------------------------------------------------
                         required time                         -2.931    
                         arrival time                           3.041    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 button_controller/step_pulse_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            FSM_onehot_step_state_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.209ns (36.636%)  route 0.361ns (63.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.334ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.439ns
    Source Clock Delay      (SCD):    2.511ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.587     2.511    button_controller/clk_50mhz
    SLICE_X48Y100        FDCE                                         r  button_controller/step_pulse_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y100        FDCE (Prop_fdce_C_Q)         0.164     2.675 f  button_controller/step_pulse_reg_reg/Q
                         net (fo=3, routed)           0.361     3.036    button_controller/step_pulse
    SLICE_X48Y96         LUT4 (Prop_lut4_I2_O)        0.045     3.081 r  button_controller/FSM_onehot_step_state[0]_i_1/O
                         net (fo=1, routed)           0.000     3.081    button_controller_n_6
    SLICE_X48Y96         FDPE                                         r  FSM_onehot_step_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.926     3.439    clk_50mhz
    SLICE_X48Y96         FDPE                                         r  FSM_onehot_step_state_reg[0]/C
                         clock pessimism             -0.594     2.845    
    SLICE_X48Y96         FDPE (Hold_fdpe_C_D)         0.120     2.965    FSM_onehot_step_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.965    
                         arrival time                           3.081    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_imm_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.099%)  route 0.065ns (25.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.436ns
    Source Clock Delay      (SCD):    2.574ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.649     2.574    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X43Y87         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_imm_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y87         FDCE (Prop_fdce_C_Q)         0.141     2.715 r  rv32i46f_5sp_debug/ex_mem_register/MEM_imm_reg[13]/Q
                         net (fo=2, routed)           0.065     2.780    rv32i46f_5sp_debug/ex_mem_register/MEM_imm[13]
    SLICE_X42Y87         LUT2 (Prop_lut2_I0_O)        0.045     2.825 r  rv32i46f_5sp_debug/ex_mem_register/WB_imm[13]_i_1/O
                         net (fo=1, routed)           0.000     2.825    rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[31]_0[13]
    SLICE_X42Y87         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.923     3.436    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X42Y87         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[13]/C
                         clock pessimism             -0.850     2.587    
    SLICE_X42Y87         FDCE (Hold_fdce_C_D)         0.120     2.707    rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.707    
                         arrival time                           2.825    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/ex_mem_register/MEM_imm_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.718%)  route 0.066ns (26.282%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.481ns
    Source Clock Delay      (SCD):    2.617ns
    Clock Pessimism Removal (CPR):    0.852ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.692     2.617    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X19Y90         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_imm_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y90         FDCE (Prop_fdce_C_Q)         0.141     2.758 r  rv32i46f_5sp_debug/ex_mem_register/MEM_imm_reg[22]/Q
                         net (fo=2, routed)           0.066     2.824    rv32i46f_5sp_debug/ex_mem_register/MEM_imm[22]
    SLICE_X18Y90         LUT2 (Prop_lut2_I0_O)        0.045     2.869 r  rv32i46f_5sp_debug/ex_mem_register/WB_imm[22]_i_1/O
                         net (fo=1, routed)           0.000     2.869    rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[31]_0[22]
    SLICE_X18Y90         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.968     3.481    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X18Y90         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[22]/C
                         clock pessimism             -0.852     2.630    
    SLICE_X18Y90         FDCE (Hold_fdce_C_D)         0.120     2.750    rv32i46f_5sp_debug/mem_wb_register/WB_imm_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.750    
                         arrival time                           2.869    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_pc_plus_4_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.186ns (78.908%)  route 0.050ns (21.092%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.468ns
    Source Clock Delay      (SCD):    2.606ns
    Clock Pessimism Removal (CPR):    0.850ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.681     2.606    rv32i46f_5sp_debug/id_ex_register/clk_50mhz
    SLICE_X34Y84         FDCE                                         r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y84         FDCE (Prop_fdce_C_Q)         0.141     2.747 r  rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4_reg[7]/Q
                         net (fo=1, routed)           0.050     2.796    rv32i46f_5sp_debug/id_ex_register/EX_pc_plus_4[7]
    SLICE_X35Y84         LUT2 (Prop_lut2_I0_O)        0.045     2.841 r  rv32i46f_5sp_debug/id_ex_register/MEM_pc_plus_4[7]_i_1/O
                         net (fo=1, routed)           0.000     2.841    rv32i46f_5sp_debug/ex_mem_register/MEM_pc_plus_4_reg[31]_2[7]
    SLICE_X35Y84         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_pc_plus_4_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.955     3.468    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X35Y84         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_pc_plus_4_reg[7]/C
                         clock pessimism             -0.850     2.619    
    SLICE_X35Y84         FDCE (Hold_fdce_C_D)         0.092     2.711    rv32i46f_5sp_debug/ex_mem_register/MEM_pc_plus_4_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.711    
                         arrival time                           2.841    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 button_controller/button_prev_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_rising_edge_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.186ns (68.381%)  route 0.086ns (31.619%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    2.552ns
    Clock Pessimism Removal (CPR):    0.848ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.628     2.552    button_controller/clk_50mhz
    SLICE_X13Y102        FDCE                                         r  button_controller/button_prev_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y102        FDCE (Prop_fdce_C_Q)         0.141     2.693 f  button_controller/button_prev_reg[2]/Q
                         net (fo=1, routed)           0.086     2.779    button_controller/button_prev[2]
    SLICE_X12Y102        LUT2 (Prop_lut2_I1_O)        0.045     2.824 r  button_controller/button_rising_edge[2]_i_1/O
                         net (fo=1, routed)           0.000     2.824    button_controller/button_rising_edge[2]_i_1_n_0
    SLICE_X12Y102        FDCE                                         r  button_controller/button_rising_edge_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.900     3.413    button_controller/clk_50mhz
    SLICE_X12Y102        FDCE                                         r  button_controller/button_rising_edge_reg[2]/C
                         clock pessimism             -0.848     2.565    
    SLICE_X12Y102        FDCE (Hold_fdce_C_D)         0.120     2.685    button_controller/button_rising_edge_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.685    
                         arrival time                           2.824    
  -------------------------------------------------------------------
                         slack                                  0.139    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50mhz
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50mhz_bufg/O }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X48Y96   FSM_onehot_step_state_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X48Y96   FSM_onehot_step_state_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X48Y96   FSM_onehot_step_state_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X48Y96   cpu_clk_enable_reg/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X55Y110  reset_sync_reg[0]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X55Y110  reset_sync_reg[1]/C
Min Period        n/a     FDPE/C       n/a            1.000         20.000      19.000     SLICE_X36Y97   reset_sync_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X10Y95   button_controller/alu_trigger_reg_reg/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X44Y102  button_controller/button_prev_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         20.000      19.000     SLICE_X40Y101  button_controller/button_prev_reg[1]/C
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X20Y74   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X20Y74   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_A/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_B/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_C/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X22Y71   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_0_0/RAMS64E_D/CLK
High Pulse Width  Slow    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X20Y74   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK  n/a            1.050         10.000      8.950      SLICE_X20Y74   rv32i46f_5sp_debug/data_memory/memory_reg_0_255_10_10/RAMS64E_A/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_50mhz
  To Clock:  clk_50mhz

Setup :            0  Failing Endpoints,  Worst Slack       13.325ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.347ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.393ns (6.231%)  route 5.914ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 26.148 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.914    12.944    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X13Y78         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.361    26.148    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep/C
                         clock pessimism              0.449    26.597    
                         clock uncertainty           -0.035    26.562    
    SLICE_X13Y78         FDCE (Recov_fdce_C_CLR)     -0.293    26.269    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep
  -------------------------------------------------------------------
                         required time                         26.269    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.393ns (6.231%)  route 5.914ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 26.148 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.914    12.944    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X13Y78         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.361    26.148    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0/C
                         clock pessimism              0.449    26.597    
                         clock uncertainty           -0.035    26.562    
    SLICE_X13Y78         FDCE (Recov_fdce_C_CLR)     -0.293    26.269    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                         26.269    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__1/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.393ns (6.231%)  route 5.914ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 26.148 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.914    12.944    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X13Y78         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.361    26.148    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__1/C
                         clock pessimism              0.449    26.597    
                         clock uncertainty           -0.035    26.562    
    SLICE_X13Y78         FDCE (Recov_fdce_C_CLR)     -0.293    26.269    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                         26.269    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.325ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.307ns  (logic 0.393ns (6.231%)  route 5.914ns (93.769%))
  Logic Levels:           0  
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.148ns = ( 26.148 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.914    12.944    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X13Y78         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.361    26.148    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y78         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2/C
                         clock pessimism              0.449    26.597    
                         clock uncertainty           -0.035    26.562    
    SLICE_X13Y78         FDCE (Recov_fdce_C_CLR)     -0.293    26.269    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[1]_rep__2
  -------------------------------------------------------------------
                         required time                         26.269    
                         arrival time                         -12.944    
  -------------------------------------------------------------------
                         slack                                 13.325    

Slack (MET) :             13.535ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__0/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.101ns  (logic 0.393ns (6.442%)  route 5.708ns (93.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.151ns = ( 26.151 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.708    12.737    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X13Y80         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.364    26.151    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X13Y80         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__0/C
                         clock pessimism              0.449    26.600    
                         clock uncertainty           -0.035    26.565    
    SLICE_X13Y80         FDCE (Recov_fdce_C_CLR)     -0.293    26.272    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                         26.272    
                         arrival time                         -12.737    
  -------------------------------------------------------------------
                         slack                                 13.535    

Slack (MET) :             13.562ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/ex_mem_register/MEM_read_data2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        6.072ns  (logic 0.393ns (6.473%)  route 5.679ns (93.527%))
  Logic Levels:           0  
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.149ns = ( 26.149 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.679    12.708    rv32i46f_5sp_debug/ex_mem_register/MEM_alu_result_reg[0]_rep__2_0
    SLICE_X19Y79         FDCE                                         f  rv32i46f_5sp_debug/ex_mem_register/MEM_read_data2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.362    26.149    rv32i46f_5sp_debug/ex_mem_register/clk_50mhz
    SLICE_X19Y79         FDCE                                         r  rv32i46f_5sp_debug/ex_mem_register/MEM_read_data2_reg[6]/C
                         clock pessimism              0.449    26.598    
                         clock uncertainty           -0.035    26.563    
    SLICE_X19Y79         FDCE (Recov_fdce_C_CLR)     -0.293    26.270    rv32i46f_5sp_debug/ex_mem_register/MEM_read_data2_reg[6]
  -------------------------------------------------------------------
                         required time                         26.270    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                 13.562    

Slack (MET) :             13.629ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/csr_read_out_reg[12]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.393ns (6.630%)  route 5.534ns (93.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 26.072 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.534    12.564    rv32i46f_5sp_debug/csr_file/csr_write_enable_buffer_reg_0
    SLICE_X43Y85         FDCE                                         f  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.285    26.072    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X43Y85         FDCE                                         r  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[12]/C
                         clock pessimism              0.449    26.521    
                         clock uncertainty           -0.035    26.486    
    SLICE_X43Y85         FDCE (Recov_fdce_C_CLR)     -0.293    26.193    rv32i46f_5sp_debug/csr_file/csr_read_out_reg[12]
  -------------------------------------------------------------------
                         required time                         26.193    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                 13.629    

Slack (MET) :             13.629ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/csr_read_out_reg[30]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.393ns (6.630%)  route 5.534ns (93.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 26.072 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.534    12.564    rv32i46f_5sp_debug/csr_file/csr_write_enable_buffer_reg_0
    SLICE_X43Y85         FDCE                                         f  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.285    26.072    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X43Y85         FDCE                                         r  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[30]/C
                         clock pessimism              0.449    26.521    
                         clock uncertainty           -0.035    26.486    
    SLICE_X43Y85         FDCE (Recov_fdce_C_CLR)     -0.293    26.193    rv32i46f_5sp_debug/csr_file/csr_read_out_reg[30]
  -------------------------------------------------------------------
                         required time                         26.193    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                 13.629    

Slack (MET) :             13.629ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/csr_file/csr_read_out_reg[9]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.393ns (6.630%)  route 5.534ns (93.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 26.072 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.534    12.564    rv32i46f_5sp_debug/csr_file/csr_write_enable_buffer_reg_0
    SLICE_X43Y85         FDCE                                         f  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.285    26.072    rv32i46f_5sp_debug/csr_file/clk_50mhz
    SLICE_X43Y85         FDCE                                         r  rv32i46f_5sp_debug/csr_file/csr_read_out_reg[9]/C
                         clock pessimism              0.449    26.521    
                         clock uncertainty           -0.035    26.486    
    SLICE_X43Y85         FDCE (Recov_fdce_C_CLR)     -0.293    26.193    rv32i46f_5sp_debug/csr_file/csr_read_out_reg[9]
  -------------------------------------------------------------------
                         required time                         26.193    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                 13.629    

Slack (MET) :             13.695ns  (required time - arrival time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rv32i46f_5sp_debug/mem_wb_register/WB_csr_read_data_reg[10]/CLR
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50mhz rise@20.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        5.927ns  (logic 0.393ns (6.630%)  route 5.534ns (93.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.072ns = ( 26.072 - 20.000 ) 
    Source Clock Delay      (SCD):    6.636ns
    Clock Pessimism Removal (CPR):    0.449ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.465     6.636    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.393     7.029 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        5.534    12.564    rv32i46f_5sp_debug/mem_wb_register/WB_byte_enable_logic_register_file_write_data_reg[0]_1
    SLICE_X42Y85         FDCE                                         f  rv32i46f_5sp_debug/mem_wb_register/WB_csr_read_data_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                     20.000    20.000 r  
    R4                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256    21.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514    22.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072    22.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147    23.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274    24.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453    24.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072    24.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.285    26.072    rv32i46f_5sp_debug/mem_wb_register/clk_50mhz
    SLICE_X42Y85         FDCE                                         r  rv32i46f_5sp_debug/mem_wb_register/WB_csr_read_data_reg[10]/C
                         clock pessimism              0.449    26.521    
                         clock uncertainty           -0.035    26.486    
    SLICE_X42Y85         FDCE (Recov_fdce_C_CLR)     -0.227    26.259    rv32i46f_5sp_debug/mem_wb_register/WB_csr_read_data_reg[10]
  -------------------------------------------------------------------
                         required time                         26.259    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                 13.695    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][0]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.071%)  route 0.291ns (63.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.291     3.063    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X38Y102        FDCE                                         f  button_controller/debounce_counter_reg[1][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.889     3.402    button_controller/clk_50mhz
    SLICE_X38Y102        FDCE                                         r  button_controller/debounce_counter_reg[1][0]/C
                         clock pessimism             -0.594     2.808    
    SLICE_X38Y102        FDCE (Remov_fdce_C_CLR)     -0.092     2.716    button_controller/debounce_counter_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][1]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.071%)  route 0.291ns (63.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.291     3.063    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X38Y102        FDCE                                         f  button_controller/debounce_counter_reg[1][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.889     3.402    button_controller/clk_50mhz
    SLICE_X38Y102        FDCE                                         r  button_controller/debounce_counter_reg[1][1]/C
                         clock pessimism             -0.594     2.808    
    SLICE_X38Y102        FDCE (Remov_fdce_C_CLR)     -0.092     2.716    button_controller/debounce_counter_reg[1][1]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][2]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.071%)  route 0.291ns (63.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.291     3.063    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X38Y102        FDCE                                         f  button_controller/debounce_counter_reg[1][2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.889     3.402    button_controller/clk_50mhz
    SLICE_X38Y102        FDCE                                         r  button_controller/debounce_counter_reg[1][2]/C
                         clock pessimism             -0.594     2.808    
    SLICE_X38Y102        FDCE (Remov_fdce_C_CLR)     -0.092     2.716    button_controller/debounce_counter_reg[1][2]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.347ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][4]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.164ns (36.071%)  route 0.291ns (63.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.291     3.063    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X38Y102        FDCE                                         f  button_controller/debounce_counter_reg[1][4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.889     3.402    button_controller/clk_50mhz
    SLICE_X38Y102        FDCE                                         r  button_controller/debounce_counter_reg[1][4]/C
                         clock pessimism             -0.594     2.808    
    SLICE_X38Y102        FDCE (Remov_fdce_C_CLR)     -0.092     2.716    button_controller/debounce_counter_reg[1][4]
  -------------------------------------------------------------------
                         required time                         -2.716    
                         arrival time                           3.063    
  -------------------------------------------------------------------
                         slack                                  0.347    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][3]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.164ns (31.945%)  route 0.349ns (68.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.349     3.122    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X40Y102        FDCE                                         f  button_controller/debounce_counter_reg[1][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.889     3.402    button_controller/clk_50mhz
    SLICE_X40Y102        FDCE                                         r  button_controller/debounce_counter_reg[1][3]/C
                         clock pessimism             -0.594     2.808    
    SLICE_X40Y102        FDCE (Remov_fdce_C_CLR)     -0.067     2.741    button_controller/debounce_counter_reg[1][3]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.122    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_prev_reg[1]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.859%)  route 0.385ns (70.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.385     3.158    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X40Y101        FDCE                                         f  button_controller/button_prev_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.889     3.402    button_controller/clk_50mhz
    SLICE_X40Y101        FDCE                                         r  button_controller/button_prev_reg[1]/C
                         clock pessimism             -0.594     2.808    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.741    button_controller/button_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/button_rising_edge_reg[1]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.859%)  route 0.385ns (70.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.385     3.158    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X40Y101        FDCE                                         f  button_controller/button_rising_edge_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.889     3.402    button_controller/clk_50mhz
    SLICE_X40Y101        FDCE                                         r  button_controller/button_rising_edge_reg[1]/C
                         clock pessimism             -0.594     2.808    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.741    button_controller/button_rising_edge_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/continuous_mode_reg_reg/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.549ns  (logic 0.164ns (29.859%)  route 0.385ns (70.142%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.402ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.385     3.158    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X40Y101        FDCE                                         f  button_controller/continuous_mode_reg_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.889     3.402    button_controller/clk_50mhz
    SLICE_X40Y101        FDCE                                         r  button_controller/continuous_mode_reg_reg/C
                         clock pessimism             -0.594     2.808    
    SLICE_X40Y101        FDCE (Remov_fdce_C_CLR)     -0.067     2.741    button_controller/continuous_mode_reg_reg
  -------------------------------------------------------------------
                         required time                         -2.741    
                         arrival time                           3.158    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][5]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.295%)  route 0.360ns (68.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.360     3.133    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X38Y103        FDCE                                         f  button_controller/debounce_counter_reg[1][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.888     3.401    button_controller/clk_50mhz
    SLICE_X38Y103        FDCE                                         r  button_controller/debounce_counter_reg[1][5]/C
                         clock pessimism             -0.594     2.807    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.092     2.715    button_controller/debounce_counter_reg[1][5]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 reset_sync_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            button_controller/debounce_counter_reg[1][6]/CLR
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50mhz rise@0.000ns - clk_50mhz rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.164ns (31.295%)  route 0.360ns (68.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    2.609ns
    Clock Pessimism Removal (CPR):    0.594ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.684     2.609    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y97         FDPE (Prop_fdpe_C_Q)         0.164     2.773 f  reset_sync_reg[2]/Q
                         net (fo=1153, routed)        0.360     3.133    button_controller/pc_inst_trigger_reg_reg_11
    SLICE_X38Y103        FDCE                                         f  button_controller/debounce_counter_reg[1][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.888     3.401    button_controller/clk_50mhz
    SLICE_X38Y103        FDCE                                         r  button_controller/debounce_counter_reg[1][6]/C
                         clock pessimism             -0.594     2.807    
    SLICE_X38Y103        FDCE (Remov_fdce_C_CLR)     -0.092     2.715    button_controller/debounce_counter_reg[1][6]
  -------------------------------------------------------------------
                         required time                         -2.715    
                         arrival time                           3.133    
  -------------------------------------------------------------------
                         slack                                  0.418    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_50mhz

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.898ns  (logic 0.914ns (13.248%)  route 5.984ns (86.752%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        6.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.145ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           2.732     6.898    reset
    SLICE_X36Y97         FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.358     6.145    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.130ns  (logic 0.914ns (14.908%)  route 5.216ns (85.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.964     6.130    reset
    SLICE_X55Y110        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.173     5.961    clk_50mhz
    SLICE_X55Y110        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (recovery check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.130ns  (logic 0.914ns (14.908%)  route 5.216ns (85.092%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.961ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.961ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.964     6.130    reset
    SLICE_X55Y110        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.173     5.961    clk_50mhz
    SLICE_X55Y110        FDPE                                         r  reset_sync_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[0]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.234ns  (logic 0.171ns (5.284%)  route 3.063ns (94.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.147     3.234    reset
    SLICE_X55Y110        FDPE                                         f  reset_sync_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.854     3.367    clk_50mhz
    SLICE_X55Y110        FDPE                                         r  reset_sync_reg[0]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[1]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.234ns  (logic 0.171ns (5.284%)  route 3.063ns (94.716%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.367ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.147     3.234    reset
    SLICE_X55Y110        FDPE                                         f  reset_sync_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.854     3.367    clk_50mhz
    SLICE_X55Y110        FDPE                                         r  reset_sync_reg[1]/C

Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            reset_sync_reg[2]/PRE
                            (removal check against rising-edge clock clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        3.683ns  (logic 0.171ns (4.640%)  route 3.512ns (95.360%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.473ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.473ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           1.596     3.683    reset
    SLICE_X36Y97         FDPE                                         f  reset_sync_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.960     3.473    clk_50mhz
    SLICE_X36Y97         FDPE                                         r  reset_sync_reg[2]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  clk_50mhz

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_center
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.154ns  (logic 0.940ns (18.228%)  route 4.215ns (81.772%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        5.964ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.964ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    B22                                               0.000     8.000 r  btn_center (IN)
                         net (fo=0)                   0.000     8.000    btn_center
    B22                  IBUF (Prop_ibuf_I_O)         0.940     8.940 r  btn_center_IBUF_inst/O
                         net (fo=1, routed)           4.215    13.154    button_controller/button_sync_reg[0][4]_0[0]
    SLICE_X42Y107        FDCE                                         r  button_controller/button_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.176     5.964    button_controller/clk_50mhz
    SLICE_X42Y107        FDCE                                         r  button_controller/button_sync_reg[0][0]/C

Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.661ns  (logic 0.918ns (19.684%)  route 3.744ns (80.316%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.030ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    F15                                               0.000     8.000 r  btn_up (IN)
                         net (fo=0)                   0.000     8.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.918     8.918 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           3.744    12.661    button_controller/button_sync_reg[0][4]_0[1]
    SLICE_X38Y106        FDCE                                         r  button_controller/button_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.242     6.030    button_controller/clk_50mhz
    SLICE_X38Y106        FDCE                                         r  button_controller/button_sync_reg[0][1]/C

Slack:                    inf
  Source:                 btn_right
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.553ns  (logic 0.933ns (20.487%)  route 3.620ns (79.513%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D14                                               0.000     8.000 r  btn_right (IN)
                         net (fo=0)                   0.000     8.000    btn_right
    D14                  IBUF (Prop_ibuf_I_O)         0.933     8.933 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           3.620    12.553    button_controller/button_sync_reg[0][4]_0[4]
    SLICE_X14Y104        FDCE                                         r  button_controller/button_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.259     6.047    button_controller/clk_50mhz
    SLICE_X14Y104        FDCE                                         r  button_controller/button_sync_reg[0][4]/C

Slack:                    inf
  Source:                 btn_down
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.206ns  (logic 0.930ns (22.108%)  route 3.276ns (77.892%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    D22                                               0.000     8.000 r  btn_down (IN)
                         net (fo=0)                   0.000     8.000    btn_down
    D22                  IBUF (Prop_ibuf_I_O)         0.930     8.930 r  btn_down_IBUF_inst/O
                         net (fo=1, routed)           3.276    12.206    button_controller/button_sync_reg[0][4]_0[2]
    SLICE_X13Y102        FDCE                                         r  button_controller/button_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.259     6.047    button_controller/clk_50mhz
    SLICE_X13Y102        FDCE                                         r  button_controller/button_sync_reg[0][2]/C

Slack:                    inf
  Source:                 btn_left
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.940ns  (logic 0.938ns (23.814%)  route 3.002ns (76.186%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            8.000ns
  Clock Path Skew:        6.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  8.000     8.000    
    C22                                               0.000     8.000 r  btn_left (IN)
                         net (fo=0)                   0.000     8.000    btn_left
    C22                  IBUF (Prop_ibuf_I_O)         0.938     8.938 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           3.002    11.940    button_controller/button_sync_reg[0][4]_0[3]
    SLICE_X14Y104        FDCE                                         r  button_controller/button_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.274     4.263 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.453     4.716    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.072     4.788 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.259     6.047    button_controller/clk_50mhz
    SLICE_X14Y104        FDCE                                         r  button_controller/button_sync_reg[0][3]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn_left
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][3]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.826ns  (logic 0.214ns (11.721%)  route 1.612ns (88.279%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    C22                                               0.000     2.000 r  btn_left (IN)
                         net (fo=0)                   0.000     2.000    btn_left
    C22                  IBUF (Prop_ibuf_I_O)         0.214     2.214 r  btn_left_IBUF_inst/O
                         net (fo=1, routed)           1.612     3.826    button_controller/button_sync_reg[0][4]_0[3]
    SLICE_X14Y104        FDCE                                         r  button_controller/button_sync_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.899     3.412    button_controller/clk_50mhz
    SLICE_X14Y104        FDCE                                         r  button_controller/button_sync_reg[0][3]/C

Slack:                    inf
  Source:                 btn_down
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][2]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.953ns  (logic 0.206ns (10.532%)  route 1.747ns (89.468%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.413ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    D22                                               0.000     2.000 r  btn_down (IN)
                         net (fo=0)                   0.000     2.000    btn_down
    D22                  IBUF (Prop_ibuf_I_O)         0.206     2.206 r  btn_down_IBUF_inst/O
                         net (fo=1, routed)           1.747     3.953    button_controller/button_sync_reg[0][4]_0[2]
    SLICE_X13Y102        FDCE                                         r  button_controller/button_sync_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.900     3.413    button_controller/clk_50mhz
    SLICE_X13Y102        FDCE                                         r  button_controller/button_sync_reg[0][2]/C

Slack:                    inf
  Source:                 btn_right
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][4]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.161ns  (logic 0.208ns (9.645%)  route 1.953ns (90.355%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.412ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    D14                                               0.000     2.000 r  btn_right (IN)
                         net (fo=0)                   0.000     2.000    btn_right
    D14                  IBUF (Prop_ibuf_I_O)         0.208     2.208 r  btn_right_IBUF_inst/O
                         net (fo=1, routed)           1.953     4.161    button_controller/button_sync_reg[0][4]_0[4]
    SLICE_X14Y104        FDCE                                         r  button_controller/button_sync_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.899     3.412    button_controller/clk_50mhz
    SLICE_X14Y104        FDCE                                         r  button_controller/button_sync_reg[0][4]/C

Slack:                    inf
  Source:                 btn_up
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][1]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.290ns  (logic 0.193ns (8.448%)  route 2.097ns (91.552%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.401ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.401ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    F15                                               0.000     2.000 r  btn_up (IN)
                         net (fo=0)                   0.000     2.000    btn_up
    F15                  IBUF (Prop_ibuf_I_O)         0.193     2.193 r  btn_up_IBUF_inst/O
                         net (fo=1, routed)           2.097     4.290    button_controller/button_sync_reg[0][4]_0[1]
    SLICE_X38Y106        FDCE                                         r  button_controller/button_sync_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.888     3.401    button_controller/clk_50mhz
    SLICE_X38Y106        FDCE                                         r  button_controller/button_sync_reg[0][1]/C

Slack:                    inf
  Source:                 btn_center
                            (input port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            button_controller/button_sync_reg[0][0]/D
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.625ns  (logic 0.215ns (8.200%)  route 2.410ns (91.800%))
  Logic Levels:           1  (IBUF=1)
  Input Delay:            2.000ns
  Clock Path Skew:        3.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.369ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
                         input delay                  2.000     2.000    
    B22                                               0.000     2.000 r  btn_center (IN)
                         net (fo=0)                   0.000     2.000    btn_center
    B22                  IBUF (Prop_ibuf_I_O)         0.215     2.215 r  btn_center_IBUF_inst/O
                         net (fo=1, routed)           2.410     4.625    button_controller/button_sync_reg[0][4]_0[0]
    SLICE_X42Y107        FDCE                                         r  button_controller/button_sync_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.175     2.203 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.282     2.485    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.514 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.856     3.369    button_controller/clk_50mhz
    SLICE_X42Y107        FDCE                                         r  button_controller/button_sync_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        4.505ns  (logic 0.914ns (20.286%)  route 3.591ns (79.714%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.989ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.817     0.817 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           3.252     4.069    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.097     4.166 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.339     4.505    reset
    SLICE_X83Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.256     1.256 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.514     2.770    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.072     2.842 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.147     3.989    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_n
                            (input port)
  Destination:            clk_50mhz_unbuffered_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        2.264ns  (logic 0.171ns (7.548%)  route 2.093ns (92.452%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.028ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 r  reset_n (IN)
                         net (fo=0)                   0.000     0.000    reset_n
    G4                   IBUF (Prop_ibuf_I_O)         0.126     0.126 r  reset_n_IBUF_inst/O
                         net (fo=1, routed)           1.916     2.042    reset_n_IBUF
    SLICE_X83Y148        LUT1 (Prop_lut1_I0_O)        0.045     2.087 f  reset_sync[0]_i_1/O
                         net (fo=4, routed)           0.177     2.264    reset
    SLICE_X83Y146        FDCE                                         f  clk_50mhz_unbuffered_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.734     1.165    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.835     2.028    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE                                         r  clk_50mhz_unbuffered_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  sys_clk_pin

Max Delay             6 Endpoints
Min Delay             6 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.675ns  (logic 3.222ns (37.138%)  route 5.453ns (62.862%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.464     6.635    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X30Y85         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.341     6.976 r  rv32i46f_5sp_debug/program_counter/pc_reg[5]/Q
                         net (fo=64, routed)          2.248     9.224    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[4]
    SLICE_X30Y71         LUT3 (Prop_lut3_I1_O)        0.101     9.325 r  rv32i46f_5sp_debug/program_counter/led_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.197     9.522    rv32i46f_5sp_debug/program_counter_n_239
    SLICE_X28Y71         LUT6 (Prop_lut6_I4_O)        0.239     9.761 r  rv32i46f_5sp_debug/led_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           3.008    12.769    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         2.541    15.310 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.310    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 3.230ns (39.104%)  route 5.029ns (60.896%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.466     6.637    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X28Y86         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.341     6.978 r  rv32i46f_5sp_debug/program_counter/pc_reg[7]/Q
                         net (fo=62, routed)          2.392     9.370    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[6]
    SLICE_X28Y71         LUT5 (Prop_lut5_I0_O)        0.111     9.481 r  rv32i46f_5sp_debug/program_counter/led_OBUF[2]_inst_i_3/O
                         net (fo=1, routed)           0.614    10.096    rv32i46f_5sp_debug/program_counter_n_227
    SLICE_X28Y71         LUT4 (Prop_lut4_I2_O)        0.239    10.335 r  rv32i46f_5sp_debug/led_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           2.023    12.358    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         2.539    14.896 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.896    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.192ns  (logic 3.090ns (37.713%)  route 5.103ns (62.287%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.466     6.637    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X28Y86         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.341     6.978 r  rv32i46f_5sp_debug/program_counter/pc_reg[7]/Q
                         net (fo=62, routed)          2.516     9.494    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[6]
    SLICE_X30Y71         LUT6 (Prop_lut6_I1_O)        0.097     9.591 r  rv32i46f_5sp_debug/program_counter/led_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.302     9.893    rv32i46f_5sp_debug/program_counter_n_199
    SLICE_X30Y71         LUT4 (Prop_lut4_I2_O)        0.097     9.990 r  rv32i46f_5sp_debug/led_OBUF[4]_inst_i_1/O
                         net (fo=5, routed)           2.285    12.275    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         2.555    14.830 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.830    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.041ns  (logic 3.127ns (38.887%)  route 4.914ns (61.113%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.637ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.637ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.466     6.637    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X28Y86         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y86         FDCE (Prop_fdce_C_Q)         0.341     6.978 r  rv32i46f_5sp_debug/program_counter/pc_reg[7]/Q
                         net (fo=62, routed)          2.175     9.153    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[6]
    SLICE_X25Y74         LUT6 (Prop_lut6_I0_O)        0.097     9.250 r  rv32i46f_5sp_debug/program_counter/led_OBUF[7]_inst_i_3/O
                         net (fo=1, routed)           0.302     9.552    rv32i46f_5sp_debug/program_counter_n_204
    SLICE_X25Y74         LUT4 (Prop_lut4_I2_O)        0.097     9.649 r  rv32i46f_5sp_debug/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           2.438    12.087    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         2.592    14.679 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.679    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.775ns  (logic 3.079ns (39.601%)  route 4.696ns (60.399%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.634ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.634ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.463     6.634    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X31Y84         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y84         FDCE (Prop_fdce_C_Q)         0.341     6.975 r  rv32i46f_5sp_debug/program_counter/pc_reg[3]/Q
                         net (fo=66, routed)          2.030     9.006    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[2]
    SLICE_X28Y73         LUT6 (Prop_lut6_I3_O)        0.097     9.103 r  rv32i46f_5sp_debug/program_counter/led_OBUF[5]_inst_i_3/O
                         net (fo=1, routed)           0.302     9.404    rv32i46f_5sp_debug/program_counter_n_196
    SLICE_X28Y73         LUT4 (Prop_lut4_I2_O)        0.097     9.501 r  rv32i46f_5sp_debug/led_OBUF[5]_inst_i_1/O
                         net (fo=39, routed)          2.364    11.866    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         2.544    14.410 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.410    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/program_counter/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.627ns  (logic 3.074ns (40.298%)  route 4.554ns (59.702%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Output Delay:           8.000ns
  Clock Path Skew:        -6.635ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    6.635ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.464     6.635    rv32i46f_5sp_debug/program_counter/clk_50mhz
    SLICE_X30Y85         FDCE                                         r  rv32i46f_5sp_debug/program_counter/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y85         FDCE (Prop_fdce_C_Q)         0.341     6.976 r  rv32i46f_5sp_debug/program_counter/pc_reg[5]/Q
                         net (fo=64, routed)          2.435     9.411    rv32i46f_5sp_debug/program_counter/pc_reg[31]_0[4]
    SLICE_X23Y71         LUT6 (Prop_lut6_I2_O)        0.097     9.508 r  rv32i46f_5sp_debug/program_counter/led_OBUF[6]_inst_i_2/O
                         net (fo=1, routed)           0.271     9.779    rv32i46f_5sp_debug/program_counter_n_223
    SLICE_X23Y71         LUT4 (Prop_lut4_I0_O)        0.097     9.876 r  rv32i46f_5sp_debug/led_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           1.848    11.724    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         2.539    14.263 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.263    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[2]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.471ns  (logic 1.365ns (55.241%)  route 1.106ns (44.759%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.673     2.598    rv32i46f_5sp_debug/trap_controller/clk_50mhz
    SLICE_X31Y75         FDCE                                         r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.141     2.739 f  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/Q
                         net (fo=34, routed)          0.311     3.050    rv32i46f_5sp_debug/debug_mode
    SLICE_X28Y71         LUT4 (Prop_lut4_I3_O)        0.045     3.095 r  rv32i46f_5sp_debug/led_OBUF[2]_inst_i_1/O
                         net (fo=4, routed)           0.795     3.890    led_OBUF[2]
    T16                  OBUF (Prop_obuf_I_O)         1.179     5.069 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.069    led[2]
    T16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[6]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.600ns  (logic 1.365ns (52.514%)  route 1.234ns (47.486%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.673     2.598    rv32i46f_5sp_debug/trap_controller/clk_50mhz
    SLICE_X31Y75         FDCE                                         r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.141     2.739 f  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/Q
                         net (fo=34, routed)          0.505     3.243    rv32i46f_5sp_debug/debug_mode
    SLICE_X23Y71         LUT4 (Prop_lut4_I3_O)        0.045     3.288 r  rv32i46f_5sp_debug/led_OBUF[6]_inst_i_1/O
                         net (fo=6, routed)           0.730     4.018    led_OBUF[6]
    W15                  OBUF (Prop_obuf_I_O)         1.179     5.197 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     5.197    led[6]
    W15                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[5]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.851ns  (logic 1.371ns (48.066%)  route 1.481ns (51.934%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.673     2.598    rv32i46f_5sp_debug/trap_controller/clk_50mhz
    SLICE_X31Y75         FDCE                                         r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.141     2.739 r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/Q
                         net (fo=34, routed)          0.452     3.190    rv32i46f_5sp_debug/debug_mode
    SLICE_X28Y73         LUT4 (Prop_lut4_I3_O)        0.045     3.235 r  rv32i46f_5sp_debug/led_OBUF[5]_inst_i_1/O
                         net (fo=39, routed)          1.029     4.264    led_OBUF[5]
    W16                  OBUF (Prop_obuf_I_O)         1.185     5.449 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     5.449    led[5]
    W16                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[4]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.853ns  (logic 1.381ns (48.399%)  route 1.472ns (51.601%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.673     2.598    rv32i46f_5sp_debug/trap_controller/clk_50mhz
    SLICE_X31Y75         FDCE                                         r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.141     2.739 r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/Q
                         net (fo=34, routed)          0.415     3.154    rv32i46f_5sp_debug/debug_mode
    SLICE_X30Y71         LUT4 (Prop_lut4_I3_O)        0.045     3.199 r  rv32i46f_5sp_debug/led_OBUF[4]_inst_i_1/O
                         net (fo=5, routed)           1.057     4.256    led_OBUF[4]
    V15                  OBUF (Prop_obuf_I_O)         1.195     5.451 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.451    led[4]
    V15                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[7]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.008ns  (logic 1.418ns (47.149%)  route 1.590ns (52.851%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.673     2.598    rv32i46f_5sp_debug/trap_controller/clk_50mhz
    SLICE_X31Y75         FDCE                                         r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.141     2.739 f  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/Q
                         net (fo=34, routed)          0.472     3.210    rv32i46f_5sp_debug/debug_mode
    SLICE_X25Y74         LUT4 (Prop_lut4_I3_O)        0.045     3.255 r  rv32i46f_5sp_debug/led_OBUF[7]_inst_i_1/O
                         net (fo=6, routed)           1.118     4.373    led_OBUF[7]
    Y13                  OBUF (Prop_obuf_I_O)         1.232     5.605 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     5.605    led[7]
    Y13                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[3]
                            (output port clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.164ns  (logic 1.367ns (43.203%)  route 1.797ns (56.797%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Output Delay:           2.000ns
  Clock Path Skew:        -2.598ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.000ns
    Source Clock Delay      (SCD):    2.598ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.673     2.598    rv32i46f_5sp_debug/trap_controller/clk_50mhz
    SLICE_X31Y75         FDCE                                         r  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y75         FDCE (Prop_fdce_C_Q)         0.141     2.739 f  rv32i46f_5sp_debug/trap_controller/debug_mode_reg_reg/Q
                         net (fo=34, routed)          0.389     3.128    rv32i46f_5sp_debug/debug_mode
    SLICE_X28Y71         LUT6 (Prop_lut6_I5_O)        0.045     3.173 r  rv32i46f_5sp_debug/led_OBUF[3]_inst_i_1/O
                         net (fo=6, routed)           1.408     4.581    led_OBUF[3]
    U16                  OBUF (Prop_obuf_I_O)         1.181     5.762 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.762    led[3]
    U16                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_50mhz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.464ns  (logic 3.532ns (64.633%)  route 1.933ns (35.367%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         1.323     1.323 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.598     2.921    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.076     2.997 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           1.250     4.247    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.341     4.588 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.508     5.095    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.076     5.171 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        1.480     6.651    uart_tx/clk_50mhz
    SLICE_X13Y96         FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDPE (Prop_fdpe_C_Q)         0.341     6.992 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           1.933     8.925    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         3.191    12.116 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000    12.116    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_50mhz  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            uart_tx_in
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.163ns  (logic 1.410ns (65.169%)  route 0.754ns (34.831%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50mhz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.676     0.919    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.945 r  clk_IBUF_BUFG_inst/O
                         net (fo=1, routed)           0.565     1.510    clk_IBUF_BUFG
    SLICE_X83Y146        FDCE (Prop_fdce_C_Q)         0.141     1.651 r  clk_50mhz_unbuffered_reg/Q
                         net (fo=2, routed)           0.248     1.898    clk_50mhz_unbuffered
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.924 r  clk_50mhz_bufg/O
                         net (fo=1922, routed)        0.693     2.618    uart_tx/clk_50mhz
    SLICE_X13Y96         FDPE                                         r  uart_tx/tx_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y96         FDPE (Prop_fdpe_C_Q)         0.141     2.759 r  uart_tx/tx_reg/Q
                         net (fo=1, routed)           0.754     3.512    uart_tx_in_OBUF
    AA19                 OBUF (Prop_obuf_I_O)         1.269     4.781 r  uart_tx_in_OBUF_inst/O
                         net (fo=0)                   0.000     4.781    uart_tx_in
    AA19                                                              r  uart_tx_in (OUT)
  -------------------------------------------------------------------    -------------------





