# Verilog Traffic Light Control (Mealy FSM)
This project implements a traffic light control system using a Mealy Finite State Machine (FSM) in Verilog, designed for the Tang Nano 4K FPGA.

#### DEMO
[![Traffic Light Control Demo](https://img.youtube.com/vi/LuAZlN9SDTA/0.jpg)](https://www.youtube.com/shorts/LuAZlN9SDTA)
