BENCHMARKS. 1996. Dept. of Computer Science, Collab. Benchmark Lab., North Carolina State University, http://www.cbl.ncsu.edu/benchmarks/Benchmarks-upto-1996.html.
BENNOUR,I.E.,AND ABOULHAMID, E. M. 1995. Les problemes d'ordonnancement cycliques dans la synthese de systemes numeriques. Tech. Rep. 996 (Oct.). DIRO, Universite de Montreal, Montreal Que., Canada, http://www.iro.umontreal.ca/~aboulham/pipeline.pdf.
Giovanni De Micheli, Synthesis and Optimization of Digital Circuits, McGraw-Hill Higher Education, 1994
Rahul B. Deokar , Sachin S. Sapatnekar, A fresh look at retiming via clock skew optimization, Proceedings of the 32nd annual ACM/IEEE Design Automation Conference, p.310-315, June 12-16, 1995, San Francisco, California, USA[doi>10.1145/217474.217547]
Christopher W. Fraser , David R. Hanson, A  Retargetable C Compiler: Design and Implementation, Addison-Wesley Longman Publishing Co., Inc., Boston, MA, 1995
HANEN, C. 1994. Study of a NP-hard cyclic scheduling problem: The recurrent job-shop. Europ. J. Oper. Res. 72, 1, 82-101.
HARTMANN, M., AND ORLIN, J. 1993. Finding minimum cost to time ratio cycles with small integral transit times. Networks; an international journal 23, 6, 567-574.
Cheng-Tsung Hwang , Yu-Chin Hsu , Youn-Long Lin, Scheduling for functional pipelining and loop winding, Proceedings of the 28th ACM/IEEE Design Automation Conference, p.764-769, June 17-22, 1991, San Francisco, California, USA[doi>10.1145/127601.127766]
Alexander T. Ishii , Charles E. Leiserson , Marios C. Papaefthymiou, Optimizing two-phase, level-clocked circuitry, Journal of the ACM (JACM), v.44 n.1, p.148-199, Jan. 1997[doi>10.1145/256292.256301]
LAWLER, E. 1976. Combinatorial Optimization: Networks and Matroids. Saunders College Publishing, Fort Worth, Tex.
LEGL, C., VANBEKBERGEN,P.,AND WANG, A. 1997. Retiming of edge-triggered circuits with multiple clocks and load enables. In Proceedings of IWLS'97.
LEISERSON,C.E.,AND SAXE, J. B. 1991. Retiming synchronous circuitry. Algorithmica 6, 1, 5-35.
LOCKYEAR,B.,AND EBELING, C. 1994. Optimal retiming of level-clocked circuits using symmetric clock schedules. IEEE Trans. Comput. Aided Desi. Integ. Circ. Syst. 13, 9 (Sept.), 1097-1109.
Naresh Maheshwari , Sachin S. Sapatnekar, An improved algorithm for minimum-area retiming, Proceedings of the 34th annual Design Automation Conference, p.2-7, June 09-13, 1997, Anaheim, California, USA[doi>10.1145/266021.266025]
Naresh Maheshwari , Sachin Sapatnekar, Efficient retiming of large circuits, IEEE Transactions on Very Large Scale Integration (VLSI) Systems, v.6 n.1, p.74-83, March 1998[doi>10.1109/92.661250]
Karem A. Sakallah , Trevor N. Mudge , Oyekunle A. Olukotun, Analysis and design of latch-controlled synchronous digital circuits, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.111-117, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123237]
Vincent Van Dongen , Guang R. Gao , Qi Ning, A Polynomial Time Method for Optimal Software Pipelining, Proceedings of the Second Joint International Conference on Vector and Parallel Processing: Parallel Processing, p.613-624, September 01-04, 1992
