
===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_tt_025C_1v80 Corner ===================================

Startpoint: _109_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _115_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.011209    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.000377    0.000189    0.000189 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018930    0.040927    0.108650    0.108839 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.040930    0.000625    0.109464 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.013629    0.036429    0.117824    0.227288 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.036429    0.000243    0.227531 ^ _109_/CLK (sky130_fd_sc_hd__dfrtp_1)
     4    0.012843    0.082971    0.399989    0.627520 v _109_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net14 (net)
                      0.082971    0.000264    0.627784 v _062_/A (sky130_fd_sc_hd__xor2_1)
     3    0.008484    0.085889    0.193863    0.821648 v _062_/X (sky130_fd_sc_hd__xor2_1)
                                                         _015_ (net)
                      0.085889    0.000116    0.821764 v _067_/A2 (sky130_fd_sc_hd__o21a_1)
     3    0.011086    0.071589    0.218445    1.040208 v _067_/X (sky130_fd_sc_hd__o21a_1)
                                                         _019_ (net)
                      0.071590    0.000413    1.040621 v _080_/A1 (sky130_fd_sc_hd__o31ai_2)
     4    0.011836    0.307373    0.347478    1.388099 ^ _080_/Y (sky130_fd_sc_hd__o31ai_2)
                                                         _030_ (net)
                      0.307373    0.000291    1.388390 ^ _098_/A1 (sky130_fd_sc_hd__a31o_1)
     3    0.009123    0.100131    0.231219    1.619609 ^ _098_/X (sky130_fd_sc_hd__a31o_1)
                                                         _046_ (net)
                      0.100131    0.000257    1.619865 ^ _103_/A2 (sky130_fd_sc_hd__a21oi_1)
     1    0.005788    0.078472    0.091633    1.711499 v _103_/Y (sky130_fd_sc_hd__a21oi_1)
                                                         _050_ (net)
                      0.078472    0.000171    1.711670 v _105_/A (sky130_fd_sc_hd__xnor2_1)
     1    0.004103    0.059748    0.141829    1.853499 v _105_/Y (sky130_fd_sc_hd__xnor2_1)
                                                         _052_ (net)
                      0.059748    0.000147    1.853646 v _107_/A2 (sky130_fd_sc_hd__a21o_1)
     1    0.003137    0.034592    0.178666    2.032312 v _107_/X (sky130_fd_sc_hd__a21o_1)
                                                         _007_ (net)
                      0.034592    0.000080    2.032392 v _115_/D (sky130_fd_sc_hd__dfrtp_1)
                                              2.032392   data arrival time

                                  4.300000    4.300000   clock clk (rise edge)
                                  0.000000    4.300000   clock source latency
     1    0.011209    0.000000    0.000000    4.300000 ^ clk (in)
                                                         clk (net)
                      0.000377    0.000189    4.300189 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.018930    0.040927    0.108650    4.408839 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.040929    0.000516    4.409354 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     4    0.011898    0.034962    0.116143    4.525497 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.034962    0.000252    4.525749 ^ _115_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.000000    4.525749   clock reconvergence pessimism
                                 -0.112027    4.413722   library setup time
                                              4.413722   data required time
---------------------------------------------------------------------------------------------
                                              4.413722   data required time
                                             -2.032392   data arrival time
---------------------------------------------------------------------------------------------
                                              2.381330   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_tt_025C_1v80 Corner ===================================



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 1 unannotated drivers.
 clkload0/X
Found 5 partially unannotated drivers.
 _057_/Y
 _058_/X
 input10/X
 output16/X
 output20/X

===========================================================================
max slew violation count 0
Writing metric design__max_slew_violation__count__corner:nom_tt_025C_1v80: 0
max fanout violation count 0
Writing metric design__max_fanout_violation__count__corner:nom_tt_025C_1v80: 0
max cap violation count 0
Writing metric design__max_cap_violation__count__corner:nom_tt_025C_1v80: 0
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 12 input ports missing set_input_delay.
  data[0]
  data[1]
  data[2]
  data[3]
  data[4]
  data[5]
  data[6]
  data[7]
  enable
  preload
  resetn
  up_down
Warning: There are 8 unconstrained endpoints.
  count[0]
  count[1]
  count[2]
  count[3]
  count[4]
  count[5]
  count[6]
  count[7]
