
SRJ.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009e3c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  08009fd8  08009fd8  00019fd8  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800a040  0800a040  00020094  2**0
                  CONTENTS
  4 .ARM          00000008  0800a040  0800a040  0001a040  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800a048  0800a048  00020094  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800a048  0800a048  0001a048  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800a04c  0800a04c  0001a04c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000094  20000000  0800a050  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d4  20000098  0800a0e4  00020098  2**3
                  ALLOC
 10 ._user_heap_stack 00000604  2000046c  0800a0e4  0002046c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020094  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f3b9  00000000  00000000  000200c4  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001dfd  00000000  00000000  0002f47d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000f90  00000000  00000000  00031280  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000ed0  00000000  00000000  00032210  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00016e0c  00000000  00000000  000330e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000ad4e  00000000  00000000  00049eec  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0009076b  00000000  00000000  00054c3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e53a5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004838  00000000  00000000  000e5420  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000098 	.word	0x20000098
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08009fbc 	.word	0x08009fbc

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000009c 	.word	0x2000009c
 80001d4:	08009fbc 	.word	0x08009fbc

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_dcmpun>:
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	d102      	bne.n	8000a94 <__aeabi_dcmpun+0x10>
 8000a8e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a92:	d10a      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000a94:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a98:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a9c:	d102      	bne.n	8000aa4 <__aeabi_dcmpun+0x20>
 8000a9e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aa2:	d102      	bne.n	8000aaa <__aeabi_dcmpun+0x26>
 8000aa4:	f04f 0000 	mov.w	r0, #0
 8000aa8:	4770      	bx	lr
 8000aaa:	f04f 0001 	mov.w	r0, #1
 8000aae:	4770      	bx	lr

08000ab0 <__aeabi_d2f>:
 8000ab0:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ab4:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ab8:	bf24      	itt	cs
 8000aba:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000abe:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ac2:	d90d      	bls.n	8000ae0 <__aeabi_d2f+0x30>
 8000ac4:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ac8:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000acc:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ad0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000ad4:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ad8:	bf08      	it	eq
 8000ada:	f020 0001 	biceq.w	r0, r0, #1
 8000ade:	4770      	bx	lr
 8000ae0:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000ae4:	d121      	bne.n	8000b2a <__aeabi_d2f+0x7a>
 8000ae6:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000aea:	bfbc      	itt	lt
 8000aec:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000af0:	4770      	bxlt	lr
 8000af2:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000af6:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000afa:	f1c2 0218 	rsb	r2, r2, #24
 8000afe:	f1c2 0c20 	rsb	ip, r2, #32
 8000b02:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b06:	fa20 f002 	lsr.w	r0, r0, r2
 8000b0a:	bf18      	it	ne
 8000b0c:	f040 0001 	orrne.w	r0, r0, #1
 8000b10:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b14:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b18:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b1c:	ea40 000c 	orr.w	r0, r0, ip
 8000b20:	fa23 f302 	lsr.w	r3, r3, r2
 8000b24:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b28:	e7cc      	b.n	8000ac4 <__aeabi_d2f+0x14>
 8000b2a:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b2e:	d107      	bne.n	8000b40 <__aeabi_d2f+0x90>
 8000b30:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b34:	bf1e      	ittt	ne
 8000b36:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b3a:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b3e:	4770      	bxne	lr
 8000b40:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b44:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b48:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b4c:	4770      	bx	lr
 8000b4e:	bf00      	nop

08000b50 <__aeabi_frsub>:
 8000b50:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000b54:	e002      	b.n	8000b5c <__addsf3>
 8000b56:	bf00      	nop

08000b58 <__aeabi_fsub>:
 8000b58:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

08000b5c <__addsf3>:
 8000b5c:	0042      	lsls	r2, r0, #1
 8000b5e:	bf1f      	itttt	ne
 8000b60:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b64:	ea92 0f03 	teqne	r2, r3
 8000b68:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b6c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b70:	d06a      	beq.n	8000c48 <__addsf3+0xec>
 8000b72:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b76:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b7a:	bfc1      	itttt	gt
 8000b7c:	18d2      	addgt	r2, r2, r3
 8000b7e:	4041      	eorgt	r1, r0
 8000b80:	4048      	eorgt	r0, r1
 8000b82:	4041      	eorgt	r1, r0
 8000b84:	bfb8      	it	lt
 8000b86:	425b      	neglt	r3, r3
 8000b88:	2b19      	cmp	r3, #25
 8000b8a:	bf88      	it	hi
 8000b8c:	4770      	bxhi	lr
 8000b8e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 8000b92:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b96:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 8000b9a:	bf18      	it	ne
 8000b9c:	4240      	negne	r0, r0
 8000b9e:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000ba2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 8000ba6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 8000baa:	bf18      	it	ne
 8000bac:	4249      	negne	r1, r1
 8000bae:	ea92 0f03 	teq	r2, r3
 8000bb2:	d03f      	beq.n	8000c34 <__addsf3+0xd8>
 8000bb4:	f1a2 0201 	sub.w	r2, r2, #1
 8000bb8:	fa41 fc03 	asr.w	ip, r1, r3
 8000bbc:	eb10 000c 	adds.w	r0, r0, ip
 8000bc0:	f1c3 0320 	rsb	r3, r3, #32
 8000bc4:	fa01 f103 	lsl.w	r1, r1, r3
 8000bc8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000bcc:	d502      	bpl.n	8000bd4 <__addsf3+0x78>
 8000bce:	4249      	negs	r1, r1
 8000bd0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bd4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 8000bd8:	d313      	bcc.n	8000c02 <__addsf3+0xa6>
 8000bda:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8000bde:	d306      	bcc.n	8000bee <__addsf3+0x92>
 8000be0:	0840      	lsrs	r0, r0, #1
 8000be2:	ea4f 0131 	mov.w	r1, r1, rrx
 8000be6:	f102 0201 	add.w	r2, r2, #1
 8000bea:	2afe      	cmp	r2, #254	; 0xfe
 8000bec:	d251      	bcs.n	8000c92 <__addsf3+0x136>
 8000bee:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000bf2:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bf6:	bf08      	it	eq
 8000bf8:	f020 0001 	biceq.w	r0, r0, #1
 8000bfc:	ea40 0003 	orr.w	r0, r0, r3
 8000c00:	4770      	bx	lr
 8000c02:	0049      	lsls	r1, r1, #1
 8000c04:	eb40 0000 	adc.w	r0, r0, r0
 8000c08:	f410 0f00 	tst.w	r0, #8388608	; 0x800000
 8000c0c:	f1a2 0201 	sub.w	r2, r2, #1
 8000c10:	d1ed      	bne.n	8000bee <__addsf3+0x92>
 8000c12:	fab0 fc80 	clz	ip, r0
 8000c16:	f1ac 0c08 	sub.w	ip, ip, #8
 8000c1a:	ebb2 020c 	subs.w	r2, r2, ip
 8000c1e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000c22:	bfaa      	itet	ge
 8000c24:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c28:	4252      	neglt	r2, r2
 8000c2a:	4318      	orrge	r0, r3
 8000c2c:	bfbc      	itt	lt
 8000c2e:	40d0      	lsrlt	r0, r2
 8000c30:	4318      	orrlt	r0, r3
 8000c32:	4770      	bx	lr
 8000c34:	f092 0f00 	teq	r2, #0
 8000c38:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 8000c3c:	bf06      	itte	eq
 8000c3e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000c42:	3201      	addeq	r2, #1
 8000c44:	3b01      	subne	r3, #1
 8000c46:	e7b5      	b.n	8000bb4 <__addsf3+0x58>
 8000c48:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c4c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c50:	bf18      	it	ne
 8000c52:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c56:	d021      	beq.n	8000c9c <__addsf3+0x140>
 8000c58:	ea92 0f03 	teq	r2, r3
 8000c5c:	d004      	beq.n	8000c68 <__addsf3+0x10c>
 8000c5e:	f092 0f00 	teq	r2, #0
 8000c62:	bf08      	it	eq
 8000c64:	4608      	moveq	r0, r1
 8000c66:	4770      	bx	lr
 8000c68:	ea90 0f01 	teq	r0, r1
 8000c6c:	bf1c      	itt	ne
 8000c6e:	2000      	movne	r0, #0
 8000c70:	4770      	bxne	lr
 8000c72:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000c76:	d104      	bne.n	8000c82 <__addsf3+0x126>
 8000c78:	0040      	lsls	r0, r0, #1
 8000c7a:	bf28      	it	cs
 8000c7c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000c80:	4770      	bx	lr
 8000c82:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000c86:	bf3c      	itt	cc
 8000c88:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 8000c8c:	4770      	bxcc	lr
 8000c8e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 8000c92:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 8000c96:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c9a:	4770      	bx	lr
 8000c9c:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000ca0:	bf16      	itet	ne
 8000ca2:	4608      	movne	r0, r1
 8000ca4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000ca8:	4601      	movne	r1, r0
 8000caa:	0242      	lsls	r2, r0, #9
 8000cac:	bf06      	itte	eq
 8000cae:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000cb2:	ea90 0f01 	teqeq	r0, r1
 8000cb6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 8000cba:	4770      	bx	lr

08000cbc <__aeabi_ui2f>:
 8000cbc:	f04f 0300 	mov.w	r3, #0
 8000cc0:	e004      	b.n	8000ccc <__aeabi_i2f+0x8>
 8000cc2:	bf00      	nop

08000cc4 <__aeabi_i2f>:
 8000cc4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 8000cc8:	bf48      	it	mi
 8000cca:	4240      	negmi	r0, r0
 8000ccc:	ea5f 0c00 	movs.w	ip, r0
 8000cd0:	bf08      	it	eq
 8000cd2:	4770      	bxeq	lr
 8000cd4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 8000cd8:	4601      	mov	r1, r0
 8000cda:	f04f 0000 	mov.w	r0, #0
 8000cde:	e01c      	b.n	8000d1a <__aeabi_l2f+0x2a>

08000ce0 <__aeabi_ul2f>:
 8000ce0:	ea50 0201 	orrs.w	r2, r0, r1
 8000ce4:	bf08      	it	eq
 8000ce6:	4770      	bxeq	lr
 8000ce8:	f04f 0300 	mov.w	r3, #0
 8000cec:	e00a      	b.n	8000d04 <__aeabi_l2f+0x14>
 8000cee:	bf00      	nop

08000cf0 <__aeabi_l2f>:
 8000cf0:	ea50 0201 	orrs.w	r2, r0, r1
 8000cf4:	bf08      	it	eq
 8000cf6:	4770      	bxeq	lr
 8000cf8:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 8000cfc:	d502      	bpl.n	8000d04 <__aeabi_l2f+0x14>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	ea5f 0c01 	movs.w	ip, r1
 8000d08:	bf02      	ittt	eq
 8000d0a:	4684      	moveq	ip, r0
 8000d0c:	4601      	moveq	r1, r0
 8000d0e:	2000      	moveq	r0, #0
 8000d10:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000d14:	bf08      	it	eq
 8000d16:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 8000d1a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 8000d1e:	fabc f28c 	clz	r2, ip
 8000d22:	3a08      	subs	r2, #8
 8000d24:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d28:	db10      	blt.n	8000d4c <__aeabi_l2f+0x5c>
 8000d2a:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2e:	4463      	add	r3, ip
 8000d30:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d34:	f1c2 0220 	rsb	r2, r2, #32
 8000d38:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000d3c:	fa20 f202 	lsr.w	r2, r0, r2
 8000d40:	eb43 0002 	adc.w	r0, r3, r2
 8000d44:	bf08      	it	eq
 8000d46:	f020 0001 	biceq.w	r0, r0, #1
 8000d4a:	4770      	bx	lr
 8000d4c:	f102 0220 	add.w	r2, r2, #32
 8000d50:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d54:	f1c2 0220 	rsb	r2, r2, #32
 8000d58:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d5c:	fa21 f202 	lsr.w	r2, r1, r2
 8000d60:	eb43 0002 	adc.w	r0, r3, r2
 8000d64:	bf08      	it	eq
 8000d66:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d6a:	4770      	bx	lr

08000d6c <__aeabi_uldivmod>:
 8000d6c:	b953      	cbnz	r3, 8000d84 <__aeabi_uldivmod+0x18>
 8000d6e:	b94a      	cbnz	r2, 8000d84 <__aeabi_uldivmod+0x18>
 8000d70:	2900      	cmp	r1, #0
 8000d72:	bf08      	it	eq
 8000d74:	2800      	cmpeq	r0, #0
 8000d76:	bf1c      	itt	ne
 8000d78:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000d7c:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000d80:	f000 b972 	b.w	8001068 <__aeabi_idiv0>
 8000d84:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d88:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d8c:	f000 f806 	bl	8000d9c <__udivmoddi4>
 8000d90:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d94:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d98:	b004      	add	sp, #16
 8000d9a:	4770      	bx	lr

08000d9c <__udivmoddi4>:
 8000d9c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000da0:	9e08      	ldr	r6, [sp, #32]
 8000da2:	4604      	mov	r4, r0
 8000da4:	4688      	mov	r8, r1
 8000da6:	2b00      	cmp	r3, #0
 8000da8:	d14b      	bne.n	8000e42 <__udivmoddi4+0xa6>
 8000daa:	428a      	cmp	r2, r1
 8000dac:	4615      	mov	r5, r2
 8000dae:	d967      	bls.n	8000e80 <__udivmoddi4+0xe4>
 8000db0:	fab2 f282 	clz	r2, r2
 8000db4:	b14a      	cbz	r2, 8000dca <__udivmoddi4+0x2e>
 8000db6:	f1c2 0720 	rsb	r7, r2, #32
 8000dba:	fa01 f302 	lsl.w	r3, r1, r2
 8000dbe:	fa20 f707 	lsr.w	r7, r0, r7
 8000dc2:	4095      	lsls	r5, r2
 8000dc4:	ea47 0803 	orr.w	r8, r7, r3
 8000dc8:	4094      	lsls	r4, r2
 8000dca:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dce:	0c23      	lsrs	r3, r4, #16
 8000dd0:	fbb8 f7fe 	udiv	r7, r8, lr
 8000dd4:	fa1f fc85 	uxth.w	ip, r5
 8000dd8:	fb0e 8817 	mls	r8, lr, r7, r8
 8000ddc:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000de0:	fb07 f10c 	mul.w	r1, r7, ip
 8000de4:	4299      	cmp	r1, r3
 8000de6:	d909      	bls.n	8000dfc <__udivmoddi4+0x60>
 8000de8:	18eb      	adds	r3, r5, r3
 8000dea:	f107 30ff 	add.w	r0, r7, #4294967295	; 0xffffffff
 8000dee:	f080 811b 	bcs.w	8001028 <__udivmoddi4+0x28c>
 8000df2:	4299      	cmp	r1, r3
 8000df4:	f240 8118 	bls.w	8001028 <__udivmoddi4+0x28c>
 8000df8:	3f02      	subs	r7, #2
 8000dfa:	442b      	add	r3, r5
 8000dfc:	1a5b      	subs	r3, r3, r1
 8000dfe:	b2a4      	uxth	r4, r4
 8000e00:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e04:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e08:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000e0c:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e10:	45a4      	cmp	ip, r4
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x8c>
 8000e14:	192c      	adds	r4, r5, r4
 8000e16:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000e1a:	f080 8107 	bcs.w	800102c <__udivmoddi4+0x290>
 8000e1e:	45a4      	cmp	ip, r4
 8000e20:	f240 8104 	bls.w	800102c <__udivmoddi4+0x290>
 8000e24:	3802      	subs	r0, #2
 8000e26:	442c      	add	r4, r5
 8000e28:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000e2c:	eba4 040c 	sub.w	r4, r4, ip
 8000e30:	2700      	movs	r7, #0
 8000e32:	b11e      	cbz	r6, 8000e3c <__udivmoddi4+0xa0>
 8000e34:	40d4      	lsrs	r4, r2
 8000e36:	2300      	movs	r3, #0
 8000e38:	e9c6 4300 	strd	r4, r3, [r6]
 8000e3c:	4639      	mov	r1, r7
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d909      	bls.n	8000e5a <__udivmoddi4+0xbe>
 8000e46:	2e00      	cmp	r6, #0
 8000e48:	f000 80eb 	beq.w	8001022 <__udivmoddi4+0x286>
 8000e4c:	2700      	movs	r7, #0
 8000e4e:	e9c6 0100 	strd	r0, r1, [r6]
 8000e52:	4638      	mov	r0, r7
 8000e54:	4639      	mov	r1, r7
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	fab3 f783 	clz	r7, r3
 8000e5e:	2f00      	cmp	r7, #0
 8000e60:	d147      	bne.n	8000ef2 <__udivmoddi4+0x156>
 8000e62:	428b      	cmp	r3, r1
 8000e64:	d302      	bcc.n	8000e6c <__udivmoddi4+0xd0>
 8000e66:	4282      	cmp	r2, r0
 8000e68:	f200 80fa 	bhi.w	8001060 <__udivmoddi4+0x2c4>
 8000e6c:	1a84      	subs	r4, r0, r2
 8000e6e:	eb61 0303 	sbc.w	r3, r1, r3
 8000e72:	2001      	movs	r0, #1
 8000e74:	4698      	mov	r8, r3
 8000e76:	2e00      	cmp	r6, #0
 8000e78:	d0e0      	beq.n	8000e3c <__udivmoddi4+0xa0>
 8000e7a:	e9c6 4800 	strd	r4, r8, [r6]
 8000e7e:	e7dd      	b.n	8000e3c <__udivmoddi4+0xa0>
 8000e80:	b902      	cbnz	r2, 8000e84 <__udivmoddi4+0xe8>
 8000e82:	deff      	udf	#255	; 0xff
 8000e84:	fab2 f282 	clz	r2, r2
 8000e88:	2a00      	cmp	r2, #0
 8000e8a:	f040 808f 	bne.w	8000fac <__udivmoddi4+0x210>
 8000e8e:	1b49      	subs	r1, r1, r5
 8000e90:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000e94:	fa1f f885 	uxth.w	r8, r5
 8000e98:	2701      	movs	r7, #1
 8000e9a:	fbb1 fcfe 	udiv	ip, r1, lr
 8000e9e:	0c23      	lsrs	r3, r4, #16
 8000ea0:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ea4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ea8:	fb08 f10c 	mul.w	r1, r8, ip
 8000eac:	4299      	cmp	r1, r3
 8000eae:	d907      	bls.n	8000ec0 <__udivmoddi4+0x124>
 8000eb0:	18eb      	adds	r3, r5, r3
 8000eb2:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
 8000eb6:	d202      	bcs.n	8000ebe <__udivmoddi4+0x122>
 8000eb8:	4299      	cmp	r1, r3
 8000eba:	f200 80cd 	bhi.w	8001058 <__udivmoddi4+0x2bc>
 8000ebe:	4684      	mov	ip, r0
 8000ec0:	1a59      	subs	r1, r3, r1
 8000ec2:	b2a3      	uxth	r3, r4
 8000ec4:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ec8:	fb0e 1410 	mls	r4, lr, r0, r1
 8000ecc:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000ed0:	fb08 f800 	mul.w	r8, r8, r0
 8000ed4:	45a0      	cmp	r8, r4
 8000ed6:	d907      	bls.n	8000ee8 <__udivmoddi4+0x14c>
 8000ed8:	192c      	adds	r4, r5, r4
 8000eda:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000ede:	d202      	bcs.n	8000ee6 <__udivmoddi4+0x14a>
 8000ee0:	45a0      	cmp	r8, r4
 8000ee2:	f200 80b6 	bhi.w	8001052 <__udivmoddi4+0x2b6>
 8000ee6:	4618      	mov	r0, r3
 8000ee8:	eba4 0408 	sub.w	r4, r4, r8
 8000eec:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ef0:	e79f      	b.n	8000e32 <__udivmoddi4+0x96>
 8000ef2:	f1c7 0c20 	rsb	ip, r7, #32
 8000ef6:	40bb      	lsls	r3, r7
 8000ef8:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000efc:	ea4e 0e03 	orr.w	lr, lr, r3
 8000f00:	fa01 f407 	lsl.w	r4, r1, r7
 8000f04:	fa20 f50c 	lsr.w	r5, r0, ip
 8000f08:	fa21 f30c 	lsr.w	r3, r1, ip
 8000f0c:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000f10:	4325      	orrs	r5, r4
 8000f12:	fbb3 f9f8 	udiv	r9, r3, r8
 8000f16:	0c2c      	lsrs	r4, r5, #16
 8000f18:	fb08 3319 	mls	r3, r8, r9, r3
 8000f1c:	fa1f fa8e 	uxth.w	sl, lr
 8000f20:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000f24:	fb09 f40a 	mul.w	r4, r9, sl
 8000f28:	429c      	cmp	r4, r3
 8000f2a:	fa02 f207 	lsl.w	r2, r2, r7
 8000f2e:	fa00 f107 	lsl.w	r1, r0, r7
 8000f32:	d90b      	bls.n	8000f4c <__udivmoddi4+0x1b0>
 8000f34:	eb1e 0303 	adds.w	r3, lr, r3
 8000f38:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
 8000f3c:	f080 8087 	bcs.w	800104e <__udivmoddi4+0x2b2>
 8000f40:	429c      	cmp	r4, r3
 8000f42:	f240 8084 	bls.w	800104e <__udivmoddi4+0x2b2>
 8000f46:	f1a9 0902 	sub.w	r9, r9, #2
 8000f4a:	4473      	add	r3, lr
 8000f4c:	1b1b      	subs	r3, r3, r4
 8000f4e:	b2ad      	uxth	r5, r5
 8000f50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000f54:	fb08 3310 	mls	r3, r8, r0, r3
 8000f58:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000f5c:	fb00 fa0a 	mul.w	sl, r0, sl
 8000f60:	45a2      	cmp	sl, r4
 8000f62:	d908      	bls.n	8000f76 <__udivmoddi4+0x1da>
 8000f64:	eb1e 0404 	adds.w	r4, lr, r4
 8000f68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000f6c:	d26b      	bcs.n	8001046 <__udivmoddi4+0x2aa>
 8000f6e:	45a2      	cmp	sl, r4
 8000f70:	d969      	bls.n	8001046 <__udivmoddi4+0x2aa>
 8000f72:	3802      	subs	r0, #2
 8000f74:	4474      	add	r4, lr
 8000f76:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000f7a:	fba0 8902 	umull	r8, r9, r0, r2
 8000f7e:	eba4 040a 	sub.w	r4, r4, sl
 8000f82:	454c      	cmp	r4, r9
 8000f84:	46c2      	mov	sl, r8
 8000f86:	464b      	mov	r3, r9
 8000f88:	d354      	bcc.n	8001034 <__udivmoddi4+0x298>
 8000f8a:	d051      	beq.n	8001030 <__udivmoddi4+0x294>
 8000f8c:	2e00      	cmp	r6, #0
 8000f8e:	d069      	beq.n	8001064 <__udivmoddi4+0x2c8>
 8000f90:	ebb1 050a 	subs.w	r5, r1, sl
 8000f94:	eb64 0403 	sbc.w	r4, r4, r3
 8000f98:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000f9c:	40fd      	lsrs	r5, r7
 8000f9e:	40fc      	lsrs	r4, r7
 8000fa0:	ea4c 0505 	orr.w	r5, ip, r5
 8000fa4:	e9c6 5400 	strd	r5, r4, [r6]
 8000fa8:	2700      	movs	r7, #0
 8000faa:	e747      	b.n	8000e3c <__udivmoddi4+0xa0>
 8000fac:	f1c2 0320 	rsb	r3, r2, #32
 8000fb0:	fa20 f703 	lsr.w	r7, r0, r3
 8000fb4:	4095      	lsls	r5, r2
 8000fb6:	fa01 f002 	lsl.w	r0, r1, r2
 8000fba:	fa21 f303 	lsr.w	r3, r1, r3
 8000fbe:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000fc2:	4338      	orrs	r0, r7
 8000fc4:	0c01      	lsrs	r1, r0, #16
 8000fc6:	fbb3 f7fe 	udiv	r7, r3, lr
 8000fca:	fa1f f885 	uxth.w	r8, r5
 8000fce:	fb0e 3317 	mls	r3, lr, r7, r3
 8000fd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fd6:	fb07 f308 	mul.w	r3, r7, r8
 8000fda:	428b      	cmp	r3, r1
 8000fdc:	fa04 f402 	lsl.w	r4, r4, r2
 8000fe0:	d907      	bls.n	8000ff2 <__udivmoddi4+0x256>
 8000fe2:	1869      	adds	r1, r5, r1
 8000fe4:	f107 3cff 	add.w	ip, r7, #4294967295	; 0xffffffff
 8000fe8:	d22f      	bcs.n	800104a <__udivmoddi4+0x2ae>
 8000fea:	428b      	cmp	r3, r1
 8000fec:	d92d      	bls.n	800104a <__udivmoddi4+0x2ae>
 8000fee:	3f02      	subs	r7, #2
 8000ff0:	4429      	add	r1, r5
 8000ff2:	1acb      	subs	r3, r1, r3
 8000ff4:	b281      	uxth	r1, r0
 8000ff6:	fbb3 f0fe 	udiv	r0, r3, lr
 8000ffa:	fb0e 3310 	mls	r3, lr, r0, r3
 8000ffe:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001002:	fb00 f308 	mul.w	r3, r0, r8
 8001006:	428b      	cmp	r3, r1
 8001008:	d907      	bls.n	800101a <__udivmoddi4+0x27e>
 800100a:	1869      	adds	r1, r5, r1
 800100c:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
 8001010:	d217      	bcs.n	8001042 <__udivmoddi4+0x2a6>
 8001012:	428b      	cmp	r3, r1
 8001014:	d915      	bls.n	8001042 <__udivmoddi4+0x2a6>
 8001016:	3802      	subs	r0, #2
 8001018:	4429      	add	r1, r5
 800101a:	1ac9      	subs	r1, r1, r3
 800101c:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8001020:	e73b      	b.n	8000e9a <__udivmoddi4+0xfe>
 8001022:	4637      	mov	r7, r6
 8001024:	4630      	mov	r0, r6
 8001026:	e709      	b.n	8000e3c <__udivmoddi4+0xa0>
 8001028:	4607      	mov	r7, r0
 800102a:	e6e7      	b.n	8000dfc <__udivmoddi4+0x60>
 800102c:	4618      	mov	r0, r3
 800102e:	e6fb      	b.n	8000e28 <__udivmoddi4+0x8c>
 8001030:	4541      	cmp	r1, r8
 8001032:	d2ab      	bcs.n	8000f8c <__udivmoddi4+0x1f0>
 8001034:	ebb8 0a02 	subs.w	sl, r8, r2
 8001038:	eb69 020e 	sbc.w	r2, r9, lr
 800103c:	3801      	subs	r0, #1
 800103e:	4613      	mov	r3, r2
 8001040:	e7a4      	b.n	8000f8c <__udivmoddi4+0x1f0>
 8001042:	4660      	mov	r0, ip
 8001044:	e7e9      	b.n	800101a <__udivmoddi4+0x27e>
 8001046:	4618      	mov	r0, r3
 8001048:	e795      	b.n	8000f76 <__udivmoddi4+0x1da>
 800104a:	4667      	mov	r7, ip
 800104c:	e7d1      	b.n	8000ff2 <__udivmoddi4+0x256>
 800104e:	4681      	mov	r9, r0
 8001050:	e77c      	b.n	8000f4c <__udivmoddi4+0x1b0>
 8001052:	3802      	subs	r0, #2
 8001054:	442c      	add	r4, r5
 8001056:	e747      	b.n	8000ee8 <__udivmoddi4+0x14c>
 8001058:	f1ac 0c02 	sub.w	ip, ip, #2
 800105c:	442b      	add	r3, r5
 800105e:	e72f      	b.n	8000ec0 <__udivmoddi4+0x124>
 8001060:	4638      	mov	r0, r7
 8001062:	e708      	b.n	8000e76 <__udivmoddi4+0xda>
 8001064:	4637      	mov	r7, r6
 8001066:	e6e9      	b.n	8000e3c <__udivmoddi4+0xa0>

08001068 <__aeabi_idiv0>:
 8001068:	4770      	bx	lr
 800106a:	bf00      	nop

0800106c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800106c:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8001070:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001072:	f002 fdb1 	bl	8003bd8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001076:	f000 f883 	bl	8001180 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800107a:	f000 fac1 	bl	8001600 <MX_GPIO_Init>
  MX_DMA_Init();
 800107e:	f000 fa97 	bl	80015b0 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8001082:	f000 fa69 	bl	8001558 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001086:	f000 f8e3 	bl	8001250 <MX_I2C1_Init>
  MX_TIM1_Init();
 800108a:	f000 f90f 	bl	80012ac <MX_TIM1_Init>
  MX_TIM3_Init();
 800108e:	f000 f9b1 	bl	80013f4 <MX_TIM3_Init>
  MX_TIM2_Init();
 8001092:	f000 f963 	bl	800135c <MX_TIM2_Init>
  MX_TIM4_Init();
 8001096:	f000 fa11 	bl	80014bc <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  UART2.huart = &huart2;
 800109a:	4b30      	ldr	r3, [pc, #192]	; (800115c <main+0xf0>)
 800109c:	4a30      	ldr	r2, [pc, #192]	; (8001160 <main+0xf4>)
 800109e:	601a      	str	r2, [r3, #0]
  UART2.RxLen = 255;
 80010a0:	4b2e      	ldr	r3, [pc, #184]	; (800115c <main+0xf0>)
 80010a2:	22ff      	movs	r2, #255	; 0xff
 80010a4:	80da      	strh	r2, [r3, #6]
  UART2.TxLen = 255;
 80010a6:	4b2d      	ldr	r3, [pc, #180]	; (800115c <main+0xf0>)
 80010a8:	22ff      	movs	r2, #255	; 0xff
 80010aa:	809a      	strh	r2, [r3, #4]
  UARTInit(&UART2);
 80010ac:	482b      	ldr	r0, [pc, #172]	; (800115c <main+0xf0>)
 80010ae:	f001 fdaf 	bl	8002c10 <UARTInit>
  UARTResetStart(&UART2);
 80010b2:	482a      	ldr	r0, [pc, #168]	; (800115c <main+0xf0>)
 80010b4:	f001 fdd4 	bl	8002c60 <UARTResetStart>

  HAL_TIM_Base_Start_IT(&htim2);
 80010b8:	482a      	ldr	r0, [pc, #168]	; (8001164 <main+0xf8>)
 80010ba:	f005 ff3e 	bl	8006f3a <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start(&htim3);
 80010be:	482a      	ldr	r0, [pc, #168]	; (8001168 <main+0xfc>)
 80010c0:	f005 ff17 	bl	8006ef2 <HAL_TIM_Base_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80010c4:	2100      	movs	r1, #0
 80010c6:	4828      	ldr	r0, [pc, #160]	; (8001168 <main+0xfc>)
 80010c8:	f005 ff86 	bl	8006fd8 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80010cc:	2104      	movs	r1, #4
 80010ce:	4826      	ldr	r0, [pc, #152]	; (8001168 <main+0xfc>)
 80010d0:	f005 ff82 	bl	8006fd8 <HAL_TIM_PWM_Start>
//  HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
  HomeMode = 10;
 80010d4:	4b25      	ldr	r3, [pc, #148]	; (800116c <main+0x100>)
 80010d6:	220a      	movs	r2, #10
 80010d8:	701a      	strb	r2, [r3, #0]
  SetHome();
 80010da:	f000 fb8d 	bl	80017f8 <SetHome>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  /////////////////////////////////////////////////////////////
  while (1)
  {
	  UART_Protocal();
 80010de:	f001 ffe1 	bl	80030a4 <UART_Protocal>

	  if (micros() - Timestamp >= 10000) //10000us = 0.01s = 100Hz
 80010e2:	f000 fb4b 	bl	800177c <micros>
 80010e6:	460a      	mov	r2, r1
 80010e8:	4601      	mov	r1, r0
 80010ea:	4b21      	ldr	r3, [pc, #132]	; (8001170 <main+0x104>)
 80010ec:	e9d3 bc00 	ldrd	fp, ip, [r3]
 80010f0:	460b      	mov	r3, r1
 80010f2:	4614      	mov	r4, r2
 80010f4:	ebb3 030b 	subs.w	r3, r3, fp
 80010f8:	eb64 040c 	sbc.w	r4, r4, ip
 80010fc:	f242 710f 	movw	r1, #9999	; 0x270f
 8001100:	f04f 0200 	mov.w	r2, #0
 8001104:	42a2      	cmp	r2, r4
 8001106:	bf08      	it	eq
 8001108:	4299      	cmpeq	r1, r3
 800110a:	d2e8      	bcs.n	80010de <main+0x72>
	  {
		  Timestamp = micros();
 800110c:	f000 fb36 	bl	800177c <micros>
 8001110:	4603      	mov	r3, r0
 8001112:	460c      	mov	r4, r1
 8001114:	4a16      	ldr	r2, [pc, #88]	; (8001170 <main+0x104>)
 8001116:	e9c2 3400 	strd	r3, r4, [r2]

		  if(Run)
 800111a:	4b16      	ldr	r3, [pc, #88]	; (8001174 <main+0x108>)
 800111c:	781b      	ldrb	r3, [r3, #0]
 800111e:	2b00      	cmp	r3, #0
 8001120:	d00a      	beq.n	8001138 <main+0xcc>
		  {
			  EncoderVelocity_Update();
 8001122:	f000 fc41 	bl	80019a8 <EncoderVelocity_Update>
			  planning();
 8001126:	f000 ffaf 	bl	8002088 <planning>
			  kalmanfilter();
 800112a:	f000 fce5 	bl	8001af8 <kalmanfilter>
			  pid();
 800112e:	f001 fb33 	bl	8002798 <pid>
			  MotorDrive();
 8001132:	f000 fb3d 	bl	80017b0 <MotorDrive>
 8001136:	e005      	b.n	8001144 <main+0xd8>
		  }

		  else if(Home)
 8001138:	4b0f      	ldr	r3, [pc, #60]	; (8001178 <main+0x10c>)
 800113a:	781b      	ldrb	r3, [r3, #0]
 800113c:	2b00      	cmp	r3, #0
 800113e:	d001      	beq.n	8001144 <main+0xd8>
		  {
			  SetHome();
 8001140:	f000 fb5a 	bl	80017f8 <SetHome>
		  }


		  NucleoCheck();
 8001144:	f000 fada 	bl	80016fc <NucleoCheck>
//		  ProxiCheck();
//		  MotorDrive();
//		  I2C_Check();

		  RobotArm_Position = EncoderPosition_Update();
 8001148:	f000 fc22 	bl	8001990 <EncoderPosition_Update>
 800114c:	ee07 0a90 	vmov	s15, r0
 8001150:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001154:	4b09      	ldr	r3, [pc, #36]	; (800117c <main+0x110>)
 8001156:	edc3 7a00 	vstr	s15, [r3]
	  UART_Protocal();
 800115a:	e7c0      	b.n	80010de <main+0x72>
 800115c:	2000016c 	.word	0x2000016c
 8001160:	20000424 	.word	0x20000424
 8001164:	200003e4 	.word	0x200003e4
 8001168:	20000304 	.word	0x20000304
 800116c:	200000d0 	.word	0x200000d0
 8001170:	200000c0 	.word	0x200000c0
 8001174:	20000196 	.word	0x20000196
 8001178:	20000197 	.word	0x20000197
 800117c:	200000d8 	.word	0x200000d8

08001180 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b094      	sub	sp, #80	; 0x50
 8001184:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001186:	f107 0320 	add.w	r3, r7, #32
 800118a:	2230      	movs	r2, #48	; 0x30
 800118c:	2100      	movs	r1, #0
 800118e:	4618      	mov	r0, r3
 8001190:	f007 fe39 	bl	8008e06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001194:	f107 030c 	add.w	r3, r7, #12
 8001198:	2200      	movs	r2, #0
 800119a:	601a      	str	r2, [r3, #0]
 800119c:	605a      	str	r2, [r3, #4]
 800119e:	609a      	str	r2, [r3, #8]
 80011a0:	60da      	str	r2, [r3, #12]
 80011a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80011a4:	2300      	movs	r3, #0
 80011a6:	60bb      	str	r3, [r7, #8]
 80011a8:	4b27      	ldr	r3, [pc, #156]	; (8001248 <SystemClock_Config+0xc8>)
 80011aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011ac:	4a26      	ldr	r2, [pc, #152]	; (8001248 <SystemClock_Config+0xc8>)
 80011ae:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011b2:	6413      	str	r3, [r2, #64]	; 0x40
 80011b4:	4b24      	ldr	r3, [pc, #144]	; (8001248 <SystemClock_Config+0xc8>)
 80011b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011bc:	60bb      	str	r3, [r7, #8]
 80011be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80011c0:	2300      	movs	r3, #0
 80011c2:	607b      	str	r3, [r7, #4]
 80011c4:	4b21      	ldr	r3, [pc, #132]	; (800124c <SystemClock_Config+0xcc>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	4a20      	ldr	r2, [pc, #128]	; (800124c <SystemClock_Config+0xcc>)
 80011ca:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80011ce:	6013      	str	r3, [r2, #0]
 80011d0:	4b1e      	ldr	r3, [pc, #120]	; (800124c <SystemClock_Config+0xcc>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80011d8:	607b      	str	r3, [r7, #4]
 80011da:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80011dc:	2302      	movs	r3, #2
 80011de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80011e0:	2301      	movs	r3, #1
 80011e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80011e4:	2310      	movs	r3, #16
 80011e6:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80011e8:	2302      	movs	r3, #2
 80011ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80011ec:	2300      	movs	r3, #0
 80011ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80011f0:	2308      	movs	r3, #8
 80011f2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80011f4:	2364      	movs	r3, #100	; 0x64
 80011f6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80011f8:	2302      	movs	r3, #2
 80011fa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80011fc:	2304      	movs	r3, #4
 80011fe:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001200:	f107 0320 	add.w	r3, r7, #32
 8001204:	4618      	mov	r0, r3
 8001206:	f005 f9e7 	bl	80065d8 <HAL_RCC_OscConfig>
 800120a:	4603      	mov	r3, r0
 800120c:	2b00      	cmp	r3, #0
 800120e:	d001      	beq.n	8001214 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001210:	f002 f9da 	bl	80035c8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001214:	230f      	movs	r3, #15
 8001216:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001218:	2302      	movs	r3, #2
 800121a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800121c:	2300      	movs	r3, #0
 800121e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001220:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001224:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001226:	2300      	movs	r3, #0
 8001228:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800122a:	f107 030c 	add.w	r3, r7, #12
 800122e:	2103      	movs	r1, #3
 8001230:	4618      	mov	r0, r3
 8001232:	f005 fc41 	bl	8006ab8 <HAL_RCC_ClockConfig>
 8001236:	4603      	mov	r3, r0
 8001238:	2b00      	cmp	r3, #0
 800123a:	d001      	beq.n	8001240 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 800123c:	f002 f9c4 	bl	80035c8 <Error_Handler>
  }
}
 8001240:	bf00      	nop
 8001242:	3750      	adds	r7, #80	; 0x50
 8001244:	46bd      	mov	sp, r7
 8001246:	bd80      	pop	{r7, pc}
 8001248:	40023800 	.word	0x40023800
 800124c:	40007000 	.word	0x40007000

08001250 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001254:	4b12      	ldr	r3, [pc, #72]	; (80012a0 <MX_I2C1_Init+0x50>)
 8001256:	4a13      	ldr	r2, [pc, #76]	; (80012a4 <MX_I2C1_Init+0x54>)
 8001258:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 800125a:	4b11      	ldr	r3, [pc, #68]	; (80012a0 <MX_I2C1_Init+0x50>)
 800125c:	4a12      	ldr	r2, [pc, #72]	; (80012a8 <MX_I2C1_Init+0x58>)
 800125e:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001260:	4b0f      	ldr	r3, [pc, #60]	; (80012a0 <MX_I2C1_Init+0x50>)
 8001262:	2200      	movs	r2, #0
 8001264:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001266:	4b0e      	ldr	r3, [pc, #56]	; (80012a0 <MX_I2C1_Init+0x50>)
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800126c:	4b0c      	ldr	r3, [pc, #48]	; (80012a0 <MX_I2C1_Init+0x50>)
 800126e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001272:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001274:	4b0a      	ldr	r3, [pc, #40]	; (80012a0 <MX_I2C1_Init+0x50>)
 8001276:	2200      	movs	r2, #0
 8001278:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800127a:	4b09      	ldr	r3, [pc, #36]	; (80012a0 <MX_I2C1_Init+0x50>)
 800127c:	2200      	movs	r2, #0
 800127e:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001280:	4b07      	ldr	r3, [pc, #28]	; (80012a0 <MX_I2C1_Init+0x50>)
 8001282:	2200      	movs	r2, #0
 8001284:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001286:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <MX_I2C1_Init+0x50>)
 8001288:	2200      	movs	r2, #0
 800128a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800128c:	4804      	ldr	r0, [pc, #16]	; (80012a0 <MX_I2C1_Init+0x50>)
 800128e:	f003 fbb5 	bl	80049fc <HAL_I2C_Init>
 8001292:	4603      	mov	r3, r0
 8001294:	2b00      	cmp	r3, #0
 8001296:	d001      	beq.n	800129c <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001298:	f002 f996 	bl	80035c8 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 800129c:	bf00      	nop
 800129e:	bd80      	pop	{r7, pc}
 80012a0:	200002ac 	.word	0x200002ac
 80012a4:	40005400 	.word	0x40005400
 80012a8:	00061a80 	.word	0x00061a80

080012ac <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b08c      	sub	sp, #48	; 0x30
 80012b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80012b2:	f107 030c 	add.w	r3, r7, #12
 80012b6:	2224      	movs	r2, #36	; 0x24
 80012b8:	2100      	movs	r1, #0
 80012ba:	4618      	mov	r0, r3
 80012bc:	f007 fda3 	bl	8008e06 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80012c0:	1d3b      	adds	r3, r7, #4
 80012c2:	2200      	movs	r2, #0
 80012c4:	601a      	str	r2, [r3, #0]
 80012c6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80012c8:	4b22      	ldr	r3, [pc, #136]	; (8001354 <MX_TIM1_Init+0xa8>)
 80012ca:	4a23      	ldr	r2, [pc, #140]	; (8001358 <MX_TIM1_Init+0xac>)
 80012cc:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80012ce:	4b21      	ldr	r3, [pc, #132]	; (8001354 <MX_TIM1_Init+0xa8>)
 80012d0:	2200      	movs	r2, #0
 80012d2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80012d4:	4b1f      	ldr	r3, [pc, #124]	; (8001354 <MX_TIM1_Init+0xa8>)
 80012d6:	2200      	movs	r2, #0
 80012d8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 7199;
 80012da:	4b1e      	ldr	r3, [pc, #120]	; (8001354 <MX_TIM1_Init+0xa8>)
 80012dc:	f641 421f 	movw	r2, #7199	; 0x1c1f
 80012e0:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80012e2:	4b1c      	ldr	r3, [pc, #112]	; (8001354 <MX_TIM1_Init+0xa8>)
 80012e4:	2200      	movs	r2, #0
 80012e6:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80012e8:	4b1a      	ldr	r3, [pc, #104]	; (8001354 <MX_TIM1_Init+0xa8>)
 80012ea:	2200      	movs	r2, #0
 80012ec:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80012ee:	4b19      	ldr	r3, [pc, #100]	; (8001354 <MX_TIM1_Init+0xa8>)
 80012f0:	2200      	movs	r2, #0
 80012f2:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80012f4:	2303      	movs	r3, #3
 80012f6:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80012f8:	2300      	movs	r3, #0
 80012fa:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80012fc:	2301      	movs	r3, #1
 80012fe:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001300:	2300      	movs	r3, #0
 8001302:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001304:	2300      	movs	r3, #0
 8001306:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_FALLING;
 8001308:	2302      	movs	r3, #2
 800130a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800130c:	2301      	movs	r3, #1
 800130e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001310:	2300      	movs	r3, #0
 8001312:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001314:	2300      	movs	r3, #0
 8001316:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001318:	f107 030c 	add.w	r3, r7, #12
 800131c:	4619      	mov	r1, r3
 800131e:	480d      	ldr	r0, [pc, #52]	; (8001354 <MX_TIM1_Init+0xa8>)
 8001320:	f005 fe8c 	bl	800703c <HAL_TIM_Encoder_Init>
 8001324:	4603      	mov	r3, r0
 8001326:	2b00      	cmp	r3, #0
 8001328:	d001      	beq.n	800132e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800132a:	f002 f94d 	bl	80035c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800132e:	2300      	movs	r3, #0
 8001330:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001332:	2300      	movs	r3, #0
 8001334:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001336:	1d3b      	adds	r3, r7, #4
 8001338:	4619      	mov	r1, r3
 800133a:	4806      	ldr	r0, [pc, #24]	; (8001354 <MX_TIM1_Init+0xa8>)
 800133c:	f006 fcc2 	bl	8007cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001340:	4603      	mov	r3, r0
 8001342:	2b00      	cmp	r3, #0
 8001344:	d001      	beq.n	800134a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001346:	f002 f93f 	bl	80035c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800134a:	bf00      	nop
 800134c:	3730      	adds	r7, #48	; 0x30
 800134e:	46bd      	mov	sp, r7
 8001350:	bd80      	pop	{r7, pc}
 8001352:	bf00      	nop
 8001354:	200003a4 	.word	0x200003a4
 8001358:	40010000 	.word	0x40010000

0800135c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800135c:	b580      	push	{r7, lr}
 800135e:	b086      	sub	sp, #24
 8001360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001362:	f107 0308 	add.w	r3, r7, #8
 8001366:	2200      	movs	r2, #0
 8001368:	601a      	str	r2, [r3, #0]
 800136a:	605a      	str	r2, [r3, #4]
 800136c:	609a      	str	r2, [r3, #8]
 800136e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001370:	463b      	mov	r3, r7
 8001372:	2200      	movs	r2, #0
 8001374:	601a      	str	r2, [r3, #0]
 8001376:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001378:	4b1d      	ldr	r3, [pc, #116]	; (80013f0 <MX_TIM2_Init+0x94>)
 800137a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800137e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 99;
 8001380:	4b1b      	ldr	r3, [pc, #108]	; (80013f0 <MX_TIM2_Init+0x94>)
 8001382:	2263      	movs	r2, #99	; 0x63
 8001384:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001386:	4b1a      	ldr	r3, [pc, #104]	; (80013f0 <MX_TIM2_Init+0x94>)
 8001388:	2200      	movs	r2, #0
 800138a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 800138c:	4b18      	ldr	r3, [pc, #96]	; (80013f0 <MX_TIM2_Init+0x94>)
 800138e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001392:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001394:	4b16      	ldr	r3, [pc, #88]	; (80013f0 <MX_TIM2_Init+0x94>)
 8001396:	2200      	movs	r2, #0
 8001398:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800139a:	4b15      	ldr	r3, [pc, #84]	; (80013f0 <MX_TIM2_Init+0x94>)
 800139c:	2200      	movs	r2, #0
 800139e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013a0:	4813      	ldr	r0, [pc, #76]	; (80013f0 <MX_TIM2_Init+0x94>)
 80013a2:	f005 fd7b 	bl	8006e9c <HAL_TIM_Base_Init>
 80013a6:	4603      	mov	r3, r0
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d001      	beq.n	80013b0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013ac:	f002 f90c 	bl	80035c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013b0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013b4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013b6:	f107 0308 	add.w	r3, r7, #8
 80013ba:	4619      	mov	r1, r3
 80013bc:	480c      	ldr	r0, [pc, #48]	; (80013f0 <MX_TIM2_Init+0x94>)
 80013be:	f006 f8d5 	bl	800756c <HAL_TIM_ConfigClockSource>
 80013c2:	4603      	mov	r3, r0
 80013c4:	2b00      	cmp	r3, #0
 80013c6:	d001      	beq.n	80013cc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013c8:	f002 f8fe 	bl	80035c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013cc:	2300      	movs	r3, #0
 80013ce:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013d0:	2300      	movs	r3, #0
 80013d2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013d4:	463b      	mov	r3, r7
 80013d6:	4619      	mov	r1, r3
 80013d8:	4805      	ldr	r0, [pc, #20]	; (80013f0 <MX_TIM2_Init+0x94>)
 80013da:	f006 fc73 	bl	8007cc4 <HAL_TIMEx_MasterConfigSynchronization>
 80013de:	4603      	mov	r3, r0
 80013e0:	2b00      	cmp	r3, #0
 80013e2:	d001      	beq.n	80013e8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80013e4:	f002 f8f0 	bl	80035c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80013e8:	bf00      	nop
 80013ea:	3718      	adds	r7, #24
 80013ec:	46bd      	mov	sp, r7
 80013ee:	bd80      	pop	{r7, pc}
 80013f0:	200003e4 	.word	0x200003e4

080013f4 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80013f4:	b580      	push	{r7, lr}
 80013f6:	b08a      	sub	sp, #40	; 0x28
 80013f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80013fa:	f107 0320 	add.w	r3, r7, #32
 80013fe:	2200      	movs	r2, #0
 8001400:	601a      	str	r2, [r3, #0]
 8001402:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001404:	1d3b      	adds	r3, r7, #4
 8001406:	2200      	movs	r2, #0
 8001408:	601a      	str	r2, [r3, #0]
 800140a:	605a      	str	r2, [r3, #4]
 800140c:	609a      	str	r2, [r3, #8]
 800140e:	60da      	str	r2, [r3, #12]
 8001410:	611a      	str	r2, [r3, #16]
 8001412:	615a      	str	r2, [r3, #20]
 8001414:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001416:	4b27      	ldr	r3, [pc, #156]	; (80014b4 <MX_TIM3_Init+0xc0>)
 8001418:	4a27      	ldr	r2, [pc, #156]	; (80014b8 <MX_TIM3_Init+0xc4>)
 800141a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 800141c:	4b25      	ldr	r3, [pc, #148]	; (80014b4 <MX_TIM3_Init+0xc0>)
 800141e:	2200      	movs	r2, #0
 8001420:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001422:	4b24      	ldr	r3, [pc, #144]	; (80014b4 <MX_TIM3_Init+0xc0>)
 8001424:	2200      	movs	r2, #0
 8001426:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 10000;
 8001428:	4b22      	ldr	r3, [pc, #136]	; (80014b4 <MX_TIM3_Init+0xc0>)
 800142a:	f242 7210 	movw	r2, #10000	; 0x2710
 800142e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001430:	4b20      	ldr	r3, [pc, #128]	; (80014b4 <MX_TIM3_Init+0xc0>)
 8001432:	2200      	movs	r2, #0
 8001434:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001436:	4b1f      	ldr	r3, [pc, #124]	; (80014b4 <MX_TIM3_Init+0xc0>)
 8001438:	2200      	movs	r2, #0
 800143a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800143c:	481d      	ldr	r0, [pc, #116]	; (80014b4 <MX_TIM3_Init+0xc0>)
 800143e:	f005 fda0 	bl	8006f82 <HAL_TIM_PWM_Init>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 8001448:	f002 f8be 	bl	80035c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800144c:	2300      	movs	r3, #0
 800144e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001450:	2300      	movs	r3, #0
 8001452:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001454:	f107 0320 	add.w	r3, r7, #32
 8001458:	4619      	mov	r1, r3
 800145a:	4816      	ldr	r0, [pc, #88]	; (80014b4 <MX_TIM3_Init+0xc0>)
 800145c:	f006 fc32 	bl	8007cc4 <HAL_TIMEx_MasterConfigSynchronization>
 8001460:	4603      	mov	r3, r0
 8001462:	2b00      	cmp	r3, #0
 8001464:	d001      	beq.n	800146a <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8001466:	f002 f8af 	bl	80035c8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800146a:	2360      	movs	r3, #96	; 0x60
 800146c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 800146e:	2300      	movs	r3, #0
 8001470:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001472:	2300      	movs	r3, #0
 8001474:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001476:	2300      	movs	r3, #0
 8001478:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800147a:	1d3b      	adds	r3, r7, #4
 800147c:	2200      	movs	r2, #0
 800147e:	4619      	mov	r1, r3
 8001480:	480c      	ldr	r0, [pc, #48]	; (80014b4 <MX_TIM3_Init+0xc0>)
 8001482:	f005 ffad 	bl	80073e0 <HAL_TIM_PWM_ConfigChannel>
 8001486:	4603      	mov	r3, r0
 8001488:	2b00      	cmp	r3, #0
 800148a:	d001      	beq.n	8001490 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 800148c:	f002 f89c 	bl	80035c8 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001490:	1d3b      	adds	r3, r7, #4
 8001492:	2204      	movs	r2, #4
 8001494:	4619      	mov	r1, r3
 8001496:	4807      	ldr	r0, [pc, #28]	; (80014b4 <MX_TIM3_Init+0xc0>)
 8001498:	f005 ffa2 	bl	80073e0 <HAL_TIM_PWM_ConfigChannel>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d001      	beq.n	80014a6 <MX_TIM3_Init+0xb2>
  {
    Error_Handler();
 80014a2:	f002 f891 	bl	80035c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80014a6:	4803      	ldr	r0, [pc, #12]	; (80014b4 <MX_TIM3_Init+0xc0>)
 80014a8:	f002 f9c0 	bl	800382c <HAL_TIM_MspPostInit>

}
 80014ac:	bf00      	nop
 80014ae:	3728      	adds	r7, #40	; 0x28
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000304 	.word	0x20000304
 80014b8:	40000400 	.word	0x40000400

080014bc <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b086      	sub	sp, #24
 80014c0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80014c2:	f107 0308 	add.w	r3, r7, #8
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80014d0:	463b      	mov	r3, r7
 80014d2:	2200      	movs	r2, #0
 80014d4:	601a      	str	r2, [r3, #0]
 80014d6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80014d8:	4b1d      	ldr	r3, [pc, #116]	; (8001550 <MX_TIM4_Init+0x94>)
 80014da:	4a1e      	ldr	r2, [pc, #120]	; (8001554 <MX_TIM4_Init+0x98>)
 80014dc:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 80014de:	4b1c      	ldr	r3, [pc, #112]	; (8001550 <MX_TIM4_Init+0x94>)
 80014e0:	2263      	movs	r2, #99	; 0x63
 80014e2:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80014e4:	4b1a      	ldr	r3, [pc, #104]	; (8001550 <MX_TIM4_Init+0x94>)
 80014e6:	2200      	movs	r2, #0
 80014e8:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 10000;
 80014ea:	4b19      	ldr	r3, [pc, #100]	; (8001550 <MX_TIM4_Init+0x94>)
 80014ec:	f242 7210 	movw	r2, #10000	; 0x2710
 80014f0:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80014f2:	4b17      	ldr	r3, [pc, #92]	; (8001550 <MX_TIM4_Init+0x94>)
 80014f4:	2200      	movs	r2, #0
 80014f6:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80014f8:	4b15      	ldr	r3, [pc, #84]	; (8001550 <MX_TIM4_Init+0x94>)
 80014fa:	2200      	movs	r2, #0
 80014fc:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80014fe:	4814      	ldr	r0, [pc, #80]	; (8001550 <MX_TIM4_Init+0x94>)
 8001500:	f005 fccc 	bl	8006e9c <HAL_TIM_Base_Init>
 8001504:	4603      	mov	r3, r0
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 800150a:	f002 f85d 	bl	80035c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800150e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001512:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001514:	f107 0308 	add.w	r3, r7, #8
 8001518:	4619      	mov	r1, r3
 800151a:	480d      	ldr	r0, [pc, #52]	; (8001550 <MX_TIM4_Init+0x94>)
 800151c:	f006 f826 	bl	800756c <HAL_TIM_ConfigClockSource>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d001      	beq.n	800152a <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 8001526:	f002 f84f 	bl	80035c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800152a:	2300      	movs	r3, #0
 800152c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800152e:	2300      	movs	r3, #0
 8001530:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001532:	463b      	mov	r3, r7
 8001534:	4619      	mov	r1, r3
 8001536:	4806      	ldr	r0, [pc, #24]	; (8001550 <MX_TIM4_Init+0x94>)
 8001538:	f006 fbc4 	bl	8007cc4 <HAL_TIMEx_MasterConfigSynchronization>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001542:	f002 f841 	bl	80035c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001546:	bf00      	nop
 8001548:	3718      	adds	r7, #24
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
 800154e:	bf00      	nop
 8001550:	20000268 	.word	0x20000268
 8001554:	40000800 	.word	0x40000800

08001558 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001558:	b580      	push	{r7, lr}
 800155a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800155c:	4b12      	ldr	r3, [pc, #72]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 800155e:	4a13      	ldr	r2, [pc, #76]	; (80015ac <MX_USART2_UART_Init+0x54>)
 8001560:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 512000;
 8001562:	4b11      	ldr	r3, [pc, #68]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 8001564:	f44f 22fa 	mov.w	r2, #512000	; 0x7d000
 8001568:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_9B;
 800156a:	4b0f      	ldr	r3, [pc, #60]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 800156c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001570:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001572:	4b0d      	ldr	r3, [pc, #52]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 8001574:	2200      	movs	r2, #0
 8001576:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_EVEN;
 8001578:	4b0b      	ldr	r3, [pc, #44]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 800157a:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800157e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001580:	4b09      	ldr	r3, [pc, #36]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 8001582:	220c      	movs	r2, #12
 8001584:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001586:	4b08      	ldr	r3, [pc, #32]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 8001588:	2200      	movs	r2, #0
 800158a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800158c:	4b06      	ldr	r3, [pc, #24]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 800158e:	2200      	movs	r2, #0
 8001590:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001592:	4805      	ldr	r0, [pc, #20]	; (80015a8 <MX_USART2_UART_Init+0x50>)
 8001594:	f006 fc18 	bl	8007dc8 <HAL_UART_Init>
 8001598:	4603      	mov	r3, r0
 800159a:	2b00      	cmp	r3, #0
 800159c:	d001      	beq.n	80015a2 <MX_USART2_UART_Init+0x4a>
  {
    Error_Handler();
 800159e:	f002 f813 	bl	80035c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80015a2:	bf00      	nop
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	20000424 	.word	0x20000424
 80015ac:	40004400 	.word	0x40004400

080015b0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80015b0:	b580      	push	{r7, lr}
 80015b2:	b082      	sub	sp, #8
 80015b4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80015b6:	2300      	movs	r3, #0
 80015b8:	607b      	str	r3, [r7, #4]
 80015ba:	4b10      	ldr	r3, [pc, #64]	; (80015fc <MX_DMA_Init+0x4c>)
 80015bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015be:	4a0f      	ldr	r2, [pc, #60]	; (80015fc <MX_DMA_Init+0x4c>)
 80015c0:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80015c4:	6313      	str	r3, [r2, #48]	; 0x30
 80015c6:	4b0d      	ldr	r3, [pc, #52]	; (80015fc <MX_DMA_Init+0x4c>)
 80015c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ca:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 80015d2:	2200      	movs	r2, #0
 80015d4:	2100      	movs	r1, #0
 80015d6:	2010      	movs	r0, #16
 80015d8:	f002 fc6d 	bl	8003eb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 80015dc:	2010      	movs	r0, #16
 80015de:	f002 fc86 	bl	8003eee <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 0, 0);
 80015e2:	2200      	movs	r2, #0
 80015e4:	2100      	movs	r1, #0
 80015e6:	2011      	movs	r0, #17
 80015e8:	f002 fc65 	bl	8003eb6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 80015ec:	2011      	movs	r0, #17
 80015ee:	f002 fc7e 	bl	8003eee <HAL_NVIC_EnableIRQ>

}
 80015f2:	bf00      	nop
 80015f4:	3708      	adds	r7, #8
 80015f6:	46bd      	mov	sp, r7
 80015f8:	bd80      	pop	{r7, pc}
 80015fa:	bf00      	nop
 80015fc:	40023800 	.word	0x40023800

08001600 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001600:	b580      	push	{r7, lr}
 8001602:	b08a      	sub	sp, #40	; 0x28
 8001604:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001606:	f107 0314 	add.w	r3, r7, #20
 800160a:	2200      	movs	r2, #0
 800160c:	601a      	str	r2, [r3, #0]
 800160e:	605a      	str	r2, [r3, #4]
 8001610:	609a      	str	r2, [r3, #8]
 8001612:	60da      	str	r2, [r3, #12]
 8001614:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	613b      	str	r3, [r7, #16]
 800161a:	4b33      	ldr	r3, [pc, #204]	; (80016e8 <MX_GPIO_Init+0xe8>)
 800161c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800161e:	4a32      	ldr	r2, [pc, #200]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001620:	f043 0304 	orr.w	r3, r3, #4
 8001624:	6313      	str	r3, [r2, #48]	; 0x30
 8001626:	4b30      	ldr	r3, [pc, #192]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001628:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800162a:	f003 0304 	and.w	r3, r3, #4
 800162e:	613b      	str	r3, [r7, #16]
 8001630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001632:	2300      	movs	r3, #0
 8001634:	60fb      	str	r3, [r7, #12]
 8001636:	4b2c      	ldr	r3, [pc, #176]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001638:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163a:	4a2b      	ldr	r2, [pc, #172]	; (80016e8 <MX_GPIO_Init+0xe8>)
 800163c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001640:	6313      	str	r3, [r2, #48]	; 0x30
 8001642:	4b29      	ldr	r3, [pc, #164]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001644:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001646:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800164a:	60fb      	str	r3, [r7, #12]
 800164c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800164e:	2300      	movs	r3, #0
 8001650:	60bb      	str	r3, [r7, #8]
 8001652:	4b25      	ldr	r3, [pc, #148]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001656:	4a24      	ldr	r2, [pc, #144]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001658:	f043 0301 	orr.w	r3, r3, #1
 800165c:	6313      	str	r3, [r2, #48]	; 0x30
 800165e:	4b22      	ldr	r3, [pc, #136]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001660:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001662:	f003 0301 	and.w	r3, r3, #1
 8001666:	60bb      	str	r3, [r7, #8]
 8001668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	607b      	str	r3, [r7, #4]
 800166e:	4b1e      	ldr	r3, [pc, #120]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001670:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001672:	4a1d      	ldr	r2, [pc, #116]	; (80016e8 <MX_GPIO_Init+0xe8>)
 8001674:	f043 0302 	orr.w	r3, r3, #2
 8001678:	6313      	str	r3, [r2, #48]	; 0x30
 800167a:	4b1b      	ldr	r3, [pc, #108]	; (80016e8 <MX_GPIO_Init+0xe8>)
 800167c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800167e:	f003 0302 	and.w	r3, r3, #2
 8001682:	607b      	str	r3, [r7, #4]
 8001684:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001686:	2200      	movs	r2, #0
 8001688:	2120      	movs	r1, #32
 800168a:	4818      	ldr	r0, [pc, #96]	; (80016ec <MX_GPIO_Init+0xec>)
 800168c:	f003 f982 	bl	8004994 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001690:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001694:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001696:	4b16      	ldr	r3, [pc, #88]	; (80016f0 <MX_GPIO_Init+0xf0>)
 8001698:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800169a:	2300      	movs	r3, #0
 800169c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800169e:	f107 0314 	add.w	r3, r7, #20
 80016a2:	4619      	mov	r1, r3
 80016a4:	4813      	ldr	r0, [pc, #76]	; (80016f4 <MX_GPIO_Init+0xf4>)
 80016a6:	f002 ffdb 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 80016aa:	2320      	movs	r3, #32
 80016ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016ae:	2301      	movs	r3, #1
 80016b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b2:	2300      	movs	r3, #0
 80016b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b6:	2300      	movs	r3, #0
 80016b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 80016ba:	f107 0314 	add.w	r3, r7, #20
 80016be:	4619      	mov	r1, r3
 80016c0:	480a      	ldr	r0, [pc, #40]	; (80016ec <MX_GPIO_Init+0xec>)
 80016c2:	f002 ffcd 	bl	8004660 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB4 PB5 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80016c6:	2330      	movs	r3, #48	; 0x30
 80016c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016ca:	2300      	movs	r3, #0
 80016cc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ce:	2300      	movs	r3, #0
 80016d0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016d2:	f107 0314 	add.w	r3, r7, #20
 80016d6:	4619      	mov	r1, r3
 80016d8:	4807      	ldr	r0, [pc, #28]	; (80016f8 <MX_GPIO_Init+0xf8>)
 80016da:	f002 ffc1 	bl	8004660 <HAL_GPIO_Init>

}
 80016de:	bf00      	nop
 80016e0:	3728      	adds	r7, #40	; 0x28
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40023800 	.word	0x40023800
 80016ec:	40020000 	.word	0x40020000
 80016f0:	10210000 	.word	0x10210000
 80016f4:	40020800 	.word	0x40020800
 80016f8:	40020400 	.word	0x40020400

080016fc <NucleoCheck>:

/* USER CODE BEGIN 4 */
//******************************************************************

void NucleoCheck()
{
 80016fc:	b580      	push	{r7, lr}
 80016fe:	af00      	add	r7, sp, #0
	ButtonArray[1] = ButtonArray[0];
 8001700:	4b0d      	ldr	r3, [pc, #52]	; (8001738 <NucleoCheck+0x3c>)
 8001702:	781a      	ldrb	r2, [r3, #0]
 8001704:	4b0c      	ldr	r3, [pc, #48]	; (8001738 <NucleoCheck+0x3c>)
 8001706:	705a      	strb	r2, [r3, #1]
	ButtonArray[0] = HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin);
 8001708:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800170c:	480b      	ldr	r0, [pc, #44]	; (800173c <NucleoCheck+0x40>)
 800170e:	f003 f929 	bl	8004964 <HAL_GPIO_ReadPin>
 8001712:	4603      	mov	r3, r0
 8001714:	461a      	mov	r2, r3
 8001716:	4b08      	ldr	r3, [pc, #32]	; (8001738 <NucleoCheck+0x3c>)
 8001718:	701a      	strb	r2, [r3, #0]

	if(ButtonArray[0]==1 && ButtonArray[1]==0) //When Released Button
 800171a:	4b07      	ldr	r3, [pc, #28]	; (8001738 <NucleoCheck+0x3c>)
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	2b01      	cmp	r3, #1
 8001720:	d107      	bne.n	8001732 <NucleoCheck+0x36>
 8001722:	4b05      	ldr	r3, [pc, #20]	; (8001738 <NucleoCheck+0x3c>)
 8001724:	785b      	ldrb	r3, [r3, #1]
 8001726:	2b00      	cmp	r3, #0
 8001728:	d103      	bne.n	8001732 <NucleoCheck+0x36>
	{
		HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800172a:	2120      	movs	r1, #32
 800172c:	4804      	ldr	r0, [pc, #16]	; (8001740 <NucleoCheck+0x44>)
 800172e:	f003 f94a 	bl	80049c6 <HAL_GPIO_TogglePin>
	}
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	20000000 	.word	0x20000000
 800173c:	40020800 	.word	0x40020800
 8001740:	40020000 	.word	0x40020000

08001744 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001744:	b490      	push	{r4, r7}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
 800174a:	6078      	str	r0, [r7, #4]
	if (htim == &htim2)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	4a09      	ldr	r2, [pc, #36]	; (8001774 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8001750:	4293      	cmp	r3, r2
 8001752:	d109      	bne.n	8001768 <HAL_TIM_PeriodElapsedCallback+0x24>
	{
		_micros += 4294967295;
 8001754:	4b08      	ldr	r3, [pc, #32]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001756:	e9d3 1200 	ldrd	r1, r2, [r3]
 800175a:	f111 33ff 	adds.w	r3, r1, #4294967295	; 0xffffffff
 800175e:	f142 0400 	adc.w	r4, r2, #0
 8001762:	4a05      	ldr	r2, [pc, #20]	; (8001778 <HAL_TIM_PeriodElapsedCallback+0x34>)
 8001764:	e9c2 3400 	strd	r3, r4, [r2]
	}
}
 8001768:	bf00      	nop
 800176a:	3708      	adds	r7, #8
 800176c:	46bd      	mov	sp, r7
 800176e:	bc90      	pop	{r4, r7}
 8001770:	4770      	bx	lr
 8001772:	bf00      	nop
 8001774:	200003e4 	.word	0x200003e4
 8001778:	200000b8 	.word	0x200000b8

0800177c <micros>:

uint64_t micros()
{
 800177c:	e92d 0890 	stmdb	sp!, {r4, r7, fp}
 8001780:	af00      	add	r7, sp, #0
	return _micros + htim2.Instance->CNT;
 8001782:	4b09      	ldr	r3, [pc, #36]	; (80017a8 <micros+0x2c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001788:	4619      	mov	r1, r3
 800178a:	f04f 0200 	mov.w	r2, #0
 800178e:	4b07      	ldr	r3, [pc, #28]	; (80017ac <micros+0x30>)
 8001790:	e9d3 bc00 	ldrd	fp, ip, [r3]
 8001794:	eb1b 0301 	adds.w	r3, fp, r1
 8001798:	eb4c 0402 	adc.w	r4, ip, r2
}
 800179c:	4618      	mov	r0, r3
 800179e:	4621      	mov	r1, r4
 80017a0:	46bd      	mov	sp, r7
 80017a2:	e8bd 0890 	ldmia.w	sp!, {r4, r7, fp}
 80017a6:	4770      	bx	lr
 80017a8:	200003e4 	.word	0x200003e4
 80017ac:	200000b8 	.word	0x200000b8

080017b0 <MotorDrive>:
	ProxiArray[0] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5);
	ProxiArray[1] = HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4);
}

void MotorDrive()
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
	if(PWMOut >= 0)
 80017b4:	4b0e      	ldr	r3, [pc, #56]	; (80017f0 <MotorDrive+0x40>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	2b00      	cmp	r3, #0
 80017ba:	db09      	blt.n	80017d0 <MotorDrive+0x20>
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWMOut);
 80017bc:	4b0c      	ldr	r3, [pc, #48]	; (80017f0 <MotorDrive+0x40>)
 80017be:	681a      	ldr	r2, [r3, #0]
 80017c0:	4b0c      	ldr	r3, [pc, #48]	; (80017f4 <MotorDrive+0x44>)
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 80017c6:	4b0b      	ldr	r3, [pc, #44]	; (80017f4 <MotorDrive+0x44>)
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	2200      	movs	r2, #0
 80017cc:	639a      	str	r2, [r3, #56]	; 0x38
	else
	{
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, -PWMOut);
	}
}
 80017ce:	e009      	b.n	80017e4 <MotorDrive+0x34>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 80017d0:	4b08      	ldr	r3, [pc, #32]	; (80017f4 <MotorDrive+0x44>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2200      	movs	r2, #0
 80017d6:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, -PWMOut);
 80017d8:	4b05      	ldr	r3, [pc, #20]	; (80017f0 <MotorDrive+0x40>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	425a      	negs	r2, r3
 80017de:	4b05      	ldr	r3, [pc, #20]	; (80017f4 <MotorDrive+0x44>)
 80017e0:	681b      	ldr	r3, [r3, #0]
 80017e2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80017e4:	bf00      	nop
 80017e6:	46bd      	mov	sp, r7
 80017e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017ec:	4770      	bx	lr
 80017ee:	bf00      	nop
 80017f0:	200000d4 	.word	0x200000d4
 80017f4:	20000304 	.word	0x20000304

080017f8 <SetHome>:

void SetHome()
{
 80017f8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80017fc:	af00      	add	r7, sp, #0
	if(HomeMode == 1)
 80017fe:	4b5a      	ldr	r3, [pc, #360]	; (8001968 <SetHome+0x170>)
 8001800:	781b      	ldrb	r3, [r3, #0]
 8001802:	2b01      	cmp	r3, #1
 8001804:	d11e      	bne.n	8001844 <SetHome+0x4c>
	{
		PWMOut = 750;
 8001806:	4b59      	ldr	r3, [pc, #356]	; (800196c <SetHome+0x174>)
 8001808:	f240 22ee 	movw	r2, #750	; 0x2ee
 800180c:	601a      	str	r2, [r3, #0]
		MotorDrive();
 800180e:	f7ff ffcf 	bl	80017b0 <MotorDrive>
		if (micros() - HomeTimestamp >= 200000) //200000us = 0.2s
 8001812:	f7ff ffb3 	bl	800177c <micros>
 8001816:	460a      	mov	r2, r1
 8001818:	4601      	mov	r1, r0
 800181a:	4b55      	ldr	r3, [pc, #340]	; (8001970 <SetHome+0x178>)
 800181c:	e9d3 bc00 	ldrd	fp, ip, [r3]
 8001820:	460b      	mov	r3, r1
 8001822:	4614      	mov	r4, r2
 8001824:	ebb3 030b 	subs.w	r3, r3, fp
 8001828:	eb64 040c 	sbc.w	r4, r4, ip
 800182c:	4951      	ldr	r1, [pc, #324]	; (8001974 <SetHome+0x17c>)
 800182e:	f04f 0200 	mov.w	r2, #0
 8001832:	42a2      	cmp	r2, r4
 8001834:	bf08      	it	eq
 8001836:	4299      	cmpeq	r1, r3
 8001838:	f080 8092 	bcs.w	8001960 <SetHome+0x168>
		{
			HomeMode = 2;
 800183c:	4b4a      	ldr	r3, [pc, #296]	; (8001968 <SetHome+0x170>)
 800183e:	2202      	movs	r2, #2
 8001840:	701a      	strb	r2, [r3, #0]
		MotorDrive();
		HAL_Delay(500);
		HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
		HomeMode = 0;
	}
}
 8001842:	e08d      	b.n	8001960 <SetHome+0x168>
	else if(HomeMode == 2)
 8001844:	4b48      	ldr	r3, [pc, #288]	; (8001968 <SetHome+0x170>)
 8001846:	781b      	ldrb	r3, [r3, #0]
 8001848:	2b02      	cmp	r3, #2
 800184a:	d10f      	bne.n	800186c <SetHome+0x74>
		PWMOut = -2500;
 800184c:	4b47      	ldr	r3, [pc, #284]	; (800196c <SetHome+0x174>)
 800184e:	4a4a      	ldr	r2, [pc, #296]	; (8001978 <SetHome+0x180>)
 8001850:	601a      	str	r2, [r3, #0]
		MotorDrive();
 8001852:	f7ff ffad 	bl	80017b0 <MotorDrive>
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 0)
 8001856:	2110      	movs	r1, #16
 8001858:	4848      	ldr	r0, [pc, #288]	; (800197c <SetHome+0x184>)
 800185a:	f003 f883 	bl	8004964 <HAL_GPIO_ReadPin>
 800185e:	4603      	mov	r3, r0
 8001860:	2b00      	cmp	r3, #0
 8001862:	d17d      	bne.n	8001960 <SetHome+0x168>
			HomeMode = 3;
 8001864:	4b40      	ldr	r3, [pc, #256]	; (8001968 <SetHome+0x170>)
 8001866:	2203      	movs	r2, #3
 8001868:	701a      	strb	r2, [r3, #0]
}
 800186a:	e079      	b.n	8001960 <SetHome+0x168>
	else if(HomeMode == 3)
 800186c:	4b3e      	ldr	r3, [pc, #248]	; (8001968 <SetHome+0x170>)
 800186e:	781b      	ldrb	r3, [r3, #0]
 8001870:	2b03      	cmp	r3, #3
 8001872:	d116      	bne.n	80018a2 <SetHome+0xaa>
		PWMOut = -600;
 8001874:	4b3d      	ldr	r3, [pc, #244]	; (800196c <SetHome+0x174>)
 8001876:	4a42      	ldr	r2, [pc, #264]	; (8001980 <SetHome+0x188>)
 8001878:	601a      	str	r2, [r3, #0]
		MotorDrive();
 800187a:	f7ff ff99 	bl	80017b0 <MotorDrive>
		if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 0)
 800187e:	2120      	movs	r1, #32
 8001880:	483e      	ldr	r0, [pc, #248]	; (800197c <SetHome+0x184>)
 8001882:	f003 f86f 	bl	8004964 <HAL_GPIO_ReadPin>
 8001886:	4603      	mov	r3, r0
 8001888:	2b00      	cmp	r3, #0
 800188a:	d169      	bne.n	8001960 <SetHome+0x168>
			HomeMode = 4;
 800188c:	4b36      	ldr	r3, [pc, #216]	; (8001968 <SetHome+0x170>)
 800188e:	2204      	movs	r2, #4
 8001890:	701a      	strb	r2, [r3, #0]
			HomeTimestamp = micros();
 8001892:	f7ff ff73 	bl	800177c <micros>
 8001896:	4603      	mov	r3, r0
 8001898:	460c      	mov	r4, r1
 800189a:	4a35      	ldr	r2, [pc, #212]	; (8001970 <SetHome+0x178>)
 800189c:	e9c2 3400 	strd	r3, r4, [r2]
}
 80018a0:	e05e      	b.n	8001960 <SetHome+0x168>
	else if(HomeMode == 4)
 80018a2:	4b31      	ldr	r3, [pc, #196]	; (8001968 <SetHome+0x170>)
 80018a4:	781b      	ldrb	r3, [r3, #0]
 80018a6:	2b04      	cmp	r3, #4
 80018a8:	d123      	bne.n	80018f2 <SetHome+0xfa>
		PWMOut = 0;
 80018aa:	4b30      	ldr	r3, [pc, #192]	; (800196c <SetHome+0x174>)
 80018ac:	2200      	movs	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
		MotorDrive();
 80018b0:	f7ff ff7e 	bl	80017b0 <MotorDrive>
		if (micros() - HomeTimestamp >= 500000) //500000us = 0.5s
 80018b4:	f7ff ff62 	bl	800177c <micros>
 80018b8:	460a      	mov	r2, r1
 80018ba:	4601      	mov	r1, r0
 80018bc:	4b2c      	ldr	r3, [pc, #176]	; (8001970 <SetHome+0x178>)
 80018be:	e9d3 bc00 	ldrd	fp, ip, [r3]
 80018c2:	460b      	mov	r3, r1
 80018c4:	4614      	mov	r4, r2
 80018c6:	ebb3 030b 	subs.w	r3, r3, fp
 80018ca:	eb64 040c 	sbc.w	r4, r4, ip
 80018ce:	492d      	ldr	r1, [pc, #180]	; (8001984 <SetHome+0x18c>)
 80018d0:	f04f 0200 	mov.w	r2, #0
 80018d4:	42a2      	cmp	r2, r4
 80018d6:	bf08      	it	eq
 80018d8:	4299      	cmpeq	r1, r3
 80018da:	d241      	bcs.n	8001960 <SetHome+0x168>
			htim1.Instance->CNT = 0;
 80018dc:	4b2a      	ldr	r3, [pc, #168]	; (8001988 <SetHome+0x190>)
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	2200      	movs	r2, #0
 80018e2:	625a      	str	r2, [r3, #36]	; 0x24
			HomeMode = 0;
 80018e4:	4b20      	ldr	r3, [pc, #128]	; (8001968 <SetHome+0x170>)
 80018e6:	2200      	movs	r2, #0
 80018e8:	701a      	strb	r2, [r3, #0]
			Home = 0;
 80018ea:	4b28      	ldr	r3, [pc, #160]	; (800198c <SetHome+0x194>)
 80018ec:	2200      	movs	r2, #0
 80018ee:	701a      	strb	r2, [r3, #0]
}
 80018f0:	e036      	b.n	8001960 <SetHome+0x168>
	else if(HomeMode == 10)
 80018f2:	4b1d      	ldr	r3, [pc, #116]	; (8001968 <SetHome+0x170>)
 80018f4:	781b      	ldrb	r3, [r3, #0]
 80018f6:	2b0a      	cmp	r3, #10
 80018f8:	d132      	bne.n	8001960 <SetHome+0x168>
		PWMOut = 750;
 80018fa:	4b1c      	ldr	r3, [pc, #112]	; (800196c <SetHome+0x174>)
 80018fc:	f240 22ee 	movw	r2, #750	; 0x2ee
 8001900:	601a      	str	r2, [r3, #0]
		MotorDrive();
 8001902:	f7ff ff55 	bl	80017b0 <MotorDrive>
		HAL_Delay(200);
 8001906:	20c8      	movs	r0, #200	; 0xc8
 8001908:	f002 f9d8 	bl	8003cbc <HAL_Delay>
		PWMOut = -2500;
 800190c:	4b17      	ldr	r3, [pc, #92]	; (800196c <SetHome+0x174>)
 800190e:	4a1a      	ldr	r2, [pc, #104]	; (8001978 <SetHome+0x180>)
 8001910:	601a      	str	r2, [r3, #0]
		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 1)
 8001912:	e001      	b.n	8001918 <SetHome+0x120>
			MotorDrive();
 8001914:	f7ff ff4c 	bl	80017b0 <MotorDrive>
		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_4) == 1)
 8001918:	2110      	movs	r1, #16
 800191a:	4818      	ldr	r0, [pc, #96]	; (800197c <SetHome+0x184>)
 800191c:	f003 f822 	bl	8004964 <HAL_GPIO_ReadPin>
 8001920:	4603      	mov	r3, r0
 8001922:	2b01      	cmp	r3, #1
 8001924:	d0f6      	beq.n	8001914 <SetHome+0x11c>
		PWMOut = -600;
 8001926:	4b11      	ldr	r3, [pc, #68]	; (800196c <SetHome+0x174>)
 8001928:	4a15      	ldr	r2, [pc, #84]	; (8001980 <SetHome+0x188>)
 800192a:	601a      	str	r2, [r3, #0]
		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 1)
 800192c:	e001      	b.n	8001932 <SetHome+0x13a>
			MotorDrive();
 800192e:	f7ff ff3f 	bl	80017b0 <MotorDrive>
		while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == 1)
 8001932:	2120      	movs	r1, #32
 8001934:	4811      	ldr	r0, [pc, #68]	; (800197c <SetHome+0x184>)
 8001936:	f003 f815 	bl	8004964 <HAL_GPIO_ReadPin>
 800193a:	4603      	mov	r3, r0
 800193c:	2b01      	cmp	r3, #1
 800193e:	d0f6      	beq.n	800192e <SetHome+0x136>
		PWMOut = 0;
 8001940:	4b0a      	ldr	r3, [pc, #40]	; (800196c <SetHome+0x174>)
 8001942:	2200      	movs	r2, #0
 8001944:	601a      	str	r2, [r3, #0]
		MotorDrive();
 8001946:	f7ff ff33 	bl	80017b0 <MotorDrive>
		HAL_Delay(500);
 800194a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800194e:	f002 f9b5 	bl	8003cbc <HAL_Delay>
		HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001952:	213c      	movs	r1, #60	; 0x3c
 8001954:	480c      	ldr	r0, [pc, #48]	; (8001988 <SetHome+0x190>)
 8001956:	f005 fc03 	bl	8007160 <HAL_TIM_Encoder_Start>
		HomeMode = 0;
 800195a:	4b03      	ldr	r3, [pc, #12]	; (8001968 <SetHome+0x170>)
 800195c:	2200      	movs	r2, #0
 800195e:	701a      	strb	r2, [r3, #0]
}
 8001960:	bf00      	nop
 8001962:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8001966:	bf00      	nop
 8001968:	200000d0 	.word	0x200000d0
 800196c:	200000d4 	.word	0x200000d4
 8001970:	200000c8 	.word	0x200000c8
 8001974:	00030d3f 	.word	0x00030d3f
 8001978:	fffff63c 	.word	0xfffff63c
 800197c:	40020400 	.word	0x40020400
 8001980:	fffffda8 	.word	0xfffffda8
 8001984:	0007a11f 	.word	0x0007a11f
 8001988:	200003a4 	.word	0x200003a4
 800198c:	20000197 	.word	0x20000197

08001990 <EncoderPosition_Update>:
#define  HTIM_ENCODER htim1
#define  MAX_SUBPOSITION_OVERFLOW 3600
#define  MAX_ENCODER_PERIOD 7200

uint32_t EncoderPosition_Update()
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
	return HTIM_ENCODER.Instance->CNT;
 8001994:	4b03      	ldr	r3, [pc, #12]	; (80019a4 <EncoderPosition_Update+0x14>)
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800199a:	4618      	mov	r0, r3
 800199c:	46bd      	mov	sp, r7
 800199e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a2:	4770      	bx	lr
 80019a4:	200003a4 	.word	0x200003a4

080019a8 <EncoderVelocity_Update>:

float EncoderVelocity_Update()
{   static uint32_t EncoderLastPosition = 0;
 80019a8:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 80019ac:	ed2d 8b02 	vpush	{d8}
 80019b0:	b086      	sub	sp, #24
 80019b2:	af00      	add	r7, sp, #0
	static uint64_t EncoderLastTimestamp = 0;
	uint32_t EncoderNowPosition = HTIM_ENCODER.Instance->CNT;
 80019b4:	4b4a      	ldr	r3, [pc, #296]	; (8001ae0 <EncoderVelocity_Update+0x138>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019ba:	613b      	str	r3, [r7, #16]
	uint64_t EncoderNowTimestamp = micros();
 80019bc:	f7ff fede 	bl	800177c <micros>
 80019c0:	e9c7 0102 	strd	r0, r1, [r7, #8]
	int32_t EncoderPositionDiff;
	uint64_t EncoderTimeDiff;
	EncoderTimeDiff = EncoderNowTimestamp - EncoderLastTimestamp;
 80019c4:	4b47      	ldr	r3, [pc, #284]	; (8001ae4 <EncoderVelocity_Update+0x13c>)
 80019c6:	e9d3 bc00 	ldrd	fp, ip, [r3]
 80019ca:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80019ce:	460b      	mov	r3, r1
 80019d0:	4614      	mov	r4, r2
 80019d2:	ebb3 030b 	subs.w	r3, r3, fp
 80019d6:	eb64 040c 	sbc.w	r4, r4, ip
 80019da:	e9c7 3400 	strd	r3, r4, [r7]
	EncoderPositionDiff = EncoderNowPosition - EncoderLastPosition;
 80019de:	4b42      	ldr	r3, [pc, #264]	; (8001ae8 <EncoderVelocity_Update+0x140>)
 80019e0:	681b      	ldr	r3, [r3, #0]
 80019e2:	693a      	ldr	r2, [r7, #16]
 80019e4:	1ad3      	subs	r3, r2, r3
 80019e6:	617b      	str	r3, [r7, #20]
	if (EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 80019e8:	697b      	ldr	r3, [r7, #20]
 80019ea:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 80019ee:	db04      	blt.n	80019fa <EncoderVelocity_Update+0x52>
	{EncoderPositionDiff -= MAX_ENCODER_PERIOD;}
 80019f0:	697b      	ldr	r3, [r7, #20]
 80019f2:	f5a3 53e1 	sub.w	r3, r3, #7200	; 0x1c20
 80019f6:	617b      	str	r3, [r7, #20]
 80019f8:	e008      	b.n	8001a0c <EncoderVelocity_Update+0x64>
	else if (-EncoderPositionDiff >= MAX_SUBPOSITION_OVERFLOW)
 80019fa:	697b      	ldr	r3, [r7, #20]
 80019fc:	425b      	negs	r3, r3
 80019fe:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8001a02:	db03      	blt.n	8001a0c <EncoderVelocity_Update+0x64>
	{EncoderPositionDiff += MAX_ENCODER_PERIOD;}
 8001a04:	697b      	ldr	r3, [r7, #20]
 8001a06:	f503 53e1 	add.w	r3, r3, #7200	; 0x1c20
 8001a0a:	617b      	str	r3, [r7, #20]
	EncoderLastPosition = EncoderNowPosition;
 8001a0c:	4a36      	ldr	r2, [pc, #216]	; (8001ae8 <EncoderVelocity_Update+0x140>)
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	6013      	str	r3, [r2, #0]
	EncoderLastTimestamp = EncoderNowTimestamp;
 8001a12:	4a34      	ldr	r2, [pc, #208]	; (8001ae4 <EncoderVelocity_Update+0x13c>)
 8001a14:	e9d7 3402 	ldrd	r3, r4, [r7, #8]
 8001a18:	e9c2 3400 	strd	r3, r4, [r2]
	raw =(float)(EncoderPositionDiff * 1000000.00) / (float) EncoderTimeDiff;
 8001a1c:	6978      	ldr	r0, [r7, #20]
 8001a1e:	f7fe fd2d 	bl	800047c <__aeabi_i2d>
 8001a22:	a329      	add	r3, pc, #164	; (adr r3, 8001ac8 <EncoderVelocity_Update+0x120>)
 8001a24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a28:	f7fe fd92 	bl	8000550 <__aeabi_dmul>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	460c      	mov	r4, r1
 8001a30:	4618      	mov	r0, r3
 8001a32:	4621      	mov	r1, r4
 8001a34:	f7ff f83c 	bl	8000ab0 <__aeabi_d2f>
 8001a38:	ee08 0a10 	vmov	s16, r0
 8001a3c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001a40:	f7ff f94e 	bl	8000ce0 <__aeabi_ul2f>
 8001a44:	ee07 0a10 	vmov	s14, r0
 8001a48:	eec8 7a07 	vdiv.f32	s15, s16, s14
 8001a4c:	4b27      	ldr	r3, [pc, #156]	; (8001aec <EncoderVelocity_Update+0x144>)
 8001a4e:	edc3 7a00 	vstr	s15, [r3]
	rad = raw* 0.05*2.00*3.141592/360.00;
 8001a52:	4b26      	ldr	r3, [pc, #152]	; (8001aec <EncoderVelocity_Update+0x144>)
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7fe fd22 	bl	80004a0 <__aeabi_f2d>
 8001a5c:	a31c      	add	r3, pc, #112	; (adr r3, 8001ad0 <EncoderVelocity_Update+0x128>)
 8001a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a62:	f7fe fd75 	bl	8000550 <__aeabi_dmul>
 8001a66:	4603      	mov	r3, r0
 8001a68:	460c      	mov	r4, r1
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	4621      	mov	r1, r4
 8001a6e:	4602      	mov	r2, r0
 8001a70:	460b      	mov	r3, r1
 8001a72:	f7fe fbb7 	bl	80001e4 <__adddf3>
 8001a76:	4603      	mov	r3, r0
 8001a78:	460c      	mov	r4, r1
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	4621      	mov	r1, r4
 8001a7e:	a316      	add	r3, pc, #88	; (adr r3, 8001ad8 <EncoderVelocity_Update+0x130>)
 8001a80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001a84:	f7fe fd64 	bl	8000550 <__aeabi_dmul>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	460c      	mov	r4, r1
 8001a8c:	4618      	mov	r0, r3
 8001a8e:	4621      	mov	r1, r4
 8001a90:	f04f 0200 	mov.w	r2, #0
 8001a94:	4b16      	ldr	r3, [pc, #88]	; (8001af0 <EncoderVelocity_Update+0x148>)
 8001a96:	f7fe fe85 	bl	80007a4 <__aeabi_ddiv>
 8001a9a:	4603      	mov	r3, r0
 8001a9c:	460c      	mov	r4, r1
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	4621      	mov	r1, r4
 8001aa2:	f7ff f805 	bl	8000ab0 <__aeabi_d2f>
 8001aa6:	4602      	mov	r2, r0
 8001aa8:	4b12      	ldr	r3, [pc, #72]	; (8001af4 <EncoderVelocity_Update+0x14c>)
 8001aaa:	601a      	str	r2, [r3, #0]
	return  rad;
 8001aac:	4b11      	ldr	r3, [pc, #68]	; (8001af4 <EncoderVelocity_Update+0x14c>)
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	ee07 3a90 	vmov	s15, r3
}
 8001ab4:	eeb0 0a67 	vmov.f32	s0, s15
 8001ab8:	3718      	adds	r7, #24
 8001aba:	46bd      	mov	sp, r7
 8001abc:	ecbd 8b02 	vpop	{d8}
 8001ac0:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8001ac4:	f3af 8000 	nop.w
 8001ac8:	00000000 	.word	0x00000000
 8001acc:	412e8480 	.word	0x412e8480
 8001ad0:	9999999a 	.word	0x9999999a
 8001ad4:	3fa99999 	.word	0x3fa99999
 8001ad8:	fc8b007a 	.word	0xfc8b007a
 8001adc:	400921fa 	.word	0x400921fa
 8001ae0:	200003a4 	.word	0x200003a4
 8001ae4:	200001e8 	.word	0x200001e8
 8001ae8:	200001f0 	.word	0x200001f0
 8001aec:	200000e4 	.word	0x200000e4
 8001af0:	40768000 	.word	0x40768000
 8001af4:	200000e0 	.word	0x200000e0

08001af8 <kalmanfilter>:

void kalmanfilter()
{    Q = pow(a,2);
 8001af8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	4bd6      	ldr	r3, [pc, #856]	; (8001e58 <kalmanfilter+0x360>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	4618      	mov	r0, r3
 8001b04:	f7fe fccc 	bl	80004a0 <__aeabi_f2d>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	460c      	mov	r4, r1
 8001b0c:	ed9f 1bce 	vldr	d1, [pc, #824]	; 8001e48 <kalmanfilter+0x350>
 8001b10:	ec44 3b10 	vmov	d0, r3, r4
 8001b14:	f007 f9fa 	bl	8008f0c <pow>
 8001b18:	ec54 3b10 	vmov	r3, r4, d0
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	4621      	mov	r1, r4
 8001b20:	f7fe ffc6 	bl	8000ab0 <__aeabi_d2f>
 8001b24:	4602      	mov	r2, r0
 8001b26:	4bcd      	ldr	r3, [pc, #820]	; (8001e5c <kalmanfilter+0x364>)
 8001b28:	601a      	str	r2, [r3, #0]
	 R = pow(w,2);
 8001b2a:	4bcd      	ldr	r3, [pc, #820]	; (8001e60 <kalmanfilter+0x368>)
 8001b2c:	681b      	ldr	r3, [r3, #0]
 8001b2e:	4618      	mov	r0, r3
 8001b30:	f7fe fcb6 	bl	80004a0 <__aeabi_f2d>
 8001b34:	4603      	mov	r3, r0
 8001b36:	460c      	mov	r4, r1
 8001b38:	ed9f 1bc3 	vldr	d1, [pc, #780]	; 8001e48 <kalmanfilter+0x350>
 8001b3c:	ec44 3b10 	vmov	d0, r3, r4
 8001b40:	f007 f9e4 	bl	8008f0c <pow>
 8001b44:	ec54 3b10 	vmov	r3, r4, d0
 8001b48:	4618      	mov	r0, r3
 8001b4a:	4621      	mov	r1, r4
 8001b4c:	f7fe ffb0 	bl	8000ab0 <__aeabi_d2f>
 8001b50:	4602      	mov	r2, r0
 8001b52:	4bc4      	ldr	r3, [pc, #784]	; (8001e64 <kalmanfilter+0x36c>)
 8001b54:	601a      	str	r2, [r3, #0]
	 theta_est = theta_pd + omega_pd*dt1;
 8001b56:	4bc4      	ldr	r3, [pc, #784]	; (8001e68 <kalmanfilter+0x370>)
 8001b58:	ed93 7a00 	vldr	s14, [r3]
 8001b5c:	4bc3      	ldr	r3, [pc, #780]	; (8001e6c <kalmanfilter+0x374>)
 8001b5e:	edd3 7a00 	vldr	s15, [r3]
 8001b62:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001b66:	4bc2      	ldr	r3, [pc, #776]	; (8001e70 <kalmanfilter+0x378>)
 8001b68:	edd3 7a00 	vldr	s15, [r3]
 8001b6c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001b70:	4bc0      	ldr	r3, [pc, #768]	; (8001e74 <kalmanfilter+0x37c>)
 8001b72:	edc3 7a00 	vstr	s15, [r3]
	 omega_est = omega_pd;
 8001b76:	4bbc      	ldr	r3, [pc, #752]	; (8001e68 <kalmanfilter+0x370>)
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	4abf      	ldr	r2, [pc, #764]	; (8001e78 <kalmanfilter+0x380>)
 8001b7c:	6013      	str	r3, [r2, #0]
	 y = (rad-omega_est);
 8001b7e:	4bbf      	ldr	r3, [pc, #764]	; (8001e7c <kalmanfilter+0x384>)
 8001b80:	ed93 7a00 	vldr	s14, [r3]
 8001b84:	4bbc      	ldr	r3, [pc, #752]	; (8001e78 <kalmanfilter+0x380>)
 8001b86:	edd3 7a00 	vldr	s15, [r3]
 8001b8a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b8e:	4bbc      	ldr	r3, [pc, #752]	; (8001e80 <kalmanfilter+0x388>)
 8001b90:	edc3 7a00 	vstr	s15, [r3]

    p11 = p11 + dt1*p21+ (Q*pow(dt1,4))/4 + (pow(dt1,2))*(p12+dt1*p22)/dt1;
 8001b94:	4bb5      	ldr	r3, [pc, #724]	; (8001e6c <kalmanfilter+0x374>)
 8001b96:	ed93 7a00 	vldr	s14, [r3]
 8001b9a:	4bba      	ldr	r3, [pc, #744]	; (8001e84 <kalmanfilter+0x38c>)
 8001b9c:	edd3 7a00 	vldr	s15, [r3]
 8001ba0:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ba4:	4bb8      	ldr	r3, [pc, #736]	; (8001e88 <kalmanfilter+0x390>)
 8001ba6:	edd3 7a00 	vldr	s15, [r3]
 8001baa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001bae:	ee17 0a90 	vmov	r0, s15
 8001bb2:	f7fe fc75 	bl	80004a0 <__aeabi_f2d>
 8001bb6:	4604      	mov	r4, r0
 8001bb8:	460d      	mov	r5, r1
 8001bba:	4ba8      	ldr	r3, [pc, #672]	; (8001e5c <kalmanfilter+0x364>)
 8001bbc:	681b      	ldr	r3, [r3, #0]
 8001bbe:	4618      	mov	r0, r3
 8001bc0:	f7fe fc6e 	bl	80004a0 <__aeabi_f2d>
 8001bc4:	4680      	mov	r8, r0
 8001bc6:	4689      	mov	r9, r1
 8001bc8:	4ba8      	ldr	r3, [pc, #672]	; (8001e6c <kalmanfilter+0x374>)
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f7fe fc67 	bl	80004a0 <__aeabi_f2d>
 8001bd2:	4602      	mov	r2, r0
 8001bd4:	460b      	mov	r3, r1
 8001bd6:	ed9f 1b9e 	vldr	d1, [pc, #632]	; 8001e50 <kalmanfilter+0x358>
 8001bda:	ec43 2b10 	vmov	d0, r2, r3
 8001bde:	f007 f995 	bl	8008f0c <pow>
 8001be2:	ec53 2b10 	vmov	r2, r3, d0
 8001be6:	4640      	mov	r0, r8
 8001be8:	4649      	mov	r1, r9
 8001bea:	f7fe fcb1 	bl	8000550 <__aeabi_dmul>
 8001bee:	4602      	mov	r2, r0
 8001bf0:	460b      	mov	r3, r1
 8001bf2:	4610      	mov	r0, r2
 8001bf4:	4619      	mov	r1, r3
 8001bf6:	f04f 0200 	mov.w	r2, #0
 8001bfa:	4ba4      	ldr	r3, [pc, #656]	; (8001e8c <kalmanfilter+0x394>)
 8001bfc:	f7fe fdd2 	bl	80007a4 <__aeabi_ddiv>
 8001c00:	4602      	mov	r2, r0
 8001c02:	460b      	mov	r3, r1
 8001c04:	4620      	mov	r0, r4
 8001c06:	4629      	mov	r1, r5
 8001c08:	f7fe faec 	bl	80001e4 <__adddf3>
 8001c0c:	4603      	mov	r3, r0
 8001c0e:	460c      	mov	r4, r1
 8001c10:	4625      	mov	r5, r4
 8001c12:	461c      	mov	r4, r3
 8001c14:	4b95      	ldr	r3, [pc, #596]	; (8001e6c <kalmanfilter+0x374>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	4618      	mov	r0, r3
 8001c1a:	f7fe fc41 	bl	80004a0 <__aeabi_f2d>
 8001c1e:	4602      	mov	r2, r0
 8001c20:	460b      	mov	r3, r1
 8001c22:	ed9f 1b89 	vldr	d1, [pc, #548]	; 8001e48 <kalmanfilter+0x350>
 8001c26:	ec43 2b10 	vmov	d0, r2, r3
 8001c2a:	f007 f96f 	bl	8008f0c <pow>
 8001c2e:	ec59 8b10 	vmov	r8, r9, d0
 8001c32:	4b8e      	ldr	r3, [pc, #568]	; (8001e6c <kalmanfilter+0x374>)
 8001c34:	ed93 7a00 	vldr	s14, [r3]
 8001c38:	4b95      	ldr	r3, [pc, #596]	; (8001e90 <kalmanfilter+0x398>)
 8001c3a:	edd3 7a00 	vldr	s15, [r3]
 8001c3e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001c42:	4b94      	ldr	r3, [pc, #592]	; (8001e94 <kalmanfilter+0x39c>)
 8001c44:	edd3 7a00 	vldr	s15, [r3]
 8001c48:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001c4c:	ee17 0a90 	vmov	r0, s15
 8001c50:	f7fe fc26 	bl	80004a0 <__aeabi_f2d>
 8001c54:	4602      	mov	r2, r0
 8001c56:	460b      	mov	r3, r1
 8001c58:	4640      	mov	r0, r8
 8001c5a:	4649      	mov	r1, r9
 8001c5c:	f7fe fc78 	bl	8000550 <__aeabi_dmul>
 8001c60:	4602      	mov	r2, r0
 8001c62:	460b      	mov	r3, r1
 8001c64:	4690      	mov	r8, r2
 8001c66:	4699      	mov	r9, r3
 8001c68:	4b80      	ldr	r3, [pc, #512]	; (8001e6c <kalmanfilter+0x374>)
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	4618      	mov	r0, r3
 8001c6e:	f7fe fc17 	bl	80004a0 <__aeabi_f2d>
 8001c72:	4602      	mov	r2, r0
 8001c74:	460b      	mov	r3, r1
 8001c76:	4640      	mov	r0, r8
 8001c78:	4649      	mov	r1, r9
 8001c7a:	f7fe fd93 	bl	80007a4 <__aeabi_ddiv>
 8001c7e:	4602      	mov	r2, r0
 8001c80:	460b      	mov	r3, r1
 8001c82:	4620      	mov	r0, r4
 8001c84:	4629      	mov	r1, r5
 8001c86:	f7fe faad 	bl	80001e4 <__adddf3>
 8001c8a:	4603      	mov	r3, r0
 8001c8c:	460c      	mov	r4, r1
 8001c8e:	4618      	mov	r0, r3
 8001c90:	4621      	mov	r1, r4
 8001c92:	f7fe ff0d 	bl	8000ab0 <__aeabi_d2f>
 8001c96:	4602      	mov	r2, r0
 8001c98:	4b7b      	ldr	r3, [pc, #492]	; (8001e88 <kalmanfilter+0x390>)
 8001c9a:	601a      	str	r2, [r3, #0]
    p12 = p12 + dt1*p22 + (Q*dt1*pow(dt1,2))/2;
 8001c9c:	4b73      	ldr	r3, [pc, #460]	; (8001e6c <kalmanfilter+0x374>)
 8001c9e:	ed93 7a00 	vldr	s14, [r3]
 8001ca2:	4b7b      	ldr	r3, [pc, #492]	; (8001e90 <kalmanfilter+0x398>)
 8001ca4:	edd3 7a00 	vldr	s15, [r3]
 8001ca8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001cac:	4b79      	ldr	r3, [pc, #484]	; (8001e94 <kalmanfilter+0x39c>)
 8001cae:	edd3 7a00 	vldr	s15, [r3]
 8001cb2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001cb6:	ee17 0a90 	vmov	r0, s15
 8001cba:	f7fe fbf1 	bl	80004a0 <__aeabi_f2d>
 8001cbe:	4604      	mov	r4, r0
 8001cc0:	460d      	mov	r5, r1
 8001cc2:	4b66      	ldr	r3, [pc, #408]	; (8001e5c <kalmanfilter+0x364>)
 8001cc4:	ed93 7a00 	vldr	s14, [r3]
 8001cc8:	4b68      	ldr	r3, [pc, #416]	; (8001e6c <kalmanfilter+0x374>)
 8001cca:	edd3 7a00 	vldr	s15, [r3]
 8001cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001cd2:	ee17 0a90 	vmov	r0, s15
 8001cd6:	f7fe fbe3 	bl	80004a0 <__aeabi_f2d>
 8001cda:	4680      	mov	r8, r0
 8001cdc:	4689      	mov	r9, r1
 8001cde:	4b63      	ldr	r3, [pc, #396]	; (8001e6c <kalmanfilter+0x374>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	4618      	mov	r0, r3
 8001ce4:	f7fe fbdc 	bl	80004a0 <__aeabi_f2d>
 8001ce8:	4602      	mov	r2, r0
 8001cea:	460b      	mov	r3, r1
 8001cec:	ed9f 1b56 	vldr	d1, [pc, #344]	; 8001e48 <kalmanfilter+0x350>
 8001cf0:	ec43 2b10 	vmov	d0, r2, r3
 8001cf4:	f007 f90a 	bl	8008f0c <pow>
 8001cf8:	ec53 2b10 	vmov	r2, r3, d0
 8001cfc:	4640      	mov	r0, r8
 8001cfe:	4649      	mov	r1, r9
 8001d00:	f7fe fc26 	bl	8000550 <__aeabi_dmul>
 8001d04:	4602      	mov	r2, r0
 8001d06:	460b      	mov	r3, r1
 8001d08:	4610      	mov	r0, r2
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	f04f 0200 	mov.w	r2, #0
 8001d10:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001d14:	f7fe fd46 	bl	80007a4 <__aeabi_ddiv>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	460b      	mov	r3, r1
 8001d1c:	4620      	mov	r0, r4
 8001d1e:	4629      	mov	r1, r5
 8001d20:	f7fe fa60 	bl	80001e4 <__adddf3>
 8001d24:	4603      	mov	r3, r0
 8001d26:	460c      	mov	r4, r1
 8001d28:	4618      	mov	r0, r3
 8001d2a:	4621      	mov	r1, r4
 8001d2c:	f7fe fec0 	bl	8000ab0 <__aeabi_d2f>
 8001d30:	4602      	mov	r2, r0
 8001d32:	4b58      	ldr	r3, [pc, #352]	; (8001e94 <kalmanfilter+0x39c>)
 8001d34:	601a      	str	r2, [r3, #0]
    p21 = (2*dt1*p21+Q*pow(dt1,4) + 2*p22*pow(dt1,2))/(2*dt1);
 8001d36:	4b4d      	ldr	r3, [pc, #308]	; (8001e6c <kalmanfilter+0x374>)
 8001d38:	edd3 7a00 	vldr	s15, [r3]
 8001d3c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8001d40:	4b50      	ldr	r3, [pc, #320]	; (8001e84 <kalmanfilter+0x38c>)
 8001d42:	edd3 7a00 	vldr	s15, [r3]
 8001d46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d4a:	ee17 0a90 	vmov	r0, s15
 8001d4e:	f7fe fba7 	bl	80004a0 <__aeabi_f2d>
 8001d52:	4604      	mov	r4, r0
 8001d54:	460d      	mov	r5, r1
 8001d56:	4b41      	ldr	r3, [pc, #260]	; (8001e5c <kalmanfilter+0x364>)
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	f7fe fba0 	bl	80004a0 <__aeabi_f2d>
 8001d60:	4680      	mov	r8, r0
 8001d62:	4689      	mov	r9, r1
 8001d64:	4b41      	ldr	r3, [pc, #260]	; (8001e6c <kalmanfilter+0x374>)
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f7fe fb99 	bl	80004a0 <__aeabi_f2d>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	ed9f 1b37 	vldr	d1, [pc, #220]	; 8001e50 <kalmanfilter+0x358>
 8001d76:	ec43 2b10 	vmov	d0, r2, r3
 8001d7a:	f007 f8c7 	bl	8008f0c <pow>
 8001d7e:	ec53 2b10 	vmov	r2, r3, d0
 8001d82:	4640      	mov	r0, r8
 8001d84:	4649      	mov	r1, r9
 8001d86:	f7fe fbe3 	bl	8000550 <__aeabi_dmul>
 8001d8a:	4602      	mov	r2, r0
 8001d8c:	460b      	mov	r3, r1
 8001d8e:	4620      	mov	r0, r4
 8001d90:	4629      	mov	r1, r5
 8001d92:	f7fe fa27 	bl	80001e4 <__adddf3>
 8001d96:	4603      	mov	r3, r0
 8001d98:	460c      	mov	r4, r1
 8001d9a:	4625      	mov	r5, r4
 8001d9c:	461c      	mov	r4, r3
 8001d9e:	4b3c      	ldr	r3, [pc, #240]	; (8001e90 <kalmanfilter+0x398>)
 8001da0:	edd3 7a00 	vldr	s15, [r3]
 8001da4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001da8:	ee17 0a90 	vmov	r0, s15
 8001dac:	f7fe fb78 	bl	80004a0 <__aeabi_f2d>
 8001db0:	4680      	mov	r8, r0
 8001db2:	4689      	mov	r9, r1
 8001db4:	4b2d      	ldr	r3, [pc, #180]	; (8001e6c <kalmanfilter+0x374>)
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	4618      	mov	r0, r3
 8001dba:	f7fe fb71 	bl	80004a0 <__aeabi_f2d>
 8001dbe:	4602      	mov	r2, r0
 8001dc0:	460b      	mov	r3, r1
 8001dc2:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8001e48 <kalmanfilter+0x350>
 8001dc6:	ec43 2b10 	vmov	d0, r2, r3
 8001dca:	f007 f89f 	bl	8008f0c <pow>
 8001dce:	ec53 2b10 	vmov	r2, r3, d0
 8001dd2:	4640      	mov	r0, r8
 8001dd4:	4649      	mov	r1, r9
 8001dd6:	f7fe fbbb 	bl	8000550 <__aeabi_dmul>
 8001dda:	4602      	mov	r2, r0
 8001ddc:	460b      	mov	r3, r1
 8001dde:	4620      	mov	r0, r4
 8001de0:	4629      	mov	r1, r5
 8001de2:	f7fe f9ff 	bl	80001e4 <__adddf3>
 8001de6:	4603      	mov	r3, r0
 8001de8:	460c      	mov	r4, r1
 8001dea:	4625      	mov	r5, r4
 8001dec:	461c      	mov	r4, r3
 8001dee:	4b1f      	ldr	r3, [pc, #124]	; (8001e6c <kalmanfilter+0x374>)
 8001df0:	edd3 7a00 	vldr	s15, [r3]
 8001df4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001df8:	ee17 0a90 	vmov	r0, s15
 8001dfc:	f7fe fb50 	bl	80004a0 <__aeabi_f2d>
 8001e00:	4602      	mov	r2, r0
 8001e02:	460b      	mov	r3, r1
 8001e04:	4620      	mov	r0, r4
 8001e06:	4629      	mov	r1, r5
 8001e08:	f7fe fccc 	bl	80007a4 <__aeabi_ddiv>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	460c      	mov	r4, r1
 8001e10:	4618      	mov	r0, r3
 8001e12:	4621      	mov	r1, r4
 8001e14:	f7fe fe4c 	bl	8000ab0 <__aeabi_d2f>
 8001e18:	4602      	mov	r2, r0
 8001e1a:	4b1a      	ldr	r3, [pc, #104]	; (8001e84 <kalmanfilter+0x38c>)
 8001e1c:	601a      	str	r2, [r3, #0]
    p22 = Q*pow(dt1,2)+p22;
 8001e1e:	4b0f      	ldr	r3, [pc, #60]	; (8001e5c <kalmanfilter+0x364>)
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	4618      	mov	r0, r3
 8001e24:	f7fe fb3c 	bl	80004a0 <__aeabi_f2d>
 8001e28:	4604      	mov	r4, r0
 8001e2a:	460d      	mov	r5, r1
 8001e2c:	4b0f      	ldr	r3, [pc, #60]	; (8001e6c <kalmanfilter+0x374>)
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	4618      	mov	r0, r3
 8001e32:	f7fe fb35 	bl	80004a0 <__aeabi_f2d>
 8001e36:	4602      	mov	r2, r0
 8001e38:	460b      	mov	r3, r1
 8001e3a:	ed9f 1b03 	vldr	d1, [pc, #12]	; 8001e48 <kalmanfilter+0x350>
 8001e3e:	ec43 2b10 	vmov	d0, r2, r3
 8001e42:	f007 f863 	bl	8008f0c <pow>
 8001e46:	e027      	b.n	8001e98 <kalmanfilter+0x3a0>
 8001e48:	00000000 	.word	0x00000000
 8001e4c:	40000000 	.word	0x40000000
 8001e50:	00000000 	.word	0x00000000
 8001e54:	40100000 	.word	0x40100000
 8001e58:	2000000c 	.word	0x2000000c
 8001e5c:	200000e8 	.word	0x200000e8
 8001e60:	20000010 	.word	0x20000010
 8001e64:	200000ec 	.word	0x200000ec
 8001e68:	20000110 	.word	0x20000110
 8001e6c:	20000014 	.word	0x20000014
 8001e70:	200000f8 	.word	0x200000f8
 8001e74:	200000f0 	.word	0x200000f0
 8001e78:	200000f4 	.word	0x200000f4
 8001e7c:	200000e0 	.word	0x200000e0
 8001e80:	200000fc 	.word	0x200000fc
 8001e84:	20000108 	.word	0x20000108
 8001e88:	20000100 	.word	0x20000100
 8001e8c:	40100000 	.word	0x40100000
 8001e90:	2000010c 	.word	0x2000010c
 8001e94:	20000104 	.word	0x20000104
 8001e98:	ec53 2b10 	vmov	r2, r3, d0
 8001e9c:	4620      	mov	r0, r4
 8001e9e:	4629      	mov	r1, r5
 8001ea0:	f7fe fb56 	bl	8000550 <__aeabi_dmul>
 8001ea4:	4603      	mov	r3, r0
 8001ea6:	460c      	mov	r4, r1
 8001ea8:	4625      	mov	r5, r4
 8001eaa:	461c      	mov	r4, r3
 8001eac:	4b6a      	ldr	r3, [pc, #424]	; (8002058 <kalmanfilter+0x560>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	4618      	mov	r0, r3
 8001eb2:	f7fe faf5 	bl	80004a0 <__aeabi_f2d>
 8001eb6:	4602      	mov	r2, r0
 8001eb8:	460b      	mov	r3, r1
 8001eba:	4620      	mov	r0, r4
 8001ebc:	4629      	mov	r1, r5
 8001ebe:	f7fe f991 	bl	80001e4 <__adddf3>
 8001ec2:	4603      	mov	r3, r0
 8001ec4:	460c      	mov	r4, r1
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	4621      	mov	r1, r4
 8001eca:	f7fe fdf1 	bl	8000ab0 <__aeabi_d2f>
 8001ece:	4602      	mov	r2, r0
 8001ed0:	4b61      	ldr	r3, [pc, #388]	; (8002058 <kalmanfilter+0x560>)
 8001ed2:	601a      	str	r2, [r3, #0]

    theta_est+= (p12*y)/(R+p22);
 8001ed4:	4b61      	ldr	r3, [pc, #388]	; (800205c <kalmanfilter+0x564>)
 8001ed6:	ed93 7a00 	vldr	s14, [r3]
 8001eda:	4b61      	ldr	r3, [pc, #388]	; (8002060 <kalmanfilter+0x568>)
 8001edc:	edd3 7a00 	vldr	s15, [r3]
 8001ee0:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001ee4:	4b5f      	ldr	r3, [pc, #380]	; (8002064 <kalmanfilter+0x56c>)
 8001ee6:	ed93 7a00 	vldr	s14, [r3]
 8001eea:	4b5b      	ldr	r3, [pc, #364]	; (8002058 <kalmanfilter+0x560>)
 8001eec:	edd3 7a00 	vldr	s15, [r3]
 8001ef0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ef4:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001ef8:	4b5b      	ldr	r3, [pc, #364]	; (8002068 <kalmanfilter+0x570>)
 8001efa:	edd3 7a00 	vldr	s15, [r3]
 8001efe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f02:	4b59      	ldr	r3, [pc, #356]	; (8002068 <kalmanfilter+0x570>)
 8001f04:	edc3 7a00 	vstr	s15, [r3]
    omega_est+= (p22*y)/(R+p22);
 8001f08:	4b53      	ldr	r3, [pc, #332]	; (8002058 <kalmanfilter+0x560>)
 8001f0a:	ed93 7a00 	vldr	s14, [r3]
 8001f0e:	4b54      	ldr	r3, [pc, #336]	; (8002060 <kalmanfilter+0x568>)
 8001f10:	edd3 7a00 	vldr	s15, [r3]
 8001f14:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001f18:	4b52      	ldr	r3, [pc, #328]	; (8002064 <kalmanfilter+0x56c>)
 8001f1a:	ed93 7a00 	vldr	s14, [r3]
 8001f1e:	4b4e      	ldr	r3, [pc, #312]	; (8002058 <kalmanfilter+0x560>)
 8001f20:	edd3 7a00 	vldr	s15, [r3]
 8001f24:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f28:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8001f2c:	4b4f      	ldr	r3, [pc, #316]	; (800206c <kalmanfilter+0x574>)
 8001f2e:	edd3 7a00 	vldr	s15, [r3]
 8001f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f36:	4b4d      	ldr	r3, [pc, #308]	; (800206c <kalmanfilter+0x574>)
 8001f38:	edc3 7a00 	vstr	s15, [r3]

    p11=p11-(p12*p21)/(R+p22);
 8001f3c:	4b4c      	ldr	r3, [pc, #304]	; (8002070 <kalmanfilter+0x578>)
 8001f3e:	ed93 7a00 	vldr	s14, [r3]
 8001f42:	4b46      	ldr	r3, [pc, #280]	; (800205c <kalmanfilter+0x564>)
 8001f44:	edd3 6a00 	vldr	s13, [r3]
 8001f48:	4b4a      	ldr	r3, [pc, #296]	; (8002074 <kalmanfilter+0x57c>)
 8001f4a:	edd3 7a00 	vldr	s15, [r3]
 8001f4e:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001f52:	4b44      	ldr	r3, [pc, #272]	; (8002064 <kalmanfilter+0x56c>)
 8001f54:	edd3 6a00 	vldr	s13, [r3]
 8001f58:	4b3f      	ldr	r3, [pc, #252]	; (8002058 <kalmanfilter+0x560>)
 8001f5a:	edd3 7a00 	vldr	s15, [r3]
 8001f5e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001f62:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001f66:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f6a:	4b41      	ldr	r3, [pc, #260]	; (8002070 <kalmanfilter+0x578>)
 8001f6c:	edc3 7a00 	vstr	s15, [r3]
    p12=p12-(p22*p21)/(R+p22);
 8001f70:	4b3a      	ldr	r3, [pc, #232]	; (800205c <kalmanfilter+0x564>)
 8001f72:	ed93 7a00 	vldr	s14, [r3]
 8001f76:	4b38      	ldr	r3, [pc, #224]	; (8002058 <kalmanfilter+0x560>)
 8001f78:	edd3 6a00 	vldr	s13, [r3]
 8001f7c:	4b3d      	ldr	r3, [pc, #244]	; (8002074 <kalmanfilter+0x57c>)
 8001f7e:	edd3 7a00 	vldr	s15, [r3]
 8001f82:	ee26 6aa7 	vmul.f32	s12, s13, s15
 8001f86:	4b37      	ldr	r3, [pc, #220]	; (8002064 <kalmanfilter+0x56c>)
 8001f88:	edd3 6a00 	vldr	s13, [r3]
 8001f8c:	4b32      	ldr	r3, [pc, #200]	; (8002058 <kalmanfilter+0x560>)
 8001f8e:	edd3 7a00 	vldr	s15, [r3]
 8001f92:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001f96:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001f9a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001f9e:	4b2f      	ldr	r3, [pc, #188]	; (800205c <kalmanfilter+0x564>)
 8001fa0:	edc3 7a00 	vstr	s15, [r3]
    p21=-p21*(p22/(R+p22)-1);
 8001fa4:	4b33      	ldr	r3, [pc, #204]	; (8002074 <kalmanfilter+0x57c>)
 8001fa6:	edd3 7a00 	vldr	s15, [r3]
 8001faa:	eeb1 7a67 	vneg.f32	s14, s15
 8001fae:	4b2a      	ldr	r3, [pc, #168]	; (8002058 <kalmanfilter+0x560>)
 8001fb0:	ed93 6a00 	vldr	s12, [r3]
 8001fb4:	4b2b      	ldr	r3, [pc, #172]	; (8002064 <kalmanfilter+0x56c>)
 8001fb6:	edd3 6a00 	vldr	s13, [r3]
 8001fba:	4b27      	ldr	r3, [pc, #156]	; (8002058 <kalmanfilter+0x560>)
 8001fbc:	edd3 7a00 	vldr	s15, [r3]
 8001fc0:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001fc4:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001fc8:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001fcc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001fd0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001fd4:	4b27      	ldr	r3, [pc, #156]	; (8002074 <kalmanfilter+0x57c>)
 8001fd6:	edc3 7a00 	vstr	s15, [r3]
    p22=-p22*(p22/(R+p22)-1);
 8001fda:	4b1f      	ldr	r3, [pc, #124]	; (8002058 <kalmanfilter+0x560>)
 8001fdc:	edd3 7a00 	vldr	s15, [r3]
 8001fe0:	eeb1 7a67 	vneg.f32	s14, s15
 8001fe4:	4b1c      	ldr	r3, [pc, #112]	; (8002058 <kalmanfilter+0x560>)
 8001fe6:	ed93 6a00 	vldr	s12, [r3]
 8001fea:	4b1e      	ldr	r3, [pc, #120]	; (8002064 <kalmanfilter+0x56c>)
 8001fec:	edd3 6a00 	vldr	s13, [r3]
 8001ff0:	4b19      	ldr	r3, [pc, #100]	; (8002058 <kalmanfilter+0x560>)
 8001ff2:	edd3 7a00 	vldr	s15, [r3]
 8001ff6:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8001ffa:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8001ffe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002002:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8002006:	ee67 7a27 	vmul.f32	s15, s14, s15
 800200a:	4b13      	ldr	r3, [pc, #76]	; (8002058 <kalmanfilter+0x560>)
 800200c:	edc3 7a00 	vstr	s15, [r3]

    theta_pd=theta_est;
 8002010:	4b15      	ldr	r3, [pc, #84]	; (8002068 <kalmanfilter+0x570>)
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	4a18      	ldr	r2, [pc, #96]	; (8002078 <kalmanfilter+0x580>)
 8002016:	6013      	str	r3, [r2, #0]
    omega_pd=omega_est;
 8002018:	4b14      	ldr	r3, [pc, #80]	; (800206c <kalmanfilter+0x574>)
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a17      	ldr	r2, [pc, #92]	; (800207c <kalmanfilter+0x584>)
 800201e:	6013      	str	r3, [r2, #0]

    kalman_theta=(float)(theta_est*57.2958);
 8002020:	4b11      	ldr	r3, [pc, #68]	; (8002068 <kalmanfilter+0x570>)
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	4618      	mov	r0, r3
 8002026:	f7fe fa3b 	bl	80004a0 <__aeabi_f2d>
 800202a:	a309      	add	r3, pc, #36	; (adr r3, 8002050 <kalmanfilter+0x558>)
 800202c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002030:	f7fe fa8e 	bl	8000550 <__aeabi_dmul>
 8002034:	4603      	mov	r3, r0
 8002036:	460c      	mov	r4, r1
 8002038:	4618      	mov	r0, r3
 800203a:	4621      	mov	r1, r4
 800203c:	f7fe fd38 	bl	8000ab0 <__aeabi_d2f>
 8002040:	4602      	mov	r2, r0
 8002042:	4b0f      	ldr	r3, [pc, #60]	; (8002080 <kalmanfilter+0x588>)
 8002044:	601a      	str	r2, [r3, #0]
}
 8002046:	bf00      	nop
 8002048:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800204c:	f3af 8000 	nop.w
 8002050:	c63f1412 	.word	0xc63f1412
 8002054:	404ca5dc 	.word	0x404ca5dc
 8002058:	2000010c 	.word	0x2000010c
 800205c:	20000104 	.word	0x20000104
 8002060:	200000fc 	.word	0x200000fc
 8002064:	200000ec 	.word	0x200000ec
 8002068:	200000f0 	.word	0x200000f0
 800206c:	200000f4 	.word	0x200000f4
 8002070:	20000100 	.word	0x20000100
 8002074:	20000108 	.word	0x20000108
 8002078:	200000f8 	.word	0x200000f8
 800207c:	20000110 	.word	0x20000110
 8002080:	20000160 	.word	0x20000160
 8002084:	00000000 	.word	0x00000000

08002088 <planning>:

void planning()

{ t=t+0.01;
 8002088:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800208c:	af00      	add	r7, sp, #0
 800208e:	4ba4      	ldr	r3, [pc, #656]	; (8002320 <planning+0x298>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4618      	mov	r0, r3
 8002094:	f7fe fa04 	bl	80004a0 <__aeabi_f2d>
 8002098:	a399      	add	r3, pc, #612	; (adr r3, 8002300 <planning+0x278>)
 800209a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800209e:	f7fe f8a1 	bl	80001e4 <__adddf3>
 80020a2:	4603      	mov	r3, r0
 80020a4:	460c      	mov	r4, r1
 80020a6:	4618      	mov	r0, r3
 80020a8:	4621      	mov	r1, r4
 80020aa:	f7fe fd01 	bl	8000ab0 <__aeabi_d2f>
 80020ae:	4602      	mov	r2, r0
 80020b0:	4b9b      	ldr	r3, [pc, #620]	; (8002320 <planning+0x298>)
 80020b2:	601a      	str	r2, [r3, #0]
  Vmax = 0.400;               //rad/s
 80020b4:	4b9b      	ldr	r3, [pc, #620]	; (8002324 <planning+0x29c>)
 80020b6:	4a9c      	ldr	r2, [pc, #624]	; (8002328 <planning+0x2a0>)
 80020b8:	601a      	str	r2, [r3, #0]
  sb=angle*0.0174533;            //degree 2 rad
 80020ba:	4b9c      	ldr	r3, [pc, #624]	; (800232c <planning+0x2a4>)
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	4618      	mov	r0, r3
 80020c0:	f7fe f9ee 	bl	80004a0 <__aeabi_f2d>
 80020c4:	a390      	add	r3, pc, #576	; (adr r3, 8002308 <planning+0x280>)
 80020c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020ca:	f7fe fa41 	bl	8000550 <__aeabi_dmul>
 80020ce:	4603      	mov	r3, r0
 80020d0:	460c      	mov	r4, r1
 80020d2:	4618      	mov	r0, r3
 80020d4:	4621      	mov	r1, r4
 80020d6:	f7fe fceb 	bl	8000ab0 <__aeabi_d2f>
 80020da:	4602      	mov	r2, r0
 80020dc:	4b94      	ldr	r3, [pc, #592]	; (8002330 <planning+0x2a8>)
 80020de:	601a      	str	r2, [r3, #0]
//  sa=0;
  sa = Lastest_Angle * 0.0174533;   //sa = last angle from Home
 80020e0:	4b94      	ldr	r3, [pc, #592]	; (8002334 <planning+0x2ac>)
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7fe f9db 	bl	80004a0 <__aeabi_f2d>
 80020ea:	a387      	add	r3, pc, #540	; (adr r3, 8002308 <planning+0x280>)
 80020ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80020f0:	f7fe fa2e 	bl	8000550 <__aeabi_dmul>
 80020f4:	4603      	mov	r3, r0
 80020f6:	460c      	mov	r4, r1
 80020f8:	4618      	mov	r0, r3
 80020fa:	4621      	mov	r1, r4
 80020fc:	f7fe fcd8 	bl	8000ab0 <__aeabi_d2f>
 8002100:	4602      	mov	r2, r0
 8002102:	4b8d      	ldr	r3, [pc, #564]	; (8002338 <planning+0x2b0>)
 8002104:	601a      	str	r2, [r3, #0]
  tf = 15.00*(sb-sa)/(8.00*Vmax);     //get tf from vmax
 8002106:	4b8a      	ldr	r3, [pc, #552]	; (8002330 <planning+0x2a8>)
 8002108:	ed93 7a00 	vldr	s14, [r3]
 800210c:	4b8a      	ldr	r3, [pc, #552]	; (8002338 <planning+0x2b0>)
 800210e:	edd3 7a00 	vldr	s15, [r3]
 8002112:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002116:	ee17 0a90 	vmov	r0, s15
 800211a:	f7fe f9c1 	bl	80004a0 <__aeabi_f2d>
 800211e:	f04f 0200 	mov.w	r2, #0
 8002122:	4b86      	ldr	r3, [pc, #536]	; (800233c <planning+0x2b4>)
 8002124:	f7fe fa14 	bl	8000550 <__aeabi_dmul>
 8002128:	4603      	mov	r3, r0
 800212a:	460c      	mov	r4, r1
 800212c:	4625      	mov	r5, r4
 800212e:	461c      	mov	r4, r3
 8002130:	4b7c      	ldr	r3, [pc, #496]	; (8002324 <planning+0x29c>)
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	4618      	mov	r0, r3
 8002136:	f7fe f9b3 	bl	80004a0 <__aeabi_f2d>
 800213a:	f04f 0200 	mov.w	r2, #0
 800213e:	4b80      	ldr	r3, [pc, #512]	; (8002340 <planning+0x2b8>)
 8002140:	f7fe fa06 	bl	8000550 <__aeabi_dmul>
 8002144:	4602      	mov	r2, r0
 8002146:	460b      	mov	r3, r1
 8002148:	4620      	mov	r0, r4
 800214a:	4629      	mov	r1, r5
 800214c:	f7fe fb2a 	bl	80007a4 <__aeabi_ddiv>
 8002150:	4603      	mov	r3, r0
 8002152:	460c      	mov	r4, r1
 8002154:	4618      	mov	r0, r3
 8002156:	4621      	mov	r1, r4
 8002158:	f7fe fcaa 	bl	8000ab0 <__aeabi_d2f>
 800215c:	4602      	mov	r2, r0
 800215e:	4b79      	ldr	r3, [pc, #484]	; (8002344 <planning+0x2bc>)
 8002160:	601a      	str	r2, [r3, #0]

  if (angle<=12)
 8002162:	4b72      	ldr	r3, [pc, #456]	; (800232c <planning+0x2a4>)
 8002164:	edd3 7a00 	vldr	s15, [r3]
 8002168:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 800216c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002174:	d80e      	bhi.n	8002194 <planning+0x10c>
  {flag_case1=1;flag_case2=0;flag_case3=0;flag_case4=0;flag_case5=0;}
 8002176:	4b74      	ldr	r3, [pc, #464]	; (8002348 <planning+0x2c0>)
 8002178:	2201      	movs	r2, #1
 800217a:	701a      	strb	r2, [r3, #0]
 800217c:	4b73      	ldr	r3, [pc, #460]	; (800234c <planning+0x2c4>)
 800217e:	2200      	movs	r2, #0
 8002180:	701a      	strb	r2, [r3, #0]
 8002182:	4b73      	ldr	r3, [pc, #460]	; (8002350 <planning+0x2c8>)
 8002184:	2200      	movs	r2, #0
 8002186:	701a      	strb	r2, [r3, #0]
 8002188:	4b72      	ldr	r3, [pc, #456]	; (8002354 <planning+0x2cc>)
 800218a:	2200      	movs	r2, #0
 800218c:	701a      	strb	r2, [r3, #0]
 800218e:	4b72      	ldr	r3, [pc, #456]	; (8002358 <planning+0x2d0>)
 8002190:	2200      	movs	r2, #0
 8002192:	701a      	strb	r2, [r3, #0]

  if (angle>12 && angle<=30)
 8002194:	4b65      	ldr	r3, [pc, #404]	; (800232c <planning+0x2a4>)
 8002196:	edd3 7a00 	vldr	s15, [r3]
 800219a:	eeb2 7a08 	vmov.f32	s14, #40	; 0x41400000  12.0
 800219e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021a6:	dd18      	ble.n	80021da <planning+0x152>
 80021a8:	4b60      	ldr	r3, [pc, #384]	; (800232c <planning+0x2a4>)
 80021aa:	edd3 7a00 	vldr	s15, [r3]
 80021ae:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80021b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ba:	d80e      	bhi.n	80021da <planning+0x152>
  { flag_case3=1;flag_case1=0;flag_case2=0;flag_case4=0;flag_case5=0;}
 80021bc:	4b64      	ldr	r3, [pc, #400]	; (8002350 <planning+0x2c8>)
 80021be:	2201      	movs	r2, #1
 80021c0:	701a      	strb	r2, [r3, #0]
 80021c2:	4b61      	ldr	r3, [pc, #388]	; (8002348 <planning+0x2c0>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	701a      	strb	r2, [r3, #0]
 80021c8:	4b60      	ldr	r3, [pc, #384]	; (800234c <planning+0x2c4>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	701a      	strb	r2, [r3, #0]
 80021ce:	4b61      	ldr	r3, [pc, #388]	; (8002354 <planning+0x2cc>)
 80021d0:	2200      	movs	r2, #0
 80021d2:	701a      	strb	r2, [r3, #0]
 80021d4:	4b60      	ldr	r3, [pc, #384]	; (8002358 <planning+0x2d0>)
 80021d6:	2200      	movs	r2, #0
 80021d8:	701a      	strb	r2, [r3, #0]

  if (angle>30 && angle<=60)
 80021da:	4b54      	ldr	r3, [pc, #336]	; (800232c <planning+0x2a4>)
 80021dc:	edd3 7a00 	vldr	s15, [r3]
 80021e0:	eeb3 7a0e 	vmov.f32	s14, #62	; 0x41f00000  30.0
 80021e4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80021ec:	dd18      	ble.n	8002220 <planning+0x198>
 80021ee:	4b4f      	ldr	r3, [pc, #316]	; (800232c <planning+0x2a4>)
 80021f0:	edd3 7a00 	vldr	s15, [r3]
 80021f4:	ed9f 7a59 	vldr	s14, [pc, #356]	; 800235c <planning+0x2d4>
 80021f8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80021fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002200:	d80e      	bhi.n	8002220 <planning+0x198>
  {flag_case1=0;flag_case2=0;flag_case3=0;flag_case4=1;flag_case5=0;}
 8002202:	4b51      	ldr	r3, [pc, #324]	; (8002348 <planning+0x2c0>)
 8002204:	2200      	movs	r2, #0
 8002206:	701a      	strb	r2, [r3, #0]
 8002208:	4b50      	ldr	r3, [pc, #320]	; (800234c <planning+0x2c4>)
 800220a:	2200      	movs	r2, #0
 800220c:	701a      	strb	r2, [r3, #0]
 800220e:	4b50      	ldr	r3, [pc, #320]	; (8002350 <planning+0x2c8>)
 8002210:	2200      	movs	r2, #0
 8002212:	701a      	strb	r2, [r3, #0]
 8002214:	4b4f      	ldr	r3, [pc, #316]	; (8002354 <planning+0x2cc>)
 8002216:	2201      	movs	r2, #1
 8002218:	701a      	strb	r2, [r3, #0]
 800221a:	4b4f      	ldr	r3, [pc, #316]	; (8002358 <planning+0x2d0>)
 800221c:	2200      	movs	r2, #0
 800221e:	701a      	strb	r2, [r3, #0]

  if (angle>60 && angle<=90)
 8002220:	4b42      	ldr	r3, [pc, #264]	; (800232c <planning+0x2a4>)
 8002222:	edd3 7a00 	vldr	s15, [r3]
 8002226:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 800235c <planning+0x2d4>
 800222a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800222e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002232:	dd18      	ble.n	8002266 <planning+0x1de>
 8002234:	4b3d      	ldr	r3, [pc, #244]	; (800232c <planning+0x2a4>)
 8002236:	edd3 7a00 	vldr	s15, [r3]
 800223a:	ed9f 7a49 	vldr	s14, [pc, #292]	; 8002360 <planning+0x2d8>
 800223e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002242:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002246:	d80e      	bhi.n	8002266 <planning+0x1de>
   {flag_case1=0;flag_case2=0;flag_case3=0;flag_case4=0;flag_case5=1;}
 8002248:	4b3f      	ldr	r3, [pc, #252]	; (8002348 <planning+0x2c0>)
 800224a:	2200      	movs	r2, #0
 800224c:	701a      	strb	r2, [r3, #0]
 800224e:	4b3f      	ldr	r3, [pc, #252]	; (800234c <planning+0x2c4>)
 8002250:	2200      	movs	r2, #0
 8002252:	701a      	strb	r2, [r3, #0]
 8002254:	4b3e      	ldr	r3, [pc, #248]	; (8002350 <planning+0x2c8>)
 8002256:	2200      	movs	r2, #0
 8002258:	701a      	strb	r2, [r3, #0]
 800225a:	4b3e      	ldr	r3, [pc, #248]	; (8002354 <planning+0x2cc>)
 800225c:	2200      	movs	r2, #0
 800225e:	701a      	strb	r2, [r3, #0]
 8002260:	4b3d      	ldr	r3, [pc, #244]	; (8002358 <planning+0x2d0>)
 8002262:	2201      	movs	r2, #1
 8002264:	701a      	strb	r2, [r3, #0]

  if (angle>90){
 8002266:	4b31      	ldr	r3, [pc, #196]	; (800232c <planning+0x2a4>)
 8002268:	edd3 7a00 	vldr	s15, [r3]
 800226c:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002360 <planning+0x2d8>
 8002270:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002274:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002278:	dc00      	bgt.n	800227c <planning+0x1f4>
	  if(t<=tf){
	  sbf =  a3*pow(t,3)+a4*pow(t,4)+a5*pow(t,5);
	  vb= (float)((3*a3*pow(t,2))+(4*a4*pow(t,3))+(5*a5*pow(t,4)));}
	  else{t=tf;vb=0;PWMOut=0;}
  }
}
 800227a:	e27b      	b.n	8002774 <planning+0x6ec>
	  flag_case1=0;flag_case3=0;
 800227c:	4b32      	ldr	r3, [pc, #200]	; (8002348 <planning+0x2c0>)
 800227e:	2200      	movs	r2, #0
 8002280:	701a      	strb	r2, [r3, #0]
 8002282:	4b33      	ldr	r3, [pc, #204]	; (8002350 <planning+0x2c8>)
 8002284:	2200      	movs	r2, #0
 8002286:	701a      	strb	r2, [r3, #0]
	  flag_case2=1;
 8002288:	4b30      	ldr	r3, [pc, #192]	; (800234c <planning+0x2c4>)
 800228a:	2201      	movs	r2, #1
 800228c:	701a      	strb	r2, [r3, #0]
	  if(0.5>=(5.7335*(sb-sa)/(pow(tf,2))))  //check accerelation
 800228e:	4b28      	ldr	r3, [pc, #160]	; (8002330 <planning+0x2a8>)
 8002290:	ed93 7a00 	vldr	s14, [r3]
 8002294:	4b28      	ldr	r3, [pc, #160]	; (8002338 <planning+0x2b0>)
 8002296:	edd3 7a00 	vldr	s15, [r3]
 800229a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800229e:	ee17 0a90 	vmov	r0, s15
 80022a2:	f7fe f8fd 	bl	80004a0 <__aeabi_f2d>
 80022a6:	a31a      	add	r3, pc, #104	; (adr r3, 8002310 <planning+0x288>)
 80022a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80022ac:	f7fe f950 	bl	8000550 <__aeabi_dmul>
 80022b0:	4603      	mov	r3, r0
 80022b2:	460c      	mov	r4, r1
 80022b4:	4625      	mov	r5, r4
 80022b6:	461c      	mov	r4, r3
 80022b8:	4b22      	ldr	r3, [pc, #136]	; (8002344 <planning+0x2bc>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	4618      	mov	r0, r3
 80022be:	f7fe f8ef 	bl	80004a0 <__aeabi_f2d>
 80022c2:	4602      	mov	r2, r0
 80022c4:	460b      	mov	r3, r1
 80022c6:	ed9f 1b14 	vldr	d1, [pc, #80]	; 8002318 <planning+0x290>
 80022ca:	ec43 2b10 	vmov	d0, r2, r3
 80022ce:	f006 fe1d 	bl	8008f0c <pow>
 80022d2:	ec53 2b10 	vmov	r2, r3, d0
 80022d6:	4620      	mov	r0, r4
 80022d8:	4629      	mov	r1, r5
 80022da:	f7fe fa63 	bl	80007a4 <__aeabi_ddiv>
 80022de:	4603      	mov	r3, r0
 80022e0:	460c      	mov	r4, r1
 80022e2:	4618      	mov	r0, r3
 80022e4:	4621      	mov	r1, r4
 80022e6:	f04f 0200 	mov.w	r2, #0
 80022ea:	4b1e      	ldr	r3, [pc, #120]	; (8002364 <planning+0x2dc>)
 80022ec:	f7fe fbac 	bl	8000a48 <__aeabi_dcmple>
 80022f0:	4603      	mov	r3, r0
 80022f2:	2b00      	cmp	r3, #0
 80022f4:	d038      	beq.n	8002368 <planning+0x2e0>
	  {tf=tf;}
 80022f6:	4b13      	ldr	r3, [pc, #76]	; (8002344 <planning+0x2bc>)
 80022f8:	681b      	ldr	r3, [r3, #0]
 80022fa:	4a12      	ldr	r2, [pc, #72]	; (8002344 <planning+0x2bc>)
 80022fc:	6013      	str	r3, [r2, #0]
 80022fe:	e062      	b.n	80023c6 <planning+0x33e>
 8002300:	47ae147b 	.word	0x47ae147b
 8002304:	3f847ae1 	.word	0x3f847ae1
 8002308:	22d4405f 	.word	0x22d4405f
 800230c:	3f91df47 	.word	0x3f91df47
 8002310:	9fbe76c9 	.word	0x9fbe76c9
 8002314:	4016ef1a 	.word	0x4016ef1a
 8002318:	00000000 	.word	0x00000000
 800231c:	40000000 	.word	0x40000000
 8002320:	20000140 	.word	0x20000140
 8002324:	20000144 	.word	0x20000144
 8002328:	3ecccccd 	.word	0x3ecccccd
 800232c:	2000015c 	.word	0x2000015c
 8002330:	2000012c 	.word	0x2000012c
 8002334:	20000184 	.word	0x20000184
 8002338:	20000130 	.word	0x20000130
 800233c:	402e0000 	.word	0x402e0000
 8002340:	40200000 	.word	0x40200000
 8002344:	20000134 	.word	0x20000134
 8002348:	20000164 	.word	0x20000164
 800234c:	20000165 	.word	0x20000165
 8002350:	20000166 	.word	0x20000166
 8002354:	20000167 	.word	0x20000167
 8002358:	20000168 	.word	0x20000168
 800235c:	42700000 	.word	0x42700000
 8002360:	42b40000 	.word	0x42b40000
 8002364:	3fe00000 	.word	0x3fe00000
	  else{tf=pow((5.7335*(sb-sa)/0.5),0.5);}
 8002368:	4bd9      	ldr	r3, [pc, #868]	; (80026d0 <planning+0x648>)
 800236a:	ed93 7a00 	vldr	s14, [r3]
 800236e:	4bd9      	ldr	r3, [pc, #868]	; (80026d4 <planning+0x64c>)
 8002370:	edd3 7a00 	vldr	s15, [r3]
 8002374:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002378:	ee17 0a90 	vmov	r0, s15
 800237c:	f7fe f890 	bl	80004a0 <__aeabi_f2d>
 8002380:	a3c7      	add	r3, pc, #796	; (adr r3, 80026a0 <planning+0x618>)
 8002382:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002386:	f7fe f8e3 	bl	8000550 <__aeabi_dmul>
 800238a:	4603      	mov	r3, r0
 800238c:	460c      	mov	r4, r1
 800238e:	4618      	mov	r0, r3
 8002390:	4621      	mov	r1, r4
 8002392:	f04f 0200 	mov.w	r2, #0
 8002396:	4bd0      	ldr	r3, [pc, #832]	; (80026d8 <planning+0x650>)
 8002398:	f7fe fa04 	bl	80007a4 <__aeabi_ddiv>
 800239c:	4603      	mov	r3, r0
 800239e:	460c      	mov	r4, r1
 80023a0:	ec44 3b17 	vmov	d7, r3, r4
 80023a4:	ed9f 1bc0 	vldr	d1, [pc, #768]	; 80026a8 <planning+0x620>
 80023a8:	eeb0 0a47 	vmov.f32	s0, s14
 80023ac:	eef0 0a67 	vmov.f32	s1, s15
 80023b0:	f006 fdac 	bl	8008f0c <pow>
 80023b4:	ec54 3b10 	vmov	r3, r4, d0
 80023b8:	4618      	mov	r0, r3
 80023ba:	4621      	mov	r1, r4
 80023bc:	f7fe fb78 	bl	8000ab0 <__aeabi_d2f>
 80023c0:	4602      	mov	r2, r0
 80023c2:	4bc6      	ldr	r3, [pc, #792]	; (80026dc <planning+0x654>)
 80023c4:	601a      	str	r2, [r3, #0]
	  a0=0;
 80023c6:	4bc6      	ldr	r3, [pc, #792]	; (80026e0 <planning+0x658>)
 80023c8:	f04f 0200 	mov.w	r2, #0
 80023cc:	601a      	str	r2, [r3, #0]
	  a1=0;
 80023ce:	4bc5      	ldr	r3, [pc, #788]	; (80026e4 <planning+0x65c>)
 80023d0:	f04f 0200 	mov.w	r2, #0
 80023d4:	601a      	str	r2, [r3, #0]
	  a2=0;
 80023d6:	4bc4      	ldr	r3, [pc, #784]	; (80026e8 <planning+0x660>)
 80023d8:	f04f 0200 	mov.w	r2, #0
 80023dc:	601a      	str	r2, [r3, #0]
	  a3= 10.00*(sb-sa)/(pow(tf,3));
 80023de:	4bbc      	ldr	r3, [pc, #752]	; (80026d0 <planning+0x648>)
 80023e0:	ed93 7a00 	vldr	s14, [r3]
 80023e4:	4bbb      	ldr	r3, [pc, #748]	; (80026d4 <planning+0x64c>)
 80023e6:	edd3 7a00 	vldr	s15, [r3]
 80023ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80023ee:	ee17 0a90 	vmov	r0, s15
 80023f2:	f7fe f855 	bl	80004a0 <__aeabi_f2d>
 80023f6:	f04f 0200 	mov.w	r2, #0
 80023fa:	4bbc      	ldr	r3, [pc, #752]	; (80026ec <planning+0x664>)
 80023fc:	f7fe f8a8 	bl	8000550 <__aeabi_dmul>
 8002400:	4603      	mov	r3, r0
 8002402:	460c      	mov	r4, r1
 8002404:	4625      	mov	r5, r4
 8002406:	461c      	mov	r4, r3
 8002408:	4bb4      	ldr	r3, [pc, #720]	; (80026dc <planning+0x654>)
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	4618      	mov	r0, r3
 800240e:	f7fe f847 	bl	80004a0 <__aeabi_f2d>
 8002412:	4602      	mov	r2, r0
 8002414:	460b      	mov	r3, r1
 8002416:	ed9f 1ba6 	vldr	d1, [pc, #664]	; 80026b0 <planning+0x628>
 800241a:	ec43 2b10 	vmov	d0, r2, r3
 800241e:	f006 fd75 	bl	8008f0c <pow>
 8002422:	ec53 2b10 	vmov	r2, r3, d0
 8002426:	4620      	mov	r0, r4
 8002428:	4629      	mov	r1, r5
 800242a:	f7fe f9bb 	bl	80007a4 <__aeabi_ddiv>
 800242e:	4603      	mov	r3, r0
 8002430:	460c      	mov	r4, r1
 8002432:	4618      	mov	r0, r3
 8002434:	4621      	mov	r1, r4
 8002436:	f7fe fb3b 	bl	8000ab0 <__aeabi_d2f>
 800243a:	4602      	mov	r2, r0
 800243c:	4bac      	ldr	r3, [pc, #688]	; (80026f0 <planning+0x668>)
 800243e:	601a      	str	r2, [r3, #0]
	  a4= -15.00*(sb-sa)/(pow(tf,4));
 8002440:	4ba3      	ldr	r3, [pc, #652]	; (80026d0 <planning+0x648>)
 8002442:	ed93 7a00 	vldr	s14, [r3]
 8002446:	4ba3      	ldr	r3, [pc, #652]	; (80026d4 <planning+0x64c>)
 8002448:	edd3 7a00 	vldr	s15, [r3]
 800244c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002450:	ee17 0a90 	vmov	r0, s15
 8002454:	f7fe f824 	bl	80004a0 <__aeabi_f2d>
 8002458:	f04f 0200 	mov.w	r2, #0
 800245c:	4ba5      	ldr	r3, [pc, #660]	; (80026f4 <planning+0x66c>)
 800245e:	f7fe f877 	bl	8000550 <__aeabi_dmul>
 8002462:	4603      	mov	r3, r0
 8002464:	460c      	mov	r4, r1
 8002466:	4625      	mov	r5, r4
 8002468:	461c      	mov	r4, r3
 800246a:	4b9c      	ldr	r3, [pc, #624]	; (80026dc <planning+0x654>)
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	4618      	mov	r0, r3
 8002470:	f7fe f816 	bl	80004a0 <__aeabi_f2d>
 8002474:	4602      	mov	r2, r0
 8002476:	460b      	mov	r3, r1
 8002478:	ed9f 1b8f 	vldr	d1, [pc, #572]	; 80026b8 <planning+0x630>
 800247c:	ec43 2b10 	vmov	d0, r2, r3
 8002480:	f006 fd44 	bl	8008f0c <pow>
 8002484:	ec53 2b10 	vmov	r2, r3, d0
 8002488:	4620      	mov	r0, r4
 800248a:	4629      	mov	r1, r5
 800248c:	f7fe f98a 	bl	80007a4 <__aeabi_ddiv>
 8002490:	4603      	mov	r3, r0
 8002492:	460c      	mov	r4, r1
 8002494:	4618      	mov	r0, r3
 8002496:	4621      	mov	r1, r4
 8002498:	f7fe fb0a 	bl	8000ab0 <__aeabi_d2f>
 800249c:	4602      	mov	r2, r0
 800249e:	4b96      	ldr	r3, [pc, #600]	; (80026f8 <planning+0x670>)
 80024a0:	601a      	str	r2, [r3, #0]
	  a5= 6.00*(sb-sa)/(pow(tf,5));
 80024a2:	4b8b      	ldr	r3, [pc, #556]	; (80026d0 <planning+0x648>)
 80024a4:	ed93 7a00 	vldr	s14, [r3]
 80024a8:	4b8a      	ldr	r3, [pc, #552]	; (80026d4 <planning+0x64c>)
 80024aa:	edd3 7a00 	vldr	s15, [r3]
 80024ae:	ee77 7a67 	vsub.f32	s15, s14, s15
 80024b2:	ee17 0a90 	vmov	r0, s15
 80024b6:	f7fd fff3 	bl	80004a0 <__aeabi_f2d>
 80024ba:	f04f 0200 	mov.w	r2, #0
 80024be:	4b8f      	ldr	r3, [pc, #572]	; (80026fc <planning+0x674>)
 80024c0:	f7fe f846 	bl	8000550 <__aeabi_dmul>
 80024c4:	4603      	mov	r3, r0
 80024c6:	460c      	mov	r4, r1
 80024c8:	4625      	mov	r5, r4
 80024ca:	461c      	mov	r4, r3
 80024cc:	4b83      	ldr	r3, [pc, #524]	; (80026dc <planning+0x654>)
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	4618      	mov	r0, r3
 80024d2:	f7fd ffe5 	bl	80004a0 <__aeabi_f2d>
 80024d6:	4602      	mov	r2, r0
 80024d8:	460b      	mov	r3, r1
 80024da:	ed9f 1b79 	vldr	d1, [pc, #484]	; 80026c0 <planning+0x638>
 80024de:	ec43 2b10 	vmov	d0, r2, r3
 80024e2:	f006 fd13 	bl	8008f0c <pow>
 80024e6:	ec53 2b10 	vmov	r2, r3, d0
 80024ea:	4620      	mov	r0, r4
 80024ec:	4629      	mov	r1, r5
 80024ee:	f7fe f959 	bl	80007a4 <__aeabi_ddiv>
 80024f2:	4603      	mov	r3, r0
 80024f4:	460c      	mov	r4, r1
 80024f6:	4618      	mov	r0, r3
 80024f8:	4621      	mov	r1, r4
 80024fa:	f7fe fad9 	bl	8000ab0 <__aeabi_d2f>
 80024fe:	4602      	mov	r2, r0
 8002500:	4b7f      	ldr	r3, [pc, #508]	; (8002700 <planning+0x678>)
 8002502:	601a      	str	r2, [r3, #0]
	  if(t<=tf){
 8002504:	4b7f      	ldr	r3, [pc, #508]	; (8002704 <planning+0x67c>)
 8002506:	ed93 7a00 	vldr	s14, [r3]
 800250a:	4b74      	ldr	r3, [pc, #464]	; (80026dc <planning+0x654>)
 800250c:	edd3 7a00 	vldr	s15, [r3]
 8002510:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002514:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002518:	f200 8121 	bhi.w	800275e <planning+0x6d6>
	  sbf =  a3*pow(t,3)+a4*pow(t,4)+a5*pow(t,5);
 800251c:	4b74      	ldr	r3, [pc, #464]	; (80026f0 <planning+0x668>)
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	4618      	mov	r0, r3
 8002522:	f7fd ffbd 	bl	80004a0 <__aeabi_f2d>
 8002526:	4604      	mov	r4, r0
 8002528:	460d      	mov	r5, r1
 800252a:	4b76      	ldr	r3, [pc, #472]	; (8002704 <planning+0x67c>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4618      	mov	r0, r3
 8002530:	f7fd ffb6 	bl	80004a0 <__aeabi_f2d>
 8002534:	4602      	mov	r2, r0
 8002536:	460b      	mov	r3, r1
 8002538:	ed9f 1b5d 	vldr	d1, [pc, #372]	; 80026b0 <planning+0x628>
 800253c:	ec43 2b10 	vmov	d0, r2, r3
 8002540:	f006 fce4 	bl	8008f0c <pow>
 8002544:	ec53 2b10 	vmov	r2, r3, d0
 8002548:	4620      	mov	r0, r4
 800254a:	4629      	mov	r1, r5
 800254c:	f7fe f800 	bl	8000550 <__aeabi_dmul>
 8002550:	4603      	mov	r3, r0
 8002552:	460c      	mov	r4, r1
 8002554:	4625      	mov	r5, r4
 8002556:	461c      	mov	r4, r3
 8002558:	4b67      	ldr	r3, [pc, #412]	; (80026f8 <planning+0x670>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fd ff9f 	bl	80004a0 <__aeabi_f2d>
 8002562:	4680      	mov	r8, r0
 8002564:	4689      	mov	r9, r1
 8002566:	4b67      	ldr	r3, [pc, #412]	; (8002704 <planning+0x67c>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7fd ff98 	bl	80004a0 <__aeabi_f2d>
 8002570:	4602      	mov	r2, r0
 8002572:	460b      	mov	r3, r1
 8002574:	ed9f 1b50 	vldr	d1, [pc, #320]	; 80026b8 <planning+0x630>
 8002578:	ec43 2b10 	vmov	d0, r2, r3
 800257c:	f006 fcc6 	bl	8008f0c <pow>
 8002580:	ec53 2b10 	vmov	r2, r3, d0
 8002584:	4640      	mov	r0, r8
 8002586:	4649      	mov	r1, r9
 8002588:	f7fd ffe2 	bl	8000550 <__aeabi_dmul>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	4620      	mov	r0, r4
 8002592:	4629      	mov	r1, r5
 8002594:	f7fd fe26 	bl	80001e4 <__adddf3>
 8002598:	4603      	mov	r3, r0
 800259a:	460c      	mov	r4, r1
 800259c:	4625      	mov	r5, r4
 800259e:	461c      	mov	r4, r3
 80025a0:	4b57      	ldr	r3, [pc, #348]	; (8002700 <planning+0x678>)
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4618      	mov	r0, r3
 80025a6:	f7fd ff7b 	bl	80004a0 <__aeabi_f2d>
 80025aa:	4680      	mov	r8, r0
 80025ac:	4689      	mov	r9, r1
 80025ae:	4b55      	ldr	r3, [pc, #340]	; (8002704 <planning+0x67c>)
 80025b0:	681b      	ldr	r3, [r3, #0]
 80025b2:	4618      	mov	r0, r3
 80025b4:	f7fd ff74 	bl	80004a0 <__aeabi_f2d>
 80025b8:	4602      	mov	r2, r0
 80025ba:	460b      	mov	r3, r1
 80025bc:	ed9f 1b40 	vldr	d1, [pc, #256]	; 80026c0 <planning+0x638>
 80025c0:	ec43 2b10 	vmov	d0, r2, r3
 80025c4:	f006 fca2 	bl	8008f0c <pow>
 80025c8:	ec53 2b10 	vmov	r2, r3, d0
 80025cc:	4640      	mov	r0, r8
 80025ce:	4649      	mov	r1, r9
 80025d0:	f7fd ffbe 	bl	8000550 <__aeabi_dmul>
 80025d4:	4602      	mov	r2, r0
 80025d6:	460b      	mov	r3, r1
 80025d8:	4620      	mov	r0, r4
 80025da:	4629      	mov	r1, r5
 80025dc:	f7fd fe02 	bl	80001e4 <__adddf3>
 80025e0:	4603      	mov	r3, r0
 80025e2:	460c      	mov	r4, r1
 80025e4:	4618      	mov	r0, r3
 80025e6:	4621      	mov	r1, r4
 80025e8:	f7fe fa62 	bl	8000ab0 <__aeabi_d2f>
 80025ec:	4602      	mov	r2, r0
 80025ee:	4b46      	ldr	r3, [pc, #280]	; (8002708 <planning+0x680>)
 80025f0:	601a      	str	r2, [r3, #0]
	  vb= (float)((3*a3*pow(t,2))+(4*a4*pow(t,3))+(5*a5*pow(t,4)));}
 80025f2:	4b3f      	ldr	r3, [pc, #252]	; (80026f0 <planning+0x668>)
 80025f4:	edd3 7a00 	vldr	s15, [r3]
 80025f8:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 80025fc:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002600:	ee17 0a90 	vmov	r0, s15
 8002604:	f7fd ff4c 	bl	80004a0 <__aeabi_f2d>
 8002608:	4604      	mov	r4, r0
 800260a:	460d      	mov	r5, r1
 800260c:	4b3d      	ldr	r3, [pc, #244]	; (8002704 <planning+0x67c>)
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	4618      	mov	r0, r3
 8002612:	f7fd ff45 	bl	80004a0 <__aeabi_f2d>
 8002616:	4602      	mov	r2, r0
 8002618:	460b      	mov	r3, r1
 800261a:	ed9f 1b2b 	vldr	d1, [pc, #172]	; 80026c8 <planning+0x640>
 800261e:	ec43 2b10 	vmov	d0, r2, r3
 8002622:	f006 fc73 	bl	8008f0c <pow>
 8002626:	ec53 2b10 	vmov	r2, r3, d0
 800262a:	4620      	mov	r0, r4
 800262c:	4629      	mov	r1, r5
 800262e:	f7fd ff8f 	bl	8000550 <__aeabi_dmul>
 8002632:	4603      	mov	r3, r0
 8002634:	460c      	mov	r4, r1
 8002636:	4625      	mov	r5, r4
 8002638:	461c      	mov	r4, r3
 800263a:	4b2f      	ldr	r3, [pc, #188]	; (80026f8 <planning+0x670>)
 800263c:	edd3 7a00 	vldr	s15, [r3]
 8002640:	eeb1 7a00 	vmov.f32	s14, #16	; 0x40800000  4.0
 8002644:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002648:	ee17 0a90 	vmov	r0, s15
 800264c:	f7fd ff28 	bl	80004a0 <__aeabi_f2d>
 8002650:	4680      	mov	r8, r0
 8002652:	4689      	mov	r9, r1
 8002654:	4b2b      	ldr	r3, [pc, #172]	; (8002704 <planning+0x67c>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	4618      	mov	r0, r3
 800265a:	f7fd ff21 	bl	80004a0 <__aeabi_f2d>
 800265e:	4602      	mov	r2, r0
 8002660:	460b      	mov	r3, r1
 8002662:	ed9f 1b13 	vldr	d1, [pc, #76]	; 80026b0 <planning+0x628>
 8002666:	ec43 2b10 	vmov	d0, r2, r3
 800266a:	f006 fc4f 	bl	8008f0c <pow>
 800266e:	ec53 2b10 	vmov	r2, r3, d0
 8002672:	4640      	mov	r0, r8
 8002674:	4649      	mov	r1, r9
 8002676:	f7fd ff6b 	bl	8000550 <__aeabi_dmul>
 800267a:	4602      	mov	r2, r0
 800267c:	460b      	mov	r3, r1
 800267e:	4620      	mov	r0, r4
 8002680:	4629      	mov	r1, r5
 8002682:	f7fd fdaf 	bl	80001e4 <__adddf3>
 8002686:	4603      	mov	r3, r0
 8002688:	460c      	mov	r4, r1
 800268a:	4625      	mov	r5, r4
 800268c:	461c      	mov	r4, r3
 800268e:	4b1c      	ldr	r3, [pc, #112]	; (8002700 <planning+0x678>)
 8002690:	edd3 7a00 	vldr	s15, [r3]
 8002694:	eeb1 7a04 	vmov.f32	s14, #20	; 0x40a00000  5.0
 8002698:	ee67 7a87 	vmul.f32	s15, s15, s14
 800269c:	e036      	b.n	800270c <planning+0x684>
 800269e:	bf00      	nop
 80026a0:	9fbe76c9 	.word	0x9fbe76c9
 80026a4:	4016ef1a 	.word	0x4016ef1a
 80026a8:	00000000 	.word	0x00000000
 80026ac:	3fe00000 	.word	0x3fe00000
 80026b0:	00000000 	.word	0x00000000
 80026b4:	40080000 	.word	0x40080000
 80026b8:	00000000 	.word	0x00000000
 80026bc:	40100000 	.word	0x40100000
 80026c0:	00000000 	.word	0x00000000
 80026c4:	40140000 	.word	0x40140000
 80026c8:	00000000 	.word	0x00000000
 80026cc:	40000000 	.word	0x40000000
 80026d0:	2000012c 	.word	0x2000012c
 80026d4:	20000130 	.word	0x20000130
 80026d8:	3fe00000 	.word	0x3fe00000
 80026dc:	20000134 	.word	0x20000134
 80026e0:	20000114 	.word	0x20000114
 80026e4:	20000118 	.word	0x20000118
 80026e8:	2000011c 	.word	0x2000011c
 80026ec:	40240000 	.word	0x40240000
 80026f0:	20000120 	.word	0x20000120
 80026f4:	c02e0000 	.word	0xc02e0000
 80026f8:	20000124 	.word	0x20000124
 80026fc:	40180000 	.word	0x40180000
 8002700:	20000128 	.word	0x20000128
 8002704:	20000140 	.word	0x20000140
 8002708:	2000013c 	.word	0x2000013c
 800270c:	ee17 0a90 	vmov	r0, s15
 8002710:	f7fd fec6 	bl	80004a0 <__aeabi_f2d>
 8002714:	4680      	mov	r8, r0
 8002716:	4689      	mov	r9, r1
 8002718:	4b1b      	ldr	r3, [pc, #108]	; (8002788 <planning+0x700>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	4618      	mov	r0, r3
 800271e:	f7fd febf 	bl	80004a0 <__aeabi_f2d>
 8002722:	4602      	mov	r2, r0
 8002724:	460b      	mov	r3, r1
 8002726:	ed9f 1b16 	vldr	d1, [pc, #88]	; 8002780 <planning+0x6f8>
 800272a:	ec43 2b10 	vmov	d0, r2, r3
 800272e:	f006 fbed 	bl	8008f0c <pow>
 8002732:	ec53 2b10 	vmov	r2, r3, d0
 8002736:	4640      	mov	r0, r8
 8002738:	4649      	mov	r1, r9
 800273a:	f7fd ff09 	bl	8000550 <__aeabi_dmul>
 800273e:	4602      	mov	r2, r0
 8002740:	460b      	mov	r3, r1
 8002742:	4620      	mov	r0, r4
 8002744:	4629      	mov	r1, r5
 8002746:	f7fd fd4d 	bl	80001e4 <__adddf3>
 800274a:	4603      	mov	r3, r0
 800274c:	460c      	mov	r4, r1
 800274e:	4618      	mov	r0, r3
 8002750:	4621      	mov	r1, r4
 8002752:	f7fe f9ad 	bl	8000ab0 <__aeabi_d2f>
 8002756:	4602      	mov	r2, r0
 8002758:	4b0c      	ldr	r3, [pc, #48]	; (800278c <planning+0x704>)
 800275a:	601a      	str	r2, [r3, #0]
}
 800275c:	e00a      	b.n	8002774 <planning+0x6ec>
	  else{t=tf;vb=0;PWMOut=0;}
 800275e:	4b0c      	ldr	r3, [pc, #48]	; (8002790 <planning+0x708>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	4a09      	ldr	r2, [pc, #36]	; (8002788 <planning+0x700>)
 8002764:	6013      	str	r3, [r2, #0]
 8002766:	4b09      	ldr	r3, [pc, #36]	; (800278c <planning+0x704>)
 8002768:	f04f 0200 	mov.w	r2, #0
 800276c:	601a      	str	r2, [r3, #0]
 800276e:	4b09      	ldr	r3, [pc, #36]	; (8002794 <planning+0x70c>)
 8002770:	2200      	movs	r2, #0
 8002772:	601a      	str	r2, [r3, #0]
}
 8002774:	bf00      	nop
 8002776:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800277a:	bf00      	nop
 800277c:	f3af 8000 	nop.w
 8002780:	00000000 	.word	0x00000000
 8002784:	40100000 	.word	0x40100000
 8002788:	20000140 	.word	0x20000140
 800278c:	20000138 	.word	0x20000138
 8002790:	20000134 	.word	0x20000134
 8002794:	200000d4 	.word	0x200000d4

08002798 <pid>:

void pid()
{
 8002798:	b598      	push	{r3, r4, r7, lr}
 800279a:	af00      	add	r7, sp, #0
	if  (flag_case2==1){
 800279c:	4bba      	ldr	r3, [pc, #744]	; (8002a88 <pid+0x2f0>)
 800279e:	781b      	ldrb	r3, [r3, #0]
 80027a0:	2b01      	cmp	r3, #1
 80027a2:	d160      	bne.n	8002866 <pid+0xce>
		 error = vb-omega_est;
 80027a4:	4bb9      	ldr	r3, [pc, #740]	; (8002a8c <pid+0x2f4>)
 80027a6:	ed93 7a00 	vldr	s14, [r3]
 80027aa:	4bb9      	ldr	r3, [pc, #740]	; (8002a90 <pid+0x2f8>)
 80027ac:	edd3 7a00 	vldr	s15, [r3]
 80027b0:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027b4:	4bb7      	ldr	r3, [pc, #732]	; (8002a94 <pid+0x2fc>)
 80027b6:	edc3 7a00 	vstr	s15, [r3]
		 p = (error);
 80027ba:	4bb6      	ldr	r3, [pc, #728]	; (8002a94 <pid+0x2fc>)
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	4ab6      	ldr	r2, [pc, #728]	; (8002a98 <pid+0x300>)
 80027c0:	6013      	str	r3, [r2, #0]
		 i = i+error;
 80027c2:	4bb6      	ldr	r3, [pc, #728]	; (8002a9c <pid+0x304>)
 80027c4:	ed93 7a00 	vldr	s14, [r3]
 80027c8:	4bb2      	ldr	r3, [pc, #712]	; (8002a94 <pid+0x2fc>)
 80027ca:	edd3 7a00 	vldr	s15, [r3]
 80027ce:	ee77 7a27 	vadd.f32	s15, s14, s15
 80027d2:	4bb2      	ldr	r3, [pc, #712]	; (8002a9c <pid+0x304>)
 80027d4:	edc3 7a00 	vstr	s15, [r3]
		 d = error - pre_error;
 80027d8:	4bae      	ldr	r3, [pc, #696]	; (8002a94 <pid+0x2fc>)
 80027da:	ed93 7a00 	vldr	s14, [r3]
 80027de:	4bb0      	ldr	r3, [pc, #704]	; (8002aa0 <pid+0x308>)
 80027e0:	edd3 7a00 	vldr	s15, [r3]
 80027e4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80027e8:	4bae      	ldr	r3, [pc, #696]	; (8002aa4 <pid+0x30c>)
 80027ea:	edc3 7a00 	vstr	s15, [r3]
		 pre_error = error;
 80027ee:	4ba9      	ldr	r3, [pc, #676]	; (8002a94 <pid+0x2fc>)
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	4aab      	ldr	r2, [pc, #684]	; (8002aa0 <pid+0x308>)
 80027f4:	6013      	str	r3, [r2, #0]
		 PWMOut =195+( (p*K_P)+(i*K_I)+(d*K_D));
 80027f6:	4ba8      	ldr	r3, [pc, #672]	; (8002a98 <pid+0x300>)
 80027f8:	ed93 7a00 	vldr	s14, [r3]
 80027fc:	4baa      	ldr	r3, [pc, #680]	; (8002aa8 <pid+0x310>)
 80027fe:	edd3 7a00 	vldr	s15, [r3]
 8002802:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002806:	4ba5      	ldr	r3, [pc, #660]	; (8002a9c <pid+0x304>)
 8002808:	edd3 6a00 	vldr	s13, [r3]
 800280c:	4ba7      	ldr	r3, [pc, #668]	; (8002aac <pid+0x314>)
 800280e:	edd3 7a00 	vldr	s15, [r3]
 8002812:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002816:	ee37 7a27 	vadd.f32	s14, s14, s15
 800281a:	4ba2      	ldr	r3, [pc, #648]	; (8002aa4 <pid+0x30c>)
 800281c:	edd3 6a00 	vldr	s13, [r3]
 8002820:	4ba3      	ldr	r3, [pc, #652]	; (8002ab0 <pid+0x318>)
 8002822:	edd3 7a00 	vldr	s15, [r3]
 8002826:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800282a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800282e:	ed9f 7aa1 	vldr	s14, [pc, #644]	; 8002ab4 <pid+0x31c>
 8002832:	ee77 7a87 	vadd.f32	s15, s15, s14
 8002836:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800283a:	ee17 2a90 	vmov	r2, s15
 800283e:	4b9e      	ldr	r3, [pc, #632]	; (8002ab8 <pid+0x320>)
 8002840:	601a      	str	r2, [r3, #0]
		 if(vb==0)
 8002842:	4b92      	ldr	r3, [pc, #584]	; (8002a8c <pid+0x2f4>)
 8002844:	edd3 7a00 	vldr	s15, [r3]
 8002848:	eef5 7a40 	vcmp.f32	s15, #0.0
 800284c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002850:	f040 81ca 	bne.w	8002be8 <pid+0x450>
		 {PWMOut=0; Run=0; UART_Ack2(); }
 8002854:	4b98      	ldr	r3, [pc, #608]	; (8002ab8 <pid+0x320>)
 8002856:	2200      	movs	r2, #0
 8002858:	601a      	str	r2, [r3, #0]
 800285a:	4b98      	ldr	r3, [pc, #608]	; (8002abc <pid+0x324>)
 800285c:	2200      	movs	r2, #0
 800285e:	701a      	strb	r2, [r3, #0]
 8002860:	f000 fb04 	bl	8002e6c <UART_Ack2>
					PWMOut=0;
					Run=0;
					UART_Ack2();
				}
			}
}
 8002864:	e1c0      	b.n	8002be8 <pid+0x450>
	else if (flag_case1==1)
 8002866:	4b96      	ldr	r3, [pc, #600]	; (8002ac0 <pid+0x328>)
 8002868:	781b      	ldrb	r3, [r3, #0]
 800286a:	2b01      	cmp	r3, #1
 800286c:	d160      	bne.n	8002930 <pid+0x198>
		if((RobotArm_Position) < (float)(angle/0.05))
 800286e:	4b95      	ldr	r3, [pc, #596]	; (8002ac4 <pid+0x32c>)
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	4618      	mov	r0, r3
 8002874:	f7fd fe14 	bl	80004a0 <__aeabi_f2d>
 8002878:	a381      	add	r3, pc, #516	; (adr r3, 8002a80 <pid+0x2e8>)
 800287a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800287e:	f7fd ff91 	bl	80007a4 <__aeabi_ddiv>
 8002882:	4603      	mov	r3, r0
 8002884:	460c      	mov	r4, r1
 8002886:	4618      	mov	r0, r3
 8002888:	4621      	mov	r1, r4
 800288a:	f7fe f911 	bl	8000ab0 <__aeabi_d2f>
 800288e:	ee07 0a10 	vmov	s14, r0
 8002892:	4b8d      	ldr	r3, [pc, #564]	; (8002ac8 <pid+0x330>)
 8002894:	edd3 7a00 	vldr	s15, [r3]
 8002898:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800289c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028a0:	dd04      	ble.n	80028ac <pid+0x114>
			PWMOut=400;
 80028a2:	4b85      	ldr	r3, [pc, #532]	; (8002ab8 <pid+0x320>)
 80028a4:	f44f 72c8 	mov.w	r2, #400	; 0x190
 80028a8:	601a      	str	r2, [r3, #0]
}
 80028aa:	e19d      	b.n	8002be8 <pid+0x450>
		else if((RobotArm_Position) > (float)(angle/0.05))
 80028ac:	4b85      	ldr	r3, [pc, #532]	; (8002ac4 <pid+0x32c>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7fd fdf5 	bl	80004a0 <__aeabi_f2d>
 80028b6:	a372      	add	r3, pc, #456	; (adr r3, 8002a80 <pid+0x2e8>)
 80028b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028bc:	f7fd ff72 	bl	80007a4 <__aeabi_ddiv>
 80028c0:	4603      	mov	r3, r0
 80028c2:	460c      	mov	r4, r1
 80028c4:	4618      	mov	r0, r3
 80028c6:	4621      	mov	r1, r4
 80028c8:	f7fe f8f2 	bl	8000ab0 <__aeabi_d2f>
 80028cc:	ee07 0a10 	vmov	s14, r0
 80028d0:	4b7d      	ldr	r3, [pc, #500]	; (8002ac8 <pid+0x330>)
 80028d2:	edd3 7a00 	vldr	s15, [r3]
 80028d6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80028da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028de:	d503      	bpl.n	80028e8 <pid+0x150>
					PWMOut=-400;
 80028e0:	4b75      	ldr	r3, [pc, #468]	; (8002ab8 <pid+0x320>)
 80028e2:	4a7a      	ldr	r2, [pc, #488]	; (8002acc <pid+0x334>)
 80028e4:	601a      	str	r2, [r3, #0]
}
 80028e6:	e17f      	b.n	8002be8 <pid+0x450>
		else if((RobotArm_Position) == (float)(angle/0.05))
 80028e8:	4b76      	ldr	r3, [pc, #472]	; (8002ac4 <pid+0x32c>)
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	4618      	mov	r0, r3
 80028ee:	f7fd fdd7 	bl	80004a0 <__aeabi_f2d>
 80028f2:	a363      	add	r3, pc, #396	; (adr r3, 8002a80 <pid+0x2e8>)
 80028f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80028f8:	f7fd ff54 	bl	80007a4 <__aeabi_ddiv>
 80028fc:	4603      	mov	r3, r0
 80028fe:	460c      	mov	r4, r1
 8002900:	4618      	mov	r0, r3
 8002902:	4621      	mov	r1, r4
 8002904:	f7fe f8d4 	bl	8000ab0 <__aeabi_d2f>
 8002908:	ee07 0a10 	vmov	s14, r0
 800290c:	4b6e      	ldr	r3, [pc, #440]	; (8002ac8 <pid+0x330>)
 800290e:	edd3 7a00 	vldr	s15, [r3]
 8002912:	eeb4 7a67 	vcmp.f32	s14, s15
 8002916:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800291a:	f040 8165 	bne.w	8002be8 <pid+0x450>
			PWMOut=0;
 800291e:	4b66      	ldr	r3, [pc, #408]	; (8002ab8 <pid+0x320>)
 8002920:	2200      	movs	r2, #0
 8002922:	601a      	str	r2, [r3, #0]
			Run=0;
 8002924:	4b65      	ldr	r3, [pc, #404]	; (8002abc <pid+0x324>)
 8002926:	2200      	movs	r2, #0
 8002928:	701a      	strb	r2, [r3, #0]
			UART_Ack2();
 800292a:	f000 fa9f 	bl	8002e6c <UART_Ack2>
}
 800292e:	e15b      	b.n	8002be8 <pid+0x450>
	else if (flag_case3==1)
 8002930:	4b67      	ldr	r3, [pc, #412]	; (8002ad0 <pid+0x338>)
 8002932:	781b      	ldrb	r3, [r3, #0]
 8002934:	2b01      	cmp	r3, #1
 8002936:	d160      	bne.n	80029fa <pid+0x262>
			if((RobotArm_Position) < (float)(angle/0.05))
 8002938:	4b62      	ldr	r3, [pc, #392]	; (8002ac4 <pid+0x32c>)
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	4618      	mov	r0, r3
 800293e:	f7fd fdaf 	bl	80004a0 <__aeabi_f2d>
 8002942:	a34f      	add	r3, pc, #316	; (adr r3, 8002a80 <pid+0x2e8>)
 8002944:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002948:	f7fd ff2c 	bl	80007a4 <__aeabi_ddiv>
 800294c:	4603      	mov	r3, r0
 800294e:	460c      	mov	r4, r1
 8002950:	4618      	mov	r0, r3
 8002952:	4621      	mov	r1, r4
 8002954:	f7fe f8ac 	bl	8000ab0 <__aeabi_d2f>
 8002958:	ee07 0a10 	vmov	s14, r0
 800295c:	4b5a      	ldr	r3, [pc, #360]	; (8002ac8 <pid+0x330>)
 800295e:	edd3 7a00 	vldr	s15, [r3]
 8002962:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002966:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800296a:	dd04      	ble.n	8002976 <pid+0x1de>
				PWMOut=1000;
 800296c:	4b52      	ldr	r3, [pc, #328]	; (8002ab8 <pid+0x320>)
 800296e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002972:	601a      	str	r2, [r3, #0]
}
 8002974:	e138      	b.n	8002be8 <pid+0x450>
			else if((RobotArm_Position) > (float)(angle/0.05))
 8002976:	4b53      	ldr	r3, [pc, #332]	; (8002ac4 <pid+0x32c>)
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	4618      	mov	r0, r3
 800297c:	f7fd fd90 	bl	80004a0 <__aeabi_f2d>
 8002980:	a33f      	add	r3, pc, #252	; (adr r3, 8002a80 <pid+0x2e8>)
 8002982:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002986:	f7fd ff0d 	bl	80007a4 <__aeabi_ddiv>
 800298a:	4603      	mov	r3, r0
 800298c:	460c      	mov	r4, r1
 800298e:	4618      	mov	r0, r3
 8002990:	4621      	mov	r1, r4
 8002992:	f7fe f88d 	bl	8000ab0 <__aeabi_d2f>
 8002996:	ee07 0a10 	vmov	s14, r0
 800299a:	4b4b      	ldr	r3, [pc, #300]	; (8002ac8 <pid+0x330>)
 800299c:	edd3 7a00 	vldr	s15, [r3]
 80029a0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80029a4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029a8:	d503      	bpl.n	80029b2 <pid+0x21a>
						PWMOut=-400;
 80029aa:	4b43      	ldr	r3, [pc, #268]	; (8002ab8 <pid+0x320>)
 80029ac:	4a47      	ldr	r2, [pc, #284]	; (8002acc <pid+0x334>)
 80029ae:	601a      	str	r2, [r3, #0]
}
 80029b0:	e11a      	b.n	8002be8 <pid+0x450>
			else if((RobotArm_Position) == (float)(angle/0.05))
 80029b2:	4b44      	ldr	r3, [pc, #272]	; (8002ac4 <pid+0x32c>)
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	4618      	mov	r0, r3
 80029b8:	f7fd fd72 	bl	80004a0 <__aeabi_f2d>
 80029bc:	a330      	add	r3, pc, #192	; (adr r3, 8002a80 <pid+0x2e8>)
 80029be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80029c2:	f7fd feef 	bl	80007a4 <__aeabi_ddiv>
 80029c6:	4603      	mov	r3, r0
 80029c8:	460c      	mov	r4, r1
 80029ca:	4618      	mov	r0, r3
 80029cc:	4621      	mov	r1, r4
 80029ce:	f7fe f86f 	bl	8000ab0 <__aeabi_d2f>
 80029d2:	ee07 0a10 	vmov	s14, r0
 80029d6:	4b3c      	ldr	r3, [pc, #240]	; (8002ac8 <pid+0x330>)
 80029d8:	edd3 7a00 	vldr	s15, [r3]
 80029dc:	eeb4 7a67 	vcmp.f32	s14, s15
 80029e0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80029e4:	f040 8100 	bne.w	8002be8 <pid+0x450>
				PWMOut=0;
 80029e8:	4b33      	ldr	r3, [pc, #204]	; (8002ab8 <pid+0x320>)
 80029ea:	2200      	movs	r2, #0
 80029ec:	601a      	str	r2, [r3, #0]
				Run=0;
 80029ee:	4b33      	ldr	r3, [pc, #204]	; (8002abc <pid+0x324>)
 80029f0:	2200      	movs	r2, #0
 80029f2:	701a      	strb	r2, [r3, #0]
				UART_Ack2();
 80029f4:	f000 fa3a 	bl	8002e6c <UART_Ack2>
}
 80029f8:	e0f6      	b.n	8002be8 <pid+0x450>
	else if (flag_case4==1)
 80029fa:	4b36      	ldr	r3, [pc, #216]	; (8002ad4 <pid+0x33c>)
 80029fc:	781b      	ldrb	r3, [r3, #0]
 80029fe:	2b01      	cmp	r3, #1
 8002a00:	f040 808f 	bne.w	8002b22 <pid+0x38a>
				if((RobotArm_Position) < (float)(angle/0.05))
 8002a04:	4b2f      	ldr	r3, [pc, #188]	; (8002ac4 <pid+0x32c>)
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f7fd fd49 	bl	80004a0 <__aeabi_f2d>
 8002a0e:	a31c      	add	r3, pc, #112	; (adr r3, 8002a80 <pid+0x2e8>)
 8002a10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a14:	f7fd fec6 	bl	80007a4 <__aeabi_ddiv>
 8002a18:	4603      	mov	r3, r0
 8002a1a:	460c      	mov	r4, r1
 8002a1c:	4618      	mov	r0, r3
 8002a1e:	4621      	mov	r1, r4
 8002a20:	f7fe f846 	bl	8000ab0 <__aeabi_d2f>
 8002a24:	ee07 0a10 	vmov	s14, r0
 8002a28:	4b27      	ldr	r3, [pc, #156]	; (8002ac8 <pid+0x330>)
 8002a2a:	edd3 7a00 	vldr	s15, [r3]
 8002a2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a36:	dd04      	ble.n	8002a42 <pid+0x2aa>
					PWMOut=1500;
 8002a38:	4b1f      	ldr	r3, [pc, #124]	; (8002ab8 <pid+0x320>)
 8002a3a:	f240 52dc 	movw	r2, #1500	; 0x5dc
 8002a3e:	601a      	str	r2, [r3, #0]
}
 8002a40:	e0d2      	b.n	8002be8 <pid+0x450>
				else if((RobotArm_Position) > (float)(angle/0.05))
 8002a42:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <pid+0x32c>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	4618      	mov	r0, r3
 8002a48:	f7fd fd2a 	bl	80004a0 <__aeabi_f2d>
 8002a4c:	a30c      	add	r3, pc, #48	; (adr r3, 8002a80 <pid+0x2e8>)
 8002a4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002a52:	f7fd fea7 	bl	80007a4 <__aeabi_ddiv>
 8002a56:	4603      	mov	r3, r0
 8002a58:	460c      	mov	r4, r1
 8002a5a:	4618      	mov	r0, r3
 8002a5c:	4621      	mov	r1, r4
 8002a5e:	f7fe f827 	bl	8000ab0 <__aeabi_d2f>
 8002a62:	ee07 0a10 	vmov	s14, r0
 8002a66:	4b18      	ldr	r3, [pc, #96]	; (8002ac8 <pid+0x330>)
 8002a68:	edd3 7a00 	vldr	s15, [r3]
 8002a6c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002a70:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a74:	d532      	bpl.n	8002adc <pid+0x344>
							PWMOut=-300;
 8002a76:	4b10      	ldr	r3, [pc, #64]	; (8002ab8 <pid+0x320>)
 8002a78:	4a17      	ldr	r2, [pc, #92]	; (8002ad8 <pid+0x340>)
 8002a7a:	601a      	str	r2, [r3, #0]
}
 8002a7c:	e0b4      	b.n	8002be8 <pid+0x450>
 8002a7e:	bf00      	nop
 8002a80:	9999999a 	.word	0x9999999a
 8002a84:	3fa99999 	.word	0x3fa99999
 8002a88:	20000165 	.word	0x20000165
 8002a8c:	20000138 	.word	0x20000138
 8002a90:	200000f4 	.word	0x200000f4
 8002a94:	20000158 	.word	0x20000158
 8002a98:	20000148 	.word	0x20000148
 8002a9c:	2000014c 	.word	0x2000014c
 8002aa0:	20000154 	.word	0x20000154
 8002aa4:	20000150 	.word	0x20000150
 8002aa8:	20000004 	.word	0x20000004
 8002aac:	20000008 	.word	0x20000008
 8002ab0:	200000dc 	.word	0x200000dc
 8002ab4:	43430000 	.word	0x43430000
 8002ab8:	200000d4 	.word	0x200000d4
 8002abc:	20000196 	.word	0x20000196
 8002ac0:	20000164 	.word	0x20000164
 8002ac4:	2000015c 	.word	0x2000015c
 8002ac8:	200000d8 	.word	0x200000d8
 8002acc:	fffffe70 	.word	0xfffffe70
 8002ad0:	20000166 	.word	0x20000166
 8002ad4:	20000167 	.word	0x20000167
 8002ad8:	fffffed4 	.word	0xfffffed4
				else if((RobotArm_Position) == (float)(angle/0.05))
 8002adc:	4b46      	ldr	r3, [pc, #280]	; (8002bf8 <pid+0x460>)
 8002ade:	681b      	ldr	r3, [r3, #0]
 8002ae0:	4618      	mov	r0, r3
 8002ae2:	f7fd fcdd 	bl	80004a0 <__aeabi_f2d>
 8002ae6:	a342      	add	r3, pc, #264	; (adr r3, 8002bf0 <pid+0x458>)
 8002ae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002aec:	f7fd fe5a 	bl	80007a4 <__aeabi_ddiv>
 8002af0:	4603      	mov	r3, r0
 8002af2:	460c      	mov	r4, r1
 8002af4:	4618      	mov	r0, r3
 8002af6:	4621      	mov	r1, r4
 8002af8:	f7fd ffda 	bl	8000ab0 <__aeabi_d2f>
 8002afc:	ee07 0a10 	vmov	s14, r0
 8002b00:	4b3e      	ldr	r3, [pc, #248]	; (8002bfc <pid+0x464>)
 8002b02:	edd3 7a00 	vldr	s15, [r3]
 8002b06:	eeb4 7a67 	vcmp.f32	s14, s15
 8002b0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b0e:	d16b      	bne.n	8002be8 <pid+0x450>
					PWMOut=0;
 8002b10:	4b3b      	ldr	r3, [pc, #236]	; (8002c00 <pid+0x468>)
 8002b12:	2200      	movs	r2, #0
 8002b14:	601a      	str	r2, [r3, #0]
					Run=0;
 8002b16:	4b3b      	ldr	r3, [pc, #236]	; (8002c04 <pid+0x46c>)
 8002b18:	2200      	movs	r2, #0
 8002b1a:	701a      	strb	r2, [r3, #0]
					UART_Ack2();
 8002b1c:	f000 f9a6 	bl	8002e6c <UART_Ack2>
}
 8002b20:	e062      	b.n	8002be8 <pid+0x450>
	else if (flag_case5==1)
 8002b22:	4b39      	ldr	r3, [pc, #228]	; (8002c08 <pid+0x470>)
 8002b24:	781b      	ldrb	r3, [r3, #0]
 8002b26:	2b01      	cmp	r3, #1
 8002b28:	d15e      	bne.n	8002be8 <pid+0x450>
				if((RobotArm_Position) < (float)(angle/0.05))
 8002b2a:	4b33      	ldr	r3, [pc, #204]	; (8002bf8 <pid+0x460>)
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f7fd fcb6 	bl	80004a0 <__aeabi_f2d>
 8002b34:	a32e      	add	r3, pc, #184	; (adr r3, 8002bf0 <pid+0x458>)
 8002b36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b3a:	f7fd fe33 	bl	80007a4 <__aeabi_ddiv>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	460c      	mov	r4, r1
 8002b42:	4618      	mov	r0, r3
 8002b44:	4621      	mov	r1, r4
 8002b46:	f7fd ffb3 	bl	8000ab0 <__aeabi_d2f>
 8002b4a:	ee07 0a10 	vmov	s14, r0
 8002b4e:	4b2b      	ldr	r3, [pc, #172]	; (8002bfc <pid+0x464>)
 8002b50:	edd3 7a00 	vldr	s15, [r3]
 8002b54:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b58:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b5c:	dd04      	ble.n	8002b68 <pid+0x3d0>
					PWMOut=1600;
 8002b5e:	4b28      	ldr	r3, [pc, #160]	; (8002c00 <pid+0x468>)
 8002b60:	f44f 62c8 	mov.w	r2, #1600	; 0x640
 8002b64:	601a      	str	r2, [r3, #0]
}
 8002b66:	e03f      	b.n	8002be8 <pid+0x450>
				else if((RobotArm_Position) > (float)(angle/0.05))
 8002b68:	4b23      	ldr	r3, [pc, #140]	; (8002bf8 <pid+0x460>)
 8002b6a:	681b      	ldr	r3, [r3, #0]
 8002b6c:	4618      	mov	r0, r3
 8002b6e:	f7fd fc97 	bl	80004a0 <__aeabi_f2d>
 8002b72:	a31f      	add	r3, pc, #124	; (adr r3, 8002bf0 <pid+0x458>)
 8002b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b78:	f7fd fe14 	bl	80007a4 <__aeabi_ddiv>
 8002b7c:	4603      	mov	r3, r0
 8002b7e:	460c      	mov	r4, r1
 8002b80:	4618      	mov	r0, r3
 8002b82:	4621      	mov	r1, r4
 8002b84:	f7fd ff94 	bl	8000ab0 <__aeabi_d2f>
 8002b88:	ee07 0a10 	vmov	s14, r0
 8002b8c:	4b1b      	ldr	r3, [pc, #108]	; (8002bfc <pid+0x464>)
 8002b8e:	edd3 7a00 	vldr	s15, [r3]
 8002b92:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b9a:	d503      	bpl.n	8002ba4 <pid+0x40c>
							PWMOut=-300;
 8002b9c:	4b18      	ldr	r3, [pc, #96]	; (8002c00 <pid+0x468>)
 8002b9e:	4a1b      	ldr	r2, [pc, #108]	; (8002c0c <pid+0x474>)
 8002ba0:	601a      	str	r2, [r3, #0]
}
 8002ba2:	e021      	b.n	8002be8 <pid+0x450>
				else if((RobotArm_Position) == (float)(angle/0.05))
 8002ba4:	4b14      	ldr	r3, [pc, #80]	; (8002bf8 <pid+0x460>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4618      	mov	r0, r3
 8002baa:	f7fd fc79 	bl	80004a0 <__aeabi_f2d>
 8002bae:	a310      	add	r3, pc, #64	; (adr r3, 8002bf0 <pid+0x458>)
 8002bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bb4:	f7fd fdf6 	bl	80007a4 <__aeabi_ddiv>
 8002bb8:	4603      	mov	r3, r0
 8002bba:	460c      	mov	r4, r1
 8002bbc:	4618      	mov	r0, r3
 8002bbe:	4621      	mov	r1, r4
 8002bc0:	f7fd ff76 	bl	8000ab0 <__aeabi_d2f>
 8002bc4:	ee07 0a10 	vmov	s14, r0
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <pid+0x464>)
 8002bca:	edd3 7a00 	vldr	s15, [r3]
 8002bce:	eeb4 7a67 	vcmp.f32	s14, s15
 8002bd2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bd6:	d107      	bne.n	8002be8 <pid+0x450>
					PWMOut=0;
 8002bd8:	4b09      	ldr	r3, [pc, #36]	; (8002c00 <pid+0x468>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	601a      	str	r2, [r3, #0]
					Run=0;
 8002bde:	4b09      	ldr	r3, [pc, #36]	; (8002c04 <pid+0x46c>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	701a      	strb	r2, [r3, #0]
					UART_Ack2();
 8002be4:	f000 f942 	bl	8002e6c <UART_Ack2>
}
 8002be8:	bf00      	nop
 8002bea:	bd98      	pop	{r3, r4, r7, pc}
 8002bec:	f3af 8000 	nop.w
 8002bf0:	9999999a 	.word	0x9999999a
 8002bf4:	3fa99999 	.word	0x3fa99999
 8002bf8:	2000015c 	.word	0x2000015c
 8002bfc:	200000d8 	.word	0x200000d8
 8002c00:	200000d4 	.word	0x200000d4
 8002c04:	20000196 	.word	0x20000196
 8002c08:	20000168 	.word	0x20000168
 8002c0c:	fffffed4 	.word	0xfffffed4

08002c10 <UARTInit>:
		LaserOpenTrigger = 0;
	}
}

void UARTInit(UARTStucrture *uart)
{
 8002c10:	b580      	push	{r7, lr}
 8002c12:	b082      	sub	sp, #8
 8002c14:	af00      	add	r7, sp, #0
 8002c16:	6078      	str	r0, [r7, #4]
	//dynamic memory allocate
	uart->RxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.RxLen);
 8002c18:	4b10      	ldr	r3, [pc, #64]	; (8002c5c <UARTInit+0x4c>)
 8002c1a:	88db      	ldrh	r3, [r3, #6]
 8002c1c:	4619      	mov	r1, r3
 8002c1e:	2001      	movs	r0, #1
 8002c20:	f006 f8b4 	bl	8008d8c <calloc>
 8002c24:	4603      	mov	r3, r0
 8002c26:	461a      	mov	r2, r3
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	611a      	str	r2, [r3, #16]
	uart->TxBuffer = (uint8_t*) calloc(sizeof(uint8_t), UART2.TxLen);
 8002c2c:	4b0b      	ldr	r3, [pc, #44]	; (8002c5c <UARTInit+0x4c>)
 8002c2e:	889b      	ldrh	r3, [r3, #4]
 8002c30:	4619      	mov	r1, r3
 8002c32:	2001      	movs	r0, #1
 8002c34:	f006 f8aa 	bl	8008d8c <calloc>
 8002c38:	4603      	mov	r3, r0
 8002c3a:	461a      	mov	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	609a      	str	r2, [r3, #8]
	uart->RxTail = 0;
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2200      	movs	r2, #0
 8002c44:	829a      	strh	r2, [r3, #20]
	uart->TxTail = 0;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	2200      	movs	r2, #0
 8002c4a:	819a      	strh	r2, [r3, #12]
	uart->TxHead = 0;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2200      	movs	r2, #0
 8002c50:	81da      	strh	r2, [r3, #14]

}
 8002c52:	bf00      	nop
 8002c54:	3708      	adds	r7, #8
 8002c56:	46bd      	mov	sp, r7
 8002c58:	bd80      	pop	{r7, pc}
 8002c5a:	bf00      	nop
 8002c5c:	2000016c 	.word	0x2000016c

08002c60 <UARTResetStart>:

void UARTResetStart(UARTStucrture *uart)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	b082      	sub	sp, #8
 8002c64:	af00      	add	r7, sp, #0
 8002c66:	6078      	str	r0, [r7, #4]
	HAL_UART_Receive_DMA(uart->huart, uart->RxBuffer, uart->RxLen);
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6818      	ldr	r0, [r3, #0]
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	6919      	ldr	r1, [r3, #16]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	88db      	ldrh	r3, [r3, #6]
 8002c74:	461a      	mov	r2, r3
 8002c76:	f005 f961 	bl	8007f3c <HAL_UART_Receive_DMA>
}
 8002c7a:	bf00      	nop
 8002c7c:	3708      	adds	r7, #8
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <UARTGetRxHead>:

uint32_t UARTGetRxHead(UARTStucrture *uart)
{
 8002c82:	b480      	push	{r7}
 8002c84:	b083      	sub	sp, #12
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
	return uart->RxLen - __HAL_DMA_GET_COUNTER(uart->huart->hdmarx);
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	88db      	ldrh	r3, [r3, #6]
 8002c8e:	461a      	mov	r2, r3
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	685b      	ldr	r3, [r3, #4]
 8002c9a:	1ad3      	subs	r3, r2, r3
}
 8002c9c:	4618      	mov	r0, r3
 8002c9e:	370c      	adds	r7, #12
 8002ca0:	46bd      	mov	sp, r7
 8002ca2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ca6:	4770      	bx	lr

08002ca8 <UARTReadChar>:

int16_t UARTReadChar(UARTStucrture *uart)
{
 8002ca8:	b590      	push	{r4, r7, lr}
 8002caa:	b085      	sub	sp, #20
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
	int16_t Result = -1; // -1 Mean no new data
 8002cb0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002cb4:	81fb      	strh	r3, [r7, #14]

	//check Buffer Position
	if (uart->RxTail != UARTGetRxHead(uart))
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	8a9b      	ldrh	r3, [r3, #20]
 8002cba:	461c      	mov	r4, r3
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7ff ffe0 	bl	8002c82 <UARTGetRxHead>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	429c      	cmp	r4, r3
 8002cc6:	d013      	beq.n	8002cf0 <UARTReadChar+0x48>
	{
		//get data from buffer
		Result = uart->RxBuffer[uart->RxTail];
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	691b      	ldr	r3, [r3, #16]
 8002ccc:	687a      	ldr	r2, [r7, #4]
 8002cce:	8a92      	ldrh	r2, [r2, #20]
 8002cd0:	4413      	add	r3, r2
 8002cd2:	781b      	ldrb	r3, [r3, #0]
 8002cd4:	81fb      	strh	r3, [r7, #14]
		uart->RxTail = (uart->RxTail + 1) % uart->RxLen;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	8a9b      	ldrh	r3, [r3, #20]
 8002cda:	3301      	adds	r3, #1
 8002cdc:	687a      	ldr	r2, [r7, #4]
 8002cde:	88d2      	ldrh	r2, [r2, #6]
 8002ce0:	fb93 f1f2 	sdiv	r1, r3, r2
 8002ce4:	fb02 f201 	mul.w	r2, r2, r1
 8002ce8:	1a9b      	subs	r3, r3, r2
 8002cea:	b29a      	uxth	r2, r3
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	829a      	strh	r2, [r3, #20]

	}
	return Result;
 8002cf0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 8002cf4:	4618      	mov	r0, r3
 8002cf6:	3714      	adds	r7, #20
 8002cf8:	46bd      	mov	sp, r7
 8002cfa:	bd90      	pop	{r4, r7, pc}

08002cfc <UARTTxDumpBuffer>:

void UARTTxDumpBuffer(UARTStucrture *uart)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b084      	sub	sp, #16
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
	static uint8_t MultiProcessBlocker = 0;

	if (uart->huart->gState == HAL_UART_STATE_READY && !MultiProcessBlocker)
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002d0c:	b2db      	uxtb	r3, r3
 8002d0e:	2b20      	cmp	r3, #32
 8002d10:	d13d      	bne.n	8002d8e <UARTTxDumpBuffer+0x92>
 8002d12:	4b21      	ldr	r3, [pc, #132]	; (8002d98 <UARTTxDumpBuffer+0x9c>)
 8002d14:	781b      	ldrb	r3, [r3, #0]
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d139      	bne.n	8002d8e <UARTTxDumpBuffer+0x92>
	{
		MultiProcessBlocker = 1;
 8002d1a:	4b1f      	ldr	r3, [pc, #124]	; (8002d98 <UARTTxDumpBuffer+0x9c>)
 8002d1c:	2201      	movs	r2, #1
 8002d1e:	701a      	strb	r2, [r3, #0]

		if (uart->TxHead != uart->TxTail)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	89da      	ldrh	r2, [r3, #14]
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	899b      	ldrh	r3, [r3, #12]
 8002d28:	429a      	cmp	r2, r3
 8002d2a:	d02d      	beq.n	8002d88 <UARTTxDumpBuffer+0x8c>
		{
			//find len of data in buffer (Circular buffer but do in one way)
			uint16_t sentingLen =
					uart->TxHead > uart->TxTail ?
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	89da      	ldrh	r2, [r3, #14]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8002d34:	429a      	cmp	r2, r3
 8002d36:	d906      	bls.n	8002d46 <UARTTxDumpBuffer+0x4a>
							uart->TxHead - uart->TxTail :
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	89da      	ldrh	r2, [r3, #14]
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8002d40:	1ad3      	subs	r3, r2, r3
 8002d42:	b29b      	uxth	r3, r3
 8002d44:	e005      	b.n	8002d52 <UARTTxDumpBuffer+0x56>
							uart->TxLen - uart->TxTail;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	889a      	ldrh	r2, [r3, #4]
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	899b      	ldrh	r3, [r3, #12]
			uint16_t sentingLen =
 8002d4e:	1ad3      	subs	r3, r2, r3
 8002d50:	b29b      	uxth	r3, r3
 8002d52:	81fb      	strh	r3, [r7, #14]

			//sent data via DMA
			HAL_UART_Transmit_DMA(uart->huart, &(uart->TxBuffer[uart->TxTail]),
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	6818      	ldr	r0, [r3, #0]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	689b      	ldr	r3, [r3, #8]
 8002d5c:	687a      	ldr	r2, [r7, #4]
 8002d5e:	8992      	ldrh	r2, [r2, #12]
 8002d60:	4413      	add	r3, r2
 8002d62:	89fa      	ldrh	r2, [r7, #14]
 8002d64:	4619      	mov	r1, r3
 8002d66:	f005 f87d 	bl	8007e64 <HAL_UART_Transmit_DMA>
					sentingLen);
			//move tail to new position
			uart->TxTail = (uart->TxTail + sentingLen) % uart->TxLen;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	899b      	ldrh	r3, [r3, #12]
 8002d6e:	461a      	mov	r2, r3
 8002d70:	89fb      	ldrh	r3, [r7, #14]
 8002d72:	4413      	add	r3, r2
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	8892      	ldrh	r2, [r2, #4]
 8002d78:	fb93 f1f2 	sdiv	r1, r3, r2
 8002d7c:	fb02 f201 	mul.w	r2, r2, r1
 8002d80:	1a9b      	subs	r3, r3, r2
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	819a      	strh	r2, [r3, #12]

		}
		MultiProcessBlocker = 0;
 8002d88:	4b03      	ldr	r3, [pc, #12]	; (8002d98 <UARTTxDumpBuffer+0x9c>)
 8002d8a:	2200      	movs	r2, #0
 8002d8c:	701a      	strb	r2, [r3, #0]
	}
}
 8002d8e:	bf00      	nop
 8002d90:	3710      	adds	r7, #16
 8002d92:	46bd      	mov	sp, r7
 8002d94:	bd80      	pop	{r7, pc}
 8002d96:	bf00      	nop
 8002d98:	200001f4 	.word	0x200001f4

08002d9c <UARTTxWrite>:

void UARTTxWrite(UARTStucrture *uart, uint8_t *pData, uint16_t len)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b086      	sub	sp, #24
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	4613      	mov	r3, r2
 8002da8:	80fb      	strh	r3, [r7, #6]
	//check data len is more than buffur?
	uint16_t lenAddBuffer = (len <= uart->TxLen) ? len : uart->TxLen;
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	889b      	ldrh	r3, [r3, #4]
 8002dae:	88fa      	ldrh	r2, [r7, #6]
 8002db0:	4293      	cmp	r3, r2
 8002db2:	bf28      	it	cs
 8002db4:	4613      	movcs	r3, r2
 8002db6:	82fb      	strh	r3, [r7, #22]
	// find number of data before end of ring buffer
	uint16_t numberOfdataCanCopy =
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8002db8:	8afa      	ldrh	r2, [r7, #22]
			lenAddBuffer <= uart->TxLen - uart->TxHead ?
 8002dba:	68fb      	ldr	r3, [r7, #12]
 8002dbc:	889b      	ldrh	r3, [r3, #4]
 8002dbe:	4619      	mov	r1, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	89db      	ldrh	r3, [r3, #14]
 8002dc4:	1acb      	subs	r3, r1, r3
					lenAddBuffer : uart->TxLen - uart->TxHead;
 8002dc6:	4293      	cmp	r3, r2
 8002dc8:	bfa8      	it	ge
 8002dca:	4613      	movge	r3, r2
	uint16_t numberOfdataCanCopy =
 8002dcc:	82bb      	strh	r3, [r7, #20]
	//copy data to the buffer
	memcpy(&(uart->TxBuffer[uart->TxHead]), pData, numberOfdataCanCopy);
 8002dce:	68fb      	ldr	r3, [r7, #12]
 8002dd0:	689b      	ldr	r3, [r3, #8]
 8002dd2:	68fa      	ldr	r2, [r7, #12]
 8002dd4:	89d2      	ldrh	r2, [r2, #14]
 8002dd6:	4413      	add	r3, r2
 8002dd8:	8aba      	ldrh	r2, [r7, #20]
 8002dda:	68b9      	ldr	r1, [r7, #8]
 8002ddc:	4618      	mov	r0, r3
 8002dde:	f006 f807 	bl	8008df0 <memcpy>

	//Move Head to new position

	uart->TxHead = (uart->TxHead + lenAddBuffer) % uart->TxLen;
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	89db      	ldrh	r3, [r3, #14]
 8002de6:	461a      	mov	r2, r3
 8002de8:	8afb      	ldrh	r3, [r7, #22]
 8002dea:	4413      	add	r3, r2
 8002dec:	68fa      	ldr	r2, [r7, #12]
 8002dee:	8892      	ldrh	r2, [r2, #4]
 8002df0:	fb93 f1f2 	sdiv	r1, r3, r2
 8002df4:	fb02 f201 	mul.w	r2, r2, r1
 8002df8:	1a9b      	subs	r3, r3, r2
 8002dfa:	b29a      	uxth	r2, r3
 8002dfc:	68fb      	ldr	r3, [r7, #12]
 8002dfe:	81da      	strh	r2, [r3, #14]
	//Check that we copy all data That We can?
	if (lenAddBuffer != numberOfdataCanCopy)
 8002e00:	8afa      	ldrh	r2, [r7, #22]
 8002e02:	8abb      	ldrh	r3, [r7, #20]
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d00a      	beq.n	8002e1e <UARTTxWrite+0x82>
	{
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6898      	ldr	r0, [r3, #8]
 8002e0c:	8abb      	ldrh	r3, [r7, #20]
 8002e0e:	68ba      	ldr	r2, [r7, #8]
 8002e10:	18d1      	adds	r1, r2, r3
				lenAddBuffer - numberOfdataCanCopy);
 8002e12:	8afa      	ldrh	r2, [r7, #22]
 8002e14:	8abb      	ldrh	r3, [r7, #20]
 8002e16:	1ad3      	subs	r3, r2, r3
		memcpy(uart->TxBuffer, &(pData[numberOfdataCanCopy]),
 8002e18:	461a      	mov	r2, r3
 8002e1a:	f005 ffe9 	bl	8008df0 <memcpy>
	}
	UARTTxDumpBuffer(uart);
 8002e1e:	68f8      	ldr	r0, [r7, #12]
 8002e20:	f7ff ff6c 	bl	8002cfc <UARTTxDumpBuffer>
}
 8002e24:	bf00      	nop
 8002e26:	3718      	adds	r7, #24
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <UART_Ack1>:

void UART_Ack1()
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	b082      	sub	sp, #8
 8002e30:	af00      	add	r7, sp, #0
	uint8_t temp[1];
	temp[0] = 'X'; //0x58
 8002e32:	2358      	movs	r3, #88	; 0x58
 8002e34:	713b      	strb	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 1);
 8002e36:	1d3b      	adds	r3, r7, #4
 8002e38:	2201      	movs	r2, #1
 8002e3a:	4619      	mov	r1, r3
 8002e3c:	480a      	ldr	r0, [pc, #40]	; (8002e68 <UART_Ack1+0x3c>)
 8002e3e:	f7ff ffad 	bl	8002d9c <UARTTxWrite>
	HAL_Delay(1);
 8002e42:	2001      	movs	r0, #1
 8002e44:	f000 ff3a 	bl	8003cbc <HAL_Delay>
	temp[0] = 'u'; //0b01110101
 8002e48:	2375      	movs	r3, #117	; 0x75
 8002e4a:	713b      	strb	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 1);
 8002e4c:	1d3b      	adds	r3, r7, #4
 8002e4e:	2201      	movs	r2, #1
 8002e50:	4619      	mov	r1, r3
 8002e52:	4805      	ldr	r0, [pc, #20]	; (8002e68 <UART_Ack1+0x3c>)
 8002e54:	f7ff ffa2 	bl	8002d9c <UARTTxWrite>
	HAL_Delay(1);
 8002e58:	2001      	movs	r0, #1
 8002e5a:	f000 ff2f 	bl	8003cbc <HAL_Delay>
}
 8002e5e:	bf00      	nop
 8002e60:	3708      	adds	r7, #8
 8002e62:	46bd      	mov	sp, r7
 8002e64:	bd80      	pop	{r7, pc}
 8002e66:	bf00      	nop
 8002e68:	2000016c 	.word	0x2000016c

08002e6c <UART_Ack2>:

void UART_Ack2()
{
 8002e6c:	b580      	push	{r7, lr}
 8002e6e:	b082      	sub	sp, #8
 8002e70:	af00      	add	r7, sp, #0
	uint8_t temp[1];
	temp[0] = 'F'; //70
 8002e72:	2346      	movs	r3, #70	; 0x46
 8002e74:	713b      	strb	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 1);
 8002e76:	1d3b      	adds	r3, r7, #4
 8002e78:	2201      	movs	r2, #1
 8002e7a:	4619      	mov	r1, r3
 8002e7c:	480a      	ldr	r0, [pc, #40]	; (8002ea8 <UART_Ack2+0x3c>)
 8002e7e:	f7ff ff8d 	bl	8002d9c <UARTTxWrite>
	HAL_Delay(1);
 8002e82:	2001      	movs	r0, #1
 8002e84:	f000 ff1a 	bl	8003cbc <HAL_Delay>
	temp[0] = 'n'; //0o156
 8002e88:	236e      	movs	r3, #110	; 0x6e
 8002e8a:	713b      	strb	r3, [r7, #4]
	UARTTxWrite(&UART2, temp, 1);
 8002e8c:	1d3b      	adds	r3, r7, #4
 8002e8e:	2201      	movs	r2, #1
 8002e90:	4619      	mov	r1, r3
 8002e92:	4805      	ldr	r0, [pc, #20]	; (8002ea8 <UART_Ack2+0x3c>)
 8002e94:	f7ff ff82 	bl	8002d9c <UARTTxWrite>
	HAL_Delay(1);
 8002e98:	2001      	movs	r0, #1
 8002e9a:	f000 ff0f 	bl	8003cbc <HAL_Delay>
}
 8002e9e:	bf00      	nop
 8002ea0:	3708      	adds	r7, #8
 8002ea2:	46bd      	mov	sp, r7
 8002ea4:	bd80      	pop	{r7, pc}
 8002ea6:	bf00      	nop
 8002ea8:	2000016c 	.word	0x2000016c

08002eac <UART_Flow2>:

void UART_Flow2()
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b084      	sub	sp, #16
 8002eb0:	af00      	add	r7, sp, #0
	Serial_Mode  = (0b10010000 | UART_Mode);
 8002eb2:	4b6c      	ldr	r3, [pc, #432]	; (8003064 <UART_Flow2+0x1b8>)
 8002eb4:	781b      	ldrb	r3, [r3, #0]
 8002eb6:	f063 036f 	orn	r3, r3, #111	; 0x6f
 8002eba:	b2da      	uxtb	r2, r3
 8002ebc:	4b6a      	ldr	r3, [pc, #424]	; (8003068 <UART_Flow2+0x1bc>)
 8002ebe:	701a      	strb	r2, [r3, #0]
	Serial_Angle = (uint16_t)(Current_Angle * 10000 * pi / 180);
 8002ec0:	4b6a      	ldr	r3, [pc, #424]	; (800306c <UART_Flow2+0x1c0>)
 8002ec2:	edd3 7a00 	vldr	s15, [r3]
 8002ec6:	ed9f 7a6a 	vldr	s14, [pc, #424]	; 8003070 <UART_Flow2+0x1c4>
 8002eca:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002ece:	4b69      	ldr	r3, [pc, #420]	; (8003074 <UART_Flow2+0x1c8>)
 8002ed0:	edd3 7a00 	vldr	s15, [r3]
 8002ed4:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ed8:	eddf 6a67 	vldr	s13, [pc, #412]	; 8003078 <UART_Flow2+0x1cc>
 8002edc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002ee0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ee4:	ee17 3a90 	vmov	r3, s15
 8002ee8:	b29a      	uxth	r2, r3
 8002eea:	4b64      	ldr	r3, [pc, #400]	; (800307c <UART_Flow2+0x1d0>)
 8002eec:	801a      	strh	r2, [r3, #0]
	Serial_Speed = (uint8_t) (Speed * 255 / 10);
 8002eee:	4b64      	ldr	r3, [pc, #400]	; (8003080 <UART_Flow2+0x1d4>)
 8002ef0:	edd3 7a00 	vldr	s15, [r3]
 8002ef4:	ed9f 7a63 	vldr	s14, [pc, #396]	; 8003084 <UART_Flow2+0x1d8>
 8002ef8:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002efc:	eef2 6a04 	vmov.f32	s13, #36	; 0x41200000  10.0
 8002f00:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002f04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f08:	edc7 7a01 	vstr	s15, [r7, #4]
 8002f0c:	793b      	ldrb	r3, [r7, #4]
 8002f0e:	b2da      	uxtb	r2, r3
 8002f10:	4b5d      	ldr	r3, [pc, #372]	; (8003088 <UART_Flow2+0x1dc>)
 8002f12:	701a      	strb	r2, [r3, #0]

	ChkSum = Serial_Mode;
 8002f14:	4b54      	ldr	r3, [pc, #336]	; (8003068 <UART_Flow2+0x1bc>)
 8002f16:	781a      	ldrb	r2, [r3, #0]
 8002f18:	4b5c      	ldr	r3, [pc, #368]	; (800308c <UART_Flow2+0x1e0>)
 8002f1a:	701a      	strb	r2, [r3, #0]

	uint8_t temp[1];
	temp[0] = Serial_Mode;
 8002f1c:	4b52      	ldr	r3, [pc, #328]	; (8003068 <UART_Flow2+0x1bc>)
 8002f1e:	781b      	ldrb	r3, [r3, #0]
 8002f20:	733b      	strb	r3, [r7, #12]
	UARTTxWrite(&UART2, temp, 1);
 8002f22:	f107 030c 	add.w	r3, r7, #12
 8002f26:	2201      	movs	r2, #1
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4859      	ldr	r0, [pc, #356]	; (8003090 <UART_Flow2+0x1e4>)
 8002f2c:	f7ff ff36 	bl	8002d9c <UARTTxWrite>
	HAL_Delay(1);
 8002f30:	2001      	movs	r0, #1
 8002f32:	f000 fec3 	bl	8003cbc <HAL_Delay>

	if(UART_Mode == 10) { temp[0] = (uint8_t)(Serial_Angle / 256); }
 8002f36:	4b4b      	ldr	r3, [pc, #300]	; (8003064 <UART_Flow2+0x1b8>)
 8002f38:	781b      	ldrb	r3, [r3, #0]
 8002f3a:	2b0a      	cmp	r3, #10
 8002f3c:	d106      	bne.n	8002f4c <UART_Flow2+0xa0>
 8002f3e:	4b4f      	ldr	r3, [pc, #316]	; (800307c <UART_Flow2+0x1d0>)
 8002f40:	881b      	ldrh	r3, [r3, #0]
 8002f42:	0a1b      	lsrs	r3, r3, #8
 8002f44:	b29b      	uxth	r3, r3
 8002f46:	b2db      	uxtb	r3, r3
 8002f48:	733b      	strb	r3, [r7, #12]
 8002f4a:	e001      	b.n	8002f50 <UART_Flow2+0xa4>
	else                { temp[0] = 0; }
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	733b      	strb	r3, [r7, #12]
	ChkSum += temp[0];
 8002f50:	7b3a      	ldrb	r2, [r7, #12]
 8002f52:	4b4e      	ldr	r3, [pc, #312]	; (800308c <UART_Flow2+0x1e0>)
 8002f54:	781b      	ldrb	r3, [r3, #0]
 8002f56:	4413      	add	r3, r2
 8002f58:	b2da      	uxtb	r2, r3
 8002f5a:	4b4c      	ldr	r3, [pc, #304]	; (800308c <UART_Flow2+0x1e0>)
 8002f5c:	701a      	strb	r2, [r3, #0]
	UARTTxWrite(&UART2, temp, 1);
 8002f5e:	f107 030c 	add.w	r3, r7, #12
 8002f62:	2201      	movs	r2, #1
 8002f64:	4619      	mov	r1, r3
 8002f66:	484a      	ldr	r0, [pc, #296]	; (8003090 <UART_Flow2+0x1e4>)
 8002f68:	f7ff ff18 	bl	8002d9c <UARTTxWrite>
	HAL_Delay(1);
 8002f6c:	2001      	movs	r0, #1
 8002f6e:	f000 fea5 	bl	8003cbc <HAL_Delay>

	if(UART_Mode == 9)       { temp[0] = Current_Station; }
 8002f72:	4b3c      	ldr	r3, [pc, #240]	; (8003064 <UART_Flow2+0x1b8>)
 8002f74:	781b      	ldrb	r3, [r3, #0]
 8002f76:	2b09      	cmp	r3, #9
 8002f78:	d103      	bne.n	8002f82 <UART_Flow2+0xd6>
 8002f7a:	4b46      	ldr	r3, [pc, #280]	; (8003094 <UART_Flow2+0x1e8>)
 8002f7c:	781b      	ldrb	r3, [r3, #0]
 8002f7e:	733b      	strb	r3, [r7, #12]
 8002f80:	e00f      	b.n	8002fa2 <UART_Flow2+0xf6>
	else if(UART_Mode == 10) { temp[0] = (uint8_t)(Serial_Angle % 256); }
 8002f82:	4b38      	ldr	r3, [pc, #224]	; (8003064 <UART_Flow2+0x1b8>)
 8002f84:	781b      	ldrb	r3, [r3, #0]
 8002f86:	2b0a      	cmp	r3, #10
 8002f88:	d104      	bne.n	8002f94 <UART_Flow2+0xe8>
 8002f8a:	4b3c      	ldr	r3, [pc, #240]	; (800307c <UART_Flow2+0x1d0>)
 8002f8c:	881b      	ldrh	r3, [r3, #0]
 8002f8e:	b2db      	uxtb	r3, r3
 8002f90:	733b      	strb	r3, [r7, #12]
 8002f92:	e006      	b.n	8002fa2 <UART_Flow2+0xf6>
	else if(UART_Mode == 11) { temp[0] = Serial_Speed; }
 8002f94:	4b33      	ldr	r3, [pc, #204]	; (8003064 <UART_Flow2+0x1b8>)
 8002f96:	781b      	ldrb	r3, [r3, #0]
 8002f98:	2b0b      	cmp	r3, #11
 8002f9a:	d102      	bne.n	8002fa2 <UART_Flow2+0xf6>
 8002f9c:	4b3a      	ldr	r3, [pc, #232]	; (8003088 <UART_Flow2+0x1dc>)
 8002f9e:	781b      	ldrb	r3, [r3, #0]
 8002fa0:	733b      	strb	r3, [r7, #12]
	ChkSum += temp[0];
 8002fa2:	7b3a      	ldrb	r2, [r7, #12]
 8002fa4:	4b39      	ldr	r3, [pc, #228]	; (800308c <UART_Flow2+0x1e0>)
 8002fa6:	781b      	ldrb	r3, [r3, #0]
 8002fa8:	4413      	add	r3, r2
 8002faa:	b2da      	uxtb	r2, r3
 8002fac:	4b37      	ldr	r3, [pc, #220]	; (800308c <UART_Flow2+0x1e0>)
 8002fae:	701a      	strb	r2, [r3, #0]
	UARTTxWrite(&UART2, temp, 1);
 8002fb0:	f107 030c 	add.w	r3, r7, #12
 8002fb4:	2201      	movs	r2, #1
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	4835      	ldr	r0, [pc, #212]	; (8003090 <UART_Flow2+0x1e4>)
 8002fba:	f7ff feef 	bl	8002d9c <UARTTxWrite>
	HAL_Delay(1);
 8002fbe:	2001      	movs	r0, #1
 8002fc0:	f000 fe7c 	bl	8003cbc <HAL_Delay>

	ChkSum = ~(ChkSum);
 8002fc4:	4b31      	ldr	r3, [pc, #196]	; (800308c <UART_Flow2+0x1e0>)
 8002fc6:	781b      	ldrb	r3, [r3, #0]
 8002fc8:	43db      	mvns	r3, r3
 8002fca:	b2da      	uxtb	r2, r3
 8002fcc:	4b2f      	ldr	r3, [pc, #188]	; (800308c <UART_Flow2+0x1e0>)
 8002fce:	701a      	strb	r2, [r3, #0]
	temp[0] = ChkSum;
 8002fd0:	4b2e      	ldr	r3, [pc, #184]	; (800308c <UART_Flow2+0x1e0>)
 8002fd2:	781b      	ldrb	r3, [r3, #0]
 8002fd4:	733b      	strb	r3, [r7, #12]
	UARTTxWrite(&UART2, temp, 1);
 8002fd6:	f107 030c 	add.w	r3, r7, #12
 8002fda:	2201      	movs	r2, #1
 8002fdc:	4619      	mov	r1, r3
 8002fde:	482c      	ldr	r0, [pc, #176]	; (8003090 <UART_Flow2+0x1e4>)
 8002fe0:	f7ff fedc 	bl	8002d9c <UARTTxWrite>
	HAL_Delay(1);
 8002fe4:	2001      	movs	r0, #1
 8002fe6:	f000 fe69 	bl	8003cbc <HAL_Delay>

	while(1)
	{
		while(1)
		{
			InputChar = UARTReadChar(&UART2);
 8002fea:	4829      	ldr	r0, [pc, #164]	; (8003090 <UART_Flow2+0x1e4>)
 8002fec:	f7ff fe5c 	bl	8002ca8 <UARTReadChar>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	461a      	mov	r2, r3
 8002ff4:	4b28      	ldr	r3, [pc, #160]	; (8003098 <UART_Flow2+0x1ec>)
 8002ff6:	801a      	strh	r2, [r3, #0]
			if(InputChar != -1)
 8002ff8:	4b27      	ldr	r3, [pc, #156]	; (8003098 <UART_Flow2+0x1ec>)
 8002ffa:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002ffe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003002:	d0f2      	beq.n	8002fea <UART_Flow2+0x13e>
			{
				InputByte = (uint8_t)InputChar;
 8003004:	4b24      	ldr	r3, [pc, #144]	; (8003098 <UART_Flow2+0x1ec>)
 8003006:	f9b3 3000 	ldrsh.w	r3, [r3]
 800300a:	b2da      	uxtb	r2, r3
 800300c:	4b23      	ldr	r3, [pc, #140]	; (800309c <UART_Flow2+0x1f0>)
 800300e:	701a      	strb	r2, [r3, #0]
				ak[0] = InputByte;
 8003010:	4b22      	ldr	r3, [pc, #136]	; (800309c <UART_Flow2+0x1f0>)
 8003012:	781a      	ldrb	r2, [r3, #0]
 8003014:	4b22      	ldr	r3, [pc, #136]	; (80030a0 <UART_Flow2+0x1f4>)
 8003016:	701a      	strb	r2, [r3, #0]
				break;
			}
		}
		while(1)
		{
			InputChar = UARTReadChar(&UART2);
 8003018:	481d      	ldr	r0, [pc, #116]	; (8003090 <UART_Flow2+0x1e4>)
 800301a:	f7ff fe45 	bl	8002ca8 <UARTReadChar>
 800301e:	4603      	mov	r3, r0
 8003020:	461a      	mov	r2, r3
 8003022:	4b1d      	ldr	r3, [pc, #116]	; (8003098 <UART_Flow2+0x1ec>)
 8003024:	801a      	strh	r2, [r3, #0]
			if(InputChar != -1)
 8003026:	4b1c      	ldr	r3, [pc, #112]	; (8003098 <UART_Flow2+0x1ec>)
 8003028:	f9b3 3000 	ldrsh.w	r3, [r3]
 800302c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003030:	d0f2      	beq.n	8003018 <UART_Flow2+0x16c>
			{
				InputByte = (uint8_t)InputChar;
 8003032:	4b19      	ldr	r3, [pc, #100]	; (8003098 <UART_Flow2+0x1ec>)
 8003034:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003038:	b2da      	uxtb	r2, r3
 800303a:	4b18      	ldr	r3, [pc, #96]	; (800309c <UART_Flow2+0x1f0>)
 800303c:	701a      	strb	r2, [r3, #0]
				ak[1] = InputByte;
 800303e:	4b17      	ldr	r3, [pc, #92]	; (800309c <UART_Flow2+0x1f0>)
 8003040:	781a      	ldrb	r2, [r3, #0]
 8003042:	4b17      	ldr	r3, [pc, #92]	; (80030a0 <UART_Flow2+0x1f4>)
 8003044:	705a      	strb	r2, [r3, #1]
				break;
 8003046:	bf00      	nop
			}
		}
		if(ak[0] == 'X' && ak[1] == 'u')
 8003048:	4b15      	ldr	r3, [pc, #84]	; (80030a0 <UART_Flow2+0x1f4>)
 800304a:	781b      	ldrb	r3, [r3, #0]
 800304c:	2b58      	cmp	r3, #88	; 0x58
 800304e:	d1cc      	bne.n	8002fea <UART_Flow2+0x13e>
 8003050:	4b13      	ldr	r3, [pc, #76]	; (80030a0 <UART_Flow2+0x1f4>)
 8003052:	785b      	ldrb	r3, [r3, #1]
 8003054:	2b75      	cmp	r3, #117	; 0x75
 8003056:	d000      	beq.n	800305a <UART_Flow2+0x1ae>
	while(1)
 8003058:	e7c7      	b.n	8002fea <UART_Flow2+0x13e>
		{
			break;
 800305a:	bf00      	nop
		}
	}
}
 800305c:	bf00      	nop
 800305e:	3710      	adds	r7, #16
 8003060:	46bd      	mov	sp, r7
 8003062:	bd80      	pop	{r7, pc}
 8003064:	200001e0 	.word	0x200001e0
 8003068:	20000204 	.word	0x20000204
 800306c:	20000188 	.word	0x20000188
 8003070:	461c4000 	.word	0x461c4000
 8003074:	20000018 	.word	0x20000018
 8003078:	43340000 	.word	0x43340000
 800307c:	20000300 	.word	0x20000300
 8003080:	20000190 	.word	0x20000190
 8003084:	437f0000 	.word	0x437f0000
 8003088:	200002a8 	.word	0x200002a8
 800308c:	200001a9 	.word	0x200001a9
 8003090:	2000016c 	.word	0x2000016c
 8003094:	2000018c 	.word	0x2000018c
 8003098:	200001a6 	.word	0x200001a6
 800309c:	200001a8 	.word	0x200001a8
 80030a0:	20000194 	.word	0x20000194

080030a4 <UART_Protocal>:


void UART_Protocal()
{
 80030a4:	b580      	push	{r7, lr}
 80030a6:	b082      	sub	sp, #8
 80030a8:	af00      	add	r7, sp, #0
	static ProtocalState State = Start;

	InputChar = UARTReadChar(&UART2);
 80030aa:	48a3      	ldr	r0, [pc, #652]	; (8003338 <UART_Protocal+0x294>)
 80030ac:	f7ff fdfc 	bl	8002ca8 <UARTReadChar>
 80030b0:	4603      	mov	r3, r0
 80030b2:	461a      	mov	r2, r3
 80030b4:	4ba1      	ldr	r3, [pc, #644]	; (800333c <UART_Protocal+0x298>)
 80030b6:	801a      	strh	r2, [r3, #0]

	if (InputChar != -1)
 80030b8:	4ba0      	ldr	r3, [pc, #640]	; (800333c <UART_Protocal+0x298>)
 80030ba:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030be:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80030c2:	f000 8130 	beq.w	8003326 <UART_Protocal+0x282>
	{
		InputByte = (uint8_t)InputChar;
 80030c6:	4b9d      	ldr	r3, [pc, #628]	; (800333c <UART_Protocal+0x298>)
 80030c8:	f9b3 3000 	ldrsh.w	r3, [r3]
 80030cc:	b2da      	uxtb	r2, r3
 80030ce:	4b9c      	ldr	r3, [pc, #624]	; (8003340 <UART_Protocal+0x29c>)
 80030d0:	701a      	strb	r2, [r3, #0]

		switch(State)
 80030d2:	4b9c      	ldr	r3, [pc, #624]	; (8003344 <UART_Protocal+0x2a0>)
 80030d4:	781b      	ldrb	r3, [r3, #0]
 80030d6:	2b07      	cmp	r3, #7
 80030d8:	f200 8121 	bhi.w	800331e <UART_Protocal+0x27a>
 80030dc:	a201      	add	r2, pc, #4	; (adr r2, 80030e4 <UART_Protocal+0x40>)
 80030de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80030e2:	bf00      	nop
 80030e4:	08003105 	.word	0x08003105
 80030e8:	0800319b 	.word	0x0800319b
 80030ec:	080031cf 	.word	0x080031cf
 80030f0:	080031df 	.word	0x080031df
 80030f4:	080031ef 	.word	0x080031ef
 80030f8:	08003233 	.word	0x08003233
 80030fc:	08003243 	.word	0x08003243
 8003100:	0800329f 	.word	0x0800329f
		{
			case Start:
				if( ((InputByte>>4) & 0b00001111) == 0b00001001)
 8003104:	4b8e      	ldr	r3, [pc, #568]	; (8003340 <UART_Protocal+0x29c>)
 8003106:	781b      	ldrb	r3, [r3, #0]
 8003108:	091b      	lsrs	r3, r3, #4
 800310a:	b2db      	uxtb	r3, r3
 800310c:	f003 030f 	and.w	r3, r3, #15
 8003110:	2b09      	cmp	r3, #9
 8003112:	d10a      	bne.n	800312a <UART_Protocal+0x86>
				{
					UART_Mode = InputByte & 0b00001111;
 8003114:	4b8a      	ldr	r3, [pc, #552]	; (8003340 <UART_Protocal+0x29c>)
 8003116:	781b      	ldrb	r3, [r3, #0]
 8003118:	f003 030f 	and.w	r3, r3, #15
 800311c:	b2da      	uxtb	r2, r3
 800311e:	4b8a      	ldr	r3, [pc, #552]	; (8003348 <UART_Protocal+0x2a4>)
 8003120:	701a      	strb	r2, [r3, #0]
					UART_Mode_Print = UART_Mode;
 8003122:	4b89      	ldr	r3, [pc, #548]	; (8003348 <UART_Protocal+0x2a4>)
 8003124:	781a      	ldrb	r2, [r3, #0]
 8003126:	4b89      	ldr	r3, [pc, #548]	; (800334c <UART_Protocal+0x2a8>)
 8003128:	701a      	strb	r2, [r3, #0]
				}
				if(UART_Mode >=1 && UART_Mode <= 14)
 800312a:	4b87      	ldr	r3, [pc, #540]	; (8003348 <UART_Protocal+0x2a4>)
 800312c:	781b      	ldrb	r3, [r3, #0]
 800312e:	2b00      	cmp	r3, #0
 8003130:	f000 80fb 	beq.w	800332a <UART_Protocal+0x286>
 8003134:	4b84      	ldr	r3, [pc, #528]	; (8003348 <UART_Protocal+0x2a4>)
 8003136:	781b      	ldrb	r3, [r3, #0]
 8003138:	2b0e      	cmp	r3, #14
 800313a:	f200 80f6 	bhi.w	800332a <UART_Protocal+0x286>
				{

					if(UART_Mode == 2 || UART_Mode == 3 || UART_Mode >= 8)
 800313e:	4b82      	ldr	r3, [pc, #520]	; (8003348 <UART_Protocal+0x2a4>)
 8003140:	781b      	ldrb	r3, [r3, #0]
 8003142:	2b02      	cmp	r3, #2
 8003144:	d007      	beq.n	8003156 <UART_Protocal+0xb2>
 8003146:	4b80      	ldr	r3, [pc, #512]	; (8003348 <UART_Protocal+0x2a4>)
 8003148:	781b      	ldrb	r3, [r3, #0]
 800314a:	2b03      	cmp	r3, #3
 800314c:	d003      	beq.n	8003156 <UART_Protocal+0xb2>
 800314e:	4b7e      	ldr	r3, [pc, #504]	; (8003348 <UART_Protocal+0x2a4>)
 8003150:	781b      	ldrb	r3, [r3, #0]
 8003152:	2b07      	cmp	r3, #7
 8003154:	d903      	bls.n	800315e <UART_Protocal+0xba>
					{
						State = Frame1_CheckSum;
 8003156:	4b7b      	ldr	r3, [pc, #492]	; (8003344 <UART_Protocal+0x2a0>)
 8003158:	2201      	movs	r2, #1
 800315a:	701a      	strb	r2, [r3, #0]
 800315c:	e01c      	b.n	8003198 <UART_Protocal+0xf4>
					}
					else if(UART_Mode == 1 || UART_Mode == 4 || UART_Mode == 5 || UART_Mode == 6)
 800315e:	4b7a      	ldr	r3, [pc, #488]	; (8003348 <UART_Protocal+0x2a4>)
 8003160:	781b      	ldrb	r3, [r3, #0]
 8003162:	2b01      	cmp	r3, #1
 8003164:	d00b      	beq.n	800317e <UART_Protocal+0xda>
 8003166:	4b78      	ldr	r3, [pc, #480]	; (8003348 <UART_Protocal+0x2a4>)
 8003168:	781b      	ldrb	r3, [r3, #0]
 800316a:	2b04      	cmp	r3, #4
 800316c:	d007      	beq.n	800317e <UART_Protocal+0xda>
 800316e:	4b76      	ldr	r3, [pc, #472]	; (8003348 <UART_Protocal+0x2a4>)
 8003170:	781b      	ldrb	r3, [r3, #0]
 8003172:	2b05      	cmp	r3, #5
 8003174:	d003      	beq.n	800317e <UART_Protocal+0xda>
 8003176:	4b74      	ldr	r3, [pc, #464]	; (8003348 <UART_Protocal+0x2a4>)
 8003178:	781b      	ldrb	r3, [r3, #0]
 800317a:	2b06      	cmp	r3, #6
 800317c:	d103      	bne.n	8003186 <UART_Protocal+0xe2>
					{
						State = Frame2_Data1;
 800317e:	4b71      	ldr	r3, [pc, #452]	; (8003344 <UART_Protocal+0x2a0>)
 8003180:	2202      	movs	r2, #2
 8003182:	701a      	strb	r2, [r3, #0]
 8003184:	e008      	b.n	8003198 <UART_Protocal+0xf4>

					}
					else if(UART_Mode == 7)
 8003186:	4b70      	ldr	r3, [pc, #448]	; (8003348 <UART_Protocal+0x2a4>)
 8003188:	781b      	ldrb	r3, [r3, #0]
 800318a:	2b07      	cmp	r3, #7
 800318c:	f040 80cd 	bne.w	800332a <UART_Protocal+0x286>
					{
						State = Frame3_Station;
 8003190:	4b6c      	ldr	r3, [pc, #432]	; (8003344 <UART_Protocal+0x2a0>)
 8003192:	2205      	movs	r2, #5
 8003194:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
 8003196:	e0c8      	b.n	800332a <UART_Protocal+0x286>
 8003198:	e0c7      	b.n	800332a <UART_Protocal+0x286>

			case Frame1_CheckSum:
				ChkSum = ~(0b10010000 | UART_Mode);
 800319a:	4b6b      	ldr	r3, [pc, #428]	; (8003348 <UART_Protocal+0x2a4>)
 800319c:	781b      	ldrb	r3, [r3, #0]
 800319e:	f063 036f 	orn	r3, r3, #111	; 0x6f
 80031a2:	b2db      	uxtb	r3, r3
 80031a4:	43db      	mvns	r3, r3
 80031a6:	b2da      	uxtb	r2, r3
 80031a8:	4b69      	ldr	r3, [pc, #420]	; (8003350 <UART_Protocal+0x2ac>)
 80031aa:	701a      	strb	r2, [r3, #0]
				if(InputByte == ChkSum)
 80031ac:	4b64      	ldr	r3, [pc, #400]	; (8003340 <UART_Protocal+0x29c>)
 80031ae:	781a      	ldrb	r2, [r3, #0]
 80031b0:	4b67      	ldr	r3, [pc, #412]	; (8003350 <UART_Protocal+0x2ac>)
 80031b2:	781b      	ldrb	r3, [r3, #0]
 80031b4:	429a      	cmp	r2, r3
 80031b6:	d103      	bne.n	80031c0 <UART_Protocal+0x11c>
				{
					UART_Ack1();
 80031b8:	f7ff fe38 	bl	8002e2c <UART_Ack1>
					UART_Execute();
 80031bc:	f000 f8d4 	bl	8003368 <UART_Execute>
				}
				ChkSum = 0;
 80031c0:	4b63      	ldr	r3, [pc, #396]	; (8003350 <UART_Protocal+0x2ac>)
 80031c2:	2200      	movs	r2, #0
 80031c4:	701a      	strb	r2, [r3, #0]
				State = Start;
 80031c6:	4b5f      	ldr	r3, [pc, #380]	; (8003344 <UART_Protocal+0x2a0>)
 80031c8:	2200      	movs	r2, #0
 80031ca:	701a      	strb	r2, [r3, #0]
				break;
 80031cc:	e0b0      	b.n	8003330 <UART_Protocal+0x28c>

			case Frame2_Data1:
				Data_Frame2[0] = InputByte;
 80031ce:	4b5c      	ldr	r3, [pc, #368]	; (8003340 <UART_Protocal+0x29c>)
 80031d0:	781a      	ldrb	r2, [r3, #0]
 80031d2:	4b60      	ldr	r3, [pc, #384]	; (8003354 <UART_Protocal+0x2b0>)
 80031d4:	701a      	strb	r2, [r3, #0]
				State = Frame2_Data2;
 80031d6:	4b5b      	ldr	r3, [pc, #364]	; (8003344 <UART_Protocal+0x2a0>)
 80031d8:	2203      	movs	r2, #3
 80031da:	701a      	strb	r2, [r3, #0]
				break;
 80031dc:	e0a8      	b.n	8003330 <UART_Protocal+0x28c>

			case Frame2_Data2:
				Data_Frame2[1] = InputByte;
 80031de:	4b58      	ldr	r3, [pc, #352]	; (8003340 <UART_Protocal+0x29c>)
 80031e0:	781a      	ldrb	r2, [r3, #0]
 80031e2:	4b5c      	ldr	r3, [pc, #368]	; (8003354 <UART_Protocal+0x2b0>)
 80031e4:	705a      	strb	r2, [r3, #1]
				State = Frame2_CheckSum;
 80031e6:	4b57      	ldr	r3, [pc, #348]	; (8003344 <UART_Protocal+0x2a0>)
 80031e8:	2204      	movs	r2, #4
 80031ea:	701a      	strb	r2, [r3, #0]
				break;
 80031ec:	e0a0      	b.n	8003330 <UART_Protocal+0x28c>

			case Frame2_CheckSum:
				ChkSum = ~( (0b10010000 | UART_Mode) + Data_Frame2[0] + Data_Frame2[1] );
 80031ee:	4b56      	ldr	r3, [pc, #344]	; (8003348 <UART_Protocal+0x2a4>)
 80031f0:	781b      	ldrb	r3, [r3, #0]
 80031f2:	f063 036f 	orn	r3, r3, #111	; 0x6f
 80031f6:	b2da      	uxtb	r2, r3
 80031f8:	4b56      	ldr	r3, [pc, #344]	; (8003354 <UART_Protocal+0x2b0>)
 80031fa:	781b      	ldrb	r3, [r3, #0]
 80031fc:	4413      	add	r3, r2
 80031fe:	b2da      	uxtb	r2, r3
 8003200:	4b54      	ldr	r3, [pc, #336]	; (8003354 <UART_Protocal+0x2b0>)
 8003202:	785b      	ldrb	r3, [r3, #1]
 8003204:	4413      	add	r3, r2
 8003206:	b2db      	uxtb	r3, r3
 8003208:	43db      	mvns	r3, r3
 800320a:	b2da      	uxtb	r2, r3
 800320c:	4b50      	ldr	r3, [pc, #320]	; (8003350 <UART_Protocal+0x2ac>)
 800320e:	701a      	strb	r2, [r3, #0]
				if(InputByte == ChkSum)
 8003210:	4b4b      	ldr	r3, [pc, #300]	; (8003340 <UART_Protocal+0x29c>)
 8003212:	781a      	ldrb	r2, [r3, #0]
 8003214:	4b4e      	ldr	r3, [pc, #312]	; (8003350 <UART_Protocal+0x2ac>)
 8003216:	781b      	ldrb	r3, [r3, #0]
 8003218:	429a      	cmp	r2, r3
 800321a:	d103      	bne.n	8003224 <UART_Protocal+0x180>
				{
					UART_Ack1();
 800321c:	f7ff fe06 	bl	8002e2c <UART_Ack1>
					UART_Execute();
 8003220:	f000 f8a2 	bl	8003368 <UART_Execute>
				}
				ChkSum = 0;
 8003224:	4b4a      	ldr	r3, [pc, #296]	; (8003350 <UART_Protocal+0x2ac>)
 8003226:	2200      	movs	r2, #0
 8003228:	701a      	strb	r2, [r3, #0]
				State = Start;
 800322a:	4b46      	ldr	r3, [pc, #280]	; (8003344 <UART_Protocal+0x2a0>)
 800322c:	2200      	movs	r2, #0
 800322e:	701a      	strb	r2, [r3, #0]
				break;
 8003230:	e07e      	b.n	8003330 <UART_Protocal+0x28c>

			case Frame3_Station:
				Multi_Station_Amount = InputByte;
 8003232:	4b43      	ldr	r3, [pc, #268]	; (8003340 <UART_Protocal+0x29c>)
 8003234:	781a      	ldrb	r2, [r3, #0]
 8003236:	4b48      	ldr	r3, [pc, #288]	; (8003358 <UART_Protocal+0x2b4>)
 8003238:	701a      	strb	r2, [r3, #0]
				State = Frame3_Data;
 800323a:	4b42      	ldr	r3, [pc, #264]	; (8003344 <UART_Protocal+0x2a0>)
 800323c:	2206      	movs	r2, #6
 800323e:	701a      	strb	r2, [r3, #0]
				break;
 8003240:	e076      	b.n	8003330 <UART_Protocal+0x28c>

			case Frame3_Data:
				Data_Frame3   [(int)Multi_Station_Current/2] = InputByte;
 8003242:	4b46      	ldr	r3, [pc, #280]	; (800335c <UART_Protocal+0x2b8>)
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	085b      	lsrs	r3, r3, #1
 8003248:	b2db      	uxtb	r3, r3
 800324a:	461a      	mov	r2, r3
 800324c:	4b3c      	ldr	r3, [pc, #240]	; (8003340 <UART_Protocal+0x29c>)
 800324e:	7819      	ldrb	r1, [r3, #0]
 8003250:	4b43      	ldr	r3, [pc, #268]	; (8003360 <UART_Protocal+0x2bc>)
 8003252:	5499      	strb	r1, [r3, r2]
				Multi_Station [Multi_Station_Current]        = InputByte & 0b00001111;
 8003254:	4b3a      	ldr	r3, [pc, #232]	; (8003340 <UART_Protocal+0x29c>)
 8003256:	781b      	ldrb	r3, [r3, #0]
 8003258:	4a40      	ldr	r2, [pc, #256]	; (800335c <UART_Protocal+0x2b8>)
 800325a:	7812      	ldrb	r2, [r2, #0]
 800325c:	f003 030f 	and.w	r3, r3, #15
 8003260:	b2d9      	uxtb	r1, r3
 8003262:	4b40      	ldr	r3, [pc, #256]	; (8003364 <UART_Protocal+0x2c0>)
 8003264:	5499      	strb	r1, [r3, r2]
				Multi_Station [Multi_Station_Current+1] 	 = InputByte >> 4;
 8003266:	4b36      	ldr	r3, [pc, #216]	; (8003340 <UART_Protocal+0x29c>)
 8003268:	781a      	ldrb	r2, [r3, #0]
 800326a:	4b3c      	ldr	r3, [pc, #240]	; (800335c <UART_Protocal+0x2b8>)
 800326c:	781b      	ldrb	r3, [r3, #0]
 800326e:	3301      	adds	r3, #1
 8003270:	0912      	lsrs	r2, r2, #4
 8003272:	b2d1      	uxtb	r1, r2
 8003274:	4a3b      	ldr	r2, [pc, #236]	; (8003364 <UART_Protocal+0x2c0>)
 8003276:	54d1      	strb	r1, [r2, r3]
				Multi_Station_Current += 2;
 8003278:	4b38      	ldr	r3, [pc, #224]	; (800335c <UART_Protocal+0x2b8>)
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	3302      	adds	r3, #2
 800327e:	b2da      	uxtb	r2, r3
 8003280:	4b36      	ldr	r3, [pc, #216]	; (800335c <UART_Protocal+0x2b8>)
 8003282:	701a      	strb	r2, [r3, #0]
				if(Multi_Station_Current >= Multi_Station_Amount)
 8003284:	4b35      	ldr	r3, [pc, #212]	; (800335c <UART_Protocal+0x2b8>)
 8003286:	781a      	ldrb	r2, [r3, #0]
 8003288:	4b33      	ldr	r3, [pc, #204]	; (8003358 <UART_Protocal+0x2b4>)
 800328a:	781b      	ldrb	r3, [r3, #0]
 800328c:	429a      	cmp	r2, r3
 800328e:	d34e      	bcc.n	800332e <UART_Protocal+0x28a>
				{
					Multi_Station_Current = 0;
 8003290:	4b32      	ldr	r3, [pc, #200]	; (800335c <UART_Protocal+0x2b8>)
 8003292:	2200      	movs	r2, #0
 8003294:	701a      	strb	r2, [r3, #0]
					State = Frame3_CheckSum;
 8003296:	4b2b      	ldr	r3, [pc, #172]	; (8003344 <UART_Protocal+0x2a0>)
 8003298:	2207      	movs	r2, #7
 800329a:	701a      	strb	r2, [r3, #0]
				}
				break;
 800329c:	e047      	b.n	800332e <UART_Protocal+0x28a>

			case Frame3_CheckSum:
				ChkSum = (0b10010000 | UART_Mode);
 800329e:	4b2a      	ldr	r3, [pc, #168]	; (8003348 <UART_Protocal+0x2a4>)
 80032a0:	781b      	ldrb	r3, [r3, #0]
 80032a2:	f063 036f 	orn	r3, r3, #111	; 0x6f
 80032a6:	b2da      	uxtb	r2, r3
 80032a8:	4b29      	ldr	r3, [pc, #164]	; (8003350 <UART_Protocal+0x2ac>)
 80032aa:	701a      	strb	r2, [r3, #0]
				ChkSum += Multi_Station_Amount;
 80032ac:	4b28      	ldr	r3, [pc, #160]	; (8003350 <UART_Protocal+0x2ac>)
 80032ae:	781a      	ldrb	r2, [r3, #0]
 80032b0:	4b29      	ldr	r3, [pc, #164]	; (8003358 <UART_Protocal+0x2b4>)
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	4413      	add	r3, r2
 80032b6:	b2da      	uxtb	r2, r3
 80032b8:	4b25      	ldr	r3, [pc, #148]	; (8003350 <UART_Protocal+0x2ac>)
 80032ba:	701a      	strb	r2, [r3, #0]
				for(int i=0 ; i < (int)((Multi_Station_Amount+1)/2) ; i++)
 80032bc:	2300      	movs	r3, #0
 80032be:	607b      	str	r3, [r7, #4]
 80032c0:	e00c      	b.n	80032dc <UART_Protocal+0x238>
				{
					ChkSum += Data_Frame3[i];
 80032c2:	4a27      	ldr	r2, [pc, #156]	; (8003360 <UART_Protocal+0x2bc>)
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	4413      	add	r3, r2
 80032c8:	781a      	ldrb	r2, [r3, #0]
 80032ca:	4b21      	ldr	r3, [pc, #132]	; (8003350 <UART_Protocal+0x2ac>)
 80032cc:	781b      	ldrb	r3, [r3, #0]
 80032ce:	4413      	add	r3, r2
 80032d0:	b2da      	uxtb	r2, r3
 80032d2:	4b1f      	ldr	r3, [pc, #124]	; (8003350 <UART_Protocal+0x2ac>)
 80032d4:	701a      	strb	r2, [r3, #0]
				for(int i=0 ; i < (int)((Multi_Station_Amount+1)/2) ; i++)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	3301      	adds	r3, #1
 80032da:	607b      	str	r3, [r7, #4]
 80032dc:	4b1e      	ldr	r3, [pc, #120]	; (8003358 <UART_Protocal+0x2b4>)
 80032de:	781b      	ldrb	r3, [r3, #0]
 80032e0:	3301      	adds	r3, #1
 80032e2:	0fda      	lsrs	r2, r3, #31
 80032e4:	4413      	add	r3, r2
 80032e6:	105b      	asrs	r3, r3, #1
 80032e8:	461a      	mov	r2, r3
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	4293      	cmp	r3, r2
 80032ee:	dbe8      	blt.n	80032c2 <UART_Protocal+0x21e>
				}
				ChkSum = ~(ChkSum);
 80032f0:	4b17      	ldr	r3, [pc, #92]	; (8003350 <UART_Protocal+0x2ac>)
 80032f2:	781b      	ldrb	r3, [r3, #0]
 80032f4:	43db      	mvns	r3, r3
 80032f6:	b2da      	uxtb	r2, r3
 80032f8:	4b15      	ldr	r3, [pc, #84]	; (8003350 <UART_Protocal+0x2ac>)
 80032fa:	701a      	strb	r2, [r3, #0]
				if(InputByte == ChkSum)
 80032fc:	4b10      	ldr	r3, [pc, #64]	; (8003340 <UART_Protocal+0x29c>)
 80032fe:	781a      	ldrb	r2, [r3, #0]
 8003300:	4b13      	ldr	r3, [pc, #76]	; (8003350 <UART_Protocal+0x2ac>)
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	429a      	cmp	r2, r3
 8003306:	d103      	bne.n	8003310 <UART_Protocal+0x26c>
				{
					UART_Ack1();
 8003308:	f7ff fd90 	bl	8002e2c <UART_Ack1>
					UART_Execute();
 800330c:	f000 f82c 	bl	8003368 <UART_Execute>
				}
				ChkSum = 0;
 8003310:	4b0f      	ldr	r3, [pc, #60]	; (8003350 <UART_Protocal+0x2ac>)
 8003312:	2200      	movs	r2, #0
 8003314:	701a      	strb	r2, [r3, #0]
				State = Start;
 8003316:	4b0b      	ldr	r3, [pc, #44]	; (8003344 <UART_Protocal+0x2a0>)
 8003318:	2200      	movs	r2, #0
 800331a:	701a      	strb	r2, [r3, #0]
				break;
 800331c:	e008      	b.n	8003330 <UART_Protocal+0x28c>

			default:
				State = Start;
 800331e:	4b09      	ldr	r3, [pc, #36]	; (8003344 <UART_Protocal+0x2a0>)
 8003320:	2200      	movs	r2, #0
 8003322:	701a      	strb	r2, [r3, #0]
				break;
 8003324:	e004      	b.n	8003330 <UART_Protocal+0x28c>
		}
	}
 8003326:	bf00      	nop
 8003328:	e002      	b.n	8003330 <UART_Protocal+0x28c>
				break;
 800332a:	bf00      	nop
 800332c:	e000      	b.n	8003330 <UART_Protocal+0x28c>
				break;
 800332e:	bf00      	nop

}
 8003330:	bf00      	nop
 8003332:	3708      	adds	r7, #8
 8003334:	46bd      	mov	sp, r7
 8003336:	bd80      	pop	{r7, pc}
 8003338:	2000016c 	.word	0x2000016c
 800333c:	200001a6 	.word	0x200001a6
 8003340:	200001a8 	.word	0x200001a8
 8003344:	200001f5 	.word	0x200001f5
 8003348:	200001e0 	.word	0x200001e0
 800334c:	200001e1 	.word	0x200001e1
 8003350:	200001a9 	.word	0x200001a9
 8003354:	200001ac 	.word	0x200001ac
 8003358:	200001c8 	.word	0x200001c8
 800335c:	200001c9 	.word	0x200001c9
 8003360:	200001b0 	.word	0x200001b0
 8003364:	200001b8 	.word	0x200001b8

08003368 <UART_Execute>:

void UART_Execute()
{
 8003368:	b598      	push	{r3, r4, r7, lr}
 800336a:	af00      	add	r7, sp, #0
	switch(UART_Mode)
 800336c:	4b7e      	ldr	r3, [pc, #504]	; (8003568 <UART_Execute+0x200>)
 800336e:	781b      	ldrb	r3, [r3, #0]
 8003370:	3b01      	subs	r3, #1
 8003372:	2b0e      	cmp	r3, #14
 8003374:	f200 80e9 	bhi.w	800354a <UART_Execute+0x1e2>
 8003378:	a201      	add	r2, pc, #4	; (adr r2, 8003380 <UART_Execute+0x18>)
 800337a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800337e:	bf00      	nop
 8003380:	0800354b 	.word	0x0800354b
 8003384:	080033bd 	.word	0x080033bd
 8003388:	080033c5 	.word	0x080033c5
 800338c:	080033cd 	.word	0x080033cd
 8003390:	08003401 	.word	0x08003401
 8003394:	08003459 	.word	0x08003459
 8003398:	0800348b 	.word	0x0800348b
 800339c:	080034a1 	.word	0x080034a1
 80033a0:	080034a9 	.word	0x080034a9
 80033a4:	080034af 	.word	0x080034af
 80033a8:	080034ef 	.word	0x080034ef
 80033ac:	0800351f 	.word	0x0800351f
 80033b0:	08003527 	.word	0x08003527
 80033b4:	0800352f 	.word	0x0800352f
 80033b8:	0800354b 	.word	0x0800354b
	{
		case 1:
			break;
		case 2:
			MCU_Connected = 1;
 80033bc:	4b6b      	ldr	r3, [pc, #428]	; (800356c <UART_Execute+0x204>)
 80033be:	2201      	movs	r2, #1
 80033c0:	701a      	strb	r2, [r3, #0]
			break;
 80033c2:	e0c2      	b.n	800354a <UART_Execute+0x1e2>
		case 3:
			MCU_Connected = 0;
 80033c4:	4b69      	ldr	r3, [pc, #420]	; (800356c <UART_Execute+0x204>)
 80033c6:	2200      	movs	r2, #0
 80033c8:	701a      	strb	r2, [r3, #0]
			break;
 80033ca:	e0be      	b.n	800354a <UART_Execute+0x1e2>
		case 4:
			Max_Speed = Data_Frame2[1] * 10 / 255;
 80033cc:	4b68      	ldr	r3, [pc, #416]	; (8003570 <UART_Execute+0x208>)
 80033ce:	785b      	ldrb	r3, [r3, #1]
 80033d0:	461a      	mov	r2, r3
 80033d2:	4613      	mov	r3, r2
 80033d4:	009b      	lsls	r3, r3, #2
 80033d6:	4413      	add	r3, r2
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4a66      	ldr	r2, [pc, #408]	; (8003574 <UART_Execute+0x20c>)
 80033dc:	fb82 1203 	smull	r1, r2, r2, r3
 80033e0:	441a      	add	r2, r3
 80033e2:	11d2      	asrs	r2, r2, #7
 80033e4:	17db      	asrs	r3, r3, #31
 80033e6:	1ad3      	subs	r3, r2, r3
 80033e8:	ee07 3a90 	vmov	s15, r3
 80033ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80033f0:	4b61      	ldr	r3, [pc, #388]	; (8003578 <UART_Execute+0x210>)
 80033f2:	edc3 7a00 	vstr	s15, [r3]
			Vmax = Max_Speed;
 80033f6:	4b60      	ldr	r3, [pc, #384]	; (8003578 <UART_Execute+0x210>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	4a60      	ldr	r2, [pc, #384]	; (800357c <UART_Execute+0x214>)
 80033fc:	6013      	str	r3, [r2, #0]
			break;
 80033fe:	e0a4      	b.n	800354a <UART_Execute+0x1e2>
		case 5:
			Goal_Mode = 1;
 8003400:	4b5f      	ldr	r3, [pc, #380]	; (8003580 <UART_Execute+0x218>)
 8003402:	2201      	movs	r2, #1
 8003404:	701a      	strb	r2, [r3, #0]
			Goal_Angle = (Data_Frame2[0] * 256) + Data_Frame2[1];
 8003406:	4b5a      	ldr	r3, [pc, #360]	; (8003570 <UART_Execute+0x208>)
 8003408:	781b      	ldrb	r3, [r3, #0]
 800340a:	021b      	lsls	r3, r3, #8
 800340c:	4a58      	ldr	r2, [pc, #352]	; (8003570 <UART_Execute+0x208>)
 800340e:	7852      	ldrb	r2, [r2, #1]
 8003410:	4413      	add	r3, r2
 8003412:	ee07 3a90 	vmov	s15, r3
 8003416:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800341a:	4b5a      	ldr	r3, [pc, #360]	; (8003584 <UART_Execute+0x21c>)
 800341c:	edc3 7a00 	vstr	s15, [r3]
			Goal_Angle = Goal_Angle / (pi * 10000) * 180.0;
 8003420:	4b58      	ldr	r3, [pc, #352]	; (8003584 <UART_Execute+0x21c>)
 8003422:	edd3 6a00 	vldr	s13, [r3]
 8003426:	4b58      	ldr	r3, [pc, #352]	; (8003588 <UART_Execute+0x220>)
 8003428:	edd3 7a00 	vldr	s15, [r3]
 800342c:	ed9f 7a57 	vldr	s14, [pc, #348]	; 800358c <UART_Execute+0x224>
 8003430:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003434:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003438:	ed9f 7a55 	vldr	s14, [pc, #340]	; 8003590 <UART_Execute+0x228>
 800343c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003440:	4b50      	ldr	r3, [pc, #320]	; (8003584 <UART_Execute+0x21c>)
 8003442:	edc3 7a00 	vstr	s15, [r3]
			angle = Goal_Angle;
 8003446:	4b4f      	ldr	r3, [pc, #316]	; (8003584 <UART_Execute+0x21c>)
 8003448:	681b      	ldr	r3, [r3, #0]
 800344a:	4a52      	ldr	r2, [pc, #328]	; (8003594 <UART_Execute+0x22c>)
 800344c:	6013      	str	r3, [r2, #0]
			Lastest_Angle = Current_Angle;
 800344e:	4b52      	ldr	r3, [pc, #328]	; (8003598 <UART_Execute+0x230>)
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a52      	ldr	r2, [pc, #328]	; (800359c <UART_Execute+0x234>)
 8003454:	6013      	str	r3, [r2, #0]
			break;
 8003456:	e078      	b.n	800354a <UART_Execute+0x1e2>
		case 6:
			Goal_Mode = 2;
 8003458:	4b49      	ldr	r3, [pc, #292]	; (8003580 <UART_Execute+0x218>)
 800345a:	2202      	movs	r2, #2
 800345c:	701a      	strb	r2, [r3, #0]
			Single_Station = Data_Frame2[1];
 800345e:	4b44      	ldr	r3, [pc, #272]	; (8003570 <UART_Execute+0x208>)
 8003460:	785a      	ldrb	r2, [r3, #1]
 8003462:	4b4f      	ldr	r3, [pc, #316]	; (80035a0 <UART_Execute+0x238>)
 8003464:	701a      	strb	r2, [r3, #0]
			angle = Multi_Station_Angle[Single_Station];
 8003466:	4b4e      	ldr	r3, [pc, #312]	; (80035a0 <UART_Execute+0x238>)
 8003468:	781b      	ldrb	r3, [r3, #0]
 800346a:	461a      	mov	r2, r3
 800346c:	4b4d      	ldr	r3, [pc, #308]	; (80035a4 <UART_Execute+0x23c>)
 800346e:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 8003472:	ee07 3a90 	vmov	s15, r3
 8003476:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800347a:	4b46      	ldr	r3, [pc, #280]	; (8003594 <UART_Execute+0x22c>)
 800347c:	edc3 7a00 	vstr	s15, [r3]
			Lastest_Angle = Current_Angle;
 8003480:	4b45      	ldr	r3, [pc, #276]	; (8003598 <UART_Execute+0x230>)
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a45      	ldr	r2, [pc, #276]	; (800359c <UART_Execute+0x234>)
 8003486:	6013      	str	r3, [r2, #0]
			break;
 8003488:	e05f      	b.n	800354a <UART_Execute+0x1e2>
		case 7:
			Goal_Mode = 3;
 800348a:	4b3d      	ldr	r3, [pc, #244]	; (8003580 <UART_Execute+0x218>)
 800348c:	2203      	movs	r2, #3
 800348e:	701a      	strb	r2, [r3, #0]
			Current_Multi_Station = 1;
 8003490:	4b45      	ldr	r3, [pc, #276]	; (80035a8 <UART_Execute+0x240>)
 8003492:	2201      	movs	r2, #1
 8003494:	701a      	strb	r2, [r3, #0]
			// Angle will come in the future
			Lastest_Angle = Current_Angle;
 8003496:	4b40      	ldr	r3, [pc, #256]	; (8003598 <UART_Execute+0x230>)
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a40      	ldr	r2, [pc, #256]	; (800359c <UART_Execute+0x234>)
 800349c:	6013      	str	r3, [r2, #0]
			break;
 800349e:	e054      	b.n	800354a <UART_Execute+0x1e2>
		case 8:
			Run = 1;
 80034a0:	4b42      	ldr	r3, [pc, #264]	; (80035ac <UART_Execute+0x244>)
 80034a2:	2201      	movs	r2, #1
 80034a4:	701a      	strb	r2, [r3, #0]
			break;
 80034a6:	e050      	b.n	800354a <UART_Execute+0x1e2>
		case 9:
			UART_Flow2();
 80034a8:	f7ff fd00 	bl	8002eac <UART_Flow2>
			break;
 80034ac:	e04d      	b.n	800354a <UART_Execute+0x1e2>
		case 10:
			Current_Angle = ( EncoderPosition_Update() * 360.0 / 7200.0 );
 80034ae:	f7fe fa6f 	bl	8001990 <EncoderPosition_Update>
 80034b2:	4603      	mov	r3, r0
 80034b4:	4618      	mov	r0, r3
 80034b6:	f7fc ffd1 	bl	800045c <__aeabi_ui2d>
 80034ba:	f04f 0200 	mov.w	r2, #0
 80034be:	4b3c      	ldr	r3, [pc, #240]	; (80035b0 <UART_Execute+0x248>)
 80034c0:	f7fd f846 	bl	8000550 <__aeabi_dmul>
 80034c4:	4603      	mov	r3, r0
 80034c6:	460c      	mov	r4, r1
 80034c8:	4618      	mov	r0, r3
 80034ca:	4621      	mov	r1, r4
 80034cc:	a322      	add	r3, pc, #136	; (adr r3, 8003558 <UART_Execute+0x1f0>)
 80034ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034d2:	f7fd f967 	bl	80007a4 <__aeabi_ddiv>
 80034d6:	4603      	mov	r3, r0
 80034d8:	460c      	mov	r4, r1
 80034da:	4618      	mov	r0, r3
 80034dc:	4621      	mov	r1, r4
 80034de:	f7fd fae7 	bl	8000ab0 <__aeabi_d2f>
 80034e2:	4602      	mov	r2, r0
 80034e4:	4b2c      	ldr	r3, [pc, #176]	; (8003598 <UART_Execute+0x230>)
 80034e6:	601a      	str	r2, [r3, #0]
			UART_Flow2();
 80034e8:	f7ff fce0 	bl	8002eac <UART_Flow2>
			break;
 80034ec:	e02d      	b.n	800354a <UART_Execute+0x1e2>
		case 11:
			Speed = ( EncoderVelocity_Update() * 9.5493 );
 80034ee:	f7fe fa5b 	bl	80019a8 <EncoderVelocity_Update>
 80034f2:	ee10 3a10 	vmov	r3, s0
 80034f6:	4618      	mov	r0, r3
 80034f8:	f7fc ffd2 	bl	80004a0 <__aeabi_f2d>
 80034fc:	a318      	add	r3, pc, #96	; (adr r3, 8003560 <UART_Execute+0x1f8>)
 80034fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003502:	f7fd f825 	bl	8000550 <__aeabi_dmul>
 8003506:	4603      	mov	r3, r0
 8003508:	460c      	mov	r4, r1
 800350a:	4618      	mov	r0, r3
 800350c:	4621      	mov	r1, r4
 800350e:	f7fd facf 	bl	8000ab0 <__aeabi_d2f>
 8003512:	4602      	mov	r2, r0
 8003514:	4b27      	ldr	r3, [pc, #156]	; (80035b4 <UART_Execute+0x24c>)
 8003516:	601a      	str	r2, [r3, #0]
			UART_Flow2();
 8003518:	f7ff fcc8 	bl	8002eac <UART_Flow2>
			break;
 800351c:	e015      	b.n	800354a <UART_Execute+0x1e2>
		case 12:
			EndEff_Enable = 1;
 800351e:	4b26      	ldr	r3, [pc, #152]	; (80035b8 <UART_Execute+0x250>)
 8003520:	2201      	movs	r2, #1
 8003522:	701a      	strb	r2, [r3, #0]
			break;
 8003524:	e011      	b.n	800354a <UART_Execute+0x1e2>
		case 13:
			EndEff_Enable = 0;
 8003526:	4b24      	ldr	r3, [pc, #144]	; (80035b8 <UART_Execute+0x250>)
 8003528:	2200      	movs	r2, #0
 800352a:	701a      	strb	r2, [r3, #0]
			break;
 800352c:	e00d      	b.n	800354a <UART_Execute+0x1e2>
		case 14:
			Home = 1;
 800352e:	4b23      	ldr	r3, [pc, #140]	; (80035bc <UART_Execute+0x254>)
 8003530:	2201      	movs	r2, #1
 8003532:	701a      	strb	r2, [r3, #0]
			HomeMode = 1;
 8003534:	4b22      	ldr	r3, [pc, #136]	; (80035c0 <UART_Execute+0x258>)
 8003536:	2201      	movs	r2, #1
 8003538:	701a      	strb	r2, [r3, #0]
			HomeTimestamp = micros();
 800353a:	f7fe f91f 	bl	800177c <micros>
 800353e:	4603      	mov	r3, r0
 8003540:	460c      	mov	r4, r1
 8003542:	4a20      	ldr	r2, [pc, #128]	; (80035c4 <UART_Execute+0x25c>)
 8003544:	e9c2 3400 	strd	r3, r4, [r2]
			break;
 8003548:	bf00      	nop
		case 15:
			break;
	}
	UART_Mode = 0;
 800354a:	4b07      	ldr	r3, [pc, #28]	; (8003568 <UART_Execute+0x200>)
 800354c:	2200      	movs	r2, #0
 800354e:	701a      	strb	r2, [r3, #0]
}
 8003550:	bf00      	nop
 8003552:	bd98      	pop	{r3, r4, r7, pc}
 8003554:	f3af 8000 	nop.w
 8003558:	00000000 	.word	0x00000000
 800355c:	40bc2000 	.word	0x40bc2000
 8003560:	d97f62b7 	.word	0xd97f62b7
 8003564:	4023193d 	.word	0x4023193d
 8003568:	200001e0 	.word	0x200001e0
 800356c:	20000198 	.word	0x20000198
 8003570:	200001ac 	.word	0x200001ac
 8003574:	80808081 	.word	0x80808081
 8003578:	2000019c 	.word	0x2000019c
 800357c:	20000144 	.word	0x20000144
 8003580:	2000001c 	.word	0x2000001c
 8003584:	200001a0 	.word	0x200001a0
 8003588:	20000018 	.word	0x20000018
 800358c:	461c4000 	.word	0x461c4000
 8003590:	43340000 	.word	0x43340000
 8003594:	2000015c 	.word	0x2000015c
 8003598:	20000188 	.word	0x20000188
 800359c:	20000184 	.word	0x20000184
 80035a0:	200001a4 	.word	0x200001a4
 80035a4:	200001cc 	.word	0x200001cc
 80035a8:	2000018d 	.word	0x2000018d
 80035ac:	20000196 	.word	0x20000196
 80035b0:	40768000 	.word	0x40768000
 80035b4:	20000190 	.word	0x20000190
 80035b8:	20000199 	.word	0x20000199
 80035bc:	20000197 	.word	0x20000197
 80035c0:	200000d0 	.word	0x200000d0
 80035c4:	200000c8 	.word	0x200000c8

080035c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80035c8:	b480      	push	{r7}
 80035ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80035cc:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80035ce:	e7fe      	b.n	80035ce <Error_Handler+0x6>

080035d0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80035d0:	b580      	push	{r7, lr}
 80035d2:	b082      	sub	sp, #8
 80035d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80035d6:	2300      	movs	r3, #0
 80035d8:	607b      	str	r3, [r7, #4]
 80035da:	4b10      	ldr	r3, [pc, #64]	; (800361c <HAL_MspInit+0x4c>)
 80035dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035de:	4a0f      	ldr	r2, [pc, #60]	; (800361c <HAL_MspInit+0x4c>)
 80035e0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80035e4:	6453      	str	r3, [r2, #68]	; 0x44
 80035e6:	4b0d      	ldr	r3, [pc, #52]	; (800361c <HAL_MspInit+0x4c>)
 80035e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80035ea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80035ee:	607b      	str	r3, [r7, #4]
 80035f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80035f2:	2300      	movs	r3, #0
 80035f4:	603b      	str	r3, [r7, #0]
 80035f6:	4b09      	ldr	r3, [pc, #36]	; (800361c <HAL_MspInit+0x4c>)
 80035f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035fa:	4a08      	ldr	r2, [pc, #32]	; (800361c <HAL_MspInit+0x4c>)
 80035fc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003600:	6413      	str	r3, [r2, #64]	; 0x40
 8003602:	4b06      	ldr	r3, [pc, #24]	; (800361c <HAL_MspInit+0x4c>)
 8003604:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003606:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800360a:	603b      	str	r3, [r7, #0]
 800360c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800360e:	2007      	movs	r0, #7
 8003610:	f000 fc46 	bl	8003ea0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003614:	bf00      	nop
 8003616:	3708      	adds	r7, #8
 8003618:	46bd      	mov	sp, r7
 800361a:	bd80      	pop	{r7, pc}
 800361c:	40023800 	.word	0x40023800

08003620 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003620:	b580      	push	{r7, lr}
 8003622:	b08a      	sub	sp, #40	; 0x28
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003628:	f107 0314 	add.w	r3, r7, #20
 800362c:	2200      	movs	r2, #0
 800362e:	601a      	str	r2, [r3, #0]
 8003630:	605a      	str	r2, [r3, #4]
 8003632:	609a      	str	r2, [r3, #8]
 8003634:	60da      	str	r2, [r3, #12]
 8003636:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	4a21      	ldr	r2, [pc, #132]	; (80036c4 <HAL_I2C_MspInit+0xa4>)
 800363e:	4293      	cmp	r3, r2
 8003640:	d13b      	bne.n	80036ba <HAL_I2C_MspInit+0x9a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003642:	2300      	movs	r3, #0
 8003644:	613b      	str	r3, [r7, #16]
 8003646:	4b20      	ldr	r3, [pc, #128]	; (80036c8 <HAL_I2C_MspInit+0xa8>)
 8003648:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800364a:	4a1f      	ldr	r2, [pc, #124]	; (80036c8 <HAL_I2C_MspInit+0xa8>)
 800364c:	f043 0302 	orr.w	r3, r3, #2
 8003650:	6313      	str	r3, [r2, #48]	; 0x30
 8003652:	4b1d      	ldr	r3, [pc, #116]	; (80036c8 <HAL_I2C_MspInit+0xa8>)
 8003654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003656:	f003 0302 	and.w	r3, r3, #2
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800365e:	23c0      	movs	r3, #192	; 0xc0
 8003660:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003662:	2312      	movs	r3, #18
 8003664:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003666:	2301      	movs	r3, #1
 8003668:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800366a:	2303      	movs	r3, #3
 800366c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800366e:	2304      	movs	r3, #4
 8003670:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003672:	f107 0314 	add.w	r3, r7, #20
 8003676:	4619      	mov	r1, r3
 8003678:	4814      	ldr	r0, [pc, #80]	; (80036cc <HAL_I2C_MspInit+0xac>)
 800367a:	f000 fff1 	bl	8004660 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800367e:	2300      	movs	r3, #0
 8003680:	60fb      	str	r3, [r7, #12]
 8003682:	4b11      	ldr	r3, [pc, #68]	; (80036c8 <HAL_I2C_MspInit+0xa8>)
 8003684:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003686:	4a10      	ldr	r2, [pc, #64]	; (80036c8 <HAL_I2C_MspInit+0xa8>)
 8003688:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800368c:	6413      	str	r3, [r2, #64]	; 0x40
 800368e:	4b0e      	ldr	r3, [pc, #56]	; (80036c8 <HAL_I2C_MspInit+0xa8>)
 8003690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003692:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003696:	60fb      	str	r3, [r7, #12]
 8003698:	68fb      	ldr	r3, [r7, #12]
    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 800369a:	2200      	movs	r2, #0
 800369c:	2100      	movs	r1, #0
 800369e:	201f      	movs	r0, #31
 80036a0:	f000 fc09 	bl	8003eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 80036a4:	201f      	movs	r0, #31
 80036a6:	f000 fc22 	bl	8003eee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 80036aa:	2200      	movs	r2, #0
 80036ac:	2100      	movs	r1, #0
 80036ae:	2020      	movs	r0, #32
 80036b0:	f000 fc01 	bl	8003eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 80036b4:	2020      	movs	r0, #32
 80036b6:	f000 fc1a 	bl	8003eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 80036ba:	bf00      	nop
 80036bc:	3728      	adds	r7, #40	; 0x28
 80036be:	46bd      	mov	sp, r7
 80036c0:	bd80      	pop	{r7, pc}
 80036c2:	bf00      	nop
 80036c4:	40005400 	.word	0x40005400
 80036c8:	40023800 	.word	0x40023800
 80036cc:	40020400 	.word	0x40020400

080036d0 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80036d0:	b580      	push	{r7, lr}
 80036d2:	b08a      	sub	sp, #40	; 0x28
 80036d4:	af00      	add	r7, sp, #0
 80036d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80036d8:	f107 0314 	add.w	r3, r7, #20
 80036dc:	2200      	movs	r2, #0
 80036de:	601a      	str	r2, [r3, #0]
 80036e0:	605a      	str	r2, [r3, #4]
 80036e2:	609a      	str	r2, [r3, #8]
 80036e4:	60da      	str	r2, [r3, #12]
 80036e6:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	681b      	ldr	r3, [r3, #0]
 80036ec:	4a19      	ldr	r2, [pc, #100]	; (8003754 <HAL_TIM_Encoder_MspInit+0x84>)
 80036ee:	4293      	cmp	r3, r2
 80036f0:	d12c      	bne.n	800374c <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80036f2:	2300      	movs	r3, #0
 80036f4:	613b      	str	r3, [r7, #16]
 80036f6:	4b18      	ldr	r3, [pc, #96]	; (8003758 <HAL_TIM_Encoder_MspInit+0x88>)
 80036f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036fa:	4a17      	ldr	r2, [pc, #92]	; (8003758 <HAL_TIM_Encoder_MspInit+0x88>)
 80036fc:	f043 0301 	orr.w	r3, r3, #1
 8003700:	6453      	str	r3, [r2, #68]	; 0x44
 8003702:	4b15      	ldr	r3, [pc, #84]	; (8003758 <HAL_TIM_Encoder_MspInit+0x88>)
 8003704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003706:	f003 0301 	and.w	r3, r3, #1
 800370a:	613b      	str	r3, [r7, #16]
 800370c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800370e:	2300      	movs	r3, #0
 8003710:	60fb      	str	r3, [r7, #12]
 8003712:	4b11      	ldr	r3, [pc, #68]	; (8003758 <HAL_TIM_Encoder_MspInit+0x88>)
 8003714:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003716:	4a10      	ldr	r2, [pc, #64]	; (8003758 <HAL_TIM_Encoder_MspInit+0x88>)
 8003718:	f043 0301 	orr.w	r3, r3, #1
 800371c:	6313      	str	r3, [r2, #48]	; 0x30
 800371e:	4b0e      	ldr	r3, [pc, #56]	; (8003758 <HAL_TIM_Encoder_MspInit+0x88>)
 8003720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003722:	f003 0301 	and.w	r3, r3, #1
 8003726:	60fb      	str	r3, [r7, #12]
 8003728:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800372a:	f44f 7340 	mov.w	r3, #768	; 0x300
 800372e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003730:	2302      	movs	r3, #2
 8003732:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003734:	2300      	movs	r3, #0
 8003736:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003738:	2300      	movs	r3, #0
 800373a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 800373c:	2301      	movs	r3, #1
 800373e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003740:	f107 0314 	add.w	r3, r7, #20
 8003744:	4619      	mov	r1, r3
 8003746:	4805      	ldr	r0, [pc, #20]	; (800375c <HAL_TIM_Encoder_MspInit+0x8c>)
 8003748:	f000 ff8a 	bl	8004660 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800374c:	bf00      	nop
 800374e:	3728      	adds	r7, #40	; 0x28
 8003750:	46bd      	mov	sp, r7
 8003752:	bd80      	pop	{r7, pc}
 8003754:	40010000 	.word	0x40010000
 8003758:	40023800 	.word	0x40023800
 800375c:	40020000 	.word	0x40020000

08003760 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8003760:	b580      	push	{r7, lr}
 8003762:	b084      	sub	sp, #16
 8003764:	af00      	add	r7, sp, #0
 8003766:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003770:	d116      	bne.n	80037a0 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8003772:	2300      	movs	r3, #0
 8003774:	60fb      	str	r3, [r7, #12]
 8003776:	4b1a      	ldr	r3, [pc, #104]	; (80037e0 <HAL_TIM_Base_MspInit+0x80>)
 8003778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800377a:	4a19      	ldr	r2, [pc, #100]	; (80037e0 <HAL_TIM_Base_MspInit+0x80>)
 800377c:	f043 0301 	orr.w	r3, r3, #1
 8003780:	6413      	str	r3, [r2, #64]	; 0x40
 8003782:	4b17      	ldr	r3, [pc, #92]	; (80037e0 <HAL_TIM_Base_MspInit+0x80>)
 8003784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003786:	f003 0301 	and.w	r3, r3, #1
 800378a:	60fb      	str	r3, [r7, #12]
 800378c:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800378e:	2200      	movs	r2, #0
 8003790:	2100      	movs	r1, #0
 8003792:	201c      	movs	r0, #28
 8003794:	f000 fb8f 	bl	8003eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003798:	201c      	movs	r0, #28
 800379a:	f000 fba8 	bl	8003eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800379e:	e01a      	b.n	80037d6 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM4)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	4a0f      	ldr	r2, [pc, #60]	; (80037e4 <HAL_TIM_Base_MspInit+0x84>)
 80037a6:	4293      	cmp	r3, r2
 80037a8:	d115      	bne.n	80037d6 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM4_CLK_ENABLE();
 80037aa:	2300      	movs	r3, #0
 80037ac:	60bb      	str	r3, [r7, #8]
 80037ae:	4b0c      	ldr	r3, [pc, #48]	; (80037e0 <HAL_TIM_Base_MspInit+0x80>)
 80037b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b2:	4a0b      	ldr	r2, [pc, #44]	; (80037e0 <HAL_TIM_Base_MspInit+0x80>)
 80037b4:	f043 0304 	orr.w	r3, r3, #4
 80037b8:	6413      	str	r3, [r2, #64]	; 0x40
 80037ba:	4b09      	ldr	r3, [pc, #36]	; (80037e0 <HAL_TIM_Base_MspInit+0x80>)
 80037bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037be:	f003 0304 	and.w	r3, r3, #4
 80037c2:	60bb      	str	r3, [r7, #8]
 80037c4:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 80037c6:	2200      	movs	r2, #0
 80037c8:	2100      	movs	r1, #0
 80037ca:	201e      	movs	r0, #30
 80037cc:	f000 fb73 	bl	8003eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 80037d0:	201e      	movs	r0, #30
 80037d2:	f000 fb8c 	bl	8003eee <HAL_NVIC_EnableIRQ>
}
 80037d6:	bf00      	nop
 80037d8:	3710      	adds	r7, #16
 80037da:	46bd      	mov	sp, r7
 80037dc:	bd80      	pop	{r7, pc}
 80037de:	bf00      	nop
 80037e0:	40023800 	.word	0x40023800
 80037e4:	40000800 	.word	0x40000800

080037e8 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 80037e8:	b480      	push	{r7}
 80037ea:	b085      	sub	sp, #20
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	681b      	ldr	r3, [r3, #0]
 80037f4:	4a0b      	ldr	r2, [pc, #44]	; (8003824 <HAL_TIM_PWM_MspInit+0x3c>)
 80037f6:	4293      	cmp	r3, r2
 80037f8:	d10d      	bne.n	8003816 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80037fa:	2300      	movs	r3, #0
 80037fc:	60fb      	str	r3, [r7, #12]
 80037fe:	4b0a      	ldr	r3, [pc, #40]	; (8003828 <HAL_TIM_PWM_MspInit+0x40>)
 8003800:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003802:	4a09      	ldr	r2, [pc, #36]	; (8003828 <HAL_TIM_PWM_MspInit+0x40>)
 8003804:	f043 0302 	orr.w	r3, r3, #2
 8003808:	6413      	str	r3, [r2, #64]	; 0x40
 800380a:	4b07      	ldr	r3, [pc, #28]	; (8003828 <HAL_TIM_PWM_MspInit+0x40>)
 800380c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800380e:	f003 0302 	and.w	r3, r3, #2
 8003812:	60fb      	str	r3, [r7, #12]
 8003814:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8003816:	bf00      	nop
 8003818:	3714      	adds	r7, #20
 800381a:	46bd      	mov	sp, r7
 800381c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003820:	4770      	bx	lr
 8003822:	bf00      	nop
 8003824:	40000400 	.word	0x40000400
 8003828:	40023800 	.word	0x40023800

0800382c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800382c:	b580      	push	{r7, lr}
 800382e:	b088      	sub	sp, #32
 8003830:	af00      	add	r7, sp, #0
 8003832:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003834:	f107 030c 	add.w	r3, r7, #12
 8003838:	2200      	movs	r2, #0
 800383a:	601a      	str	r2, [r3, #0]
 800383c:	605a      	str	r2, [r3, #4]
 800383e:	609a      	str	r2, [r3, #8]
 8003840:	60da      	str	r2, [r3, #12]
 8003842:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a12      	ldr	r2, [pc, #72]	; (8003894 <HAL_TIM_MspPostInit+0x68>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d11d      	bne.n	800388a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800384e:	2300      	movs	r3, #0
 8003850:	60bb      	str	r3, [r7, #8]
 8003852:	4b11      	ldr	r3, [pc, #68]	; (8003898 <HAL_TIM_MspPostInit+0x6c>)
 8003854:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003856:	4a10      	ldr	r2, [pc, #64]	; (8003898 <HAL_TIM_MspPostInit+0x6c>)
 8003858:	f043 0301 	orr.w	r3, r3, #1
 800385c:	6313      	str	r3, [r2, #48]	; 0x30
 800385e:	4b0e      	ldr	r3, [pc, #56]	; (8003898 <HAL_TIM_MspPostInit+0x6c>)
 8003860:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003862:	f003 0301 	and.w	r3, r3, #1
 8003866:	60bb      	str	r3, [r7, #8]
 8003868:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 800386a:	23c0      	movs	r3, #192	; 0xc0
 800386c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800386e:	2302      	movs	r3, #2
 8003870:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003872:	2300      	movs	r3, #0
 8003874:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003876:	2300      	movs	r3, #0
 8003878:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800387a:	2302      	movs	r3, #2
 800387c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800387e:	f107 030c 	add.w	r3, r7, #12
 8003882:	4619      	mov	r1, r3
 8003884:	4805      	ldr	r0, [pc, #20]	; (800389c <HAL_TIM_MspPostInit+0x70>)
 8003886:	f000 feeb 	bl	8004660 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800388a:	bf00      	nop
 800388c:	3720      	adds	r7, #32
 800388e:	46bd      	mov	sp, r7
 8003890:	bd80      	pop	{r7, pc}
 8003892:	bf00      	nop
 8003894:	40000400 	.word	0x40000400
 8003898:	40023800 	.word	0x40023800
 800389c:	40020000 	.word	0x40020000

080038a0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b08a      	sub	sp, #40	; 0x28
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038a8:	f107 0314 	add.w	r3, r7, #20
 80038ac:	2200      	movs	r2, #0
 80038ae:	601a      	str	r2, [r3, #0]
 80038b0:	605a      	str	r2, [r3, #4]
 80038b2:	609a      	str	r2, [r3, #8]
 80038b4:	60da      	str	r2, [r3, #12]
 80038b6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a4c      	ldr	r2, [pc, #304]	; (80039f0 <HAL_UART_MspInit+0x150>)
 80038be:	4293      	cmp	r3, r2
 80038c0:	f040 8091 	bne.w	80039e6 <HAL_UART_MspInit+0x146>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80038c4:	2300      	movs	r3, #0
 80038c6:	613b      	str	r3, [r7, #16]
 80038c8:	4b4a      	ldr	r3, [pc, #296]	; (80039f4 <HAL_UART_MspInit+0x154>)
 80038ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038cc:	4a49      	ldr	r2, [pc, #292]	; (80039f4 <HAL_UART_MspInit+0x154>)
 80038ce:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80038d2:	6413      	str	r3, [r2, #64]	; 0x40
 80038d4:	4b47      	ldr	r3, [pc, #284]	; (80039f4 <HAL_UART_MspInit+0x154>)
 80038d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80038dc:	613b      	str	r3, [r7, #16]
 80038de:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80038e0:	2300      	movs	r3, #0
 80038e2:	60fb      	str	r3, [r7, #12]
 80038e4:	4b43      	ldr	r3, [pc, #268]	; (80039f4 <HAL_UART_MspInit+0x154>)
 80038e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038e8:	4a42      	ldr	r2, [pc, #264]	; (80039f4 <HAL_UART_MspInit+0x154>)
 80038ea:	f043 0301 	orr.w	r3, r3, #1
 80038ee:	6313      	str	r3, [r2, #48]	; 0x30
 80038f0:	4b40      	ldr	r3, [pc, #256]	; (80039f4 <HAL_UART_MspInit+0x154>)
 80038f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80038f4:	f003 0301 	and.w	r3, r3, #1
 80038f8:	60fb      	str	r3, [r7, #12]
 80038fa:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80038fc:	230c      	movs	r3, #12
 80038fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003900:	2302      	movs	r3, #2
 8003902:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003904:	2300      	movs	r3, #0
 8003906:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003908:	2303      	movs	r3, #3
 800390a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800390c:	2307      	movs	r3, #7
 800390e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003910:	f107 0314 	add.w	r3, r7, #20
 8003914:	4619      	mov	r1, r3
 8003916:	4838      	ldr	r0, [pc, #224]	; (80039f8 <HAL_UART_MspInit+0x158>)
 8003918:	f000 fea2 	bl	8004660 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 800391c:	4b37      	ldr	r3, [pc, #220]	; (80039fc <HAL_UART_MspInit+0x15c>)
 800391e:	4a38      	ldr	r2, [pc, #224]	; (8003a00 <HAL_UART_MspInit+0x160>)
 8003920:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 8003922:	4b36      	ldr	r3, [pc, #216]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003924:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003928:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800392a:	4b34      	ldr	r3, [pc, #208]	; (80039fc <HAL_UART_MspInit+0x15c>)
 800392c:	2200      	movs	r2, #0
 800392e:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003930:	4b32      	ldr	r3, [pc, #200]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003932:	2200      	movs	r2, #0
 8003934:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003936:	4b31      	ldr	r3, [pc, #196]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003938:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800393c:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800393e:	4b2f      	ldr	r3, [pc, #188]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003940:	2200      	movs	r2, #0
 8003942:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8003944:	4b2d      	ldr	r3, [pc, #180]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003946:	2200      	movs	r2, #0
 8003948:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 800394a:	4b2c      	ldr	r3, [pc, #176]	; (80039fc <HAL_UART_MspInit+0x15c>)
 800394c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003950:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003952:	4b2a      	ldr	r3, [pc, #168]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003954:	2200      	movs	r2, #0
 8003956:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003958:	4b28      	ldr	r3, [pc, #160]	; (80039fc <HAL_UART_MspInit+0x15c>)
 800395a:	2200      	movs	r2, #0
 800395c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 800395e:	4827      	ldr	r0, [pc, #156]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003960:	f000 fae0 	bl	8003f24 <HAL_DMA_Init>
 8003964:	4603      	mov	r3, r0
 8003966:	2b00      	cmp	r3, #0
 8003968:	d001      	beq.n	800396e <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800396a:	f7ff fe2d 	bl	80035c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	4a22      	ldr	r2, [pc, #136]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003972:	635a      	str	r2, [r3, #52]	; 0x34
 8003974:	4a21      	ldr	r2, [pc, #132]	; (80039fc <HAL_UART_MspInit+0x15c>)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 800397a:	4b22      	ldr	r3, [pc, #136]	; (8003a04 <HAL_UART_MspInit+0x164>)
 800397c:	4a22      	ldr	r2, [pc, #136]	; (8003a08 <HAL_UART_MspInit+0x168>)
 800397e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8003980:	4b20      	ldr	r3, [pc, #128]	; (8003a04 <HAL_UART_MspInit+0x164>)
 8003982:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003986:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003988:	4b1e      	ldr	r3, [pc, #120]	; (8003a04 <HAL_UART_MspInit+0x164>)
 800398a:	2240      	movs	r2, #64	; 0x40
 800398c:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800398e:	4b1d      	ldr	r3, [pc, #116]	; (8003a04 <HAL_UART_MspInit+0x164>)
 8003990:	2200      	movs	r2, #0
 8003992:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003994:	4b1b      	ldr	r3, [pc, #108]	; (8003a04 <HAL_UART_MspInit+0x164>)
 8003996:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800399a:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800399c:	4b19      	ldr	r3, [pc, #100]	; (8003a04 <HAL_UART_MspInit+0x164>)
 800399e:	2200      	movs	r2, #0
 80039a0:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80039a2:	4b18      	ldr	r3, [pc, #96]	; (8003a04 <HAL_UART_MspInit+0x164>)
 80039a4:	2200      	movs	r2, #0
 80039a6:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80039a8:	4b16      	ldr	r3, [pc, #88]	; (8003a04 <HAL_UART_MspInit+0x164>)
 80039aa:	2200      	movs	r2, #0
 80039ac:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80039ae:	4b15      	ldr	r3, [pc, #84]	; (8003a04 <HAL_UART_MspInit+0x164>)
 80039b0:	2200      	movs	r2, #0
 80039b2:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80039b4:	4b13      	ldr	r3, [pc, #76]	; (8003a04 <HAL_UART_MspInit+0x164>)
 80039b6:	2200      	movs	r2, #0
 80039b8:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80039ba:	4812      	ldr	r0, [pc, #72]	; (8003a04 <HAL_UART_MspInit+0x164>)
 80039bc:	f000 fab2 	bl	8003f24 <HAL_DMA_Init>
 80039c0:	4603      	mov	r3, r0
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d001      	beq.n	80039ca <HAL_UART_MspInit+0x12a>
    {
      Error_Handler();
 80039c6:	f7ff fdff 	bl	80035c8 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	4a0d      	ldr	r2, [pc, #52]	; (8003a04 <HAL_UART_MspInit+0x164>)
 80039ce:	631a      	str	r2, [r3, #48]	; 0x30
 80039d0:	4a0c      	ldr	r2, [pc, #48]	; (8003a04 <HAL_UART_MspInit+0x164>)
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80039d6:	2200      	movs	r2, #0
 80039d8:	2100      	movs	r1, #0
 80039da:	2026      	movs	r0, #38	; 0x26
 80039dc:	f000 fa6b 	bl	8003eb6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80039e0:	2026      	movs	r0, #38	; 0x26
 80039e2:	f000 fa84 	bl	8003eee <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80039e6:	bf00      	nop
 80039e8:	3728      	adds	r7, #40	; 0x28
 80039ea:	46bd      	mov	sp, r7
 80039ec:	bd80      	pop	{r7, pc}
 80039ee:	bf00      	nop
 80039f0:	40004400 	.word	0x40004400
 80039f4:	40023800 	.word	0x40023800
 80039f8:	40020000 	.word	0x40020000
 80039fc:	20000208 	.word	0x20000208
 8003a00:	40026088 	.word	0x40026088
 8003a04:	20000344 	.word	0x20000344
 8003a08:	400260a0 	.word	0x400260a0

08003a0c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003a0c:	b480      	push	{r7}
 8003a0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8003a10:	e7fe      	b.n	8003a10 <NMI_Handler+0x4>

08003a12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003a12:	b480      	push	{r7}
 8003a14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003a16:	e7fe      	b.n	8003a16 <HardFault_Handler+0x4>

08003a18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003a18:	b480      	push	{r7}
 8003a1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003a1c:	e7fe      	b.n	8003a1c <MemManage_Handler+0x4>

08003a1e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003a1e:	b480      	push	{r7}
 8003a20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003a22:	e7fe      	b.n	8003a22 <BusFault_Handler+0x4>

08003a24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003a24:	b480      	push	{r7}
 8003a26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003a28:	e7fe      	b.n	8003a28 <UsageFault_Handler+0x4>

08003a2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003a2a:	b480      	push	{r7}
 8003a2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003a2e:	bf00      	nop
 8003a30:	46bd      	mov	sp, r7
 8003a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a36:	4770      	bx	lr

08003a38 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003a38:	b480      	push	{r7}
 8003a3a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003a3c:	bf00      	nop
 8003a3e:	46bd      	mov	sp, r7
 8003a40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a44:	4770      	bx	lr

08003a46 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003a46:	b480      	push	{r7}
 8003a48:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003a4a:	bf00      	nop
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a52:	4770      	bx	lr

08003a54 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003a54:	b580      	push	{r7, lr}
 8003a56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003a58:	f000 f910 	bl	8003c7c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003a5c:	bf00      	nop
 8003a5e:	bd80      	pop	{r7, pc}

08003a60 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8003a60:	b580      	push	{r7, lr}
 8003a62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8003a64:	4802      	ldr	r0, [pc, #8]	; (8003a70 <DMA1_Stream5_IRQHandler+0x10>)
 8003a66:	f000 fb85 	bl	8004174 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8003a6a:	bf00      	nop
 8003a6c:	bd80      	pop	{r7, pc}
 8003a6e:	bf00      	nop
 8003a70:	20000208 	.word	0x20000208

08003a74 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8003a78:	4802      	ldr	r0, [pc, #8]	; (8003a84 <DMA1_Stream6_IRQHandler+0x10>)
 8003a7a:	f000 fb7b 	bl	8004174 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8003a7e:	bf00      	nop
 8003a80:	bd80      	pop	{r7, pc}
 8003a82:	bf00      	nop
 8003a84:	20000344 	.word	0x20000344

08003a88 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003a8c:	4802      	ldr	r0, [pc, #8]	; (8003a98 <TIM2_IRQHandler+0x10>)
 8003a8e:	f003 fb9e 	bl	80071ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003a92:	bf00      	nop
 8003a94:	bd80      	pop	{r7, pc}
 8003a96:	bf00      	nop
 8003a98:	200003e4 	.word	0x200003e4

08003a9c <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 8003aa0:	4802      	ldr	r0, [pc, #8]	; (8003aac <TIM4_IRQHandler+0x10>)
 8003aa2:	f003 fb94 	bl	80071ce <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8003aa6:	bf00      	nop
 8003aa8:	bd80      	pop	{r7, pc}
 8003aaa:	bf00      	nop
 8003aac:	20000268 	.word	0x20000268

08003ab0 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 8003ab0:	b580      	push	{r7, lr}
 8003ab2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 8003ab4:	4802      	ldr	r0, [pc, #8]	; (8003ac0 <I2C1_EV_IRQHandler+0x10>)
 8003ab6:	f001 f8d9 	bl	8004c6c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 8003aba:	bf00      	nop
 8003abc:	bd80      	pop	{r7, pc}
 8003abe:	bf00      	nop
 8003ac0:	200002ac 	.word	0x200002ac

08003ac4 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 8003ac4:	b580      	push	{r7, lr}
 8003ac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 8003ac8:	4802      	ldr	r0, [pc, #8]	; (8003ad4 <I2C1_ER_IRQHandler+0x10>)
 8003aca:	f001 fa3c 	bl	8004f46 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 8003ace:	bf00      	nop
 8003ad0:	bd80      	pop	{r7, pc}
 8003ad2:	bf00      	nop
 8003ad4:	200002ac 	.word	0x200002ac

08003ad8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8003adc:	4802      	ldr	r0, [pc, #8]	; (8003ae8 <USART2_IRQHandler+0x10>)
 8003ade:	f004 faad 	bl	800803c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8003ae2:	bf00      	nop
 8003ae4:	bd80      	pop	{r7, pc}
 8003ae6:	bf00      	nop
 8003ae8:	20000424 	.word	0x20000424

08003aec <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003aec:	b580      	push	{r7, lr}
 8003aee:	b086      	sub	sp, #24
 8003af0:	af00      	add	r7, sp, #0
 8003af2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8003af4:	4a14      	ldr	r2, [pc, #80]	; (8003b48 <_sbrk+0x5c>)
 8003af6:	4b15      	ldr	r3, [pc, #84]	; (8003b4c <_sbrk+0x60>)
 8003af8:	1ad3      	subs	r3, r2, r3
 8003afa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003afc:	697b      	ldr	r3, [r7, #20]
 8003afe:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003b00:	4b13      	ldr	r3, [pc, #76]	; (8003b50 <_sbrk+0x64>)
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	2b00      	cmp	r3, #0
 8003b06:	d102      	bne.n	8003b0e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003b08:	4b11      	ldr	r3, [pc, #68]	; (8003b50 <_sbrk+0x64>)
 8003b0a:	4a12      	ldr	r2, [pc, #72]	; (8003b54 <_sbrk+0x68>)
 8003b0c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003b0e:	4b10      	ldr	r3, [pc, #64]	; (8003b50 <_sbrk+0x64>)
 8003b10:	681a      	ldr	r2, [r3, #0]
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	4413      	add	r3, r2
 8003b16:	693a      	ldr	r2, [r7, #16]
 8003b18:	429a      	cmp	r2, r3
 8003b1a:	d207      	bcs.n	8003b2c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003b1c:	f005 f93e 	bl	8008d9c <__errno>
 8003b20:	4602      	mov	r2, r0
 8003b22:	230c      	movs	r3, #12
 8003b24:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 8003b26:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8003b2a:	e009      	b.n	8003b40 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003b2c:	4b08      	ldr	r3, [pc, #32]	; (8003b50 <_sbrk+0x64>)
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8003b32:	4b07      	ldr	r3, [pc, #28]	; (8003b50 <_sbrk+0x64>)
 8003b34:	681a      	ldr	r2, [r3, #0]
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	4413      	add	r3, r2
 8003b3a:	4a05      	ldr	r2, [pc, #20]	; (8003b50 <_sbrk+0x64>)
 8003b3c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003b3e:	68fb      	ldr	r3, [r7, #12]
}
 8003b40:	4618      	mov	r0, r3
 8003b42:	3718      	adds	r7, #24
 8003b44:	46bd      	mov	sp, r7
 8003b46:	bd80      	pop	{r7, pc}
 8003b48:	20020000 	.word	0x20020000
 8003b4c:	00000400 	.word	0x00000400
 8003b50:	200001f8 	.word	0x200001f8
 8003b54:	20000470 	.word	0x20000470

08003b58 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003b58:	b480      	push	{r7}
 8003b5a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003b5c:	4b08      	ldr	r3, [pc, #32]	; (8003b80 <SystemInit+0x28>)
 8003b5e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b62:	4a07      	ldr	r2, [pc, #28]	; (8003b80 <SystemInit+0x28>)
 8003b64:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003b68:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003b6c:	4b04      	ldr	r3, [pc, #16]	; (8003b80 <SystemInit+0x28>)
 8003b6e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003b72:	609a      	str	r2, [r3, #8]
#endif
}
 8003b74:	bf00      	nop
 8003b76:	46bd      	mov	sp, r7
 8003b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b7c:	4770      	bx	lr
 8003b7e:	bf00      	nop
 8003b80:	e000ed00 	.word	0xe000ed00

08003b84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8003b84:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003bbc <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003b88:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8003b8a:	e003      	b.n	8003b94 <LoopCopyDataInit>

08003b8c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8003b8c:	4b0c      	ldr	r3, [pc, #48]	; (8003bc0 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8003b8e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003b90:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003b92:	3104      	adds	r1, #4

08003b94 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003b94:	480b      	ldr	r0, [pc, #44]	; (8003bc4 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003b96:	4b0c      	ldr	r3, [pc, #48]	; (8003bc8 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003b98:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8003b9a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8003b9c:	d3f6      	bcc.n	8003b8c <CopyDataInit>
  ldr  r2, =_sbss
 8003b9e:	4a0b      	ldr	r2, [pc, #44]	; (8003bcc <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003ba0:	e002      	b.n	8003ba8 <LoopFillZerobss>

08003ba2 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003ba2:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003ba4:	f842 3b04 	str.w	r3, [r2], #4

08003ba8 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003ba8:	4b09      	ldr	r3, [pc, #36]	; (8003bd0 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8003baa:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8003bac:	d3f9      	bcc.n	8003ba2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8003bae:	f7ff ffd3 	bl	8003b58 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003bb2:	f005 f8f9 	bl	8008da8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003bb6:	f7fd fa59 	bl	800106c <main>
  bx  lr    
 8003bba:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8003bbc:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8003bc0:	0800a050 	.word	0x0800a050
  ldr  r0, =_sdata
 8003bc4:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003bc8:	20000094 	.word	0x20000094
  ldr  r2, =_sbss
 8003bcc:	20000098 	.word	0x20000098
  ldr  r3, = _ebss
 8003bd0:	2000046c 	.word	0x2000046c

08003bd4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003bd4:	e7fe      	b.n	8003bd4 <ADC_IRQHandler>
	...

08003bd8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bdc:	4b0e      	ldr	r3, [pc, #56]	; (8003c18 <HAL_Init+0x40>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a0d      	ldr	r2, [pc, #52]	; (8003c18 <HAL_Init+0x40>)
 8003be2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003be6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003be8:	4b0b      	ldr	r3, [pc, #44]	; (8003c18 <HAL_Init+0x40>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a0a      	ldr	r2, [pc, #40]	; (8003c18 <HAL_Init+0x40>)
 8003bee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003bf2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003bf4:	4b08      	ldr	r3, [pc, #32]	; (8003c18 <HAL_Init+0x40>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a07      	ldr	r2, [pc, #28]	; (8003c18 <HAL_Init+0x40>)
 8003bfa:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003bfe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003c00:	2003      	movs	r0, #3
 8003c02:	f000 f94d 	bl	8003ea0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003c06:	2000      	movs	r0, #0
 8003c08:	f000 f808 	bl	8003c1c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003c0c:	f7ff fce0 	bl	80035d0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003c10:	2300      	movs	r3, #0
}
 8003c12:	4618      	mov	r0, r3
 8003c14:	bd80      	pop	{r7, pc}
 8003c16:	bf00      	nop
 8003c18:	40023c00 	.word	0x40023c00

08003c1c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003c1c:	b580      	push	{r7, lr}
 8003c1e:	b082      	sub	sp, #8
 8003c20:	af00      	add	r7, sp, #0
 8003c22:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003c24:	4b12      	ldr	r3, [pc, #72]	; (8003c70 <HAL_InitTick+0x54>)
 8003c26:	681a      	ldr	r2, [r3, #0]
 8003c28:	4b12      	ldr	r3, [pc, #72]	; (8003c74 <HAL_InitTick+0x58>)
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	4619      	mov	r1, r3
 8003c2e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003c32:	fbb3 f3f1 	udiv	r3, r3, r1
 8003c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3a:	4618      	mov	r0, r3
 8003c3c:	f000 f965 	bl	8003f0a <HAL_SYSTICK_Config>
 8003c40:	4603      	mov	r3, r0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d001      	beq.n	8003c4a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003c46:	2301      	movs	r3, #1
 8003c48:	e00e      	b.n	8003c68 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2b0f      	cmp	r3, #15
 8003c4e:	d80a      	bhi.n	8003c66 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003c50:	2200      	movs	r2, #0
 8003c52:	6879      	ldr	r1, [r7, #4]
 8003c54:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003c58:	f000 f92d 	bl	8003eb6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003c5c:	4a06      	ldr	r2, [pc, #24]	; (8003c78 <HAL_InitTick+0x5c>)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003c62:	2300      	movs	r3, #0
 8003c64:	e000      	b.n	8003c68 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003c66:	2301      	movs	r3, #1
}
 8003c68:	4618      	mov	r0, r3
 8003c6a:	3708      	adds	r7, #8
 8003c6c:	46bd      	mov	sp, r7
 8003c6e:	bd80      	pop	{r7, pc}
 8003c70:	20000020 	.word	0x20000020
 8003c74:	20000028 	.word	0x20000028
 8003c78:	20000024 	.word	0x20000024

08003c7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c7c:	b480      	push	{r7}
 8003c7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c80:	4b06      	ldr	r3, [pc, #24]	; (8003c9c <HAL_IncTick+0x20>)
 8003c82:	781b      	ldrb	r3, [r3, #0]
 8003c84:	461a      	mov	r2, r3
 8003c86:	4b06      	ldr	r3, [pc, #24]	; (8003ca0 <HAL_IncTick+0x24>)
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	4413      	add	r3, r2
 8003c8c:	4a04      	ldr	r2, [pc, #16]	; (8003ca0 <HAL_IncTick+0x24>)
 8003c8e:	6013      	str	r3, [r2, #0]
}
 8003c90:	bf00      	nop
 8003c92:	46bd      	mov	sp, r7
 8003c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c98:	4770      	bx	lr
 8003c9a:	bf00      	nop
 8003c9c:	20000028 	.word	0x20000028
 8003ca0:	20000464 	.word	0x20000464

08003ca4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003ca4:	b480      	push	{r7}
 8003ca6:	af00      	add	r7, sp, #0
  return uwTick;
 8003ca8:	4b03      	ldr	r3, [pc, #12]	; (8003cb8 <HAL_GetTick+0x14>)
 8003caa:	681b      	ldr	r3, [r3, #0]
}
 8003cac:	4618      	mov	r0, r3
 8003cae:	46bd      	mov	sp, r7
 8003cb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cb4:	4770      	bx	lr
 8003cb6:	bf00      	nop
 8003cb8:	20000464 	.word	0x20000464

08003cbc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003cbc:	b580      	push	{r7, lr}
 8003cbe:	b084      	sub	sp, #16
 8003cc0:	af00      	add	r7, sp, #0
 8003cc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003cc4:	f7ff ffee 	bl	8003ca4 <HAL_GetTick>
 8003cc8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003cce:	68fb      	ldr	r3, [r7, #12]
 8003cd0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cd4:	d005      	beq.n	8003ce2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003cd6:	4b09      	ldr	r3, [pc, #36]	; (8003cfc <HAL_Delay+0x40>)
 8003cd8:	781b      	ldrb	r3, [r3, #0]
 8003cda:	461a      	mov	r2, r3
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	4413      	add	r3, r2
 8003ce0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003ce2:	bf00      	nop
 8003ce4:	f7ff ffde 	bl	8003ca4 <HAL_GetTick>
 8003ce8:	4602      	mov	r2, r0
 8003cea:	68bb      	ldr	r3, [r7, #8]
 8003cec:	1ad3      	subs	r3, r2, r3
 8003cee:	68fa      	ldr	r2, [r7, #12]
 8003cf0:	429a      	cmp	r2, r3
 8003cf2:	d8f7      	bhi.n	8003ce4 <HAL_Delay+0x28>
  {
  }
}
 8003cf4:	bf00      	nop
 8003cf6:	3710      	adds	r7, #16
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	bd80      	pop	{r7, pc}
 8003cfc:	20000028 	.word	0x20000028

08003d00 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003d00:	b480      	push	{r7}
 8003d02:	b085      	sub	sp, #20
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003d08:	687b      	ldr	r3, [r7, #4]
 8003d0a:	f003 0307 	and.w	r3, r3, #7
 8003d0e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003d10:	4b0c      	ldr	r3, [pc, #48]	; (8003d44 <__NVIC_SetPriorityGrouping+0x44>)
 8003d12:	68db      	ldr	r3, [r3, #12]
 8003d14:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003d16:	68ba      	ldr	r2, [r7, #8]
 8003d18:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003d1c:	4013      	ands	r3, r2
 8003d1e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003d20:	68fb      	ldr	r3, [r7, #12]
 8003d22:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003d24:	68bb      	ldr	r3, [r7, #8]
 8003d26:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003d28:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003d2c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003d30:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003d32:	4a04      	ldr	r2, [pc, #16]	; (8003d44 <__NVIC_SetPriorityGrouping+0x44>)
 8003d34:	68bb      	ldr	r3, [r7, #8]
 8003d36:	60d3      	str	r3, [r2, #12]
}
 8003d38:	bf00      	nop
 8003d3a:	3714      	adds	r7, #20
 8003d3c:	46bd      	mov	sp, r7
 8003d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d42:	4770      	bx	lr
 8003d44:	e000ed00 	.word	0xe000ed00

08003d48 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003d48:	b480      	push	{r7}
 8003d4a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003d4c:	4b04      	ldr	r3, [pc, #16]	; (8003d60 <__NVIC_GetPriorityGrouping+0x18>)
 8003d4e:	68db      	ldr	r3, [r3, #12]
 8003d50:	0a1b      	lsrs	r3, r3, #8
 8003d52:	f003 0307 	and.w	r3, r3, #7
}
 8003d56:	4618      	mov	r0, r3
 8003d58:	46bd      	mov	sp, r7
 8003d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d5e:	4770      	bx	lr
 8003d60:	e000ed00 	.word	0xe000ed00

08003d64 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	db0b      	blt.n	8003d8e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003d76:	79fb      	ldrb	r3, [r7, #7]
 8003d78:	f003 021f 	and.w	r2, r3, #31
 8003d7c:	4907      	ldr	r1, [pc, #28]	; (8003d9c <__NVIC_EnableIRQ+0x38>)
 8003d7e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003d82:	095b      	lsrs	r3, r3, #5
 8003d84:	2001      	movs	r0, #1
 8003d86:	fa00 f202 	lsl.w	r2, r0, r2
 8003d8a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003d8e:	bf00      	nop
 8003d90:	370c      	adds	r7, #12
 8003d92:	46bd      	mov	sp, r7
 8003d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d98:	4770      	bx	lr
 8003d9a:	bf00      	nop
 8003d9c:	e000e100 	.word	0xe000e100

08003da0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003da0:	b480      	push	{r7}
 8003da2:	b083      	sub	sp, #12
 8003da4:	af00      	add	r7, sp, #0
 8003da6:	4603      	mov	r3, r0
 8003da8:	6039      	str	r1, [r7, #0]
 8003daa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003dac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	db0a      	blt.n	8003dca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003db4:	683b      	ldr	r3, [r7, #0]
 8003db6:	b2da      	uxtb	r2, r3
 8003db8:	490c      	ldr	r1, [pc, #48]	; (8003dec <__NVIC_SetPriority+0x4c>)
 8003dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003dbe:	0112      	lsls	r2, r2, #4
 8003dc0:	b2d2      	uxtb	r2, r2
 8003dc2:	440b      	add	r3, r1
 8003dc4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003dc8:	e00a      	b.n	8003de0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003dca:	683b      	ldr	r3, [r7, #0]
 8003dcc:	b2da      	uxtb	r2, r3
 8003dce:	4908      	ldr	r1, [pc, #32]	; (8003df0 <__NVIC_SetPriority+0x50>)
 8003dd0:	79fb      	ldrb	r3, [r7, #7]
 8003dd2:	f003 030f 	and.w	r3, r3, #15
 8003dd6:	3b04      	subs	r3, #4
 8003dd8:	0112      	lsls	r2, r2, #4
 8003dda:	b2d2      	uxtb	r2, r2
 8003ddc:	440b      	add	r3, r1
 8003dde:	761a      	strb	r2, [r3, #24]
}
 8003de0:	bf00      	nop
 8003de2:	370c      	adds	r7, #12
 8003de4:	46bd      	mov	sp, r7
 8003de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dea:	4770      	bx	lr
 8003dec:	e000e100 	.word	0xe000e100
 8003df0:	e000ed00 	.word	0xe000ed00

08003df4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003df4:	b480      	push	{r7}
 8003df6:	b089      	sub	sp, #36	; 0x24
 8003df8:	af00      	add	r7, sp, #0
 8003dfa:	60f8      	str	r0, [r7, #12]
 8003dfc:	60b9      	str	r1, [r7, #8]
 8003dfe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f003 0307 	and.w	r3, r3, #7
 8003e06:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003e08:	69fb      	ldr	r3, [r7, #28]
 8003e0a:	f1c3 0307 	rsb	r3, r3, #7
 8003e0e:	2b04      	cmp	r3, #4
 8003e10:	bf28      	it	cs
 8003e12:	2304      	movcs	r3, #4
 8003e14:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003e16:	69fb      	ldr	r3, [r7, #28]
 8003e18:	3304      	adds	r3, #4
 8003e1a:	2b06      	cmp	r3, #6
 8003e1c:	d902      	bls.n	8003e24 <NVIC_EncodePriority+0x30>
 8003e1e:	69fb      	ldr	r3, [r7, #28]
 8003e20:	3b03      	subs	r3, #3
 8003e22:	e000      	b.n	8003e26 <NVIC_EncodePriority+0x32>
 8003e24:	2300      	movs	r3, #0
 8003e26:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e28:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8003e2c:	69bb      	ldr	r3, [r7, #24]
 8003e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8003e32:	43da      	mvns	r2, r3
 8003e34:	68bb      	ldr	r3, [r7, #8]
 8003e36:	401a      	ands	r2, r3
 8003e38:	697b      	ldr	r3, [r7, #20]
 8003e3a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003e3c:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8003e40:	697b      	ldr	r3, [r7, #20]
 8003e42:	fa01 f303 	lsl.w	r3, r1, r3
 8003e46:	43d9      	mvns	r1, r3
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003e4c:	4313      	orrs	r3, r2
         );
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3724      	adds	r7, #36	; 0x24
 8003e52:	46bd      	mov	sp, r7
 8003e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e58:	4770      	bx	lr
	...

08003e5c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b082      	sub	sp, #8
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	3b01      	subs	r3, #1
 8003e68:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003e6c:	d301      	bcc.n	8003e72 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003e6e:	2301      	movs	r3, #1
 8003e70:	e00f      	b.n	8003e92 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003e72:	4a0a      	ldr	r2, [pc, #40]	; (8003e9c <SysTick_Config+0x40>)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	3b01      	subs	r3, #1
 8003e78:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003e7a:	210f      	movs	r1, #15
 8003e7c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8003e80:	f7ff ff8e 	bl	8003da0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003e84:	4b05      	ldr	r3, [pc, #20]	; (8003e9c <SysTick_Config+0x40>)
 8003e86:	2200      	movs	r2, #0
 8003e88:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003e8a:	4b04      	ldr	r3, [pc, #16]	; (8003e9c <SysTick_Config+0x40>)
 8003e8c:	2207      	movs	r2, #7
 8003e8e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003e90:	2300      	movs	r3, #0
}
 8003e92:	4618      	mov	r0, r3
 8003e94:	3708      	adds	r7, #8
 8003e96:	46bd      	mov	sp, r7
 8003e98:	bd80      	pop	{r7, pc}
 8003e9a:	bf00      	nop
 8003e9c:	e000e010 	.word	0xe000e010

08003ea0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ea0:	b580      	push	{r7, lr}
 8003ea2:	b082      	sub	sp, #8
 8003ea4:	af00      	add	r7, sp, #0
 8003ea6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003ea8:	6878      	ldr	r0, [r7, #4]
 8003eaa:	f7ff ff29 	bl	8003d00 <__NVIC_SetPriorityGrouping>
}
 8003eae:	bf00      	nop
 8003eb0:	3708      	adds	r7, #8
 8003eb2:	46bd      	mov	sp, r7
 8003eb4:	bd80      	pop	{r7, pc}

08003eb6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8003eb6:	b580      	push	{r7, lr}
 8003eb8:	b086      	sub	sp, #24
 8003eba:	af00      	add	r7, sp, #0
 8003ebc:	4603      	mov	r3, r0
 8003ebe:	60b9      	str	r1, [r7, #8]
 8003ec0:	607a      	str	r2, [r7, #4]
 8003ec2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8003ec4:	2300      	movs	r3, #0
 8003ec6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8003ec8:	f7ff ff3e 	bl	8003d48 <__NVIC_GetPriorityGrouping>
 8003ecc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003ece:	687a      	ldr	r2, [r7, #4]
 8003ed0:	68b9      	ldr	r1, [r7, #8]
 8003ed2:	6978      	ldr	r0, [r7, #20]
 8003ed4:	f7ff ff8e 	bl	8003df4 <NVIC_EncodePriority>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003ede:	4611      	mov	r1, r2
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	f7ff ff5d 	bl	8003da0 <__NVIC_SetPriority>
}
 8003ee6:	bf00      	nop
 8003ee8:	3718      	adds	r7, #24
 8003eea:	46bd      	mov	sp, r7
 8003eec:	bd80      	pop	{r7, pc}

08003eee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003eee:	b580      	push	{r7, lr}
 8003ef0:	b082      	sub	sp, #8
 8003ef2:	af00      	add	r7, sp, #0
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003ef8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003efc:	4618      	mov	r0, r3
 8003efe:	f7ff ff31 	bl	8003d64 <__NVIC_EnableIRQ>
}
 8003f02:	bf00      	nop
 8003f04:	3708      	adds	r7, #8
 8003f06:	46bd      	mov	sp, r7
 8003f08:	bd80      	pop	{r7, pc}

08003f0a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003f0a:	b580      	push	{r7, lr}
 8003f0c:	b082      	sub	sp, #8
 8003f0e:	af00      	add	r7, sp, #0
 8003f10:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003f12:	6878      	ldr	r0, [r7, #4]
 8003f14:	f7ff ffa2 	bl	8003e5c <SysTick_Config>
 8003f18:	4603      	mov	r3, r0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	3708      	adds	r7, #8
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	bd80      	pop	{r7, pc}
	...

08003f24 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b086      	sub	sp, #24
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003f2c:	2300      	movs	r3, #0
 8003f2e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003f30:	f7ff feb8 	bl	8003ca4 <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d101      	bne.n	8003f40 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e099      	b.n	8004074 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2200      	movs	r2, #0
 8003f44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	2202      	movs	r2, #2
 8003f4c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0201 	bic.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f60:	e00f      	b.n	8003f82 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003f62:	f7ff fe9f 	bl	8003ca4 <HAL_GetTick>
 8003f66:	4602      	mov	r2, r0
 8003f68:	693b      	ldr	r3, [r7, #16]
 8003f6a:	1ad3      	subs	r3, r2, r3
 8003f6c:	2b05      	cmp	r3, #5
 8003f6e:	d908      	bls.n	8003f82 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	2220      	movs	r2, #32
 8003f74:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	2203      	movs	r2, #3
 8003f7a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8003f7e:	2303      	movs	r3, #3
 8003f80:	e078      	b.n	8004074 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	681b      	ldr	r3, [r3, #0]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	f003 0301 	and.w	r3, r3, #1
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d1e8      	bne.n	8003f62 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003f98:	697a      	ldr	r2, [r7, #20]
 8003f9a:	4b38      	ldr	r3, [pc, #224]	; (800407c <HAL_DMA_Init+0x158>)
 8003f9c:	4013      	ands	r3, r2
 8003f9e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	685a      	ldr	r2, [r3, #4]
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	689b      	ldr	r3, [r3, #8]
 8003fa8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	691b      	ldr	r3, [r3, #16]
 8003fb4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003fba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	699b      	ldr	r3, [r3, #24]
 8003fc0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003fc6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	6a1b      	ldr	r3, [r3, #32]
 8003fcc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	4313      	orrs	r3, r2
 8003fd2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003fd4:	687b      	ldr	r3, [r7, #4]
 8003fd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003fd8:	2b04      	cmp	r3, #4
 8003fda:	d107      	bne.n	8003fec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003fe4:	4313      	orrs	r3, r2
 8003fe6:	697a      	ldr	r2, [r7, #20]
 8003fe8:	4313      	orrs	r3, r2
 8003fea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	697a      	ldr	r2, [r7, #20]
 8003ff2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	695b      	ldr	r3, [r3, #20]
 8003ffa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003ffc:	697b      	ldr	r3, [r7, #20]
 8003ffe:	f023 0307 	bic.w	r3, r3, #7
 8004002:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004008:	697a      	ldr	r2, [r7, #20]
 800400a:	4313      	orrs	r3, r2
 800400c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004012:	2b04      	cmp	r3, #4
 8004014:	d117      	bne.n	8004046 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800401a:	697a      	ldr	r2, [r7, #20]
 800401c:	4313      	orrs	r3, r2
 800401e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004024:	2b00      	cmp	r3, #0
 8004026:	d00e      	beq.n	8004046 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004028:	6878      	ldr	r0, [r7, #4]
 800402a:	f000 fa9f 	bl	800456c <DMA_CheckFifoParam>
 800402e:	4603      	mov	r3, r0
 8004030:	2b00      	cmp	r3, #0
 8004032:	d008      	beq.n	8004046 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	2240      	movs	r2, #64	; 0x40
 8004038:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800403a:	687b      	ldr	r3, [r7, #4]
 800403c:	2201      	movs	r2, #1
 800403e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8004042:	2301      	movs	r3, #1
 8004044:	e016      	b.n	8004074 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	697a      	ldr	r2, [r7, #20]
 800404c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800404e:	6878      	ldr	r0, [r7, #4]
 8004050:	f000 fa56 	bl	8004500 <DMA_CalcBaseAndBitshift>
 8004054:	4603      	mov	r3, r0
 8004056:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800405c:	223f      	movs	r2, #63	; 0x3f
 800405e:	409a      	lsls	r2, r3
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2200      	movs	r2, #0
 8004068:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	2201      	movs	r2, #1
 800406e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8004072:	2300      	movs	r3, #0
}
 8004074:	4618      	mov	r0, r3
 8004076:	3718      	adds	r7, #24
 8004078:	46bd      	mov	sp, r7
 800407a:	bd80      	pop	{r7, pc}
 800407c:	f010803f 	.word	0xf010803f

08004080 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004080:	b580      	push	{r7, lr}
 8004082:	b086      	sub	sp, #24
 8004084:	af00      	add	r7, sp, #0
 8004086:	60f8      	str	r0, [r7, #12]
 8004088:	60b9      	str	r1, [r7, #8]
 800408a:	607a      	str	r2, [r7, #4]
 800408c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800408e:	2300      	movs	r3, #0
 8004090:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004092:	68fb      	ldr	r3, [r7, #12]
 8004094:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004096:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800409e:	2b01      	cmp	r3, #1
 80040a0:	d101      	bne.n	80040a6 <HAL_DMA_Start_IT+0x26>
 80040a2:	2302      	movs	r3, #2
 80040a4:	e040      	b.n	8004128 <HAL_DMA_Start_IT+0xa8>
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	2201      	movs	r2, #1
 80040aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80040b4:	b2db      	uxtb	r3, r3
 80040b6:	2b01      	cmp	r3, #1
 80040b8:	d12f      	bne.n	800411a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	2202      	movs	r2, #2
 80040be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80040c2:	68fb      	ldr	r3, [r7, #12]
 80040c4:	2200      	movs	r2, #0
 80040c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80040c8:	683b      	ldr	r3, [r7, #0]
 80040ca:	687a      	ldr	r2, [r7, #4]
 80040cc:	68b9      	ldr	r1, [r7, #8]
 80040ce:	68f8      	ldr	r0, [r7, #12]
 80040d0:	f000 f9e8 	bl	80044a4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80040d4:	68fb      	ldr	r3, [r7, #12]
 80040d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80040d8:	223f      	movs	r2, #63	; 0x3f
 80040da:	409a      	lsls	r2, r3
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	681a      	ldr	r2, [r3, #0]
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	681b      	ldr	r3, [r3, #0]
 80040ea:	f042 0216 	orr.w	r2, r2, #22
 80040ee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d007      	beq.n	8004108 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	681b      	ldr	r3, [r3, #0]
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	68fb      	ldr	r3, [r7, #12]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	f042 0208 	orr.w	r2, r2, #8
 8004106:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004108:	68fb      	ldr	r3, [r7, #12]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681a      	ldr	r2, [r3, #0]
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	f042 0201 	orr.w	r2, r2, #1
 8004116:	601a      	str	r2, [r3, #0]
 8004118:	e005      	b.n	8004126 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800411a:	68fb      	ldr	r3, [r7, #12]
 800411c:	2200      	movs	r2, #0
 800411e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8004122:	2302      	movs	r3, #2
 8004124:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8004126:	7dfb      	ldrb	r3, [r7, #23]
}
 8004128:	4618      	mov	r0, r3
 800412a:	3718      	adds	r7, #24
 800412c:	46bd      	mov	sp, r7
 800412e:	bd80      	pop	{r7, pc}

08004130 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004130:	b480      	push	{r7}
 8004132:	b083      	sub	sp, #12
 8004134:	af00      	add	r7, sp, #0
 8004136:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800413e:	b2db      	uxtb	r3, r3
 8004140:	2b02      	cmp	r3, #2
 8004142:	d004      	beq.n	800414e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	2280      	movs	r2, #128	; 0x80
 8004148:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800414a:	2301      	movs	r3, #1
 800414c:	e00c      	b.n	8004168 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	2205      	movs	r2, #5
 8004152:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	681a      	ldr	r2, [r3, #0]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	f022 0201 	bic.w	r2, r2, #1
 8004164:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8004166:	2300      	movs	r3, #0
}
 8004168:	4618      	mov	r0, r3
 800416a:	370c      	adds	r7, #12
 800416c:	46bd      	mov	sp, r7
 800416e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004172:	4770      	bx	lr

08004174 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004174:	b580      	push	{r7, lr}
 8004176:	b086      	sub	sp, #24
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800417c:	2300      	movs	r3, #0
 800417e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004180:	4b92      	ldr	r3, [pc, #584]	; (80043cc <HAL_DMA_IRQHandler+0x258>)
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	4a92      	ldr	r2, [pc, #584]	; (80043d0 <HAL_DMA_IRQHandler+0x25c>)
 8004186:	fba2 2303 	umull	r2, r3, r2, r3
 800418a:	0a9b      	lsrs	r3, r3, #10
 800418c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800418e:	687b      	ldr	r3, [r7, #4]
 8004190:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004192:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8004194:	693b      	ldr	r3, [r7, #16]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800419e:	2208      	movs	r2, #8
 80041a0:	409a      	lsls	r2, r3
 80041a2:	68fb      	ldr	r3, [r7, #12]
 80041a4:	4013      	ands	r3, r2
 80041a6:	2b00      	cmp	r3, #0
 80041a8:	d01a      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	681b      	ldr	r3, [r3, #0]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	f003 0304 	and.w	r3, r3, #4
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d013      	beq.n	80041e0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	681a      	ldr	r2, [r3, #0]
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	f022 0204 	bic.w	r2, r2, #4
 80041c6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041cc:	2208      	movs	r2, #8
 80041ce:	409a      	lsls	r2, r3
 80041d0:	693b      	ldr	r3, [r7, #16]
 80041d2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041d8:	f043 0201 	orr.w	r2, r3, #1
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80041e4:	2201      	movs	r2, #1
 80041e6:	409a      	lsls	r2, r3
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	4013      	ands	r3, r2
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d012      	beq.n	8004216 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	695b      	ldr	r3, [r3, #20]
 80041f6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80041fa:	2b00      	cmp	r3, #0
 80041fc:	d00b      	beq.n	8004216 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004202:	2201      	movs	r2, #1
 8004204:	409a      	lsls	r2, r3
 8004206:	693b      	ldr	r3, [r7, #16]
 8004208:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800420e:	f043 0202 	orr.w	r2, r3, #2
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8004216:	687b      	ldr	r3, [r7, #4]
 8004218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800421a:	2204      	movs	r2, #4
 800421c:	409a      	lsls	r2, r3
 800421e:	68fb      	ldr	r3, [r7, #12]
 8004220:	4013      	ands	r3, r2
 8004222:	2b00      	cmp	r3, #0
 8004224:	d012      	beq.n	800424c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	f003 0302 	and.w	r3, r3, #2
 8004230:	2b00      	cmp	r3, #0
 8004232:	d00b      	beq.n	800424c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004238:	2204      	movs	r2, #4
 800423a:	409a      	lsls	r2, r3
 800423c:	693b      	ldr	r3, [r7, #16]
 800423e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004244:	f043 0204 	orr.w	r2, r3, #4
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004250:	2210      	movs	r2, #16
 8004252:	409a      	lsls	r2, r3
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	4013      	ands	r3, r2
 8004258:	2b00      	cmp	r3, #0
 800425a:	d043      	beq.n	80042e4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	f003 0308 	and.w	r3, r3, #8
 8004266:	2b00      	cmp	r3, #0
 8004268:	d03c      	beq.n	80042e4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800426a:	687b      	ldr	r3, [r7, #4]
 800426c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800426e:	2210      	movs	r2, #16
 8004270:	409a      	lsls	r2, r3
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	681b      	ldr	r3, [r3, #0]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004280:	2b00      	cmp	r3, #0
 8004282:	d018      	beq.n	80042b6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800428e:	2b00      	cmp	r3, #0
 8004290:	d108      	bne.n	80042a4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004296:	2b00      	cmp	r3, #0
 8004298:	d024      	beq.n	80042e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800429e:	6878      	ldr	r0, [r7, #4]
 80042a0:	4798      	blx	r3
 80042a2:	e01f      	b.n	80042e4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042a8:	2b00      	cmp	r3, #0
 80042aa:	d01b      	beq.n	80042e4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042b0:	6878      	ldr	r0, [r7, #4]
 80042b2:	4798      	blx	r3
 80042b4:	e016      	b.n	80042e4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	681b      	ldr	r3, [r3, #0]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80042c0:	2b00      	cmp	r3, #0
 80042c2:	d107      	bne.n	80042d4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	681a      	ldr	r2, [r3, #0]
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	f022 0208 	bic.w	r2, r2, #8
 80042d2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d003      	beq.n	80042e4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80042e0:	6878      	ldr	r0, [r7, #4]
 80042e2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042e8:	2220      	movs	r2, #32
 80042ea:	409a      	lsls	r2, r3
 80042ec:	68fb      	ldr	r3, [r7, #12]
 80042ee:	4013      	ands	r3, r2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 808e 	beq.w	8004412 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0310 	and.w	r3, r3, #16
 8004300:	2b00      	cmp	r3, #0
 8004302:	f000 8086 	beq.w	8004412 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800430a:	2220      	movs	r2, #32
 800430c:	409a      	lsls	r2, r3
 800430e:	693b      	ldr	r3, [r7, #16]
 8004310:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004318:	b2db      	uxtb	r3, r3
 800431a:	2b05      	cmp	r3, #5
 800431c:	d136      	bne.n	800438c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 0216 	bic.w	r2, r2, #22
 800432c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800432e:	687b      	ldr	r3, [r7, #4]
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	695a      	ldr	r2, [r3, #20]
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800433c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004342:	2b00      	cmp	r3, #0
 8004344:	d103      	bne.n	800434e <HAL_DMA_IRQHandler+0x1da>
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800434a:	2b00      	cmp	r3, #0
 800434c:	d007      	beq.n	800435e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	681a      	ldr	r2, [r3, #0]
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	f022 0208 	bic.w	r2, r2, #8
 800435c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004362:	223f      	movs	r2, #63	; 0x3f
 8004364:	409a      	lsls	r2, r3
 8004366:	693b      	ldr	r3, [r7, #16]
 8004368:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	2200      	movs	r2, #0
 800436e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	2201      	movs	r2, #1
 8004376:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 800437a:	687b      	ldr	r3, [r7, #4]
 800437c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800437e:	2b00      	cmp	r3, #0
 8004380:	d07d      	beq.n	800447e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	4798      	blx	r3
        }
        return;
 800438a:	e078      	b.n	800447e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004396:	2b00      	cmp	r3, #0
 8004398:	d01c      	beq.n	80043d4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d108      	bne.n	80043ba <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d030      	beq.n	8004412 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80043b4:	6878      	ldr	r0, [r7, #4]
 80043b6:	4798      	blx	r3
 80043b8:	e02b      	b.n	8004412 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d027      	beq.n	8004412 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043c6:	6878      	ldr	r0, [r7, #4]
 80043c8:	4798      	blx	r3
 80043ca:	e022      	b.n	8004412 <HAL_DMA_IRQHandler+0x29e>
 80043cc:	20000020 	.word	0x20000020
 80043d0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d10f      	bne.n	8004402 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	681a      	ldr	r2, [r3, #0]
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	681b      	ldr	r3, [r3, #0]
 80043ec:	f022 0210 	bic.w	r2, r2, #16
 80043f0:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	2200      	movs	r2, #0
 80043f6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	2201      	movs	r2, #1
 80043fe:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004406:	2b00      	cmp	r3, #0
 8004408:	d003      	beq.n	8004412 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800440e:	6878      	ldr	r0, [r7, #4]
 8004410:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004416:	2b00      	cmp	r3, #0
 8004418:	d032      	beq.n	8004480 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800441e:	f003 0301 	and.w	r3, r3, #1
 8004422:	2b00      	cmp	r3, #0
 8004424:	d022      	beq.n	800446c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	2205      	movs	r2, #5
 800442a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	681a      	ldr	r2, [r3, #0]
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	f022 0201 	bic.w	r2, r2, #1
 800443c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800443e:	68bb      	ldr	r3, [r7, #8]
 8004440:	3301      	adds	r3, #1
 8004442:	60bb      	str	r3, [r7, #8]
 8004444:	697a      	ldr	r2, [r7, #20]
 8004446:	429a      	cmp	r2, r3
 8004448:	d307      	bcc.n	800445a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 0301 	and.w	r3, r3, #1
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1f2      	bne.n	800443e <HAL_DMA_IRQHandler+0x2ca>
 8004458:	e000      	b.n	800445c <HAL_DMA_IRQHandler+0x2e8>
          break;
 800445a:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	2200      	movs	r2, #0
 8004460:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2201      	movs	r2, #1
 8004468:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004470:	2b00      	cmp	r3, #0
 8004472:	d005      	beq.n	8004480 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004478:	6878      	ldr	r0, [r7, #4]
 800447a:	4798      	blx	r3
 800447c:	e000      	b.n	8004480 <HAL_DMA_IRQHandler+0x30c>
        return;
 800447e:	bf00      	nop
    }
  }
}
 8004480:	3718      	adds	r7, #24
 8004482:	46bd      	mov	sp, r7
 8004484:	bd80      	pop	{r7, pc}
 8004486:	bf00      	nop

08004488 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004488:	b480      	push	{r7}
 800448a:	b083      	sub	sp, #12
 800448c:	af00      	add	r7, sp, #0
 800448e:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004496:	b2db      	uxtb	r3, r3
}
 8004498:	4618      	mov	r0, r3
 800449a:	370c      	adds	r7, #12
 800449c:	46bd      	mov	sp, r7
 800449e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a2:	4770      	bx	lr

080044a4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	60f8      	str	r0, [r7, #12]
 80044ac:	60b9      	str	r1, [r7, #8]
 80044ae:	607a      	str	r2, [r7, #4]
 80044b0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	681b      	ldr	r3, [r3, #0]
 80044b6:	681a      	ldr	r2, [r3, #0]
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80044c0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	683a      	ldr	r2, [r7, #0]
 80044c8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	689b      	ldr	r3, [r3, #8]
 80044ce:	2b40      	cmp	r3, #64	; 0x40
 80044d0:	d108      	bne.n	80044e4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80044da:	68fb      	ldr	r3, [r7, #12]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	68ba      	ldr	r2, [r7, #8]
 80044e0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80044e2:	e007      	b.n	80044f4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	681b      	ldr	r3, [r3, #0]
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	687a      	ldr	r2, [r7, #4]
 80044f2:	60da      	str	r2, [r3, #12]
}
 80044f4:	bf00      	nop
 80044f6:	3714      	adds	r7, #20
 80044f8:	46bd      	mov	sp, r7
 80044fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044fe:	4770      	bx	lr

08004500 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004500:	b480      	push	{r7}
 8004502:	b085      	sub	sp, #20
 8004504:	af00      	add	r7, sp, #0
 8004506:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	681b      	ldr	r3, [r3, #0]
 800450c:	b2db      	uxtb	r3, r3
 800450e:	3b10      	subs	r3, #16
 8004510:	4a14      	ldr	r2, [pc, #80]	; (8004564 <DMA_CalcBaseAndBitshift+0x64>)
 8004512:	fba2 2303 	umull	r2, r3, r2, r3
 8004516:	091b      	lsrs	r3, r3, #4
 8004518:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800451a:	4a13      	ldr	r2, [pc, #76]	; (8004568 <DMA_CalcBaseAndBitshift+0x68>)
 800451c:	68fb      	ldr	r3, [r7, #12]
 800451e:	4413      	add	r3, r2
 8004520:	781b      	ldrb	r3, [r3, #0]
 8004522:	461a      	mov	r2, r3
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	2b03      	cmp	r3, #3
 800452c:	d909      	bls.n	8004542 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800452e:	687b      	ldr	r3, [r7, #4]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004536:	f023 0303 	bic.w	r3, r3, #3
 800453a:	1d1a      	adds	r2, r3, #4
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	659a      	str	r2, [r3, #88]	; 0x58
 8004540:	e007      	b.n	8004552 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800454a:	f023 0303 	bic.w	r3, r3, #3
 800454e:	687a      	ldr	r2, [r7, #4]
 8004550:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004556:	4618      	mov	r0, r3
 8004558:	3714      	adds	r7, #20
 800455a:	46bd      	mov	sp, r7
 800455c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004560:	4770      	bx	lr
 8004562:	bf00      	nop
 8004564:	aaaaaaab 	.word	0xaaaaaaab
 8004568:	08009ff0 	.word	0x08009ff0

0800456c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800456c:	b480      	push	{r7}
 800456e:	b085      	sub	sp, #20
 8004570:	af00      	add	r7, sp, #0
 8004572:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004574:	2300      	movs	r3, #0
 8004576:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800457c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	2b00      	cmp	r3, #0
 8004584:	d11f      	bne.n	80045c6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004586:	68bb      	ldr	r3, [r7, #8]
 8004588:	2b03      	cmp	r3, #3
 800458a:	d855      	bhi.n	8004638 <DMA_CheckFifoParam+0xcc>
 800458c:	a201      	add	r2, pc, #4	; (adr r2, 8004594 <DMA_CheckFifoParam+0x28>)
 800458e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004592:	bf00      	nop
 8004594:	080045a5 	.word	0x080045a5
 8004598:	080045b7 	.word	0x080045b7
 800459c:	080045a5 	.word	0x080045a5
 80045a0:	08004639 	.word	0x08004639
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	d045      	beq.n	800463c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80045b0:	2301      	movs	r3, #1
 80045b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045b4:	e042      	b.n	800463c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045ba:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80045be:	d13f      	bne.n	8004640 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80045c0:	2301      	movs	r3, #1
 80045c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80045c4:	e03c      	b.n	8004640 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	699b      	ldr	r3, [r3, #24]
 80045ca:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80045ce:	d121      	bne.n	8004614 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80045d0:	68bb      	ldr	r3, [r7, #8]
 80045d2:	2b03      	cmp	r3, #3
 80045d4:	d836      	bhi.n	8004644 <DMA_CheckFifoParam+0xd8>
 80045d6:	a201      	add	r2, pc, #4	; (adr r2, 80045dc <DMA_CheckFifoParam+0x70>)
 80045d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80045dc:	080045ed 	.word	0x080045ed
 80045e0:	080045f3 	.word	0x080045f3
 80045e4:	080045ed 	.word	0x080045ed
 80045e8:	08004605 	.word	0x08004605
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80045ec:	2301      	movs	r3, #1
 80045ee:	73fb      	strb	r3, [r7, #15]
      break;
 80045f0:	e02f      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80045f6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d024      	beq.n	8004648 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80045fe:	2301      	movs	r3, #1
 8004600:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004602:	e021      	b.n	8004648 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004608:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800460c:	d11e      	bne.n	800464c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 800460e:	2301      	movs	r3, #1
 8004610:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004612:	e01b      	b.n	800464c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004614:	68bb      	ldr	r3, [r7, #8]
 8004616:	2b02      	cmp	r3, #2
 8004618:	d902      	bls.n	8004620 <DMA_CheckFifoParam+0xb4>
 800461a:	2b03      	cmp	r3, #3
 800461c:	d003      	beq.n	8004626 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800461e:	e018      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8004620:	2301      	movs	r3, #1
 8004622:	73fb      	strb	r3, [r7, #15]
      break;
 8004624:	e015      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800462a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800462e:	2b00      	cmp	r3, #0
 8004630:	d00e      	beq.n	8004650 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8004632:	2301      	movs	r3, #1
 8004634:	73fb      	strb	r3, [r7, #15]
      break;
 8004636:	e00b      	b.n	8004650 <DMA_CheckFifoParam+0xe4>
      break;
 8004638:	bf00      	nop
 800463a:	e00a      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
      break;
 800463c:	bf00      	nop
 800463e:	e008      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
      break;
 8004640:	bf00      	nop
 8004642:	e006      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
      break;
 8004644:	bf00      	nop
 8004646:	e004      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
      break;
 8004648:	bf00      	nop
 800464a:	e002      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
      break;   
 800464c:	bf00      	nop
 800464e:	e000      	b.n	8004652 <DMA_CheckFifoParam+0xe6>
      break;
 8004650:	bf00      	nop
    }
  } 
  
  return status; 
 8004652:	7bfb      	ldrb	r3, [r7, #15]
}
 8004654:	4618      	mov	r0, r3
 8004656:	3714      	adds	r7, #20
 8004658:	46bd      	mov	sp, r7
 800465a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800465e:	4770      	bx	lr

08004660 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004660:	b480      	push	{r7}
 8004662:	b089      	sub	sp, #36	; 0x24
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
 8004668:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800466a:	2300      	movs	r3, #0
 800466c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800466e:	2300      	movs	r3, #0
 8004670:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004672:	2300      	movs	r3, #0
 8004674:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004676:	2300      	movs	r3, #0
 8004678:	61fb      	str	r3, [r7, #28]
 800467a:	e159      	b.n	8004930 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800467c:	2201      	movs	r2, #1
 800467e:	69fb      	ldr	r3, [r7, #28]
 8004680:	fa02 f303 	lsl.w	r3, r2, r3
 8004684:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004686:	683b      	ldr	r3, [r7, #0]
 8004688:	681b      	ldr	r3, [r3, #0]
 800468a:	697a      	ldr	r2, [r7, #20]
 800468c:	4013      	ands	r3, r2
 800468e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004690:	693a      	ldr	r2, [r7, #16]
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	429a      	cmp	r2, r3
 8004696:	f040 8148 	bne.w	800492a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800469a:	683b      	ldr	r3, [r7, #0]
 800469c:	685b      	ldr	r3, [r3, #4]
 800469e:	2b01      	cmp	r3, #1
 80046a0:	d00b      	beq.n	80046ba <HAL_GPIO_Init+0x5a>
 80046a2:	683b      	ldr	r3, [r7, #0]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	2b02      	cmp	r3, #2
 80046a8:	d007      	beq.n	80046ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80046ae:	2b11      	cmp	r3, #17
 80046b0:	d003      	beq.n	80046ba <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80046b2:	683b      	ldr	r3, [r7, #0]
 80046b4:	685b      	ldr	r3, [r3, #4]
 80046b6:	2b12      	cmp	r3, #18
 80046b8:	d130      	bne.n	800471c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	689b      	ldr	r3, [r3, #8]
 80046be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80046c0:	69fb      	ldr	r3, [r7, #28]
 80046c2:	005b      	lsls	r3, r3, #1
 80046c4:	2203      	movs	r2, #3
 80046c6:	fa02 f303 	lsl.w	r3, r2, r3
 80046ca:	43db      	mvns	r3, r3
 80046cc:	69ba      	ldr	r2, [r7, #24]
 80046ce:	4013      	ands	r3, r2
 80046d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80046d2:	683b      	ldr	r3, [r7, #0]
 80046d4:	68da      	ldr	r2, [r3, #12]
 80046d6:	69fb      	ldr	r3, [r7, #28]
 80046d8:	005b      	lsls	r3, r3, #1
 80046da:	fa02 f303 	lsl.w	r3, r2, r3
 80046de:	69ba      	ldr	r2, [r7, #24]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	69ba      	ldr	r2, [r7, #24]
 80046e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80046f0:	2201      	movs	r2, #1
 80046f2:	69fb      	ldr	r3, [r7, #28]
 80046f4:	fa02 f303 	lsl.w	r3, r2, r3
 80046f8:	43db      	mvns	r3, r3
 80046fa:	69ba      	ldr	r2, [r7, #24]
 80046fc:	4013      	ands	r3, r2
 80046fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	685b      	ldr	r3, [r3, #4]
 8004704:	091b      	lsrs	r3, r3, #4
 8004706:	f003 0201 	and.w	r2, r3, #1
 800470a:	69fb      	ldr	r3, [r7, #28]
 800470c:	fa02 f303 	lsl.w	r3, r2, r3
 8004710:	69ba      	ldr	r2, [r7, #24]
 8004712:	4313      	orrs	r3, r2
 8004714:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	69ba      	ldr	r2, [r7, #24]
 800471a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	68db      	ldr	r3, [r3, #12]
 8004720:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004722:	69fb      	ldr	r3, [r7, #28]
 8004724:	005b      	lsls	r3, r3, #1
 8004726:	2203      	movs	r2, #3
 8004728:	fa02 f303 	lsl.w	r3, r2, r3
 800472c:	43db      	mvns	r3, r3
 800472e:	69ba      	ldr	r2, [r7, #24]
 8004730:	4013      	ands	r3, r2
 8004732:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004734:	683b      	ldr	r3, [r7, #0]
 8004736:	689a      	ldr	r2, [r3, #8]
 8004738:	69fb      	ldr	r3, [r7, #28]
 800473a:	005b      	lsls	r3, r3, #1
 800473c:	fa02 f303 	lsl.w	r3, r2, r3
 8004740:	69ba      	ldr	r2, [r7, #24]
 8004742:	4313      	orrs	r3, r2
 8004744:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	69ba      	ldr	r2, [r7, #24]
 800474a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	685b      	ldr	r3, [r3, #4]
 8004750:	2b02      	cmp	r3, #2
 8004752:	d003      	beq.n	800475c <HAL_GPIO_Init+0xfc>
 8004754:	683b      	ldr	r3, [r7, #0]
 8004756:	685b      	ldr	r3, [r3, #4]
 8004758:	2b12      	cmp	r3, #18
 800475a:	d123      	bne.n	80047a4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	08da      	lsrs	r2, r3, #3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	3208      	adds	r2, #8
 8004764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004768:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800476a:	69fb      	ldr	r3, [r7, #28]
 800476c:	f003 0307 	and.w	r3, r3, #7
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	220f      	movs	r2, #15
 8004774:	fa02 f303 	lsl.w	r3, r2, r3
 8004778:	43db      	mvns	r3, r3
 800477a:	69ba      	ldr	r2, [r7, #24]
 800477c:	4013      	ands	r3, r2
 800477e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	691a      	ldr	r2, [r3, #16]
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	f003 0307 	and.w	r3, r3, #7
 800478a:	009b      	lsls	r3, r3, #2
 800478c:	fa02 f303 	lsl.w	r3, r2, r3
 8004790:	69ba      	ldr	r2, [r7, #24]
 8004792:	4313      	orrs	r3, r2
 8004794:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004796:	69fb      	ldr	r3, [r7, #28]
 8004798:	08da      	lsrs	r2, r3, #3
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	3208      	adds	r2, #8
 800479e:	69b9      	ldr	r1, [r7, #24]
 80047a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80047aa:	69fb      	ldr	r3, [r7, #28]
 80047ac:	005b      	lsls	r3, r3, #1
 80047ae:	2203      	movs	r2, #3
 80047b0:	fa02 f303 	lsl.w	r3, r2, r3
 80047b4:	43db      	mvns	r3, r3
 80047b6:	69ba      	ldr	r2, [r7, #24]
 80047b8:	4013      	ands	r3, r2
 80047ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80047bc:	683b      	ldr	r3, [r7, #0]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	f003 0203 	and.w	r2, r3, #3
 80047c4:	69fb      	ldr	r3, [r7, #28]
 80047c6:	005b      	lsls	r3, r3, #1
 80047c8:	fa02 f303 	lsl.w	r3, r2, r3
 80047cc:	69ba      	ldr	r2, [r7, #24]
 80047ce:	4313      	orrs	r3, r2
 80047d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	69ba      	ldr	r2, [r7, #24]
 80047d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	685b      	ldr	r3, [r3, #4]
 80047dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	f000 80a2 	beq.w	800492a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80047e6:	2300      	movs	r3, #0
 80047e8:	60fb      	str	r3, [r7, #12]
 80047ea:	4b56      	ldr	r3, [pc, #344]	; (8004944 <HAL_GPIO_Init+0x2e4>)
 80047ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ee:	4a55      	ldr	r2, [pc, #340]	; (8004944 <HAL_GPIO_Init+0x2e4>)
 80047f0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047f4:	6453      	str	r3, [r2, #68]	; 0x44
 80047f6:	4b53      	ldr	r3, [pc, #332]	; (8004944 <HAL_GPIO_Init+0x2e4>)
 80047f8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047fa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80047fe:	60fb      	str	r3, [r7, #12]
 8004800:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004802:	4a51      	ldr	r2, [pc, #324]	; (8004948 <HAL_GPIO_Init+0x2e8>)
 8004804:	69fb      	ldr	r3, [r7, #28]
 8004806:	089b      	lsrs	r3, r3, #2
 8004808:	3302      	adds	r3, #2
 800480a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800480e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004810:	69fb      	ldr	r3, [r7, #28]
 8004812:	f003 0303 	and.w	r3, r3, #3
 8004816:	009b      	lsls	r3, r3, #2
 8004818:	220f      	movs	r2, #15
 800481a:	fa02 f303 	lsl.w	r3, r2, r3
 800481e:	43db      	mvns	r3, r3
 8004820:	69ba      	ldr	r2, [r7, #24]
 8004822:	4013      	ands	r3, r2
 8004824:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	4a48      	ldr	r2, [pc, #288]	; (800494c <HAL_GPIO_Init+0x2ec>)
 800482a:	4293      	cmp	r3, r2
 800482c:	d019      	beq.n	8004862 <HAL_GPIO_Init+0x202>
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	4a47      	ldr	r2, [pc, #284]	; (8004950 <HAL_GPIO_Init+0x2f0>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d013      	beq.n	800485e <HAL_GPIO_Init+0x1fe>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	4a46      	ldr	r2, [pc, #280]	; (8004954 <HAL_GPIO_Init+0x2f4>)
 800483a:	4293      	cmp	r3, r2
 800483c:	d00d      	beq.n	800485a <HAL_GPIO_Init+0x1fa>
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	4a45      	ldr	r2, [pc, #276]	; (8004958 <HAL_GPIO_Init+0x2f8>)
 8004842:	4293      	cmp	r3, r2
 8004844:	d007      	beq.n	8004856 <HAL_GPIO_Init+0x1f6>
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	4a44      	ldr	r2, [pc, #272]	; (800495c <HAL_GPIO_Init+0x2fc>)
 800484a:	4293      	cmp	r3, r2
 800484c:	d101      	bne.n	8004852 <HAL_GPIO_Init+0x1f2>
 800484e:	2304      	movs	r3, #4
 8004850:	e008      	b.n	8004864 <HAL_GPIO_Init+0x204>
 8004852:	2307      	movs	r3, #7
 8004854:	e006      	b.n	8004864 <HAL_GPIO_Init+0x204>
 8004856:	2303      	movs	r3, #3
 8004858:	e004      	b.n	8004864 <HAL_GPIO_Init+0x204>
 800485a:	2302      	movs	r3, #2
 800485c:	e002      	b.n	8004864 <HAL_GPIO_Init+0x204>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_GPIO_Init+0x204>
 8004862:	2300      	movs	r3, #0
 8004864:	69fa      	ldr	r2, [r7, #28]
 8004866:	f002 0203 	and.w	r2, r2, #3
 800486a:	0092      	lsls	r2, r2, #2
 800486c:	4093      	lsls	r3, r2
 800486e:	69ba      	ldr	r2, [r7, #24]
 8004870:	4313      	orrs	r3, r2
 8004872:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004874:	4934      	ldr	r1, [pc, #208]	; (8004948 <HAL_GPIO_Init+0x2e8>)
 8004876:	69fb      	ldr	r3, [r7, #28]
 8004878:	089b      	lsrs	r3, r3, #2
 800487a:	3302      	adds	r3, #2
 800487c:	69ba      	ldr	r2, [r7, #24]
 800487e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004882:	4b37      	ldr	r3, [pc, #220]	; (8004960 <HAL_GPIO_Init+0x300>)
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004888:	693b      	ldr	r3, [r7, #16]
 800488a:	43db      	mvns	r3, r3
 800488c:	69ba      	ldr	r2, [r7, #24]
 800488e:	4013      	ands	r3, r2
 8004890:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004892:	683b      	ldr	r3, [r7, #0]
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800489a:	2b00      	cmp	r3, #0
 800489c:	d003      	beq.n	80048a6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800489e:	69ba      	ldr	r2, [r7, #24]
 80048a0:	693b      	ldr	r3, [r7, #16]
 80048a2:	4313      	orrs	r3, r2
 80048a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80048a6:	4a2e      	ldr	r2, [pc, #184]	; (8004960 <HAL_GPIO_Init+0x300>)
 80048a8:	69bb      	ldr	r3, [r7, #24]
 80048aa:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80048ac:	4b2c      	ldr	r3, [pc, #176]	; (8004960 <HAL_GPIO_Init+0x300>)
 80048ae:	685b      	ldr	r3, [r3, #4]
 80048b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048b2:	693b      	ldr	r3, [r7, #16]
 80048b4:	43db      	mvns	r3, r3
 80048b6:	69ba      	ldr	r2, [r7, #24]
 80048b8:	4013      	ands	r3, r2
 80048ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80048bc:	683b      	ldr	r3, [r7, #0]
 80048be:	685b      	ldr	r3, [r3, #4]
 80048c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d003      	beq.n	80048d0 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80048c8:	69ba      	ldr	r2, [r7, #24]
 80048ca:	693b      	ldr	r3, [r7, #16]
 80048cc:	4313      	orrs	r3, r2
 80048ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80048d0:	4a23      	ldr	r2, [pc, #140]	; (8004960 <HAL_GPIO_Init+0x300>)
 80048d2:	69bb      	ldr	r3, [r7, #24]
 80048d4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80048d6:	4b22      	ldr	r3, [pc, #136]	; (8004960 <HAL_GPIO_Init+0x300>)
 80048d8:	689b      	ldr	r3, [r3, #8]
 80048da:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80048dc:	693b      	ldr	r3, [r7, #16]
 80048de:	43db      	mvns	r3, r3
 80048e0:	69ba      	ldr	r2, [r7, #24]
 80048e2:	4013      	ands	r3, r2
 80048e4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80048e6:	683b      	ldr	r3, [r7, #0]
 80048e8:	685b      	ldr	r3, [r3, #4]
 80048ea:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d003      	beq.n	80048fa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80048f2:	69ba      	ldr	r2, [r7, #24]
 80048f4:	693b      	ldr	r3, [r7, #16]
 80048f6:	4313      	orrs	r3, r2
 80048f8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80048fa:	4a19      	ldr	r2, [pc, #100]	; (8004960 <HAL_GPIO_Init+0x300>)
 80048fc:	69bb      	ldr	r3, [r7, #24]
 80048fe:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004900:	4b17      	ldr	r3, [pc, #92]	; (8004960 <HAL_GPIO_Init+0x300>)
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004906:	693b      	ldr	r3, [r7, #16]
 8004908:	43db      	mvns	r3, r3
 800490a:	69ba      	ldr	r2, [r7, #24]
 800490c:	4013      	ands	r3, r2
 800490e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004910:	683b      	ldr	r3, [r7, #0]
 8004912:	685b      	ldr	r3, [r3, #4]
 8004914:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004918:	2b00      	cmp	r3, #0
 800491a:	d003      	beq.n	8004924 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800491c:	69ba      	ldr	r2, [r7, #24]
 800491e:	693b      	ldr	r3, [r7, #16]
 8004920:	4313      	orrs	r3, r2
 8004922:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004924:	4a0e      	ldr	r2, [pc, #56]	; (8004960 <HAL_GPIO_Init+0x300>)
 8004926:	69bb      	ldr	r3, [r7, #24]
 8004928:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	3301      	adds	r3, #1
 800492e:	61fb      	str	r3, [r7, #28]
 8004930:	69fb      	ldr	r3, [r7, #28]
 8004932:	2b0f      	cmp	r3, #15
 8004934:	f67f aea2 	bls.w	800467c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004938:	bf00      	nop
 800493a:	3724      	adds	r7, #36	; 0x24
 800493c:	46bd      	mov	sp, r7
 800493e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004942:	4770      	bx	lr
 8004944:	40023800 	.word	0x40023800
 8004948:	40013800 	.word	0x40013800
 800494c:	40020000 	.word	0x40020000
 8004950:	40020400 	.word	0x40020400
 8004954:	40020800 	.word	0x40020800
 8004958:	40020c00 	.word	0x40020c00
 800495c:	40021000 	.word	0x40021000
 8004960:	40013c00 	.word	0x40013c00

08004964 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004964:	b480      	push	{r7}
 8004966:	b085      	sub	sp, #20
 8004968:	af00      	add	r7, sp, #0
 800496a:	6078      	str	r0, [r7, #4]
 800496c:	460b      	mov	r3, r1
 800496e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	691a      	ldr	r2, [r3, #16]
 8004974:	887b      	ldrh	r3, [r7, #2]
 8004976:	4013      	ands	r3, r2
 8004978:	2b00      	cmp	r3, #0
 800497a:	d002      	beq.n	8004982 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800497c:	2301      	movs	r3, #1
 800497e:	73fb      	strb	r3, [r7, #15]
 8004980:	e001      	b.n	8004986 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004982:	2300      	movs	r3, #0
 8004984:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004986:	7bfb      	ldrb	r3, [r7, #15]
}
 8004988:	4618      	mov	r0, r3
 800498a:	3714      	adds	r7, #20
 800498c:	46bd      	mov	sp, r7
 800498e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004992:	4770      	bx	lr

08004994 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004994:	b480      	push	{r7}
 8004996:	b083      	sub	sp, #12
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
 800499c:	460b      	mov	r3, r1
 800499e:	807b      	strh	r3, [r7, #2]
 80049a0:	4613      	mov	r3, r2
 80049a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049a4:	787b      	ldrb	r3, [r7, #1]
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d003      	beq.n	80049b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80049aa:	887a      	ldrh	r2, [r7, #2]
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80049b0:	e003      	b.n	80049ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80049b2:	887b      	ldrh	r3, [r7, #2]
 80049b4:	041a      	lsls	r2, r3, #16
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	619a      	str	r2, [r3, #24]
}
 80049ba:	bf00      	nop
 80049bc:	370c      	adds	r7, #12
 80049be:	46bd      	mov	sp, r7
 80049c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049c4:	4770      	bx	lr

080049c6 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049c6:	b480      	push	{r7}
 80049c8:	b083      	sub	sp, #12
 80049ca:	af00      	add	r7, sp, #0
 80049cc:	6078      	str	r0, [r7, #4]
 80049ce:	460b      	mov	r3, r1
 80049d0:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	695a      	ldr	r2, [r3, #20]
 80049d6:	887b      	ldrh	r3, [r7, #2]
 80049d8:	401a      	ands	r2, r3
 80049da:	887b      	ldrh	r3, [r7, #2]
 80049dc:	429a      	cmp	r2, r3
 80049de:	d104      	bne.n	80049ea <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 80049e0:	887b      	ldrh	r3, [r7, #2]
 80049e2:	041a      	lsls	r2, r3, #16
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 80049e8:	e002      	b.n	80049f0 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 80049ea:	887a      	ldrh	r2, [r7, #2]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	619a      	str	r2, [r3, #24]
}
 80049f0:	bf00      	nop
 80049f2:	370c      	adds	r7, #12
 80049f4:	46bd      	mov	sp, r7
 80049f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049fa:	4770      	bx	lr

080049fc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80049fc:	b580      	push	{r7, lr}
 80049fe:	b084      	sub	sp, #16
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2b00      	cmp	r3, #0
 8004a08:	d101      	bne.n	8004a0e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a0a:	2301      	movs	r3, #1
 8004a0c:	e11f      	b.n	8004c4e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a0e:	687b      	ldr	r3, [r7, #4]
 8004a10:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a14:	b2db      	uxtb	r3, r3
 8004a16:	2b00      	cmp	r3, #0
 8004a18:	d106      	bne.n	8004a28 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	2200      	movs	r2, #0
 8004a1e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8004a22:	6878      	ldr	r0, [r7, #4]
 8004a24:	f7fe fdfc 	bl	8003620 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2224      	movs	r2, #36	; 0x24
 8004a2c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	681a      	ldr	r2, [r3, #0]
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	f022 0201 	bic.w	r2, r2, #1
 8004a3e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	681a      	ldr	r2, [r3, #0]
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004a4e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	681a      	ldr	r2, [r3, #0]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004a5e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004a60:	f002 f9f4 	bl	8006e4c <HAL_RCC_GetPCLK1Freq>
 8004a64:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	685b      	ldr	r3, [r3, #4]
 8004a6a:	4a7b      	ldr	r2, [pc, #492]	; (8004c58 <HAL_I2C_Init+0x25c>)
 8004a6c:	4293      	cmp	r3, r2
 8004a6e:	d807      	bhi.n	8004a80 <HAL_I2C_Init+0x84>
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	4a7a      	ldr	r2, [pc, #488]	; (8004c5c <HAL_I2C_Init+0x260>)
 8004a74:	4293      	cmp	r3, r2
 8004a76:	bf94      	ite	ls
 8004a78:	2301      	movls	r3, #1
 8004a7a:	2300      	movhi	r3, #0
 8004a7c:	b2db      	uxtb	r3, r3
 8004a7e:	e006      	b.n	8004a8e <HAL_I2C_Init+0x92>
 8004a80:	68fb      	ldr	r3, [r7, #12]
 8004a82:	4a77      	ldr	r2, [pc, #476]	; (8004c60 <HAL_I2C_Init+0x264>)
 8004a84:	4293      	cmp	r3, r2
 8004a86:	bf94      	ite	ls
 8004a88:	2301      	movls	r3, #1
 8004a8a:	2300      	movhi	r3, #0
 8004a8c:	b2db      	uxtb	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d001      	beq.n	8004a96 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004a92:	2301      	movs	r3, #1
 8004a94:	e0db      	b.n	8004c4e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	4a72      	ldr	r2, [pc, #456]	; (8004c64 <HAL_I2C_Init+0x268>)
 8004a9a:	fba2 2303 	umull	r2, r3, r2, r3
 8004a9e:	0c9b      	lsrs	r3, r3, #18
 8004aa0:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	685b      	ldr	r3, [r3, #4]
 8004aa8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	68ba      	ldr	r2, [r7, #8]
 8004ab2:	430a      	orrs	r2, r1
 8004ab4:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	6a1b      	ldr	r3, [r3, #32]
 8004abc:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	685b      	ldr	r3, [r3, #4]
 8004ac4:	4a64      	ldr	r2, [pc, #400]	; (8004c58 <HAL_I2C_Init+0x25c>)
 8004ac6:	4293      	cmp	r3, r2
 8004ac8:	d802      	bhi.n	8004ad0 <HAL_I2C_Init+0xd4>
 8004aca:	68bb      	ldr	r3, [r7, #8]
 8004acc:	3301      	adds	r3, #1
 8004ace:	e009      	b.n	8004ae4 <HAL_I2C_Init+0xe8>
 8004ad0:	68bb      	ldr	r3, [r7, #8]
 8004ad2:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8004ad6:	fb02 f303 	mul.w	r3, r2, r3
 8004ada:	4a63      	ldr	r2, [pc, #396]	; (8004c68 <HAL_I2C_Init+0x26c>)
 8004adc:	fba2 2303 	umull	r2, r3, r2, r3
 8004ae0:	099b      	lsrs	r3, r3, #6
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	687a      	ldr	r2, [r7, #4]
 8004ae6:	6812      	ldr	r2, [r2, #0]
 8004ae8:	430b      	orrs	r3, r1
 8004aea:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	69db      	ldr	r3, [r3, #28]
 8004af2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 8004af6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	685b      	ldr	r3, [r3, #4]
 8004afe:	4956      	ldr	r1, [pc, #344]	; (8004c58 <HAL_I2C_Init+0x25c>)
 8004b00:	428b      	cmp	r3, r1
 8004b02:	d80d      	bhi.n	8004b20 <HAL_I2C_Init+0x124>
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	1e59      	subs	r1, r3, #1
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	685b      	ldr	r3, [r3, #4]
 8004b0c:	005b      	lsls	r3, r3, #1
 8004b0e:	fbb1 f3f3 	udiv	r3, r1, r3
 8004b12:	3301      	adds	r3, #1
 8004b14:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b18:	2b04      	cmp	r3, #4
 8004b1a:	bf38      	it	cc
 8004b1c:	2304      	movcc	r3, #4
 8004b1e:	e04f      	b.n	8004bc0 <HAL_I2C_Init+0x1c4>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	689b      	ldr	r3, [r3, #8]
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d111      	bne.n	8004b4c <HAL_I2C_Init+0x150>
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	1e58      	subs	r0, r3, #1
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	6859      	ldr	r1, [r3, #4]
 8004b30:	460b      	mov	r3, r1
 8004b32:	005b      	lsls	r3, r3, #1
 8004b34:	440b      	add	r3, r1
 8004b36:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b3a:	3301      	adds	r3, #1
 8004b3c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	bf0c      	ite	eq
 8004b44:	2301      	moveq	r3, #1
 8004b46:	2300      	movne	r3, #0
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	e012      	b.n	8004b72 <HAL_I2C_Init+0x176>
 8004b4c:	68fb      	ldr	r3, [r7, #12]
 8004b4e:	1e58      	subs	r0, r3, #1
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	6859      	ldr	r1, [r3, #4]
 8004b54:	460b      	mov	r3, r1
 8004b56:	009b      	lsls	r3, r3, #2
 8004b58:	440b      	add	r3, r1
 8004b5a:	0099      	lsls	r1, r3, #2
 8004b5c:	440b      	add	r3, r1
 8004b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b62:	3301      	adds	r3, #1
 8004b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	bf0c      	ite	eq
 8004b6c:	2301      	moveq	r3, #1
 8004b6e:	2300      	movne	r3, #0
 8004b70:	b2db      	uxtb	r3, r3
 8004b72:	2b00      	cmp	r3, #0
 8004b74:	d001      	beq.n	8004b7a <HAL_I2C_Init+0x17e>
 8004b76:	2301      	movs	r3, #1
 8004b78:	e022      	b.n	8004bc0 <HAL_I2C_Init+0x1c4>
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	689b      	ldr	r3, [r3, #8]
 8004b7e:	2b00      	cmp	r3, #0
 8004b80:	d10e      	bne.n	8004ba0 <HAL_I2C_Init+0x1a4>
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	1e58      	subs	r0, r3, #1
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	6859      	ldr	r1, [r3, #4]
 8004b8a:	460b      	mov	r3, r1
 8004b8c:	005b      	lsls	r3, r3, #1
 8004b8e:	440b      	add	r3, r1
 8004b90:	fbb0 f3f3 	udiv	r3, r0, r3
 8004b94:	3301      	adds	r3, #1
 8004b96:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004b9a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004b9e:	e00f      	b.n	8004bc0 <HAL_I2C_Init+0x1c4>
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	1e58      	subs	r0, r3, #1
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	6859      	ldr	r1, [r3, #4]
 8004ba8:	460b      	mov	r3, r1
 8004baa:	009b      	lsls	r3, r3, #2
 8004bac:	440b      	add	r3, r1
 8004bae:	0099      	lsls	r1, r3, #2
 8004bb0:	440b      	add	r3, r1
 8004bb2:	fbb0 f3f3 	udiv	r3, r0, r3
 8004bb6:	3301      	adds	r3, #1
 8004bb8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004bbc:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004bc0:	6879      	ldr	r1, [r7, #4]
 8004bc2:	6809      	ldr	r1, [r1, #0]
 8004bc4:	4313      	orrs	r3, r2
 8004bc6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	681b      	ldr	r3, [r3, #0]
 8004bce:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	69da      	ldr	r2, [r3, #28]
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	6a1b      	ldr	r3, [r3, #32]
 8004bda:	431a      	orrs	r2, r3
 8004bdc:	687b      	ldr	r3, [r7, #4]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	430a      	orrs	r2, r1
 8004be2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	689b      	ldr	r3, [r3, #8]
 8004bea:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 8004bee:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6911      	ldr	r1, [r2, #16]
 8004bf6:	687a      	ldr	r2, [r7, #4]
 8004bf8:	68d2      	ldr	r2, [r2, #12]
 8004bfa:	4311      	orrs	r1, r2
 8004bfc:	687a      	ldr	r2, [r7, #4]
 8004bfe:	6812      	ldr	r2, [r2, #0]
 8004c00:	430b      	orrs	r3, r1
 8004c02:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	68db      	ldr	r3, [r3, #12]
 8004c0a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	695a      	ldr	r2, [r3, #20]
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	699b      	ldr	r3, [r3, #24]
 8004c16:	431a      	orrs	r2, r3
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	681b      	ldr	r3, [r3, #0]
 8004c1c:	430a      	orrs	r2, r1
 8004c1e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	681a      	ldr	r2, [r3, #0]
 8004c26:	687b      	ldr	r3, [r7, #4]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	f042 0201 	orr.w	r2, r2, #1
 8004c2e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	2200      	movs	r2, #0
 8004c34:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8004c36:	687b      	ldr	r3, [r7, #4]
 8004c38:	2220      	movs	r2, #32
 8004c3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	2200      	movs	r2, #0
 8004c42:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	2200      	movs	r2, #0
 8004c48:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c4c:	2300      	movs	r3, #0
}
 8004c4e:	4618      	mov	r0, r3
 8004c50:	3710      	adds	r7, #16
 8004c52:	46bd      	mov	sp, r7
 8004c54:	bd80      	pop	{r7, pc}
 8004c56:	bf00      	nop
 8004c58:	000186a0 	.word	0x000186a0
 8004c5c:	001e847f 	.word	0x001e847f
 8004c60:	003d08ff 	.word	0x003d08ff
 8004c64:	431bde83 	.word	0x431bde83
 8004c68:	10624dd3 	.word	0x10624dd3

08004c6c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004c6c:	b580      	push	{r7, lr}
 8004c6e:	b088      	sub	sp, #32
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8004c74:	2300      	movs	r3, #0
 8004c76:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	681b      	ldr	r3, [r3, #0]
 8004c7c:	685b      	ldr	r3, [r3, #4]
 8004c7e:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004c84:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004c86:	687b      	ldr	r3, [r7, #4]
 8004c88:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004c8c:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8004c8e:	687b      	ldr	r3, [r7, #4]
 8004c90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004c94:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8004c96:	7bfb      	ldrb	r3, [r7, #15]
 8004c98:	2b10      	cmp	r3, #16
 8004c9a:	d003      	beq.n	8004ca4 <HAL_I2C_EV_IRQHandler+0x38>
 8004c9c:	7bfb      	ldrb	r3, [r7, #15]
 8004c9e:	2b40      	cmp	r3, #64	; 0x40
 8004ca0:	f040 80bd 	bne.w	8004e1e <HAL_I2C_EV_IRQHandler+0x1b2>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004ca4:	687b      	ldr	r3, [r7, #4]
 8004ca6:	681b      	ldr	r3, [r3, #0]
 8004ca8:	699b      	ldr	r3, [r3, #24]
 8004caa:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	695b      	ldr	r3, [r3, #20]
 8004cb2:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8004cb4:	69fb      	ldr	r3, [r7, #28]
 8004cb6:	f003 0301 	and.w	r3, r3, #1
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10d      	bne.n	8004cda <HAL_I2C_EV_IRQHandler+0x6e>
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8004cc4:	d003      	beq.n	8004cce <HAL_I2C_EV_IRQHandler+0x62>
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8004ccc:	d101      	bne.n	8004cd2 <HAL_I2C_EV_IRQHandler+0x66>
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e000      	b.n	8004cd4 <HAL_I2C_EV_IRQHandler+0x68>
 8004cd2:	2300      	movs	r3, #0
 8004cd4:	2b01      	cmp	r3, #1
 8004cd6:	f000 812e 	beq.w	8004f36 <HAL_I2C_EV_IRQHandler+0x2ca>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cda:	69fb      	ldr	r3, [r7, #28]
 8004cdc:	f003 0301 	and.w	r3, r3, #1
 8004ce0:	2b00      	cmp	r3, #0
 8004ce2:	d00c      	beq.n	8004cfe <HAL_I2C_EV_IRQHandler+0x92>
 8004ce4:	697b      	ldr	r3, [r7, #20]
 8004ce6:	0a5b      	lsrs	r3, r3, #9
 8004ce8:	f003 0301 	and.w	r3, r3, #1
 8004cec:	2b00      	cmp	r3, #0
 8004cee:	d006      	beq.n	8004cfe <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f001 fc55 	bl	80065a0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fd62 	bl	80057c0 <I2C_Master_SB>
 8004cfc:	e08e      	b.n	8004e1c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004cfe:	69fb      	ldr	r3, [r7, #28]
 8004d00:	08db      	lsrs	r3, r3, #3
 8004d02:	f003 0301 	and.w	r3, r3, #1
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d009      	beq.n	8004d1e <HAL_I2C_EV_IRQHandler+0xb2>
 8004d0a:	697b      	ldr	r3, [r7, #20]
 8004d0c:	0a5b      	lsrs	r3, r3, #9
 8004d0e:	f003 0301 	and.w	r3, r3, #1
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d003      	beq.n	8004d1e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 fdd8 	bl	80058cc <I2C_Master_ADD10>
 8004d1c:	e07e      	b.n	8004e1c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d1e:	69fb      	ldr	r3, [r7, #28]
 8004d20:	085b      	lsrs	r3, r3, #1
 8004d22:	f003 0301 	and.w	r3, r3, #1
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d009      	beq.n	8004d3e <HAL_I2C_EV_IRQHandler+0xd2>
 8004d2a:	697b      	ldr	r3, [r7, #20]
 8004d2c:	0a5b      	lsrs	r3, r3, #9
 8004d2e:	f003 0301 	and.w	r3, r3, #1
 8004d32:	2b00      	cmp	r3, #0
 8004d34:	d003      	beq.n	8004d3e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8004d36:	6878      	ldr	r0, [r7, #4]
 8004d38:	f000 fdf2 	bl	8005920 <I2C_Master_ADDR>
 8004d3c:	e06e      	b.n	8004e1c <HAL_I2C_EV_IRQHandler+0x1b0>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8004d3e:	69bb      	ldr	r3, [r7, #24]
 8004d40:	089b      	lsrs	r3, r3, #2
 8004d42:	f003 0301 	and.w	r3, r3, #1
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d037      	beq.n	8004dba <HAL_I2C_EV_IRQHandler+0x14e>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	681b      	ldr	r3, [r3, #0]
 8004d4e:	685b      	ldr	r3, [r3, #4]
 8004d50:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d54:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004d58:	f000 80ef 	beq.w	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	09db      	lsrs	r3, r3, #7
 8004d60:	f003 0301 	and.w	r3, r3, #1
 8004d64:	2b00      	cmp	r3, #0
 8004d66:	d00f      	beq.n	8004d88 <HAL_I2C_EV_IRQHandler+0x11c>
 8004d68:	697b      	ldr	r3, [r7, #20]
 8004d6a:	0a9b      	lsrs	r3, r3, #10
 8004d6c:	f003 0301 	and.w	r3, r3, #1
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d009      	beq.n	8004d88 <HAL_I2C_EV_IRQHandler+0x11c>
 8004d74:	69fb      	ldr	r3, [r7, #28]
 8004d76:	089b      	lsrs	r3, r3, #2
 8004d78:	f003 0301 	and.w	r3, r3, #1
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d103      	bne.n	8004d88 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8004d80:	6878      	ldr	r0, [r7, #4]
 8004d82:	f000 f9ef 	bl	8005164 <I2C_MasterTransmit_TXE>
 8004d86:	e049      	b.n	8004e1c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004d88:	69fb      	ldr	r3, [r7, #28]
 8004d8a:	089b      	lsrs	r3, r3, #2
 8004d8c:	f003 0301 	and.w	r3, r3, #1
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	f000 80d2 	beq.w	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	0a5b      	lsrs	r3, r3, #9
 8004d9a:	f003 0301 	and.w	r3, r3, #1
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	f000 80cb 	beq.w	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          if (CurrentMode == HAL_I2C_MODE_MASTER)
 8004da4:	7bfb      	ldrb	r3, [r7, #15]
 8004da6:	2b10      	cmp	r3, #16
 8004da8:	d103      	bne.n	8004db2 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 fa76 	bl	800529c <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004db0:	e0c3      	b.n	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            I2C_MemoryTransmit_TXE_BTF(hi2c);
 8004db2:	6878      	ldr	r0, [r7, #4]
 8004db4:	f000 fada 	bl	800536c <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004db8:	e0bf      	b.n	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	681b      	ldr	r3, [r3, #0]
 8004dbe:	685b      	ldr	r3, [r3, #4]
 8004dc0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004dc4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004dc8:	f000 80b7 	beq.w	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004dcc:	69fb      	ldr	r3, [r7, #28]
 8004dce:	099b      	lsrs	r3, r3, #6
 8004dd0:	f003 0301 	and.w	r3, r3, #1
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d00f      	beq.n	8004df8 <HAL_I2C_EV_IRQHandler+0x18c>
 8004dd8:	697b      	ldr	r3, [r7, #20]
 8004dda:	0a9b      	lsrs	r3, r3, #10
 8004ddc:	f003 0301 	and.w	r3, r3, #1
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	d009      	beq.n	8004df8 <HAL_I2C_EV_IRQHandler+0x18c>
 8004de4:	69fb      	ldr	r3, [r7, #28]
 8004de6:	089b      	lsrs	r3, r3, #2
 8004de8:	f003 0301 	and.w	r3, r3, #1
 8004dec:	2b00      	cmp	r3, #0
 8004dee:	d103      	bne.n	8004df8 <HAL_I2C_EV_IRQHandler+0x18c>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8004df0:	6878      	ldr	r0, [r7, #4]
 8004df2:	f000 fb4a 	bl	800548a <I2C_MasterReceive_RXNE>
 8004df6:	e011      	b.n	8004e1c <HAL_I2C_EV_IRQHandler+0x1b0>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004df8:	69fb      	ldr	r3, [r7, #28]
 8004dfa:	089b      	lsrs	r3, r3, #2
 8004dfc:	f003 0301 	and.w	r3, r3, #1
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	f000 809a 	beq.w	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	0a5b      	lsrs	r3, r3, #9
 8004e0a:	f003 0301 	and.w	r3, r3, #1
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	f000 8093 	beq.w	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
        {
          I2C_MasterReceive_BTF(hi2c);
 8004e14:	6878      	ldr	r0, [r7, #4]
 8004e16:	f000 fbe9 	bl	80055ec <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e1a:	e08e      	b.n	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
 8004e1c:	e08d      	b.n	8004f3a <HAL_I2C_EV_IRQHandler+0x2ce>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e1e:	687b      	ldr	r3, [r7, #4]
 8004e20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d004      	beq.n	8004e30 <HAL_I2C_EV_IRQHandler+0x1c4>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	695b      	ldr	r3, [r3, #20]
 8004e2c:	61fb      	str	r3, [r7, #28]
 8004e2e:	e007      	b.n	8004e40 <HAL_I2C_EV_IRQHandler+0x1d4>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	681b      	ldr	r3, [r3, #0]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	695b      	ldr	r3, [r3, #20]
 8004e3e:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	085b      	lsrs	r3, r3, #1
 8004e44:	f003 0301 	and.w	r3, r3, #1
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d012      	beq.n	8004e72 <HAL_I2C_EV_IRQHandler+0x206>
 8004e4c:	697b      	ldr	r3, [r7, #20]
 8004e4e:	0a5b      	lsrs	r3, r3, #9
 8004e50:	f003 0301 	and.w	r3, r3, #1
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d00c      	beq.n	8004e72 <HAL_I2C_EV_IRQHandler+0x206>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004e58:	687b      	ldr	r3, [r7, #4]
 8004e5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d003      	beq.n	8004e68 <HAL_I2C_EV_IRQHandler+0x1fc>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	699b      	ldr	r3, [r3, #24]
 8004e66:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8004e68:	69b9      	ldr	r1, [r7, #24]
 8004e6a:	6878      	ldr	r0, [r7, #4]
 8004e6c:	f000 ffa7 	bl	8005dbe <I2C_Slave_ADDR>
 8004e70:	e066      	b.n	8004f40 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004e72:	69fb      	ldr	r3, [r7, #28]
 8004e74:	091b      	lsrs	r3, r3, #4
 8004e76:	f003 0301 	and.w	r3, r3, #1
 8004e7a:	2b00      	cmp	r3, #0
 8004e7c:	d009      	beq.n	8004e92 <HAL_I2C_EV_IRQHandler+0x226>
 8004e7e:	697b      	ldr	r3, [r7, #20]
 8004e80:	0a5b      	lsrs	r3, r3, #9
 8004e82:	f003 0301 	and.w	r3, r3, #1
 8004e86:	2b00      	cmp	r3, #0
 8004e88:	d003      	beq.n	8004e92 <HAL_I2C_EV_IRQHandler+0x226>
    {
      I2C_Slave_STOPF(hi2c);
 8004e8a:	6878      	ldr	r0, [r7, #4]
 8004e8c:	f000 ffdc 	bl	8005e48 <I2C_Slave_STOPF>
 8004e90:	e056      	b.n	8004f40 <HAL_I2C_EV_IRQHandler+0x2d4>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004e92:	7bbb      	ldrb	r3, [r7, #14]
 8004e94:	2b21      	cmp	r3, #33	; 0x21
 8004e96:	d002      	beq.n	8004e9e <HAL_I2C_EV_IRQHandler+0x232>
 8004e98:	7bbb      	ldrb	r3, [r7, #14]
 8004e9a:	2b29      	cmp	r3, #41	; 0x29
 8004e9c:	d125      	bne.n	8004eea <HAL_I2C_EV_IRQHandler+0x27e>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004e9e:	69fb      	ldr	r3, [r7, #28]
 8004ea0:	09db      	lsrs	r3, r3, #7
 8004ea2:	f003 0301 	and.w	r3, r3, #1
 8004ea6:	2b00      	cmp	r3, #0
 8004ea8:	d00f      	beq.n	8004eca <HAL_I2C_EV_IRQHandler+0x25e>
 8004eaa:	697b      	ldr	r3, [r7, #20]
 8004eac:	0a9b      	lsrs	r3, r3, #10
 8004eae:	f003 0301 	and.w	r3, r3, #1
 8004eb2:	2b00      	cmp	r3, #0
 8004eb4:	d009      	beq.n	8004eca <HAL_I2C_EV_IRQHandler+0x25e>
 8004eb6:	69fb      	ldr	r3, [r7, #28]
 8004eb8:	089b      	lsrs	r3, r3, #2
 8004eba:	f003 0301 	and.w	r3, r3, #1
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d103      	bne.n	8004eca <HAL_I2C_EV_IRQHandler+0x25e>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 febd 	bl	8005c42 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ec8:	e039      	b.n	8004f3e <HAL_I2C_EV_IRQHandler+0x2d2>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004eca:	69fb      	ldr	r3, [r7, #28]
 8004ecc:	089b      	lsrs	r3, r3, #2
 8004ece:	f003 0301 	and.w	r3, r3, #1
 8004ed2:	2b00      	cmp	r3, #0
 8004ed4:	d033      	beq.n	8004f3e <HAL_I2C_EV_IRQHandler+0x2d2>
 8004ed6:	697b      	ldr	r3, [r7, #20]
 8004ed8:	0a5b      	lsrs	r3, r3, #9
 8004eda:	f003 0301 	and.w	r3, r3, #1
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d02d      	beq.n	8004f3e <HAL_I2C_EV_IRQHandler+0x2d2>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8004ee2:	6878      	ldr	r0, [r7, #4]
 8004ee4:	f000 feea 	bl	8005cbc <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004ee8:	e029      	b.n	8004f3e <HAL_I2C_EV_IRQHandler+0x2d2>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	099b      	lsrs	r3, r3, #6
 8004eee:	f003 0301 	and.w	r3, r3, #1
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d00f      	beq.n	8004f16 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004ef6:	697b      	ldr	r3, [r7, #20]
 8004ef8:	0a9b      	lsrs	r3, r3, #10
 8004efa:	f003 0301 	and.w	r3, r3, #1
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d009      	beq.n	8004f16 <HAL_I2C_EV_IRQHandler+0x2aa>
 8004f02:	69fb      	ldr	r3, [r7, #28]
 8004f04:	089b      	lsrs	r3, r3, #2
 8004f06:	f003 0301 	and.w	r3, r3, #1
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d103      	bne.n	8004f16 <HAL_I2C_EV_IRQHandler+0x2aa>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8004f0e:	6878      	ldr	r0, [r7, #4]
 8004f10:	f000 fef5 	bl	8005cfe <I2C_SlaveReceive_RXNE>
 8004f14:	e014      	b.n	8004f40 <HAL_I2C_EV_IRQHandler+0x2d4>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f16:	69fb      	ldr	r3, [r7, #28]
 8004f18:	089b      	lsrs	r3, r3, #2
 8004f1a:	f003 0301 	and.w	r3, r3, #1
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00e      	beq.n	8004f40 <HAL_I2C_EV_IRQHandler+0x2d4>
 8004f22:	697b      	ldr	r3, [r7, #20]
 8004f24:	0a5b      	lsrs	r3, r3, #9
 8004f26:	f003 0301 	and.w	r3, r3, #1
 8004f2a:	2b00      	cmp	r3, #0
 8004f2c:	d008      	beq.n	8004f40 <HAL_I2C_EV_IRQHandler+0x2d4>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8004f2e:	6878      	ldr	r0, [r7, #4]
 8004f30:	f000 ff23 	bl	8005d7a <I2C_SlaveReceive_BTF>
 8004f34:	e004      	b.n	8004f40 <HAL_I2C_EV_IRQHandler+0x2d4>
      return;
 8004f36:	bf00      	nop
 8004f38:	e002      	b.n	8004f40 <HAL_I2C_EV_IRQHandler+0x2d4>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8004f3a:	bf00      	nop
 8004f3c:	e000      	b.n	8004f40 <HAL_I2C_EV_IRQHandler+0x2d4>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8004f3e:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 8004f40:	3720      	adds	r7, #32
 8004f42:	46bd      	mov	sp, r7
 8004f44:	bd80      	pop	{r7, pc}

08004f46 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004f46:	b580      	push	{r7, lr}
 8004f48:	b08a      	sub	sp, #40	; 0x28
 8004f4a:	af00      	add	r7, sp, #0
 8004f4c:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	695b      	ldr	r3, [r3, #20]
 8004f54:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	685b      	ldr	r3, [r3, #4]
 8004f5c:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 8004f5e:	2300      	movs	r3, #0
 8004f60:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f68:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f6a:	6a3b      	ldr	r3, [r7, #32]
 8004f6c:	0a1b      	lsrs	r3, r3, #8
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d00e      	beq.n	8004f94 <HAL_I2C_ER_IRQHandler+0x4e>
 8004f76:	69fb      	ldr	r3, [r7, #28]
 8004f78:	0a1b      	lsrs	r3, r3, #8
 8004f7a:	f003 0301 	and.w	r3, r3, #1
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d008      	beq.n	8004f94 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8004f82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f84:	f043 0301 	orr.w	r3, r3, #1
 8004f88:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004f92:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004f94:	6a3b      	ldr	r3, [r7, #32]
 8004f96:	0a5b      	lsrs	r3, r3, #9
 8004f98:	f003 0301 	and.w	r3, r3, #1
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d00e      	beq.n	8004fbe <HAL_I2C_ER_IRQHandler+0x78>
 8004fa0:	69fb      	ldr	r3, [r7, #28]
 8004fa2:	0a1b      	lsrs	r3, r3, #8
 8004fa4:	f003 0301 	and.w	r3, r3, #1
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d008      	beq.n	8004fbe <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8004fac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004fae:	f043 0302 	orr.w	r3, r3, #2
 8004fb2:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	f46f 7200 	mvn.w	r2, #512	; 0x200
 8004fbc:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8004fbe:	6a3b      	ldr	r3, [r7, #32]
 8004fc0:	0a9b      	lsrs	r3, r3, #10
 8004fc2:	f003 0301 	and.w	r3, r3, #1
 8004fc6:	2b00      	cmp	r3, #0
 8004fc8:	d03f      	beq.n	800504a <HAL_I2C_ER_IRQHandler+0x104>
 8004fca:	69fb      	ldr	r3, [r7, #28]
 8004fcc:	0a1b      	lsrs	r3, r3, #8
 8004fce:	f003 0301 	and.w	r3, r3, #1
 8004fd2:	2b00      	cmp	r3, #0
 8004fd4:	d039      	beq.n	800504a <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8004fd6:	7efb      	ldrb	r3, [r7, #27]
 8004fd8:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fde:	b29b      	uxth	r3, r3
 8004fe0:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8004fe2:	687b      	ldr	r3, [r7, #4]
 8004fe4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004fe8:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fee:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8004ff0:	7ebb      	ldrb	r3, [r7, #26]
 8004ff2:	2b20      	cmp	r3, #32
 8004ff4:	d112      	bne.n	800501c <HAL_I2C_ER_IRQHandler+0xd6>
 8004ff6:	697b      	ldr	r3, [r7, #20]
 8004ff8:	2b00      	cmp	r3, #0
 8004ffa:	d10f      	bne.n	800501c <HAL_I2C_ER_IRQHandler+0xd6>
 8004ffc:	7cfb      	ldrb	r3, [r7, #19]
 8004ffe:	2b21      	cmp	r3, #33	; 0x21
 8005000:	d008      	beq.n	8005014 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005002:	7cfb      	ldrb	r3, [r7, #19]
 8005004:	2b29      	cmp	r3, #41	; 0x29
 8005006:	d005      	beq.n	8005014 <HAL_I2C_ER_IRQHandler+0xce>
 8005008:	7cfb      	ldrb	r3, [r7, #19]
 800500a:	2b28      	cmp	r3, #40	; 0x28
 800500c:	d106      	bne.n	800501c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	2b21      	cmp	r3, #33	; 0x21
 8005012:	d103      	bne.n	800501c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005014:	6878      	ldr	r0, [r7, #4]
 8005016:	f001 f847 	bl	80060a8 <I2C_Slave_AF>
 800501a:	e016      	b.n	800504a <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005024:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8005026:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005028:	f043 0304 	orr.w	r3, r3, #4
 800502c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800502e:	7efb      	ldrb	r3, [r7, #27]
 8005030:	2b10      	cmp	r3, #16
 8005032:	d002      	beq.n	800503a <HAL_I2C_ER_IRQHandler+0xf4>
 8005034:	7efb      	ldrb	r3, [r7, #27]
 8005036:	2b40      	cmp	r3, #64	; 0x40
 8005038:	d107      	bne.n	800504a <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	681a      	ldr	r2, [r3, #0]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	681b      	ldr	r3, [r3, #0]
 8005044:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005048:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800504a:	6a3b      	ldr	r3, [r7, #32]
 800504c:	0adb      	lsrs	r3, r3, #11
 800504e:	f003 0301 	and.w	r3, r3, #1
 8005052:	2b00      	cmp	r3, #0
 8005054:	d00e      	beq.n	8005074 <HAL_I2C_ER_IRQHandler+0x12e>
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	0a1b      	lsrs	r3, r3, #8
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	d008      	beq.n	8005074 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 8005062:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005064:	f043 0308 	orr.w	r3, r3, #8
 8005068:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 8005072:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8005074:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005076:	2b00      	cmp	r3, #0
 8005078:	d008      	beq.n	800508c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800507e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005080:	431a      	orrs	r2, r3
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8005086:	6878      	ldr	r0, [r7, #4]
 8005088:	f001 f87e 	bl	8006188 <I2C_ITError>
  }
}
 800508c:	bf00      	nop
 800508e:	3728      	adds	r7, #40	; 0x28
 8005090:	46bd      	mov	sp, r7
 8005092:	bd80      	pop	{r7, pc}

08005094 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005094:	b480      	push	{r7}
 8005096:	b083      	sub	sp, #12
 8005098:	af00      	add	r7, sp, #0
 800509a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 800509c:	bf00      	nop
 800509e:	370c      	adds	r7, #12
 80050a0:	46bd      	mov	sp, r7
 80050a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050a6:	4770      	bx	lr

080050a8 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ba:	4770      	bx	lr

080050bc <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050bc:	b480      	push	{r7}
 80050be:	b083      	sub	sp, #12
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80050c4:	bf00      	nop
 80050c6:	370c      	adds	r7, #12
 80050c8:	46bd      	mov	sp, r7
 80050ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050ce:	4770      	bx	lr

080050d0 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80050d0:	b480      	push	{r7}
 80050d2:	b083      	sub	sp, #12
 80050d4:	af00      	add	r7, sp, #0
 80050d6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80050e4:	b480      	push	{r7}
 80050e6:	b083      	sub	sp, #12
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
 80050ec:	460b      	mov	r3, r1
 80050ee:	70fb      	strb	r3, [r7, #3]
 80050f0:	4613      	mov	r3, r2
 80050f2:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80050f4:	bf00      	nop
 80050f6:	370c      	adds	r7, #12
 80050f8:	46bd      	mov	sp, r7
 80050fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050fe:	4770      	bx	lr

08005100 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005100:	b480      	push	{r7}
 8005102:	b083      	sub	sp, #12
 8005104:	af00      	add	r7, sp, #0
 8005106:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005108:	bf00      	nop
 800510a:	370c      	adds	r7, #12
 800510c:	46bd      	mov	sp, r7
 800510e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005112:	4770      	bx	lr

08005114 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005114:	b480      	push	{r7}
 8005116:	b083      	sub	sp, #12
 8005118:	af00      	add	r7, sp, #0
 800511a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 800511c:	bf00      	nop
 800511e:	370c      	adds	r7, #12
 8005120:	46bd      	mov	sp, r7
 8005122:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005126:	4770      	bx	lr

08005128 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005128:	b480      	push	{r7}
 800512a:	b083      	sub	sp, #12
 800512c:	af00      	add	r7, sp, #0
 800512e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005130:	bf00      	nop
 8005132:	370c      	adds	r7, #12
 8005134:	46bd      	mov	sp, r7
 8005136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800513a:	4770      	bx	lr

0800513c <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 800513c:	b480      	push	{r7}
 800513e:	b083      	sub	sp, #12
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8005144:	bf00      	nop
 8005146:	370c      	adds	r7, #12
 8005148:	46bd      	mov	sp, r7
 800514a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800514e:	4770      	bx	lr

08005150 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005150:	b480      	push	{r7}
 8005152:	b083      	sub	sp, #12
 8005154:	af00      	add	r7, sp, #0
 8005156:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8005158:	bf00      	nop
 800515a:	370c      	adds	r7, #12
 800515c:	46bd      	mov	sp, r7
 800515e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005162:	4770      	bx	lr

08005164 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005164:	b580      	push	{r7, lr}
 8005166:	b084      	sub	sp, #16
 8005168:	af00      	add	r7, sp, #0
 800516a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005172:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800517a:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005180:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005186:	2b00      	cmp	r3, #0
 8005188:	d150      	bne.n	800522c <I2C_MasterTransmit_TXE+0xc8>
 800518a:	7bfb      	ldrb	r3, [r7, #15]
 800518c:	2b21      	cmp	r3, #33	; 0x21
 800518e:	d14d      	bne.n	800522c <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005190:	68bb      	ldr	r3, [r7, #8]
 8005192:	2b08      	cmp	r3, #8
 8005194:	d01d      	beq.n	80051d2 <I2C_MasterTransmit_TXE+0x6e>
 8005196:	68bb      	ldr	r3, [r7, #8]
 8005198:	2b20      	cmp	r3, #32
 800519a:	d01a      	beq.n	80051d2 <I2C_MasterTransmit_TXE+0x6e>
 800519c:	68bb      	ldr	r3, [r7, #8]
 800519e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80051a2:	d016      	beq.n	80051d2 <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	685a      	ldr	r2, [r3, #4]
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80051b2:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2211      	movs	r2, #17
 80051b8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2200      	movs	r2, #0
 80051be:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2220      	movs	r2, #32
 80051c6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80051ca:	6878      	ldr	r0, [r7, #4]
 80051cc:	f7ff ff62 	bl	8005094 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80051d0:	e060      	b.n	8005294 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	685a      	ldr	r2, [r3, #4]
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	681b      	ldr	r3, [r3, #0]
 80051dc:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80051e0:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	681b      	ldr	r3, [r3, #0]
 80051e6:	681a      	ldr	r2, [r3, #0]
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	681b      	ldr	r3, [r3, #0]
 80051ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80051f0:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2200      	movs	r2, #0
 80051f6:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2220      	movs	r2, #32
 80051fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005206:	b2db      	uxtb	r3, r3
 8005208:	2b40      	cmp	r3, #64	; 0x40
 800520a:	d107      	bne.n	800521c <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005214:	6878      	ldr	r0, [r7, #4]
 8005216:	f7ff ff7d 	bl	8005114 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800521a:	e03b      	b.n	8005294 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	2200      	movs	r2, #0
 8005220:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005224:	6878      	ldr	r0, [r7, #4]
 8005226:	f7ff ff35 	bl	8005094 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800522a:	e033      	b.n	8005294 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 800522c:	7bfb      	ldrb	r3, [r7, #15]
 800522e:	2b21      	cmp	r3, #33	; 0x21
 8005230:	d005      	beq.n	800523e <I2C_MasterTransmit_TXE+0xda>
 8005232:	7bbb      	ldrb	r3, [r7, #14]
 8005234:	2b40      	cmp	r3, #64	; 0x40
 8005236:	d12d      	bne.n	8005294 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005238:	7bfb      	ldrb	r3, [r7, #15]
 800523a:	2b22      	cmp	r3, #34	; 0x22
 800523c:	d12a      	bne.n	8005294 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005242:	b29b      	uxth	r3, r3
 8005244:	2b00      	cmp	r3, #0
 8005246:	d108      	bne.n	800525a <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005248:	687b      	ldr	r3, [r7, #4]
 800524a:	681b      	ldr	r3, [r3, #0]
 800524c:	685a      	ldr	r2, [r3, #4]
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005256:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005258:	e01c      	b.n	8005294 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800525a:	687b      	ldr	r3, [r7, #4]
 800525c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005260:	b2db      	uxtb	r3, r3
 8005262:	2b40      	cmp	r3, #64	; 0x40
 8005264:	d103      	bne.n	800526e <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005266:	6878      	ldr	r0, [r7, #4]
 8005268:	f000 f880 	bl	800536c <I2C_MemoryTransmit_TXE_BTF>
}
 800526c:	e012      	b.n	8005294 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	781a      	ldrb	r2, [r3, #0]
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800527e:	1c5a      	adds	r2, r3, #1
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005288:	b29b      	uxth	r3, r3
 800528a:	3b01      	subs	r3, #1
 800528c:	b29a      	uxth	r2, r3
 800528e:	687b      	ldr	r3, [r7, #4]
 8005290:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005292:	e7ff      	b.n	8005294 <I2C_MasterTransmit_TXE+0x130>
 8005294:	bf00      	nop
 8005296:	3710      	adds	r7, #16
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}

0800529c <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800529c:	b580      	push	{r7, lr}
 800529e:	b084      	sub	sp, #16
 80052a0:	af00      	add	r7, sp, #0
 80052a2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80052a8:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052b0:	b2db      	uxtb	r3, r3
 80052b2:	2b21      	cmp	r3, #33	; 0x21
 80052b4:	d156      	bne.n	8005364 <I2C_MasterTransmit_BTF+0xc8>
  {
    if (hi2c->XferCount != 0U)
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052ba:	b29b      	uxth	r3, r3
 80052bc:	2b00      	cmp	r3, #0
 80052be:	d012      	beq.n	80052e6 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052c4:	781a      	ldrb	r2, [r3, #0]
 80052c6:	687b      	ldr	r3, [r7, #4]
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80052d0:	1c5a      	adds	r2, r3, #1
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80052da:	b29b      	uxth	r3, r3
 80052dc:	3b01      	subs	r3, #1
 80052de:	b29a      	uxth	r2, r3
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80052e4:	e03e      	b.n	8005364 <I2C_MasterTransmit_BTF+0xc8>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	2b08      	cmp	r3, #8
 80052ea:	d01d      	beq.n	8005328 <I2C_MasterTransmit_BTF+0x8c>
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2b20      	cmp	r3, #32
 80052f0:	d01a      	beq.n	8005328 <I2C_MasterTransmit_BTF+0x8c>
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80052f8:	d016      	beq.n	8005328 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	681b      	ldr	r3, [r3, #0]
 80052fe:	685a      	ldr	r2, [r3, #4]
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005308:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	2211      	movs	r2, #17
 800530e:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2200      	movs	r2, #0
 8005314:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2220      	movs	r2, #32
 800531c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005320:	6878      	ldr	r0, [r7, #4]
 8005322:	f7ff feb7 	bl	8005094 <HAL_I2C_MasterTxCpltCallback>
}
 8005326:	e01d      	b.n	8005364 <I2C_MasterTransmit_BTF+0xc8>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	685a      	ldr	r2, [r3, #4]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	681b      	ldr	r3, [r3, #0]
 8005332:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005336:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005346:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	2200      	movs	r2, #0
 800534c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	2220      	movs	r2, #32
 8005352:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	2200      	movs	r2, #0
 800535a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800535e:	6878      	ldr	r0, [r7, #4]
 8005360:	f7ff fe98 	bl	8005094 <HAL_I2C_MasterTxCpltCallback>
}
 8005364:	bf00      	nop
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b084      	sub	sp, #16
 8005370:	af00      	add	r7, sp, #0
 8005372:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800537a:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005380:	2b00      	cmp	r3, #0
 8005382:	d11d      	bne.n	80053c0 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005388:	2b01      	cmp	r3, #1
 800538a:	d10b      	bne.n	80053a4 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8005390:	b2da      	uxtb	r2, r3
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800539c:	1c9a      	adds	r2, r3, #2
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80053a2:	e06e      	b.n	8005482 <I2C_MemoryTransmit_TXE_BTF+0x116>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053a8:	b29b      	uxth	r3, r3
 80053aa:	121b      	asrs	r3, r3, #8
 80053ac:	b2da      	uxtb	r2, r3
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80053b4:	687b      	ldr	r3, [r7, #4]
 80053b6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053b8:	1c5a      	adds	r2, r3, #1
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	651a      	str	r2, [r3, #80]	; 0x50
}
 80053be:	e060      	b.n	8005482 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 1U)
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053c4:	2b01      	cmp	r3, #1
 80053c6:	d10b      	bne.n	80053e0 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80053cc:	b2da      	uxtb	r2, r3
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053d8:	1c5a      	adds	r2, r3, #1
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	651a      	str	r2, [r3, #80]	; 0x50
}
 80053de:	e050      	b.n	8005482 <I2C_MemoryTransmit_TXE_BTF+0x116>
  else if (hi2c->EventCount == 2U)
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d14c      	bne.n	8005482 <I2C_MemoryTransmit_TXE_BTF+0x116>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 80053e8:	7bfb      	ldrb	r3, [r7, #15]
 80053ea:	2b22      	cmp	r3, #34	; 0x22
 80053ec:	d108      	bne.n	8005400 <I2C_MemoryTransmit_TXE_BTF+0x94>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	681a      	ldr	r2, [r3, #0]
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80053fc:	601a      	str	r2, [r3, #0]
}
 80053fe:	e040      	b.n	8005482 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005404:	b29b      	uxth	r3, r3
 8005406:	2b00      	cmp	r3, #0
 8005408:	d015      	beq.n	8005436 <I2C_MemoryTransmit_TXE_BTF+0xca>
 800540a:	7bfb      	ldrb	r3, [r7, #15]
 800540c:	2b21      	cmp	r3, #33	; 0x21
 800540e:	d112      	bne.n	8005436 <I2C_MemoryTransmit_TXE_BTF+0xca>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005414:	781a      	ldrb	r2, [r3, #0]
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	681b      	ldr	r3, [r3, #0]
 800541a:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005420:	1c5a      	adds	r2, r3, #1
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8005426:	687b      	ldr	r3, [r7, #4]
 8005428:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800542a:	b29b      	uxth	r3, r3
 800542c:	3b01      	subs	r3, #1
 800542e:	b29a      	uxth	r2, r3
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005434:	e025      	b.n	8005482 <I2C_MemoryTransmit_TXE_BTF+0x116>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800543a:	b29b      	uxth	r3, r3
 800543c:	2b00      	cmp	r3, #0
 800543e:	d120      	bne.n	8005482 <I2C_MemoryTransmit_TXE_BTF+0x116>
 8005440:	7bfb      	ldrb	r3, [r7, #15]
 8005442:	2b21      	cmp	r3, #33	; 0x21
 8005444:	d11d      	bne.n	8005482 <I2C_MemoryTransmit_TXE_BTF+0x116>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005446:	687b      	ldr	r3, [r7, #4]
 8005448:	681b      	ldr	r3, [r3, #0]
 800544a:	685a      	ldr	r2, [r3, #4]
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005454:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	681a      	ldr	r2, [r3, #0]
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005464:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	2200      	movs	r2, #0
 800546a:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2220      	movs	r2, #32
 8005470:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	2200      	movs	r2, #0
 8005478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800547c:	6878      	ldr	r0, [r7, #4]
 800547e:	f7ff fe49 	bl	8005114 <HAL_I2C_MemTxCpltCallback>
}
 8005482:	bf00      	nop
 8005484:	3710      	adds	r7, #16
 8005486:	46bd      	mov	sp, r7
 8005488:	bd80      	pop	{r7, pc}

0800548a <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 800548a:	b580      	push	{r7, lr}
 800548c:	b084      	sub	sp, #16
 800548e:	af00      	add	r7, sp, #0
 8005490:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005498:	b2db      	uxtb	r3, r3
 800549a:	2b22      	cmp	r3, #34	; 0x22
 800549c:	f040 80a2 	bne.w	80055e4 <I2C_MasterReceive_RXNE+0x15a>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054a4:	b29b      	uxth	r3, r3
 80054a6:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2b03      	cmp	r3, #3
 80054ac:	d921      	bls.n	80054f2 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	691a      	ldr	r2, [r3, #16]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054b8:	b2d2      	uxtb	r2, r2
 80054ba:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054c0:	1c5a      	adds	r2, r3, #1
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ca:	b29b      	uxth	r3, r3
 80054cc:	3b01      	subs	r3, #1
 80054ce:	b29a      	uxth	r2, r3
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054d8:	b29b      	uxth	r3, r3
 80054da:	2b03      	cmp	r3, #3
 80054dc:	f040 8082 	bne.w	80055e4 <I2C_MasterReceive_RXNE+0x15a>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	685a      	ldr	r2, [r3, #4]
 80054e6:	687b      	ldr	r3, [r7, #4]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054ee:	605a      	str	r2, [r3, #4]
    else
    {
      /* Do nothing */
    }
  }
}
 80054f0:	e078      	b.n	80055e4 <I2C_MasterReceive_RXNE+0x15a>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d074      	beq.n	80055e4 <I2C_MasterReceive_RXNE+0x15a>
 80054fa:	68fb      	ldr	r3, [r7, #12]
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d002      	beq.n	8005506 <I2C_MasterReceive_RXNE+0x7c>
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d16e      	bne.n	80055e4 <I2C_MasterReceive_RXNE+0x15a>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005506:	6878      	ldr	r0, [r7, #4]
 8005508:	f001 f818 	bl	800653c <I2C_WaitOnSTOPRequestThroughIT>
 800550c:	4603      	mov	r3, r0
 800550e:	2b00      	cmp	r3, #0
 8005510:	d142      	bne.n	8005598 <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	681a      	ldr	r2, [r3, #0]
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005520:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	685a      	ldr	r2, [r3, #4]
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005530:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	681b      	ldr	r3, [r3, #0]
 8005536:	691a      	ldr	r2, [r3, #16]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800553c:	b2d2      	uxtb	r2, r2
 800553e:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005544:	1c5a      	adds	r2, r3, #1
 8005546:	687b      	ldr	r3, [r7, #4]
 8005548:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800554e:	b29b      	uxth	r3, r3
 8005550:	3b01      	subs	r3, #1
 8005552:	b29a      	uxth	r2, r3
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2220      	movs	r2, #32
 800555c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005566:	b2db      	uxtb	r3, r3
 8005568:	2b40      	cmp	r3, #64	; 0x40
 800556a:	d10a      	bne.n	8005582 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2200      	movs	r2, #0
 8005570:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	2200      	movs	r2, #0
 8005578:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f7ff fdd4 	bl	8005128 <HAL_I2C_MemRxCpltCallback>
}
 8005580:	e030      	b.n	80055e4 <I2C_MasterReceive_RXNE+0x15a>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	2200      	movs	r2, #0
 8005586:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 800558a:	687b      	ldr	r3, [r7, #4]
 800558c:	2212      	movs	r2, #18
 800558e:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005590:	6878      	ldr	r0, [r7, #4]
 8005592:	f7ff fd89 	bl	80050a8 <HAL_I2C_MasterRxCpltCallback>
}
 8005596:	e025      	b.n	80055e4 <I2C_MasterReceive_RXNE+0x15a>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	685a      	ldr	r2, [r3, #4]
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80055a6:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	691a      	ldr	r2, [r3, #16]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055b2:	b2d2      	uxtb	r2, r2
 80055b4:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80055ba:	1c5a      	adds	r2, r3, #1
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055c4:	b29b      	uxth	r3, r3
 80055c6:	3b01      	subs	r3, #1
 80055c8:	b29a      	uxth	r2, r3
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	2220      	movs	r2, #32
 80055d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	2200      	movs	r2, #0
 80055da:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 80055de:	6878      	ldr	r0, [r7, #4]
 80055e0:	f7ff fdac 	bl	800513c <HAL_I2C_ErrorCallback>
}
 80055e4:	bf00      	nop
 80055e6:	3710      	adds	r7, #16
 80055e8:	46bd      	mov	sp, r7
 80055ea:	bd80      	pop	{r7, pc}

080055ec <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f8:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80055fe:	b29b      	uxth	r3, r3
 8005600:	2b04      	cmp	r3, #4
 8005602:	d11b      	bne.n	800563c <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	685a      	ldr	r2, [r3, #4]
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005612:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	691a      	ldr	r2, [r3, #16]
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800561e:	b2d2      	uxtb	r2, r2
 8005620:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005626:	1c5a      	adds	r2, r3, #1
 8005628:	687b      	ldr	r3, [r7, #4]
 800562a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005630:	b29b      	uxth	r3, r3
 8005632:	3b01      	subs	r3, #1
 8005634:	b29a      	uxth	r2, r3
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 800563a:	e0bd      	b.n	80057b8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005640:	b29b      	uxth	r3, r3
 8005642:	2b03      	cmp	r3, #3
 8005644:	d129      	bne.n	800569a <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	685a      	ldr	r2, [r3, #4]
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005654:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005656:	68fb      	ldr	r3, [r7, #12]
 8005658:	2b04      	cmp	r3, #4
 800565a:	d00a      	beq.n	8005672 <I2C_MasterReceive_BTF+0x86>
 800565c:	68fb      	ldr	r3, [r7, #12]
 800565e:	2b02      	cmp	r3, #2
 8005660:	d007      	beq.n	8005672 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005662:	687b      	ldr	r3, [r7, #4]
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	681a      	ldr	r2, [r3, #0]
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005670:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	691a      	ldr	r2, [r3, #16]
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800567c:	b2d2      	uxtb	r2, r2
 800567e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005684:	1c5a      	adds	r2, r3, #1
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800568e:	b29b      	uxth	r3, r3
 8005690:	3b01      	subs	r3, #1
 8005692:	b29a      	uxth	r2, r3
 8005694:	687b      	ldr	r3, [r7, #4]
 8005696:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8005698:	e08e      	b.n	80057b8 <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800569e:	b29b      	uxth	r3, r3
 80056a0:	2b02      	cmp	r3, #2
 80056a2:	d176      	bne.n	8005792 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 80056a4:	68fb      	ldr	r3, [r7, #12]
 80056a6:	2b01      	cmp	r3, #1
 80056a8:	d002      	beq.n	80056b0 <I2C_MasterReceive_BTF+0xc4>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2b10      	cmp	r3, #16
 80056ae:	d108      	bne.n	80056c2 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	681a      	ldr	r2, [r3, #0]
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80056be:	601a      	str	r2, [r3, #0]
 80056c0:	e019      	b.n	80056f6 <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 80056c2:	68fb      	ldr	r3, [r7, #12]
 80056c4:	2b04      	cmp	r3, #4
 80056c6:	d002      	beq.n	80056ce <I2C_MasterReceive_BTF+0xe2>
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	2b02      	cmp	r3, #2
 80056cc:	d108      	bne.n	80056e0 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	681a      	ldr	r2, [r3, #0]
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80056dc:	601a      	str	r2, [r3, #0]
 80056de:	e00a      	b.n	80056f6 <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	2b10      	cmp	r3, #16
 80056e4:	d007      	beq.n	80056f6 <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681a      	ldr	r2, [r3, #0]
 80056ec:	687b      	ldr	r3, [r7, #4]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80056f4:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	691a      	ldr	r2, [r3, #16]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005700:	b2d2      	uxtb	r2, r2
 8005702:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005708:	1c5a      	adds	r2, r3, #1
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005712:	b29b      	uxth	r3, r3
 8005714:	3b01      	subs	r3, #1
 8005716:	b29a      	uxth	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681b      	ldr	r3, [r3, #0]
 8005720:	691a      	ldr	r2, [r3, #16]
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005726:	b2d2      	uxtb	r2, r2
 8005728:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 800572a:	687b      	ldr	r3, [r7, #4]
 800572c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800572e:	1c5a      	adds	r2, r3, #1
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005738:	b29b      	uxth	r3, r3
 800573a:	3b01      	subs	r3, #1
 800573c:	b29a      	uxth	r2, r3
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005742:	687b      	ldr	r3, [r7, #4]
 8005744:	681b      	ldr	r3, [r3, #0]
 8005746:	685a      	ldr	r2, [r3, #4]
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8005750:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8005752:	687b      	ldr	r3, [r7, #4]
 8005754:	2220      	movs	r2, #32
 8005756:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005760:	b2db      	uxtb	r3, r3
 8005762:	2b40      	cmp	r3, #64	; 0x40
 8005764:	d10a      	bne.n	800577c <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	2200      	movs	r2, #0
 800576a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	2200      	movs	r2, #0
 8005772:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8005774:	6878      	ldr	r0, [r7, #4]
 8005776:	f7ff fcd7 	bl	8005128 <HAL_I2C_MemRxCpltCallback>
}
 800577a:	e01d      	b.n	80057b8 <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800577c:	687b      	ldr	r3, [r7, #4]
 800577e:	2200      	movs	r2, #0
 8005780:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	2212      	movs	r2, #18
 8005788:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f7ff fc8c 	bl	80050a8 <HAL_I2C_MasterRxCpltCallback>
}
 8005790:	e012      	b.n	80057b8 <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	691a      	ldr	r2, [r3, #16]
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800579c:	b2d2      	uxtb	r2, r2
 800579e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 80057a0:	687b      	ldr	r3, [r7, #4]
 80057a2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057a4:	1c5a      	adds	r2, r3, #1
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80057ae:	b29b      	uxth	r3, r3
 80057b0:	3b01      	subs	r3, #1
 80057b2:	b29a      	uxth	r2, r3
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 80057b8:	bf00      	nop
 80057ba:	3710      	adds	r7, #16
 80057bc:	46bd      	mov	sp, r7
 80057be:	bd80      	pop	{r7, pc}

080057c0 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b083      	sub	sp, #12
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80057ce:	b2db      	uxtb	r3, r3
 80057d0:	2b40      	cmp	r3, #64	; 0x40
 80057d2:	d117      	bne.n	8005804 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80057d8:	2b00      	cmp	r3, #0
 80057da:	d109      	bne.n	80057f0 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057e0:	b2db      	uxtb	r3, r3
 80057e2:	461a      	mov	r2, r3
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80057ec:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80057ee:	e067      	b.n	80058c0 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057f4:	b2db      	uxtb	r3, r3
 80057f6:	f043 0301 	orr.w	r3, r3, #1
 80057fa:	b2da      	uxtb	r2, r3
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	681b      	ldr	r3, [r3, #0]
 8005800:	611a      	str	r2, [r3, #16]
}
 8005802:	e05d      	b.n	80058c0 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	691b      	ldr	r3, [r3, #16]
 8005808:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800580c:	d133      	bne.n	8005876 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 800580e:	687b      	ldr	r3, [r7, #4]
 8005810:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005814:	b2db      	uxtb	r3, r3
 8005816:	2b21      	cmp	r3, #33	; 0x21
 8005818:	d109      	bne.n	800582e <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800581a:	687b      	ldr	r3, [r7, #4]
 800581c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800581e:	b2db      	uxtb	r3, r3
 8005820:	461a      	mov	r2, r3
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 800582a:	611a      	str	r2, [r3, #16]
 800582c:	e008      	b.n	8005840 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005832:	b2db      	uxtb	r3, r3
 8005834:	f043 0301 	orr.w	r3, r3, #1
 8005838:	b2da      	uxtb	r2, r3
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005844:	2b00      	cmp	r3, #0
 8005846:	d004      	beq.n	8005852 <I2C_Master_SB+0x92>
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800584c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800584e:	2b00      	cmp	r3, #0
 8005850:	d108      	bne.n	8005864 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8005852:	687b      	ldr	r3, [r7, #4]
 8005854:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005856:	2b00      	cmp	r3, #0
 8005858:	d032      	beq.n	80058c0 <I2C_Master_SB+0x100>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800585e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005860:	2b00      	cmp	r3, #0
 8005862:	d02d      	beq.n	80058c0 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	681b      	ldr	r3, [r3, #0]
 8005868:	685a      	ldr	r2, [r3, #4]
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005872:	605a      	str	r2, [r3, #4]
}
 8005874:	e024      	b.n	80058c0 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800587a:	2b00      	cmp	r3, #0
 800587c:	d10e      	bne.n	800589c <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005882:	b29b      	uxth	r3, r3
 8005884:	11db      	asrs	r3, r3, #7
 8005886:	b2db      	uxtb	r3, r3
 8005888:	f003 0306 	and.w	r3, r3, #6
 800588c:	b2db      	uxtb	r3, r3
 800588e:	f063 030f 	orn	r3, r3, #15
 8005892:	b2da      	uxtb	r2, r3
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	611a      	str	r2, [r3, #16]
}
 800589a:	e011      	b.n	80058c0 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80058a0:	2b01      	cmp	r3, #1
 80058a2:	d10d      	bne.n	80058c0 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058a8:	b29b      	uxth	r3, r3
 80058aa:	11db      	asrs	r3, r3, #7
 80058ac:	b2db      	uxtb	r3, r3
 80058ae:	f003 0306 	and.w	r3, r3, #6
 80058b2:	b2db      	uxtb	r3, r3
 80058b4:	f063 030e 	orn	r3, r3, #14
 80058b8:	b2da      	uxtb	r2, r3
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	611a      	str	r2, [r3, #16]
}
 80058c0:	bf00      	nop
 80058c2:	370c      	adds	r7, #12
 80058c4:	46bd      	mov	sp, r7
 80058c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ca:	4770      	bx	lr

080058cc <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 80058cc:	b480      	push	{r7}
 80058ce:	b083      	sub	sp, #12
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058d8:	b2da      	uxtb	r2, r3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	611a      	str	r2, [r3, #16]

  if ((hi2c->hdmatx != NULL) || (hi2c->hdmarx != NULL))
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058e4:	2b00      	cmp	r3, #0
 80058e6:	d103      	bne.n	80058f0 <I2C_Master_ADD10+0x24>
 80058e8:	687b      	ldr	r3, [r7, #4]
 80058ea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058ec:	2b00      	cmp	r3, #0
 80058ee:	d011      	beq.n	8005914 <I2C_Master_ADD10+0x48>
  {
    if ((hi2c->hdmatx->XferCpltCallback != NULL) || (hi2c->hdmarx->XferCpltCallback != NULL))
 80058f0:	687b      	ldr	r3, [r7, #4]
 80058f2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80058f4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d104      	bne.n	8005904 <I2C_Master_ADD10+0x38>
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80058fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005900:	2b00      	cmp	r3, #0
 8005902:	d007      	beq.n	8005914 <I2C_Master_ADD10+0x48>
    {
      /* Enable DMA Request */
      SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	685a      	ldr	r2, [r3, #4]
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005912:	605a      	str	r2, [r3, #4]
    }
  }
}
 8005914:	bf00      	nop
 8005916:	370c      	adds	r7, #12
 8005918:	46bd      	mov	sp, r7
 800591a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800591e:	4770      	bx	lr

08005920 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8005920:	b480      	push	{r7}
 8005922:	b091      	sub	sp, #68	; 0x44
 8005924:	af00      	add	r7, sp, #0
 8005926:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800592e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005936:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8005938:	687b      	ldr	r3, [r7, #4]
 800593a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800593c:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005944:	b2db      	uxtb	r3, r3
 8005946:	2b22      	cmp	r3, #34	; 0x22
 8005948:	f040 8169 	bne.w	8005c1e <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005950:	2b00      	cmp	r3, #0
 8005952:	d10f      	bne.n	8005974 <I2C_Master_ADDR+0x54>
 8005954:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8005958:	2b40      	cmp	r3, #64	; 0x40
 800595a:	d10b      	bne.n	8005974 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800595c:	2300      	movs	r3, #0
 800595e:	633b      	str	r3, [r7, #48]	; 0x30
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	695b      	ldr	r3, [r3, #20]
 8005966:	633b      	str	r3, [r7, #48]	; 0x30
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	699b      	ldr	r3, [r3, #24]
 800596e:	633b      	str	r3, [r7, #48]	; 0x30
 8005970:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005972:	e160      	b.n	8005c36 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8005974:	687b      	ldr	r3, [r7, #4]
 8005976:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005978:	2b00      	cmp	r3, #0
 800597a:	d11d      	bne.n	80059b8 <I2C_Master_ADDR+0x98>
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	691b      	ldr	r3, [r3, #16]
 8005980:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8005984:	d118      	bne.n	80059b8 <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005986:	2300      	movs	r3, #0
 8005988:	62fb      	str	r3, [r7, #44]	; 0x2c
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	695b      	ldr	r3, [r3, #20]
 8005990:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	699b      	ldr	r3, [r3, #24]
 8005998:	62fb      	str	r3, [r7, #44]	; 0x2c
 800599a:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	681a      	ldr	r2, [r3, #0]
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80059aa:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80059b0:	1c5a      	adds	r2, r3, #1
 80059b2:	687b      	ldr	r3, [r7, #4]
 80059b4:	651a      	str	r2, [r3, #80]	; 0x50
 80059b6:	e13e      	b.n	8005c36 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059bc:	b29b      	uxth	r3, r3
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d113      	bne.n	80059ea <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80059c2:	2300      	movs	r3, #0
 80059c4:	62bb      	str	r3, [r7, #40]	; 0x28
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	681b      	ldr	r3, [r3, #0]
 80059ca:	695b      	ldr	r3, [r3, #20]
 80059cc:	62bb      	str	r3, [r7, #40]	; 0x28
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	681b      	ldr	r3, [r3, #0]
 80059d2:	699b      	ldr	r3, [r3, #24]
 80059d4:	62bb      	str	r3, [r7, #40]	; 0x28
 80059d6:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	681b      	ldr	r3, [r3, #0]
 80059dc:	681a      	ldr	r2, [r3, #0]
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80059e6:	601a      	str	r2, [r3, #0]
 80059e8:	e115      	b.n	8005c16 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80059ee:	b29b      	uxth	r3, r3
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	f040 808a 	bne.w	8005b0a <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80059f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80059f8:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80059fc:	d137      	bne.n	8005a6e <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	681a      	ldr	r2, [r3, #0]
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a0c:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	685b      	ldr	r3, [r3, #4]
 8005a14:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005a18:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005a1c:	d113      	bne.n	8005a46 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	681a      	ldr	r2, [r3, #0]
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005a2c:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a2e:	2300      	movs	r3, #0
 8005a30:	627b      	str	r3, [r7, #36]	; 0x24
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	695b      	ldr	r3, [r3, #20]
 8005a38:	627b      	str	r3, [r7, #36]	; 0x24
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	699b      	ldr	r3, [r3, #24]
 8005a40:	627b      	str	r3, [r7, #36]	; 0x24
 8005a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a44:	e0e7      	b.n	8005c16 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005a46:	2300      	movs	r3, #0
 8005a48:	623b      	str	r3, [r7, #32]
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	695b      	ldr	r3, [r3, #20]
 8005a50:	623b      	str	r3, [r7, #32]
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	623b      	str	r3, [r7, #32]
 8005a5a:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	681b      	ldr	r3, [r3, #0]
 8005a60:	681a      	ldr	r2, [r3, #0]
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005a6a:	601a      	str	r2, [r3, #0]
 8005a6c:	e0d3      	b.n	8005c16 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8005a6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a70:	2b08      	cmp	r3, #8
 8005a72:	d02e      	beq.n	8005ad2 <I2C_Master_ADDR+0x1b2>
 8005a74:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a76:	2b20      	cmp	r3, #32
 8005a78:	d02b      	beq.n	8005ad2 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8005a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005a7c:	2b12      	cmp	r3, #18
 8005a7e:	d102      	bne.n	8005a86 <I2C_Master_ADDR+0x166>
 8005a80:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d125      	bne.n	8005ad2 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a88:	2b04      	cmp	r3, #4
 8005a8a:	d00e      	beq.n	8005aaa <I2C_Master_ADDR+0x18a>
 8005a8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a8e:	2b02      	cmp	r3, #2
 8005a90:	d00b      	beq.n	8005aaa <I2C_Master_ADDR+0x18a>
 8005a92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005a94:	2b10      	cmp	r3, #16
 8005a96:	d008      	beq.n	8005aaa <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	681a      	ldr	r2, [r3, #0]
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	e007      	b.n	8005aba <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	681a      	ldr	r2, [r3, #0]
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005ab8:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005aba:	2300      	movs	r3, #0
 8005abc:	61fb      	str	r3, [r7, #28]
 8005abe:	687b      	ldr	r3, [r7, #4]
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	695b      	ldr	r3, [r3, #20]
 8005ac4:	61fb      	str	r3, [r7, #28]
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	699b      	ldr	r3, [r3, #24]
 8005acc:	61fb      	str	r3, [r7, #28]
 8005ace:	69fb      	ldr	r3, [r7, #28]
 8005ad0:	e0a1      	b.n	8005c16 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	681a      	ldr	r2, [r3, #0]
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	681b      	ldr	r3, [r3, #0]
 8005adc:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005ae0:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005ae2:	2300      	movs	r3, #0
 8005ae4:	61bb      	str	r3, [r7, #24]
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	695b      	ldr	r3, [r3, #20]
 8005aec:	61bb      	str	r3, [r7, #24]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	699b      	ldr	r3, [r3, #24]
 8005af4:	61bb      	str	r3, [r7, #24]
 8005af6:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	681b      	ldr	r3, [r3, #0]
 8005afc:	681a      	ldr	r2, [r3, #0]
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8005b06:	601a      	str	r2, [r3, #0]
 8005b08:	e085      	b.n	8005c16 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005b0e:	b29b      	uxth	r3, r3
 8005b10:	2b02      	cmp	r3, #2
 8005b12:	d14d      	bne.n	8005bb0 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8005b14:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b16:	2b04      	cmp	r3, #4
 8005b18:	d016      	beq.n	8005b48 <I2C_Master_ADDR+0x228>
 8005b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d013      	beq.n	8005b48 <I2C_Master_ADDR+0x228>
 8005b20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b22:	2b10      	cmp	r3, #16
 8005b24:	d010      	beq.n	8005b48 <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	681a      	ldr	r2, [r3, #0]
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005b34:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	681a      	ldr	r2, [r3, #0]
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	681b      	ldr	r3, [r3, #0]
 8005b40:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005b44:	601a      	str	r2, [r3, #0]
 8005b46:	e007      	b.n	8005b58 <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b48:	687b      	ldr	r3, [r7, #4]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	687b      	ldr	r3, [r7, #4]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005b56:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	685b      	ldr	r3, [r3, #4]
 8005b5e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005b62:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005b66:	d117      	bne.n	8005b98 <I2C_Master_ADDR+0x278>
 8005b68:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b6a:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005b6e:	d00b      	beq.n	8005b88 <I2C_Master_ADDR+0x268>
 8005b70:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b72:	2b01      	cmp	r3, #1
 8005b74:	d008      	beq.n	8005b88 <I2C_Master_ADDR+0x268>
 8005b76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b78:	2b08      	cmp	r3, #8
 8005b7a:	d005      	beq.n	8005b88 <I2C_Master_ADDR+0x268>
 8005b7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b7e:	2b10      	cmp	r3, #16
 8005b80:	d002      	beq.n	8005b88 <I2C_Master_ADDR+0x268>
 8005b82:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005b84:	2b20      	cmp	r3, #32
 8005b86:	d107      	bne.n	8005b98 <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005b88:	687b      	ldr	r3, [r7, #4]
 8005b8a:	681b      	ldr	r3, [r3, #0]
 8005b8c:	685a      	ldr	r2, [r3, #4]
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005b96:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b98:	2300      	movs	r3, #0
 8005b9a:	617b      	str	r3, [r7, #20]
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	695b      	ldr	r3, [r3, #20]
 8005ba2:	617b      	str	r3, [r7, #20]
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	681b      	ldr	r3, [r3, #0]
 8005ba8:	699b      	ldr	r3, [r3, #24]
 8005baa:	617b      	str	r3, [r7, #20]
 8005bac:	697b      	ldr	r3, [r7, #20]
 8005bae:	e032      	b.n	8005c16 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005bb0:	687b      	ldr	r3, [r7, #4]
 8005bb2:	681b      	ldr	r3, [r3, #0]
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8005bbe:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	685b      	ldr	r3, [r3, #4]
 8005bc6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005bca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005bce:	d117      	bne.n	8005c00 <I2C_Master_ADDR+0x2e0>
 8005bd0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bd2:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8005bd6:	d00b      	beq.n	8005bf0 <I2C_Master_ADDR+0x2d0>
 8005bd8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bda:	2b01      	cmp	r3, #1
 8005bdc:	d008      	beq.n	8005bf0 <I2C_Master_ADDR+0x2d0>
 8005bde:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be0:	2b08      	cmp	r3, #8
 8005be2:	d005      	beq.n	8005bf0 <I2C_Master_ADDR+0x2d0>
 8005be4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005be6:	2b10      	cmp	r3, #16
 8005be8:	d002      	beq.n	8005bf0 <I2C_Master_ADDR+0x2d0>
 8005bea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005bec:	2b20      	cmp	r3, #32
 8005bee:	d107      	bne.n	8005c00 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	685a      	ldr	r2, [r3, #4]
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8005bfe:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c00:	2300      	movs	r3, #0
 8005c02:	613b      	str	r3, [r7, #16]
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	695b      	ldr	r3, [r3, #20]
 8005c0a:	613b      	str	r3, [r7, #16]
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	699b      	ldr	r3, [r3, #24]
 8005c12:	613b      	str	r3, [r7, #16]
 8005c14:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2200      	movs	r2, #0
 8005c1a:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8005c1c:	e00b      	b.n	8005c36 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005c1e:	2300      	movs	r3, #0
 8005c20:	60fb      	str	r3, [r7, #12]
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	695b      	ldr	r3, [r3, #20]
 8005c28:	60fb      	str	r3, [r7, #12]
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	699b      	ldr	r3, [r3, #24]
 8005c30:	60fb      	str	r3, [r7, #12]
 8005c32:	68fb      	ldr	r3, [r7, #12]
}
 8005c34:	e7ff      	b.n	8005c36 <I2C_Master_ADDR+0x316>
 8005c36:	bf00      	nop
 8005c38:	3744      	adds	r7, #68	; 0x44
 8005c3a:	46bd      	mov	sp, r7
 8005c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c40:	4770      	bx	lr

08005c42 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8005c42:	b580      	push	{r7, lr}
 8005c44:	b084      	sub	sp, #16
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005c50:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005c52:	687b      	ldr	r3, [r7, #4]
 8005c54:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c56:	b29b      	uxth	r3, r3
 8005c58:	2b00      	cmp	r3, #0
 8005c5a:	d02b      	beq.n	8005cb4 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c60:	781a      	ldrb	r2, [r3, #0]
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c6c:	1c5a      	adds	r2, r3, #1
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c76:	b29b      	uxth	r3, r3
 8005c78:	3b01      	subs	r3, #1
 8005c7a:	b29a      	uxth	r2, r3
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c84:	b29b      	uxth	r3, r3
 8005c86:	2b00      	cmp	r3, #0
 8005c88:	d114      	bne.n	8005cb4 <I2C_SlaveTransmit_TXE+0x72>
 8005c8a:	7bfb      	ldrb	r3, [r7, #15]
 8005c8c:	2b29      	cmp	r3, #41	; 0x29
 8005c8e:	d111      	bne.n	8005cb4 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	685a      	ldr	r2, [r3, #4]
 8005c96:	687b      	ldr	r3, [r7, #4]
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005c9e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2221      	movs	r2, #33	; 0x21
 8005ca4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	2228      	movs	r2, #40	; 0x28
 8005caa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8005cae:	6878      	ldr	r0, [r7, #4]
 8005cb0:	f7ff fa04 	bl	80050bc <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005cb4:	bf00      	nop
 8005cb6:	3710      	adds	r7, #16
 8005cb8:	46bd      	mov	sp, r7
 8005cba:	bd80      	pop	{r7, pc}

08005cbc <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005cbc:	b480      	push	{r7}
 8005cbe:	b083      	sub	sp, #12
 8005cc0:	af00      	add	r7, sp, #0
 8005cc2:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cc8:	b29b      	uxth	r3, r3
 8005cca:	2b00      	cmp	r3, #0
 8005ccc:	d011      	beq.n	8005cf2 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cd2:	781a      	ldrb	r2, [r3, #0]
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005cde:	1c5a      	adds	r2, r3, #1
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ce8:	b29b      	uxth	r3, r3
 8005cea:	3b01      	subs	r3, #1
 8005cec:	b29a      	uxth	r2, r3
 8005cee:	687b      	ldr	r3, [r7, #4]
 8005cf0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005cf2:	bf00      	nop
 8005cf4:	370c      	adds	r7, #12
 8005cf6:	46bd      	mov	sp, r7
 8005cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cfc:	4770      	bx	lr

08005cfe <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005cfe:	b580      	push	{r7, lr}
 8005d00:	b084      	sub	sp, #16
 8005d02:	af00      	add	r7, sp, #0
 8005d04:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d0c:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d12:	b29b      	uxth	r3, r3
 8005d14:	2b00      	cmp	r3, #0
 8005d16:	d02c      	beq.n	8005d72 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	691a      	ldr	r2, [r3, #16]
 8005d1e:	687b      	ldr	r3, [r7, #4]
 8005d20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d22:	b2d2      	uxtb	r2, r2
 8005d24:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d2a:	1c5a      	adds	r2, r3, #1
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d34:	b29b      	uxth	r3, r3
 8005d36:	3b01      	subs	r3, #1
 8005d38:	b29a      	uxth	r2, r3
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005d3e:	687b      	ldr	r3, [r7, #4]
 8005d40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d114      	bne.n	8005d72 <I2C_SlaveReceive_RXNE+0x74>
 8005d48:	7bfb      	ldrb	r3, [r7, #15]
 8005d4a:	2b2a      	cmp	r3, #42	; 0x2a
 8005d4c:	d111      	bne.n	8005d72 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	685a      	ldr	r2, [r3, #4]
 8005d54:	687b      	ldr	r3, [r7, #4]
 8005d56:	681b      	ldr	r3, [r3, #0]
 8005d58:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005d5c:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8005d5e:	687b      	ldr	r3, [r7, #4]
 8005d60:	2222      	movs	r2, #34	; 0x22
 8005d62:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8005d64:	687b      	ldr	r3, [r7, #4]
 8005d66:	2228      	movs	r2, #40	; 0x28
 8005d68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8005d6c:	6878      	ldr	r0, [r7, #4]
 8005d6e:	f7ff f9af 	bl	80050d0 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8005d72:	bf00      	nop
 8005d74:	3710      	adds	r7, #16
 8005d76:	46bd      	mov	sp, r7
 8005d78:	bd80      	pop	{r7, pc}

08005d7a <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005d7a:	b480      	push	{r7}
 8005d7c:	b083      	sub	sp, #12
 8005d7e:	af00      	add	r7, sp, #0
 8005d80:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005d86:	b29b      	uxth	r3, r3
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d012      	beq.n	8005db2 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	691a      	ldr	r2, [r3, #16]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d96:	b2d2      	uxtb	r2, r2
 8005d98:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005d9e:	1c5a      	adds	r2, r3, #1
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005da8:	b29b      	uxth	r3, r3
 8005daa:	3b01      	subs	r3, #1
 8005dac:	b29a      	uxth	r2, r3
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8005db2:	bf00      	nop
 8005db4:	370c      	adds	r7, #12
 8005db6:	46bd      	mov	sp, r7
 8005db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dbc:	4770      	bx	lr

08005dbe <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8005dbe:	b580      	push	{r7, lr}
 8005dc0:	b084      	sub	sp, #16
 8005dc2:	af00      	add	r7, sp, #0
 8005dc4:	6078      	str	r0, [r7, #4]
 8005dc6:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 8005dc8:	2300      	movs	r3, #0
 8005dca:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005dd2:	b2db      	uxtb	r3, r3
 8005dd4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8005dd8:	2b28      	cmp	r3, #40	; 0x28
 8005dda:	d127      	bne.n	8005e2c <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	685a      	ldr	r2, [r3, #4]
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005dea:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	089b      	lsrs	r3, r3, #2
 8005df0:	f003 0301 	and.w	r3, r3, #1
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	d101      	bne.n	8005dfc <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 8005df8:	2301      	movs	r3, #1
 8005dfa:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8005dfc:	683b      	ldr	r3, [r7, #0]
 8005dfe:	09db      	lsrs	r3, r3, #7
 8005e00:	f003 0301 	and.w	r3, r3, #1
 8005e04:	2b00      	cmp	r3, #0
 8005e06:	d103      	bne.n	8005e10 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	81bb      	strh	r3, [r7, #12]
 8005e0e:	e002      	b.n	8005e16 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	699b      	ldr	r3, [r3, #24]
 8005e14:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	2200      	movs	r2, #0
 8005e1a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8005e1e:	89ba      	ldrh	r2, [r7, #12]
 8005e20:	7bfb      	ldrb	r3, [r7, #15]
 8005e22:	4619      	mov	r1, r3
 8005e24:	6878      	ldr	r0, [r7, #4]
 8005e26:	f7ff f95d 	bl	80050e4 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8005e2a:	e008      	b.n	8005e3e <I2C_Slave_ADDR+0x80>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8005e2c:	687b      	ldr	r3, [r7, #4]
 8005e2e:	681b      	ldr	r3, [r3, #0]
 8005e30:	f06f 0202 	mvn.w	r2, #2
 8005e34:	615a      	str	r2, [r3, #20]
    __HAL_UNLOCK(hi2c);
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	2200      	movs	r2, #0
 8005e3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8005e3e:	bf00      	nop
 8005e40:	3710      	adds	r7, #16
 8005e42:	46bd      	mov	sp, r7
 8005e44:	bd80      	pop	{r7, pc}
	...

08005e48 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8005e48:	b580      	push	{r7, lr}
 8005e4a:	b084      	sub	sp, #16
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e56:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8005e66:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8005e68:	2300      	movs	r3, #0
 8005e6a:	60bb      	str	r3, [r7, #8]
 8005e6c:	687b      	ldr	r3, [r7, #4]
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	60bb      	str	r3, [r7, #8]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	681a      	ldr	r2, [r3, #0]
 8005e7a:	687b      	ldr	r3, [r7, #4]
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	f042 0201 	orr.w	r2, r2, #1
 8005e82:	601a      	str	r2, [r3, #0]
 8005e84:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	681a      	ldr	r2, [r3, #0]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005e94:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	681b      	ldr	r3, [r3, #0]
 8005e9a:	685b      	ldr	r3, [r3, #4]
 8005e9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ea0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005ea4:	d172      	bne.n	8005f8c <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8005ea6:	7bfb      	ldrb	r3, [r7, #15]
 8005ea8:	2b22      	cmp	r3, #34	; 0x22
 8005eaa:	d002      	beq.n	8005eb2 <I2C_Slave_STOPF+0x6a>
 8005eac:	7bfb      	ldrb	r3, [r7, #15]
 8005eae:	2b2a      	cmp	r3, #42	; 0x2a
 8005eb0:	d135      	bne.n	8005f1e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	b29a      	uxth	r2, r3
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ec4:	b29b      	uxth	r3, r3
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d005      	beq.n	8005ed6 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005eca:	687b      	ldr	r3, [r7, #4]
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	f043 0204 	orr.w	r2, r3, #4
 8005ed2:	687b      	ldr	r3, [r7, #4]
 8005ed4:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	685a      	ldr	r2, [r3, #4]
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005ee4:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005ee6:	687b      	ldr	r3, [r7, #4]
 8005ee8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005eea:	4618      	mov	r0, r3
 8005eec:	f7fe facc 	bl	8004488 <HAL_DMA_GetState>
 8005ef0:	4603      	mov	r3, r0
 8005ef2:	2b01      	cmp	r3, #1
 8005ef4:	d049      	beq.n	8005f8a <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8005ef6:	687b      	ldr	r3, [r7, #4]
 8005ef8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005efa:	4a69      	ldr	r2, [pc, #420]	; (80060a0 <I2C_Slave_STOPF+0x258>)
 8005efc:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f02:	4618      	mov	r0, r3
 8005f04:	f7fe f914 	bl	8004130 <HAL_DMA_Abort_IT>
 8005f08:	4603      	mov	r3, r0
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d03d      	beq.n	8005f8a <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f12:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f14:	687a      	ldr	r2, [r7, #4]
 8005f16:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005f18:	4610      	mov	r0, r2
 8005f1a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005f1c:	e035      	b.n	8005f8a <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	685b      	ldr	r3, [r3, #4]
 8005f26:	b29a      	uxth	r2, r3
 8005f28:	687b      	ldr	r3, [r7, #4]
 8005f2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d005      	beq.n	8005f42 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f3a:	f043 0204 	orr.w	r2, r3, #4
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	685a      	ldr	r2, [r3, #4]
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005f50:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f56:	4618      	mov	r0, r3
 8005f58:	f7fe fa96 	bl	8004488 <HAL_DMA_GetState>
 8005f5c:	4603      	mov	r3, r0
 8005f5e:	2b01      	cmp	r3, #1
 8005f60:	d014      	beq.n	8005f8c <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005f62:	687b      	ldr	r3, [r7, #4]
 8005f64:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f66:	4a4e      	ldr	r2, [pc, #312]	; (80060a0 <I2C_Slave_STOPF+0x258>)
 8005f68:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f7fe f8de 	bl	8004130 <HAL_DMA_Abort_IT>
 8005f74:	4603      	mov	r3, r0
 8005f76:	2b00      	cmp	r3, #0
 8005f78:	d008      	beq.n	8005f8c <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f7e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005f80:	687a      	ldr	r2, [r7, #4]
 8005f82:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005f84:	4610      	mov	r0, r2
 8005f86:	4798      	blx	r3
 8005f88:	e000      	b.n	8005f8c <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005f8a:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005f90:	b29b      	uxth	r3, r3
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	d03e      	beq.n	8006014 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	681b      	ldr	r3, [r3, #0]
 8005f9a:	695b      	ldr	r3, [r3, #20]
 8005f9c:	f003 0304 	and.w	r3, r3, #4
 8005fa0:	2b04      	cmp	r3, #4
 8005fa2:	d112      	bne.n	8005fca <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	691a      	ldr	r2, [r3, #16]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fb6:	1c5a      	adds	r2, r3, #1
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	b29a      	uxth	r2, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	695b      	ldr	r3, [r3, #20]
 8005fd0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fd4:	2b40      	cmp	r3, #64	; 0x40
 8005fd6:	d112      	bne.n	8005ffe <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	691a      	ldr	r2, [r3, #16]
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fe2:	b2d2      	uxtb	r2, r2
 8005fe4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005fea:	1c5a      	adds	r2, r3, #1
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005ff4:	b29b      	uxth	r3, r3
 8005ff6:	3b01      	subs	r3, #1
 8005ff8:	b29a      	uxth	r2, r3
 8005ffa:	687b      	ldr	r3, [r7, #4]
 8005ffc:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 8005ffe:	687b      	ldr	r3, [r7, #4]
 8006000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8006002:	b29b      	uxth	r3, r3
 8006004:	2b00      	cmp	r3, #0
 8006006:	d005      	beq.n	8006014 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800600c:	f043 0204 	orr.w	r2, r3, #4
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006018:	2b00      	cmp	r3, #0
 800601a:	d003      	beq.n	8006024 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800601c:	6878      	ldr	r0, [r7, #4]
 800601e:	f000 f8b3 	bl	8006188 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8006022:	e039      	b.n	8006098 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8006024:	7bfb      	ldrb	r3, [r7, #15]
 8006026:	2b2a      	cmp	r3, #42	; 0x2a
 8006028:	d109      	bne.n	800603e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	2228      	movs	r2, #40	; 0x28
 8006034:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006038:	6878      	ldr	r0, [r7, #4]
 800603a:	f7ff f849 	bl	80050d0 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006044:	b2db      	uxtb	r3, r3
 8006046:	2b28      	cmp	r3, #40	; 0x28
 8006048:	d111      	bne.n	800606e <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	4a15      	ldr	r2, [pc, #84]	; (80060a4 <I2C_Slave_STOPF+0x25c>)
 800604e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 8006050:	687b      	ldr	r3, [r7, #4]
 8006052:	2200      	movs	r2, #0
 8006054:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	2220      	movs	r2, #32
 800605a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	2200      	movs	r2, #0
 8006062:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006066:	6878      	ldr	r0, [r7, #4]
 8006068:	f7ff f84a 	bl	8005100 <HAL_I2C_ListenCpltCallback>
}
 800606c:	e014      	b.n	8006098 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006072:	2b22      	cmp	r3, #34	; 0x22
 8006074:	d002      	beq.n	800607c <I2C_Slave_STOPF+0x234>
 8006076:	7bfb      	ldrb	r3, [r7, #15]
 8006078:	2b22      	cmp	r3, #34	; 0x22
 800607a:	d10d      	bne.n	8006098 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	2200      	movs	r2, #0
 8006080:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2220      	movs	r2, #32
 8006086:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	2200      	movs	r2, #0
 800608e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006092:	6878      	ldr	r0, [r7, #4]
 8006094:	f7ff f81c 	bl	80050d0 <HAL_I2C_SlaveRxCpltCallback>
}
 8006098:	bf00      	nop
 800609a:	3710      	adds	r7, #16
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}
 80060a0:	080063ed 	.word	0x080063ed
 80060a4:	ffff0000 	.word	0xffff0000

080060a8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80060a8:	b580      	push	{r7, lr}
 80060aa:	b084      	sub	sp, #16
 80060ac:	af00      	add	r7, sp, #0
 80060ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80060b6:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80060bc:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 80060be:	68bb      	ldr	r3, [r7, #8]
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d002      	beq.n	80060ca <I2C_Slave_AF+0x22>
 80060c4:	68bb      	ldr	r3, [r7, #8]
 80060c6:	2b20      	cmp	r3, #32
 80060c8:	d129      	bne.n	800611e <I2C_Slave_AF+0x76>
 80060ca:	7bfb      	ldrb	r3, [r7, #15]
 80060cc:	2b28      	cmp	r3, #40	; 0x28
 80060ce:	d126      	bne.n	800611e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	4a2c      	ldr	r2, [pc, #176]	; (8006184 <I2C_Slave_AF+0xdc>)
 80060d4:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	685a      	ldr	r2, [r3, #4]
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80060e4:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80060ee:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80060fe:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	2200      	movs	r2, #0
 8006104:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	2220      	movs	r2, #32
 800610a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800610e:	687b      	ldr	r3, [r7, #4]
 8006110:	2200      	movs	r2, #0
 8006112:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006116:	6878      	ldr	r0, [r7, #4]
 8006118:	f7fe fff2 	bl	8005100 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800611c:	e02e      	b.n	800617c <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800611e:	7bfb      	ldrb	r3, [r7, #15]
 8006120:	2b21      	cmp	r3, #33	; 0x21
 8006122:	d126      	bne.n	8006172 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	4a17      	ldr	r2, [pc, #92]	; (8006184 <I2C_Slave_AF+0xdc>)
 8006128:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	2221      	movs	r2, #33	; 0x21
 800612e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006130:	687b      	ldr	r3, [r7, #4]
 8006132:	2220      	movs	r2, #32
 8006134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	2200      	movs	r2, #0
 800613c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	681b      	ldr	r3, [r3, #0]
 8006144:	685a      	ldr	r2, [r3, #4]
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800614e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8006158:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	681b      	ldr	r3, [r3, #0]
 800615e:	681a      	ldr	r2, [r3, #0]
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006168:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800616a:	6878      	ldr	r0, [r7, #4]
 800616c:	f7fe ffa6 	bl	80050bc <HAL_I2C_SlaveTxCpltCallback>
}
 8006170:	e004      	b.n	800617c <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800617a:	615a      	str	r2, [r3, #20]
}
 800617c:	bf00      	nop
 800617e:	3710      	adds	r7, #16
 8006180:	46bd      	mov	sp, r7
 8006182:	bd80      	pop	{r7, pc}
 8006184:	ffff0000 	.word	0xffff0000

08006188 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006188:	b580      	push	{r7, lr}
 800618a:	b084      	sub	sp, #16
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006196:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006198:	687b      	ldr	r3, [r7, #4]
 800619a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800619e:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80061a0:	7bbb      	ldrb	r3, [r7, #14]
 80061a2:	2b10      	cmp	r3, #16
 80061a4:	d002      	beq.n	80061ac <I2C_ITError+0x24>
 80061a6:	7bbb      	ldrb	r3, [r7, #14]
 80061a8:	2b40      	cmp	r3, #64	; 0x40
 80061aa:	d10a      	bne.n	80061c2 <I2C_ITError+0x3a>
 80061ac:	7bfb      	ldrb	r3, [r7, #15]
 80061ae:	2b22      	cmp	r3, #34	; 0x22
 80061b0:	d107      	bne.n	80061c2 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	681a      	ldr	r2, [r3, #0]
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80061c0:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80061c2:	7bfb      	ldrb	r3, [r7, #15]
 80061c4:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80061c8:	2b28      	cmp	r3, #40	; 0x28
 80061ca:	d107      	bne.n	80061dc <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2228      	movs	r2, #40	; 0x28
 80061d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80061da:	e015      	b.n	8006208 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80061dc:	687b      	ldr	r3, [r7, #4]
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	685b      	ldr	r3, [r3, #4]
 80061e2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80061e6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80061ea:	d00a      	beq.n	8006202 <I2C_ITError+0x7a>
 80061ec:	7bfb      	ldrb	r3, [r7, #15]
 80061ee:	2b60      	cmp	r3, #96	; 0x60
 80061f0:	d007      	beq.n	8006202 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2220      	movs	r2, #32
 80061f6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	2200      	movs	r2, #0
 80061fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	2200      	movs	r2, #0
 8006206:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	685b      	ldr	r3, [r3, #4]
 800620e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006212:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006216:	d162      	bne.n	80062de <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006218:	687b      	ldr	r3, [r7, #4]
 800621a:	681b      	ldr	r3, [r3, #0]
 800621c:	685a      	ldr	r2, [r3, #4]
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006226:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800622c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b01      	cmp	r3, #1
 8006234:	d020      	beq.n	8006278 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800623a:	4a6a      	ldr	r2, [pc, #424]	; (80063e4 <I2C_ITError+0x25c>)
 800623c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006242:	4618      	mov	r0, r3
 8006244:	f7fd ff74 	bl	8004130 <HAL_DMA_Abort_IT>
 8006248:	4603      	mov	r3, r0
 800624a:	2b00      	cmp	r3, #0
 800624c:	f000 8089 	beq.w	8006362 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	681b      	ldr	r3, [r3, #0]
 8006254:	681a      	ldr	r2, [r3, #0]
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	681b      	ldr	r3, [r3, #0]
 800625a:	f022 0201 	bic.w	r2, r2, #1
 800625e:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	2220      	movs	r2, #32
 8006264:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800626c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800626e:	687a      	ldr	r2, [r7, #4]
 8006270:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006272:	4610      	mov	r0, r2
 8006274:	4798      	blx	r3
 8006276:	e074      	b.n	8006362 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800627c:	4a59      	ldr	r2, [pc, #356]	; (80063e4 <I2C_ITError+0x25c>)
 800627e:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006284:	4618      	mov	r0, r3
 8006286:	f7fd ff53 	bl	8004130 <HAL_DMA_Abort_IT>
 800628a:	4603      	mov	r3, r0
 800628c:	2b00      	cmp	r3, #0
 800628e:	d068      	beq.n	8006362 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	695b      	ldr	r3, [r3, #20]
 8006296:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800629a:	2b40      	cmp	r3, #64	; 0x40
 800629c:	d10b      	bne.n	80062b6 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	691a      	ldr	r2, [r3, #16]
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062a8:	b2d2      	uxtb	r2, r2
 80062aa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80062b0:	1c5a      	adds	r2, r3, #1
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	681a      	ldr	r2, [r3, #0]
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f022 0201 	bic.w	r2, r2, #1
 80062c4:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	2220      	movs	r2, #32
 80062ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80062d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80062d4:	687a      	ldr	r2, [r7, #4]
 80062d6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80062d8:	4610      	mov	r0, r2
 80062da:	4798      	blx	r3
 80062dc:	e041      	b.n	8006362 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062e4:	b2db      	uxtb	r3, r3
 80062e6:	2b60      	cmp	r3, #96	; 0x60
 80062e8:	d125      	bne.n	8006336 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	2220      	movs	r2, #32
 80062ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80062f2:	687b      	ldr	r3, [r7, #4]
 80062f4:	2200      	movs	r2, #0
 80062f6:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80062f8:	687b      	ldr	r3, [r7, #4]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	695b      	ldr	r3, [r3, #20]
 80062fe:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006302:	2b40      	cmp	r3, #64	; 0x40
 8006304:	d10b      	bne.n	800631e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	681b      	ldr	r3, [r3, #0]
 800630a:	691a      	ldr	r2, [r3, #16]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006310:	b2d2      	uxtb	r2, r2
 8006312:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006318:	1c5a      	adds	r2, r3, #1
 800631a:	687b      	ldr	r3, [r7, #4]
 800631c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f022 0201 	bic.w	r2, r2, #1
 800632c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800632e:	6878      	ldr	r0, [r7, #4]
 8006330:	f7fe ff0e 	bl	8005150 <HAL_I2C_AbortCpltCallback>
 8006334:	e015      	b.n	8006362 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	695b      	ldr	r3, [r3, #20]
 800633c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006340:	2b40      	cmp	r3, #64	; 0x40
 8006342:	d10b      	bne.n	800635c <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006344:	687b      	ldr	r3, [r7, #4]
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	691a      	ldr	r2, [r3, #16]
 800634a:	687b      	ldr	r3, [r7, #4]
 800634c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800634e:	b2d2      	uxtb	r2, r2
 8006350:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006356:	1c5a      	adds	r2, r3, #1
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 800635c:	6878      	ldr	r0, [r7, #4]
 800635e:	f7fe feed 	bl	800513c <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006362:	687b      	ldr	r3, [r7, #4]
 8006364:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006366:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006368:	68bb      	ldr	r3, [r7, #8]
 800636a:	f003 0301 	and.w	r3, r3, #1
 800636e:	2b00      	cmp	r3, #0
 8006370:	d10e      	bne.n	8006390 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006372:	68bb      	ldr	r3, [r7, #8]
 8006374:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006378:	2b00      	cmp	r3, #0
 800637a:	d109      	bne.n	8006390 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800637c:	68bb      	ldr	r3, [r7, #8]
 800637e:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006382:	2b00      	cmp	r3, #0
 8006384:	d104      	bne.n	8006390 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006386:	68bb      	ldr	r3, [r7, #8]
 8006388:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 800638c:	2b00      	cmp	r3, #0
 800638e:	d007      	beq.n	80063a0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	685a      	ldr	r2, [r3, #4]
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	681b      	ldr	r3, [r3, #0]
 800639a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800639e:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80063a0:	687b      	ldr	r3, [r7, #4]
 80063a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80063a6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ac:	f003 0304 	and.w	r3, r3, #4
 80063b0:	2b04      	cmp	r3, #4
 80063b2:	d113      	bne.n	80063dc <I2C_ITError+0x254>
 80063b4:	7bfb      	ldrb	r3, [r7, #15]
 80063b6:	2b28      	cmp	r3, #40	; 0x28
 80063b8:	d110      	bne.n	80063dc <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	4a0a      	ldr	r2, [pc, #40]	; (80063e8 <I2C_ITError+0x260>)
 80063be:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	2200      	movs	r2, #0
 80063c4:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2220      	movs	r2, #32
 80063ca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	2200      	movs	r2, #0
 80063d2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80063d6:	6878      	ldr	r0, [r7, #4]
 80063d8:	f7fe fe92 	bl	8005100 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80063dc:	bf00      	nop
 80063de:	3710      	adds	r7, #16
 80063e0:	46bd      	mov	sp, r7
 80063e2:	bd80      	pop	{r7, pc}
 80063e4:	080063ed 	.word	0x080063ed
 80063e8:	ffff0000 	.word	0xffff0000

080063ec <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80063ec:	b580      	push	{r7, lr}
 80063ee:	b086      	sub	sp, #24
 80063f0:	af00      	add	r7, sp, #0
 80063f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80063f4:	2300      	movs	r3, #0
 80063f6:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80063fc:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80063fe:	697b      	ldr	r3, [r7, #20]
 8006400:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006404:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8006406:	4b4b      	ldr	r3, [pc, #300]	; (8006534 <I2C_DMAAbort+0x148>)
 8006408:	681b      	ldr	r3, [r3, #0]
 800640a:	08db      	lsrs	r3, r3, #3
 800640c:	4a4a      	ldr	r2, [pc, #296]	; (8006538 <I2C_DMAAbort+0x14c>)
 800640e:	fba2 2303 	umull	r2, r3, r2, r3
 8006412:	0a1a      	lsrs	r2, r3, #8
 8006414:	4613      	mov	r3, r2
 8006416:	009b      	lsls	r3, r3, #2
 8006418:	4413      	add	r3, r2
 800641a:	00da      	lsls	r2, r3, #3
 800641c:	1ad3      	subs	r3, r2, r3
 800641e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2b00      	cmp	r3, #0
 8006424:	d106      	bne.n	8006434 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8006426:	697b      	ldr	r3, [r7, #20]
 8006428:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800642a:	f043 0220 	orr.w	r2, r3, #32
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8006432:	e00a      	b.n	800644a <I2C_DMAAbort+0x5e>
    }
    count--;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	3b01      	subs	r3, #1
 8006438:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800643a:	697b      	ldr	r3, [r7, #20]
 800643c:	681b      	ldr	r3, [r3, #0]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006444:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006448:	d0ea      	beq.n	8006420 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 800644a:	697b      	ldr	r3, [r7, #20]
 800644c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800644e:	2b00      	cmp	r3, #0
 8006450:	d003      	beq.n	800645a <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006452:	697b      	ldr	r3, [r7, #20]
 8006454:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006456:	2200      	movs	r2, #0
 8006458:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 800645a:	697b      	ldr	r3, [r7, #20]
 800645c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800645e:	2b00      	cmp	r3, #0
 8006460:	d003      	beq.n	800646a <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8006462:	697b      	ldr	r3, [r7, #20]
 8006464:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006466:	2200      	movs	r2, #0
 8006468:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800646a:	697b      	ldr	r3, [r7, #20]
 800646c:	681b      	ldr	r3, [r3, #0]
 800646e:	681a      	ldr	r2, [r3, #0]
 8006470:	697b      	ldr	r3, [r7, #20]
 8006472:	681b      	ldr	r3, [r3, #0]
 8006474:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006478:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 800647a:	697b      	ldr	r3, [r7, #20]
 800647c:	2200      	movs	r2, #0
 800647e:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8006480:	697b      	ldr	r3, [r7, #20]
 8006482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006484:	2b00      	cmp	r3, #0
 8006486:	d003      	beq.n	8006490 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8006488:	697b      	ldr	r3, [r7, #20]
 800648a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800648c:	2200      	movs	r2, #0
 800648e:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8006490:	697b      	ldr	r3, [r7, #20]
 8006492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006494:	2b00      	cmp	r3, #0
 8006496:	d003      	beq.n	80064a0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8006498:	697b      	ldr	r3, [r7, #20]
 800649a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800649c:	2200      	movs	r2, #0
 800649e:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	697b      	ldr	r3, [r7, #20]
 80064a8:	681b      	ldr	r3, [r3, #0]
 80064aa:	f022 0201 	bic.w	r2, r2, #1
 80064ae:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80064b0:	697b      	ldr	r3, [r7, #20]
 80064b2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80064b6:	b2db      	uxtb	r3, r3
 80064b8:	2b60      	cmp	r3, #96	; 0x60
 80064ba:	d10e      	bne.n	80064da <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80064bc:	697b      	ldr	r3, [r7, #20]
 80064be:	2220      	movs	r2, #32
 80064c0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80064c4:	697b      	ldr	r3, [r7, #20]
 80064c6:	2200      	movs	r2, #0
 80064c8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80064cc:	697b      	ldr	r3, [r7, #20]
 80064ce:	2200      	movs	r2, #0
 80064d0:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80064d2:	6978      	ldr	r0, [r7, #20]
 80064d4:	f7fe fe3c 	bl	8005150 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80064d8:	e027      	b.n	800652a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80064da:	7cfb      	ldrb	r3, [r7, #19]
 80064dc:	f003 0328 	and.w	r3, r3, #40	; 0x28
 80064e0:	2b28      	cmp	r3, #40	; 0x28
 80064e2:	d117      	bne.n	8006514 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80064e4:	697b      	ldr	r3, [r7, #20]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	681a      	ldr	r2, [r3, #0]
 80064ea:	697b      	ldr	r3, [r7, #20]
 80064ec:	681b      	ldr	r3, [r3, #0]
 80064ee:	f042 0201 	orr.w	r2, r2, #1
 80064f2:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80064f4:	697b      	ldr	r3, [r7, #20]
 80064f6:	681b      	ldr	r3, [r3, #0]
 80064f8:	681a      	ldr	r2, [r3, #0]
 80064fa:	697b      	ldr	r3, [r7, #20]
 80064fc:	681b      	ldr	r3, [r3, #0]
 80064fe:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8006502:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8006504:	697b      	ldr	r3, [r7, #20]
 8006506:	2200      	movs	r2, #0
 8006508:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800650a:	697b      	ldr	r3, [r7, #20]
 800650c:	2228      	movs	r2, #40	; 0x28
 800650e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8006512:	e007      	b.n	8006524 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8006514:	697b      	ldr	r3, [r7, #20]
 8006516:	2220      	movs	r2, #32
 8006518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800651c:	697b      	ldr	r3, [r7, #20]
 800651e:	2200      	movs	r2, #0
 8006520:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8006524:	6978      	ldr	r0, [r7, #20]
 8006526:	f7fe fe09 	bl	800513c <HAL_I2C_ErrorCallback>
}
 800652a:	bf00      	nop
 800652c:	3718      	adds	r7, #24
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	20000020 	.word	0x20000020
 8006538:	14f8b589 	.word	0x14f8b589

0800653c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 800653c:	b480      	push	{r7}
 800653e:	b085      	sub	sp, #20
 8006540:	af00      	add	r7, sp, #0
 8006542:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8006544:	2300      	movs	r3, #0
 8006546:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8006548:	4b13      	ldr	r3, [pc, #76]	; (8006598 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	08db      	lsrs	r3, r3, #3
 800654e:	4a13      	ldr	r2, [pc, #76]	; (800659c <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8006550:	fba2 2303 	umull	r2, r3, r2, r3
 8006554:	0a1a      	lsrs	r2, r3, #8
 8006556:	4613      	mov	r3, r2
 8006558:	009b      	lsls	r3, r3, #2
 800655a:	4413      	add	r3, r2
 800655c:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 800655e:	68fb      	ldr	r3, [r7, #12]
 8006560:	3b01      	subs	r3, #1
 8006562:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8006564:	68fb      	ldr	r3, [r7, #12]
 8006566:	2b00      	cmp	r3, #0
 8006568:	d107      	bne.n	800657a <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800656e:	f043 0220 	orr.w	r2, r3, #32
 8006572:	687b      	ldr	r3, [r7, #4]
 8006574:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8006576:	2301      	movs	r3, #1
 8006578:	e008      	b.n	800658c <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 800657a:	687b      	ldr	r3, [r7, #4]
 800657c:	681b      	ldr	r3, [r3, #0]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006584:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006588:	d0e9      	beq.n	800655e <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 800658a:	2300      	movs	r3, #0
}
 800658c:	4618      	mov	r0, r3
 800658e:	3714      	adds	r7, #20
 8006590:	46bd      	mov	sp, r7
 8006592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006596:	4770      	bx	lr
 8006598:	20000020 	.word	0x20000020
 800659c:	14f8b589 	.word	0x14f8b589

080065a0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functionnal XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80065a0:	b480      	push	{r7}
 80065a2:	b083      	sub	sp, #12
 80065a4:	af00      	add	r7, sp, #0
 80065a6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065ac:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80065b0:	d103      	bne.n	80065ba <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	2201      	movs	r2, #1
 80065b6:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 80065b8:	e007      	b.n	80065ca <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80065be:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80065c2:	d102      	bne.n	80065ca <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	2208      	movs	r2, #8
 80065c8:	62da      	str	r2, [r3, #44]	; 0x2c
}
 80065ca:	bf00      	nop
 80065cc:	370c      	adds	r7, #12
 80065ce:	46bd      	mov	sp, r7
 80065d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065d4:	4770      	bx	lr
	...

080065d8 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80065d8:	b580      	push	{r7, lr}
 80065da:	b086      	sub	sp, #24
 80065dc:	af00      	add	r7, sp, #0
 80065de:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	2b00      	cmp	r3, #0
 80065e4:	d101      	bne.n	80065ea <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	e25b      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f003 0301 	and.w	r3, r3, #1
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d075      	beq.n	80066e2 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80065f6:	4ba3      	ldr	r3, [pc, #652]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f003 030c 	and.w	r3, r3, #12
 80065fe:	2b04      	cmp	r3, #4
 8006600:	d00c      	beq.n	800661c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8006602:	4ba0      	ldr	r3, [pc, #640]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006604:	689b      	ldr	r3, [r3, #8]
 8006606:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800660a:	2b08      	cmp	r3, #8
 800660c:	d112      	bne.n	8006634 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800660e:	4b9d      	ldr	r3, [pc, #628]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006610:	685b      	ldr	r3, [r3, #4]
 8006612:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006616:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800661a:	d10b      	bne.n	8006634 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800661c:	4b99      	ldr	r3, [pc, #612]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800661e:	681b      	ldr	r3, [r3, #0]
 8006620:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006624:	2b00      	cmp	r3, #0
 8006626:	d05b      	beq.n	80066e0 <HAL_RCC_OscConfig+0x108>
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	2b00      	cmp	r3, #0
 800662e:	d157      	bne.n	80066e0 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8006630:	2301      	movs	r3, #1
 8006632:	e236      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	685b      	ldr	r3, [r3, #4]
 8006638:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800663c:	d106      	bne.n	800664c <HAL_RCC_OscConfig+0x74>
 800663e:	4b91      	ldr	r3, [pc, #580]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006640:	681b      	ldr	r3, [r3, #0]
 8006642:	4a90      	ldr	r2, [pc, #576]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006644:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006648:	6013      	str	r3, [r2, #0]
 800664a:	e01d      	b.n	8006688 <HAL_RCC_OscConfig+0xb0>
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	685b      	ldr	r3, [r3, #4]
 8006650:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006654:	d10c      	bne.n	8006670 <HAL_RCC_OscConfig+0x98>
 8006656:	4b8b      	ldr	r3, [pc, #556]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006658:	681b      	ldr	r3, [r3, #0]
 800665a:	4a8a      	ldr	r2, [pc, #552]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800665c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8006660:	6013      	str	r3, [r2, #0]
 8006662:	4b88      	ldr	r3, [pc, #544]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006664:	681b      	ldr	r3, [r3, #0]
 8006666:	4a87      	ldr	r2, [pc, #540]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006668:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800666c:	6013      	str	r3, [r2, #0]
 800666e:	e00b      	b.n	8006688 <HAL_RCC_OscConfig+0xb0>
 8006670:	4b84      	ldr	r3, [pc, #528]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006672:	681b      	ldr	r3, [r3, #0]
 8006674:	4a83      	ldr	r2, [pc, #524]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006676:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800667a:	6013      	str	r3, [r2, #0]
 800667c:	4b81      	ldr	r3, [pc, #516]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	4a80      	ldr	r2, [pc, #512]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006682:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006686:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006688:	687b      	ldr	r3, [r7, #4]
 800668a:	685b      	ldr	r3, [r3, #4]
 800668c:	2b00      	cmp	r3, #0
 800668e:	d013      	beq.n	80066b8 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006690:	f7fd fb08 	bl	8003ca4 <HAL_GetTick>
 8006694:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006696:	e008      	b.n	80066aa <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8006698:	f7fd fb04 	bl	8003ca4 <HAL_GetTick>
 800669c:	4602      	mov	r2, r0
 800669e:	693b      	ldr	r3, [r7, #16]
 80066a0:	1ad3      	subs	r3, r2, r3
 80066a2:	2b64      	cmp	r3, #100	; 0x64
 80066a4:	d901      	bls.n	80066aa <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80066a6:	2303      	movs	r3, #3
 80066a8:	e1fb      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80066aa:	4b76      	ldr	r3, [pc, #472]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d0f0      	beq.n	8006698 <HAL_RCC_OscConfig+0xc0>
 80066b6:	e014      	b.n	80066e2 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066b8:	f7fd faf4 	bl	8003ca4 <HAL_GetTick>
 80066bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066be:	e008      	b.n	80066d2 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80066c0:	f7fd faf0 	bl	8003ca4 <HAL_GetTick>
 80066c4:	4602      	mov	r2, r0
 80066c6:	693b      	ldr	r3, [r7, #16]
 80066c8:	1ad3      	subs	r3, r2, r3
 80066ca:	2b64      	cmp	r3, #100	; 0x64
 80066cc:	d901      	bls.n	80066d2 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80066ce:	2303      	movs	r3, #3
 80066d0:	e1e7      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80066d2:	4b6c      	ldr	r3, [pc, #432]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066d4:	681b      	ldr	r3, [r3, #0]
 80066d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80066da:	2b00      	cmp	r3, #0
 80066dc:	d1f0      	bne.n	80066c0 <HAL_RCC_OscConfig+0xe8>
 80066de:	e000      	b.n	80066e2 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80066e0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f003 0302 	and.w	r3, r3, #2
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d063      	beq.n	80067b6 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80066ee:	4b65      	ldr	r3, [pc, #404]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066f0:	689b      	ldr	r3, [r3, #8]
 80066f2:	f003 030c 	and.w	r3, r3, #12
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d00b      	beq.n	8006712 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80066fa:	4b62      	ldr	r3, [pc, #392]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80066fc:	689b      	ldr	r3, [r3, #8]
 80066fe:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8006702:	2b08      	cmp	r3, #8
 8006704:	d11c      	bne.n	8006740 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006706:	4b5f      	ldr	r3, [pc, #380]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006708:	685b      	ldr	r3, [r3, #4]
 800670a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800670e:	2b00      	cmp	r3, #0
 8006710:	d116      	bne.n	8006740 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8006712:	4b5c      	ldr	r3, [pc, #368]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006714:	681b      	ldr	r3, [r3, #0]
 8006716:	f003 0302 	and.w	r3, r3, #2
 800671a:	2b00      	cmp	r3, #0
 800671c:	d005      	beq.n	800672a <HAL_RCC_OscConfig+0x152>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	68db      	ldr	r3, [r3, #12]
 8006722:	2b01      	cmp	r3, #1
 8006724:	d001      	beq.n	800672a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8006726:	2301      	movs	r3, #1
 8006728:	e1bb      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800672a:	4b56      	ldr	r3, [pc, #344]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	691b      	ldr	r3, [r3, #16]
 8006736:	00db      	lsls	r3, r3, #3
 8006738:	4952      	ldr	r1, [pc, #328]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800673a:	4313      	orrs	r3, r2
 800673c:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800673e:	e03a      	b.n	80067b6 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	68db      	ldr	r3, [r3, #12]
 8006744:	2b00      	cmp	r3, #0
 8006746:	d020      	beq.n	800678a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006748:	4b4f      	ldr	r3, [pc, #316]	; (8006888 <HAL_RCC_OscConfig+0x2b0>)
 800674a:	2201      	movs	r2, #1
 800674c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800674e:	f7fd faa9 	bl	8003ca4 <HAL_GetTick>
 8006752:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006754:	e008      	b.n	8006768 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006756:	f7fd faa5 	bl	8003ca4 <HAL_GetTick>
 800675a:	4602      	mov	r2, r0
 800675c:	693b      	ldr	r3, [r7, #16]
 800675e:	1ad3      	subs	r3, r2, r3
 8006760:	2b02      	cmp	r3, #2
 8006762:	d901      	bls.n	8006768 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8006764:	2303      	movs	r3, #3
 8006766:	e19c      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006768:	4b46      	ldr	r3, [pc, #280]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f003 0302 	and.w	r3, r3, #2
 8006770:	2b00      	cmp	r3, #0
 8006772:	d0f0      	beq.n	8006756 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006774:	4b43      	ldr	r3, [pc, #268]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800677c:	687b      	ldr	r3, [r7, #4]
 800677e:	691b      	ldr	r3, [r3, #16]
 8006780:	00db      	lsls	r3, r3, #3
 8006782:	4940      	ldr	r1, [pc, #256]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006784:	4313      	orrs	r3, r2
 8006786:	600b      	str	r3, [r1, #0]
 8006788:	e015      	b.n	80067b6 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800678a:	4b3f      	ldr	r3, [pc, #252]	; (8006888 <HAL_RCC_OscConfig+0x2b0>)
 800678c:	2200      	movs	r2, #0
 800678e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006790:	f7fd fa88 	bl	8003ca4 <HAL_GetTick>
 8006794:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006796:	e008      	b.n	80067aa <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8006798:	f7fd fa84 	bl	8003ca4 <HAL_GetTick>
 800679c:	4602      	mov	r2, r0
 800679e:	693b      	ldr	r3, [r7, #16]
 80067a0:	1ad3      	subs	r3, r2, r3
 80067a2:	2b02      	cmp	r3, #2
 80067a4:	d901      	bls.n	80067aa <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	e17b      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80067aa:	4b36      	ldr	r3, [pc, #216]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	f003 0302 	and.w	r3, r3, #2
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1f0      	bne.n	8006798 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	f003 0308 	and.w	r3, r3, #8
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d030      	beq.n	8006824 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	2b00      	cmp	r3, #0
 80067c8:	d016      	beq.n	80067f8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80067ca:	4b30      	ldr	r3, [pc, #192]	; (800688c <HAL_RCC_OscConfig+0x2b4>)
 80067cc:	2201      	movs	r2, #1
 80067ce:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067d0:	f7fd fa68 	bl	8003ca4 <HAL_GetTick>
 80067d4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067d6:	e008      	b.n	80067ea <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80067d8:	f7fd fa64 	bl	8003ca4 <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	693b      	ldr	r3, [r7, #16]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d901      	bls.n	80067ea <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e15b      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80067ea:	4b26      	ldr	r3, [pc, #152]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 80067ec:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80067ee:	f003 0302 	and.w	r3, r3, #2
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d0f0      	beq.n	80067d8 <HAL_RCC_OscConfig+0x200>
 80067f6:	e015      	b.n	8006824 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80067f8:	4b24      	ldr	r3, [pc, #144]	; (800688c <HAL_RCC_OscConfig+0x2b4>)
 80067fa:	2200      	movs	r2, #0
 80067fc:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80067fe:	f7fd fa51 	bl	8003ca4 <HAL_GetTick>
 8006802:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006804:	e008      	b.n	8006818 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8006806:	f7fd fa4d 	bl	8003ca4 <HAL_GetTick>
 800680a:	4602      	mov	r2, r0
 800680c:	693b      	ldr	r3, [r7, #16]
 800680e:	1ad3      	subs	r3, r2, r3
 8006810:	2b02      	cmp	r3, #2
 8006812:	d901      	bls.n	8006818 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8006814:	2303      	movs	r3, #3
 8006816:	e144      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8006818:	4b1a      	ldr	r3, [pc, #104]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800681a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800681c:	f003 0302 	and.w	r3, r3, #2
 8006820:	2b00      	cmp	r3, #0
 8006822:	d1f0      	bne.n	8006806 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006824:	687b      	ldr	r3, [r7, #4]
 8006826:	681b      	ldr	r3, [r3, #0]
 8006828:	f003 0304 	and.w	r3, r3, #4
 800682c:	2b00      	cmp	r3, #0
 800682e:	f000 80a0 	beq.w	8006972 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006832:	2300      	movs	r3, #0
 8006834:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8006836:	4b13      	ldr	r3, [pc, #76]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006838:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800683a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800683e:	2b00      	cmp	r3, #0
 8006840:	d10f      	bne.n	8006862 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006842:	2300      	movs	r3, #0
 8006844:	60bb      	str	r3, [r7, #8]
 8006846:	4b0f      	ldr	r3, [pc, #60]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006848:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800684a:	4a0e      	ldr	r2, [pc, #56]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 800684c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006850:	6413      	str	r3, [r2, #64]	; 0x40
 8006852:	4b0c      	ldr	r3, [pc, #48]	; (8006884 <HAL_RCC_OscConfig+0x2ac>)
 8006854:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800685a:	60bb      	str	r3, [r7, #8]
 800685c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800685e:	2301      	movs	r3, #1
 8006860:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006862:	4b0b      	ldr	r3, [pc, #44]	; (8006890 <HAL_RCC_OscConfig+0x2b8>)
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800686a:	2b00      	cmp	r3, #0
 800686c:	d121      	bne.n	80068b2 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800686e:	4b08      	ldr	r3, [pc, #32]	; (8006890 <HAL_RCC_OscConfig+0x2b8>)
 8006870:	681b      	ldr	r3, [r3, #0]
 8006872:	4a07      	ldr	r2, [pc, #28]	; (8006890 <HAL_RCC_OscConfig+0x2b8>)
 8006874:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006878:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800687a:	f7fd fa13 	bl	8003ca4 <HAL_GetTick>
 800687e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006880:	e011      	b.n	80068a6 <HAL_RCC_OscConfig+0x2ce>
 8006882:	bf00      	nop
 8006884:	40023800 	.word	0x40023800
 8006888:	42470000 	.word	0x42470000
 800688c:	42470e80 	.word	0x42470e80
 8006890:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006894:	f7fd fa06 	bl	8003ca4 <HAL_GetTick>
 8006898:	4602      	mov	r2, r0
 800689a:	693b      	ldr	r3, [r7, #16]
 800689c:	1ad3      	subs	r3, r2, r3
 800689e:	2b02      	cmp	r3, #2
 80068a0:	d901      	bls.n	80068a6 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80068a2:	2303      	movs	r3, #3
 80068a4:	e0fd      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80068a6:	4b81      	ldr	r3, [pc, #516]	; (8006aac <HAL_RCC_OscConfig+0x4d4>)
 80068a8:	681b      	ldr	r3, [r3, #0]
 80068aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80068ae:	2b00      	cmp	r3, #0
 80068b0:	d0f0      	beq.n	8006894 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	689b      	ldr	r3, [r3, #8]
 80068b6:	2b01      	cmp	r3, #1
 80068b8:	d106      	bne.n	80068c8 <HAL_RCC_OscConfig+0x2f0>
 80068ba:	4b7d      	ldr	r3, [pc, #500]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068bc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068be:	4a7c      	ldr	r2, [pc, #496]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068c0:	f043 0301 	orr.w	r3, r3, #1
 80068c4:	6713      	str	r3, [r2, #112]	; 0x70
 80068c6:	e01c      	b.n	8006902 <HAL_RCC_OscConfig+0x32a>
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	689b      	ldr	r3, [r3, #8]
 80068cc:	2b05      	cmp	r3, #5
 80068ce:	d10c      	bne.n	80068ea <HAL_RCC_OscConfig+0x312>
 80068d0:	4b77      	ldr	r3, [pc, #476]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068d4:	4a76      	ldr	r2, [pc, #472]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068d6:	f043 0304 	orr.w	r3, r3, #4
 80068da:	6713      	str	r3, [r2, #112]	; 0x70
 80068dc:	4b74      	ldr	r3, [pc, #464]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068e0:	4a73      	ldr	r2, [pc, #460]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068e2:	f043 0301 	orr.w	r3, r3, #1
 80068e6:	6713      	str	r3, [r2, #112]	; 0x70
 80068e8:	e00b      	b.n	8006902 <HAL_RCC_OscConfig+0x32a>
 80068ea:	4b71      	ldr	r3, [pc, #452]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068ee:	4a70      	ldr	r2, [pc, #448]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068f0:	f023 0301 	bic.w	r3, r3, #1
 80068f4:	6713      	str	r3, [r2, #112]	; 0x70
 80068f6:	4b6e      	ldr	r3, [pc, #440]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80068fa:	4a6d      	ldr	r2, [pc, #436]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80068fc:	f023 0304 	bic.w	r3, r3, #4
 8006900:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	689b      	ldr	r3, [r3, #8]
 8006906:	2b00      	cmp	r3, #0
 8006908:	d015      	beq.n	8006936 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800690a:	f7fd f9cb 	bl	8003ca4 <HAL_GetTick>
 800690e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006910:	e00a      	b.n	8006928 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8006912:	f7fd f9c7 	bl	8003ca4 <HAL_GetTick>
 8006916:	4602      	mov	r2, r0
 8006918:	693b      	ldr	r3, [r7, #16]
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006920:	4293      	cmp	r3, r2
 8006922:	d901      	bls.n	8006928 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e0bc      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8006928:	4b61      	ldr	r3, [pc, #388]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 800692a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800692c:	f003 0302 	and.w	r3, r3, #2
 8006930:	2b00      	cmp	r3, #0
 8006932:	d0ee      	beq.n	8006912 <HAL_RCC_OscConfig+0x33a>
 8006934:	e014      	b.n	8006960 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006936:	f7fd f9b5 	bl	8003ca4 <HAL_GetTick>
 800693a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800693c:	e00a      	b.n	8006954 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800693e:	f7fd f9b1 	bl	8003ca4 <HAL_GetTick>
 8006942:	4602      	mov	r2, r0
 8006944:	693b      	ldr	r3, [r7, #16]
 8006946:	1ad3      	subs	r3, r2, r3
 8006948:	f241 3288 	movw	r2, #5000	; 0x1388
 800694c:	4293      	cmp	r3, r2
 800694e:	d901      	bls.n	8006954 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8006950:	2303      	movs	r3, #3
 8006952:	e0a6      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8006954:	4b56      	ldr	r3, [pc, #344]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 8006956:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006958:	f003 0302 	and.w	r3, r3, #2
 800695c:	2b00      	cmp	r3, #0
 800695e:	d1ee      	bne.n	800693e <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006960:	7dfb      	ldrb	r3, [r7, #23]
 8006962:	2b01      	cmp	r3, #1
 8006964:	d105      	bne.n	8006972 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006966:	4b52      	ldr	r3, [pc, #328]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 8006968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800696a:	4a51      	ldr	r2, [pc, #324]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 800696c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006970:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	2b00      	cmp	r3, #0
 8006978:	f000 8092 	beq.w	8006aa0 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800697c:	4b4c      	ldr	r3, [pc, #304]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 800697e:	689b      	ldr	r3, [r3, #8]
 8006980:	f003 030c 	and.w	r3, r3, #12
 8006984:	2b08      	cmp	r3, #8
 8006986:	d05c      	beq.n	8006a42 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8006988:	687b      	ldr	r3, [r7, #4]
 800698a:	699b      	ldr	r3, [r3, #24]
 800698c:	2b02      	cmp	r3, #2
 800698e:	d141      	bne.n	8006a14 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006990:	4b48      	ldr	r3, [pc, #288]	; (8006ab4 <HAL_RCC_OscConfig+0x4dc>)
 8006992:	2200      	movs	r2, #0
 8006994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006996:	f7fd f985 	bl	8003ca4 <HAL_GetTick>
 800699a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800699c:	e008      	b.n	80069b0 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800699e:	f7fd f981 	bl	8003ca4 <HAL_GetTick>
 80069a2:	4602      	mov	r2, r0
 80069a4:	693b      	ldr	r3, [r7, #16]
 80069a6:	1ad3      	subs	r3, r2, r3
 80069a8:	2b02      	cmp	r3, #2
 80069aa:	d901      	bls.n	80069b0 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80069ac:	2303      	movs	r3, #3
 80069ae:	e078      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80069b0:	4b3f      	ldr	r3, [pc, #252]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069b8:	2b00      	cmp	r3, #0
 80069ba:	d1f0      	bne.n	800699e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	69da      	ldr	r2, [r3, #28]
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	6a1b      	ldr	r3, [r3, #32]
 80069c4:	431a      	orrs	r2, r3
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80069ca:	019b      	lsls	r3, r3, #6
 80069cc:	431a      	orrs	r2, r3
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069d2:	085b      	lsrs	r3, r3, #1
 80069d4:	3b01      	subs	r3, #1
 80069d6:	041b      	lsls	r3, r3, #16
 80069d8:	431a      	orrs	r2, r3
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80069de:	061b      	lsls	r3, r3, #24
 80069e0:	4933      	ldr	r1, [pc, #204]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 80069e2:	4313      	orrs	r3, r2
 80069e4:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80069e6:	4b33      	ldr	r3, [pc, #204]	; (8006ab4 <HAL_RCC_OscConfig+0x4dc>)
 80069e8:	2201      	movs	r2, #1
 80069ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80069ec:	f7fd f95a 	bl	8003ca4 <HAL_GetTick>
 80069f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80069f2:	e008      	b.n	8006a06 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80069f4:	f7fd f956 	bl	8003ca4 <HAL_GetTick>
 80069f8:	4602      	mov	r2, r0
 80069fa:	693b      	ldr	r3, [r7, #16]
 80069fc:	1ad3      	subs	r3, r2, r3
 80069fe:	2b02      	cmp	r3, #2
 8006a00:	d901      	bls.n	8006a06 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8006a02:	2303      	movs	r3, #3
 8006a04:	e04d      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006a06:	4b2a      	ldr	r3, [pc, #168]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 8006a08:	681b      	ldr	r3, [r3, #0]
 8006a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a0e:	2b00      	cmp	r3, #0
 8006a10:	d0f0      	beq.n	80069f4 <HAL_RCC_OscConfig+0x41c>
 8006a12:	e045      	b.n	8006aa0 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006a14:	4b27      	ldr	r3, [pc, #156]	; (8006ab4 <HAL_RCC_OscConfig+0x4dc>)
 8006a16:	2200      	movs	r2, #0
 8006a18:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006a1a:	f7fd f943 	bl	8003ca4 <HAL_GetTick>
 8006a1e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a20:	e008      	b.n	8006a34 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8006a22:	f7fd f93f 	bl	8003ca4 <HAL_GetTick>
 8006a26:	4602      	mov	r2, r0
 8006a28:	693b      	ldr	r3, [r7, #16]
 8006a2a:	1ad3      	subs	r3, r2, r3
 8006a2c:	2b02      	cmp	r3, #2
 8006a2e:	d901      	bls.n	8006a34 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8006a30:	2303      	movs	r3, #3
 8006a32:	e036      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006a34:	4b1e      	ldr	r3, [pc, #120]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d1f0      	bne.n	8006a22 <HAL_RCC_OscConfig+0x44a>
 8006a40:	e02e      	b.n	8006aa0 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006a42:	687b      	ldr	r3, [r7, #4]
 8006a44:	699b      	ldr	r3, [r3, #24]
 8006a46:	2b01      	cmp	r3, #1
 8006a48:	d101      	bne.n	8006a4e <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8006a4a:	2301      	movs	r3, #1
 8006a4c:	e029      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8006a4e:	4b18      	ldr	r3, [pc, #96]	; (8006ab0 <HAL_RCC_OscConfig+0x4d8>)
 8006a50:	685b      	ldr	r3, [r3, #4]
 8006a52:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	69db      	ldr	r3, [r3, #28]
 8006a5e:	429a      	cmp	r2, r3
 8006a60:	d11c      	bne.n	8006a9c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8006a68:	687b      	ldr	r3, [r7, #4]
 8006a6a:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a6c:	429a      	cmp	r2, r3
 8006a6e:	d115      	bne.n	8006a9c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006a70:	68fa      	ldr	r2, [r7, #12]
 8006a72:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8006a76:	4013      	ands	r3, r2
 8006a78:	687a      	ldr	r2, [r7, #4]
 8006a7a:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d10d      	bne.n	8006a9c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006a80:	68fb      	ldr	r3, [r7, #12]
 8006a82:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8006a8a:	429a      	cmp	r2, r3
 8006a8c:	d106      	bne.n	8006a9c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8006a94:	687b      	ldr	r3, [r7, #4]
 8006a96:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8006a98:	429a      	cmp	r2, r3
 8006a9a:	d001      	beq.n	8006aa0 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8006a9c:	2301      	movs	r3, #1
 8006a9e:	e000      	b.n	8006aa2 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8006aa0:	2300      	movs	r3, #0
}
 8006aa2:	4618      	mov	r0, r3
 8006aa4:	3718      	adds	r7, #24
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}
 8006aaa:	bf00      	nop
 8006aac:	40007000 	.word	0x40007000
 8006ab0:	40023800 	.word	0x40023800
 8006ab4:	42470060 	.word	0x42470060

08006ab8 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006ab8:	b580      	push	{r7, lr}
 8006aba:	b084      	sub	sp, #16
 8006abc:	af00      	add	r7, sp, #0
 8006abe:	6078      	str	r0, [r7, #4]
 8006ac0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006ac2:	687b      	ldr	r3, [r7, #4]
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d101      	bne.n	8006acc <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	e0cc      	b.n	8006c66 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006acc:	4b68      	ldr	r3, [pc, #416]	; (8006c70 <HAL_RCC_ClockConfig+0x1b8>)
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f003 030f 	and.w	r3, r3, #15
 8006ad4:	683a      	ldr	r2, [r7, #0]
 8006ad6:	429a      	cmp	r2, r3
 8006ad8:	d90c      	bls.n	8006af4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006ada:	4b65      	ldr	r3, [pc, #404]	; (8006c70 <HAL_RCC_ClockConfig+0x1b8>)
 8006adc:	683a      	ldr	r2, [r7, #0]
 8006ade:	b2d2      	uxtb	r2, r2
 8006ae0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ae2:	4b63      	ldr	r3, [pc, #396]	; (8006c70 <HAL_RCC_ClockConfig+0x1b8>)
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	f003 030f 	and.w	r3, r3, #15
 8006aea:	683a      	ldr	r2, [r7, #0]
 8006aec:	429a      	cmp	r2, r3
 8006aee:	d001      	beq.n	8006af4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006af0:	2301      	movs	r3, #1
 8006af2:	e0b8      	b.n	8006c66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006af4:	687b      	ldr	r3, [r7, #4]
 8006af6:	681b      	ldr	r3, [r3, #0]
 8006af8:	f003 0302 	and.w	r3, r3, #2
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d020      	beq.n	8006b42 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f003 0304 	and.w	r3, r3, #4
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d005      	beq.n	8006b18 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8006b0c:	4b59      	ldr	r3, [pc, #356]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b0e:	689b      	ldr	r3, [r3, #8]
 8006b10:	4a58      	ldr	r2, [pc, #352]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b12:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8006b16:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f003 0308 	and.w	r3, r3, #8
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d005      	beq.n	8006b30 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8006b24:	4b53      	ldr	r3, [pc, #332]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b26:	689b      	ldr	r3, [r3, #8]
 8006b28:	4a52      	ldr	r2, [pc, #328]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b2a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8006b2e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b30:	4b50      	ldr	r3, [pc, #320]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b32:	689b      	ldr	r3, [r3, #8]
 8006b34:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	689b      	ldr	r3, [r3, #8]
 8006b3c:	494d      	ldr	r1, [pc, #308]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006b42:	687b      	ldr	r3, [r7, #4]
 8006b44:	681b      	ldr	r3, [r3, #0]
 8006b46:	f003 0301 	and.w	r3, r3, #1
 8006b4a:	2b00      	cmp	r3, #0
 8006b4c:	d044      	beq.n	8006bd8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	685b      	ldr	r3, [r3, #4]
 8006b52:	2b01      	cmp	r3, #1
 8006b54:	d107      	bne.n	8006b66 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006b56:	4b47      	ldr	r3, [pc, #284]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b58:	681b      	ldr	r3, [r3, #0]
 8006b5a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d119      	bne.n	8006b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b62:	2301      	movs	r3, #1
 8006b64:	e07f      	b.n	8006c66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	685b      	ldr	r3, [r3, #4]
 8006b6a:	2b02      	cmp	r3, #2
 8006b6c:	d003      	beq.n	8006b76 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006b6e:	687b      	ldr	r3, [r7, #4]
 8006b70:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8006b72:	2b03      	cmp	r3, #3
 8006b74:	d107      	bne.n	8006b86 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006b76:	4b3f      	ldr	r3, [pc, #252]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006b7e:	2b00      	cmp	r3, #0
 8006b80:	d109      	bne.n	8006b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b82:	2301      	movs	r3, #1
 8006b84:	e06f      	b.n	8006c66 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006b86:	4b3b      	ldr	r3, [pc, #236]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 0302 	and.w	r3, r3, #2
 8006b8e:	2b00      	cmp	r3, #0
 8006b90:	d101      	bne.n	8006b96 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8006b92:	2301      	movs	r3, #1
 8006b94:	e067      	b.n	8006c66 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8006b96:	4b37      	ldr	r3, [pc, #220]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006b98:	689b      	ldr	r3, [r3, #8]
 8006b9a:	f023 0203 	bic.w	r2, r3, #3
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	685b      	ldr	r3, [r3, #4]
 8006ba2:	4934      	ldr	r1, [pc, #208]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006ba4:	4313      	orrs	r3, r2
 8006ba6:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006ba8:	f7fd f87c 	bl	8003ca4 <HAL_GetTick>
 8006bac:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bae:	e00a      	b.n	8006bc6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006bb0:	f7fd f878 	bl	8003ca4 <HAL_GetTick>
 8006bb4:	4602      	mov	r2, r0
 8006bb6:	68fb      	ldr	r3, [r7, #12]
 8006bb8:	1ad3      	subs	r3, r2, r3
 8006bba:	f241 3288 	movw	r2, #5000	; 0x1388
 8006bbe:	4293      	cmp	r3, r2
 8006bc0:	d901      	bls.n	8006bc6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8006bc2:	2303      	movs	r3, #3
 8006bc4:	e04f      	b.n	8006c66 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006bc6:	4b2b      	ldr	r3, [pc, #172]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006bc8:	689b      	ldr	r3, [r3, #8]
 8006bca:	f003 020c 	and.w	r2, r3, #12
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	685b      	ldr	r3, [r3, #4]
 8006bd2:	009b      	lsls	r3, r3, #2
 8006bd4:	429a      	cmp	r2, r3
 8006bd6:	d1eb      	bne.n	8006bb0 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006bd8:	4b25      	ldr	r3, [pc, #148]	; (8006c70 <HAL_RCC_ClockConfig+0x1b8>)
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f003 030f 	and.w	r3, r3, #15
 8006be0:	683a      	ldr	r2, [r7, #0]
 8006be2:	429a      	cmp	r2, r3
 8006be4:	d20c      	bcs.n	8006c00 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006be6:	4b22      	ldr	r3, [pc, #136]	; (8006c70 <HAL_RCC_ClockConfig+0x1b8>)
 8006be8:	683a      	ldr	r2, [r7, #0]
 8006bea:	b2d2      	uxtb	r2, r2
 8006bec:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006bee:	4b20      	ldr	r3, [pc, #128]	; (8006c70 <HAL_RCC_ClockConfig+0x1b8>)
 8006bf0:	681b      	ldr	r3, [r3, #0]
 8006bf2:	f003 030f 	and.w	r3, r3, #15
 8006bf6:	683a      	ldr	r2, [r7, #0]
 8006bf8:	429a      	cmp	r2, r3
 8006bfa:	d001      	beq.n	8006c00 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8006bfc:	2301      	movs	r3, #1
 8006bfe:	e032      	b.n	8006c66 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	f003 0304 	and.w	r3, r3, #4
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d008      	beq.n	8006c1e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006c0c:	4b19      	ldr	r3, [pc, #100]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c0e:	689b      	ldr	r3, [r3, #8]
 8006c10:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	68db      	ldr	r3, [r3, #12]
 8006c18:	4916      	ldr	r1, [pc, #88]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c1a:	4313      	orrs	r3, r2
 8006c1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	f003 0308 	and.w	r3, r3, #8
 8006c26:	2b00      	cmp	r3, #0
 8006c28:	d009      	beq.n	8006c3e <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006c2a:	4b12      	ldr	r3, [pc, #72]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c2c:	689b      	ldr	r3, [r3, #8]
 8006c2e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	691b      	ldr	r3, [r3, #16]
 8006c36:	00db      	lsls	r3, r3, #3
 8006c38:	490e      	ldr	r1, [pc, #56]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c3a:	4313      	orrs	r3, r2
 8006c3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8006c3e:	f000 f821 	bl	8006c84 <HAL_RCC_GetSysClockFreq>
 8006c42:	4601      	mov	r1, r0
 8006c44:	4b0b      	ldr	r3, [pc, #44]	; (8006c74 <HAL_RCC_ClockConfig+0x1bc>)
 8006c46:	689b      	ldr	r3, [r3, #8]
 8006c48:	091b      	lsrs	r3, r3, #4
 8006c4a:	f003 030f 	and.w	r3, r3, #15
 8006c4e:	4a0a      	ldr	r2, [pc, #40]	; (8006c78 <HAL_RCC_ClockConfig+0x1c0>)
 8006c50:	5cd3      	ldrb	r3, [r2, r3]
 8006c52:	fa21 f303 	lsr.w	r3, r1, r3
 8006c56:	4a09      	ldr	r2, [pc, #36]	; (8006c7c <HAL_RCC_ClockConfig+0x1c4>)
 8006c58:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8006c5a:	4b09      	ldr	r3, [pc, #36]	; (8006c80 <HAL_RCC_ClockConfig+0x1c8>)
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	4618      	mov	r0, r3
 8006c60:	f7fc ffdc 	bl	8003c1c <HAL_InitTick>

  return HAL_OK;
 8006c64:	2300      	movs	r3, #0
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3710      	adds	r7, #16
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	bd80      	pop	{r7, pc}
 8006c6e:	bf00      	nop
 8006c70:	40023c00 	.word	0x40023c00
 8006c74:	40023800 	.word	0x40023800
 8006c78:	08009fd8 	.word	0x08009fd8
 8006c7c:	20000020 	.word	0x20000020
 8006c80:	20000024 	.word	0x20000024

08006c84 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006c86:	b085      	sub	sp, #20
 8006c88:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8006c8a:	2300      	movs	r3, #0
 8006c8c:	607b      	str	r3, [r7, #4]
 8006c8e:	2300      	movs	r3, #0
 8006c90:	60fb      	str	r3, [r7, #12]
 8006c92:	2300      	movs	r3, #0
 8006c94:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8006c96:	2300      	movs	r3, #0
 8006c98:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006c9a:	4b63      	ldr	r3, [pc, #396]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006c9c:	689b      	ldr	r3, [r3, #8]
 8006c9e:	f003 030c 	and.w	r3, r3, #12
 8006ca2:	2b04      	cmp	r3, #4
 8006ca4:	d007      	beq.n	8006cb6 <HAL_RCC_GetSysClockFreq+0x32>
 8006ca6:	2b08      	cmp	r3, #8
 8006ca8:	d008      	beq.n	8006cbc <HAL_RCC_GetSysClockFreq+0x38>
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	f040 80b4 	bne.w	8006e18 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006cb0:	4b5e      	ldr	r3, [pc, #376]	; (8006e2c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006cb2:	60bb      	str	r3, [r7, #8]
       break;
 8006cb4:	e0b3      	b.n	8006e1e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006cb6:	4b5e      	ldr	r3, [pc, #376]	; (8006e30 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8006cb8:	60bb      	str	r3, [r7, #8]
      break;
 8006cba:	e0b0      	b.n	8006e1e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8006cbc:	4b5a      	ldr	r3, [pc, #360]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cbe:	685b      	ldr	r3, [r3, #4]
 8006cc0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8006cc4:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006cc6:	4b58      	ldr	r3, [pc, #352]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cc8:	685b      	ldr	r3, [r3, #4]
 8006cca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006cce:	2b00      	cmp	r3, #0
 8006cd0:	d04a      	beq.n	8006d68 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006cd2:	4b55      	ldr	r3, [pc, #340]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006cd4:	685b      	ldr	r3, [r3, #4]
 8006cd6:	099b      	lsrs	r3, r3, #6
 8006cd8:	f04f 0400 	mov.w	r4, #0
 8006cdc:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006ce0:	f04f 0200 	mov.w	r2, #0
 8006ce4:	ea03 0501 	and.w	r5, r3, r1
 8006ce8:	ea04 0602 	and.w	r6, r4, r2
 8006cec:	4629      	mov	r1, r5
 8006cee:	4632      	mov	r2, r6
 8006cf0:	f04f 0300 	mov.w	r3, #0
 8006cf4:	f04f 0400 	mov.w	r4, #0
 8006cf8:	0154      	lsls	r4, r2, #5
 8006cfa:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006cfe:	014b      	lsls	r3, r1, #5
 8006d00:	4619      	mov	r1, r3
 8006d02:	4622      	mov	r2, r4
 8006d04:	1b49      	subs	r1, r1, r5
 8006d06:	eb62 0206 	sbc.w	r2, r2, r6
 8006d0a:	f04f 0300 	mov.w	r3, #0
 8006d0e:	f04f 0400 	mov.w	r4, #0
 8006d12:	0194      	lsls	r4, r2, #6
 8006d14:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006d18:	018b      	lsls	r3, r1, #6
 8006d1a:	1a5b      	subs	r3, r3, r1
 8006d1c:	eb64 0402 	sbc.w	r4, r4, r2
 8006d20:	f04f 0100 	mov.w	r1, #0
 8006d24:	f04f 0200 	mov.w	r2, #0
 8006d28:	00e2      	lsls	r2, r4, #3
 8006d2a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006d2e:	00d9      	lsls	r1, r3, #3
 8006d30:	460b      	mov	r3, r1
 8006d32:	4614      	mov	r4, r2
 8006d34:	195b      	adds	r3, r3, r5
 8006d36:	eb44 0406 	adc.w	r4, r4, r6
 8006d3a:	f04f 0100 	mov.w	r1, #0
 8006d3e:	f04f 0200 	mov.w	r2, #0
 8006d42:	0262      	lsls	r2, r4, #9
 8006d44:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 8006d48:	0259      	lsls	r1, r3, #9
 8006d4a:	460b      	mov	r3, r1
 8006d4c:	4614      	mov	r4, r2
 8006d4e:	4618      	mov	r0, r3
 8006d50:	4621      	mov	r1, r4
 8006d52:	687b      	ldr	r3, [r7, #4]
 8006d54:	f04f 0400 	mov.w	r4, #0
 8006d58:	461a      	mov	r2, r3
 8006d5a:	4623      	mov	r3, r4
 8006d5c:	f7fa f806 	bl	8000d6c <__aeabi_uldivmod>
 8006d60:	4603      	mov	r3, r0
 8006d62:	460c      	mov	r4, r1
 8006d64:	60fb      	str	r3, [r7, #12]
 8006d66:	e049      	b.n	8006dfc <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006d68:	4b2f      	ldr	r3, [pc, #188]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006d6a:	685b      	ldr	r3, [r3, #4]
 8006d6c:	099b      	lsrs	r3, r3, #6
 8006d6e:	f04f 0400 	mov.w	r4, #0
 8006d72:	f240 11ff 	movw	r1, #511	; 0x1ff
 8006d76:	f04f 0200 	mov.w	r2, #0
 8006d7a:	ea03 0501 	and.w	r5, r3, r1
 8006d7e:	ea04 0602 	and.w	r6, r4, r2
 8006d82:	4629      	mov	r1, r5
 8006d84:	4632      	mov	r2, r6
 8006d86:	f04f 0300 	mov.w	r3, #0
 8006d8a:	f04f 0400 	mov.w	r4, #0
 8006d8e:	0154      	lsls	r4, r2, #5
 8006d90:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8006d94:	014b      	lsls	r3, r1, #5
 8006d96:	4619      	mov	r1, r3
 8006d98:	4622      	mov	r2, r4
 8006d9a:	1b49      	subs	r1, r1, r5
 8006d9c:	eb62 0206 	sbc.w	r2, r2, r6
 8006da0:	f04f 0300 	mov.w	r3, #0
 8006da4:	f04f 0400 	mov.w	r4, #0
 8006da8:	0194      	lsls	r4, r2, #6
 8006daa:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8006dae:	018b      	lsls	r3, r1, #6
 8006db0:	1a5b      	subs	r3, r3, r1
 8006db2:	eb64 0402 	sbc.w	r4, r4, r2
 8006db6:	f04f 0100 	mov.w	r1, #0
 8006dba:	f04f 0200 	mov.w	r2, #0
 8006dbe:	00e2      	lsls	r2, r4, #3
 8006dc0:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8006dc4:	00d9      	lsls	r1, r3, #3
 8006dc6:	460b      	mov	r3, r1
 8006dc8:	4614      	mov	r4, r2
 8006dca:	195b      	adds	r3, r3, r5
 8006dcc:	eb44 0406 	adc.w	r4, r4, r6
 8006dd0:	f04f 0100 	mov.w	r1, #0
 8006dd4:	f04f 0200 	mov.w	r2, #0
 8006dd8:	02a2      	lsls	r2, r4, #10
 8006dda:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8006dde:	0299      	lsls	r1, r3, #10
 8006de0:	460b      	mov	r3, r1
 8006de2:	4614      	mov	r4, r2
 8006de4:	4618      	mov	r0, r3
 8006de6:	4621      	mov	r1, r4
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	f04f 0400 	mov.w	r4, #0
 8006dee:	461a      	mov	r2, r3
 8006df0:	4623      	mov	r3, r4
 8006df2:	f7f9 ffbb 	bl	8000d6c <__aeabi_uldivmod>
 8006df6:	4603      	mov	r3, r0
 8006df8:	460c      	mov	r4, r1
 8006dfa:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8006dfc:	4b0a      	ldr	r3, [pc, #40]	; (8006e28 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8006dfe:	685b      	ldr	r3, [r3, #4]
 8006e00:	0c1b      	lsrs	r3, r3, #16
 8006e02:	f003 0303 	and.w	r3, r3, #3
 8006e06:	3301      	adds	r3, #1
 8006e08:	005b      	lsls	r3, r3, #1
 8006e0a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8006e0c:	68fa      	ldr	r2, [r7, #12]
 8006e0e:	683b      	ldr	r3, [r7, #0]
 8006e10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e14:	60bb      	str	r3, [r7, #8]
      break;
 8006e16:	e002      	b.n	8006e1e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006e18:	4b04      	ldr	r3, [pc, #16]	; (8006e2c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8006e1a:	60bb      	str	r3, [r7, #8]
      break;
 8006e1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006e1e:	68bb      	ldr	r3, [r7, #8]
}
 8006e20:	4618      	mov	r0, r3
 8006e22:	3714      	adds	r7, #20
 8006e24:	46bd      	mov	sp, r7
 8006e26:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e28:	40023800 	.word	0x40023800
 8006e2c:	00f42400 	.word	0x00f42400
 8006e30:	007a1200 	.word	0x007a1200

08006e34 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006e34:	b480      	push	{r7}
 8006e36:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006e38:	4b03      	ldr	r3, [pc, #12]	; (8006e48 <HAL_RCC_GetHCLKFreq+0x14>)
 8006e3a:	681b      	ldr	r3, [r3, #0]
}
 8006e3c:	4618      	mov	r0, r3
 8006e3e:	46bd      	mov	sp, r7
 8006e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e44:	4770      	bx	lr
 8006e46:	bf00      	nop
 8006e48:	20000020 	.word	0x20000020

08006e4c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006e4c:	b580      	push	{r7, lr}
 8006e4e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8006e50:	f7ff fff0 	bl	8006e34 <HAL_RCC_GetHCLKFreq>
 8006e54:	4601      	mov	r1, r0
 8006e56:	4b05      	ldr	r3, [pc, #20]	; (8006e6c <HAL_RCC_GetPCLK1Freq+0x20>)
 8006e58:	689b      	ldr	r3, [r3, #8]
 8006e5a:	0a9b      	lsrs	r3, r3, #10
 8006e5c:	f003 0307 	and.w	r3, r3, #7
 8006e60:	4a03      	ldr	r2, [pc, #12]	; (8006e70 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006e62:	5cd3      	ldrb	r3, [r2, r3]
 8006e64:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e68:	4618      	mov	r0, r3
 8006e6a:	bd80      	pop	{r7, pc}
 8006e6c:	40023800 	.word	0x40023800
 8006e70:	08009fe8 	.word	0x08009fe8

08006e74 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006e74:	b580      	push	{r7, lr}
 8006e76:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8006e78:	f7ff ffdc 	bl	8006e34 <HAL_RCC_GetHCLKFreq>
 8006e7c:	4601      	mov	r1, r0
 8006e7e:	4b05      	ldr	r3, [pc, #20]	; (8006e94 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006e80:	689b      	ldr	r3, [r3, #8]
 8006e82:	0b5b      	lsrs	r3, r3, #13
 8006e84:	f003 0307 	and.w	r3, r3, #7
 8006e88:	4a03      	ldr	r2, [pc, #12]	; (8006e98 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006e8a:	5cd3      	ldrb	r3, [r2, r3]
 8006e8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006e90:	4618      	mov	r0, r3
 8006e92:	bd80      	pop	{r7, pc}
 8006e94:	40023800 	.word	0x40023800
 8006e98:	08009fe8 	.word	0x08009fe8

08006e9c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8006e9c:	b580      	push	{r7, lr}
 8006e9e:	b082      	sub	sp, #8
 8006ea0:	af00      	add	r7, sp, #0
 8006ea2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	d101      	bne.n	8006eae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006eaa:	2301      	movs	r3, #1
 8006eac:	e01d      	b.n	8006eea <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006eb4:	b2db      	uxtb	r3, r3
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d106      	bne.n	8006ec8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	2200      	movs	r2, #0
 8006ebe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006ec2:	6878      	ldr	r0, [r7, #4]
 8006ec4:	f7fc fc4c 	bl	8003760 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	2202      	movs	r2, #2
 8006ecc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681a      	ldr	r2, [r3, #0]
 8006ed4:	687b      	ldr	r3, [r7, #4]
 8006ed6:	3304      	adds	r3, #4
 8006ed8:	4619      	mov	r1, r3
 8006eda:	4610      	mov	r0, r2
 8006edc:	f000 fc26 	bl	800772c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	2201      	movs	r2, #1
 8006ee4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006ee8:	2300      	movs	r3, #0
}
 8006eea:	4618      	mov	r0, r3
 8006eec:	3708      	adds	r7, #8
 8006eee:	46bd      	mov	sp, r7
 8006ef0:	bd80      	pop	{r7, pc}

08006ef2 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8006ef2:	b480      	push	{r7}
 8006ef4:	b085      	sub	sp, #20
 8006ef6:	af00      	add	r7, sp, #0
 8006ef8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	2202      	movs	r2, #2
 8006efe:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	689b      	ldr	r3, [r3, #8]
 8006f08:	f003 0307 	and.w	r3, r3, #7
 8006f0c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f0e:	68fb      	ldr	r3, [r7, #12]
 8006f10:	2b06      	cmp	r3, #6
 8006f12:	d007      	beq.n	8006f24 <HAL_TIM_Base_Start+0x32>
  {
    __HAL_TIM_ENABLE(htim);
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	681a      	ldr	r2, [r3, #0]
 8006f1a:	687b      	ldr	r3, [r7, #4]
 8006f1c:	681b      	ldr	r3, [r3, #0]
 8006f1e:	f042 0201 	orr.w	r2, r2, #1
 8006f22:	601a      	str	r2, [r3, #0]
  }

  /* Change the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	2201      	movs	r2, #1
 8006f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8006f2c:	2300      	movs	r3, #0
}
 8006f2e:	4618      	mov	r0, r3
 8006f30:	3714      	adds	r7, #20
 8006f32:	46bd      	mov	sp, r7
 8006f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f38:	4770      	bx	lr

08006f3a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006f3a:	b480      	push	{r7}
 8006f3c:	b085      	sub	sp, #20
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68da      	ldr	r2, [r3, #12]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f042 0201 	orr.w	r2, r2, #1
 8006f50:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	689b      	ldr	r3, [r3, #8]
 8006f58:	f003 0307 	and.w	r3, r3, #7
 8006f5c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006f5e:	68fb      	ldr	r3, [r7, #12]
 8006f60:	2b06      	cmp	r3, #6
 8006f62:	d007      	beq.n	8006f74 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681a      	ldr	r2, [r3, #0]
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	f042 0201 	orr.w	r2, r2, #1
 8006f72:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8006f74:	2300      	movs	r3, #0
}
 8006f76:	4618      	mov	r0, r3
 8006f78:	3714      	adds	r7, #20
 8006f7a:	46bd      	mov	sp, r7
 8006f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f80:	4770      	bx	lr

08006f82 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8006f82:	b580      	push	{r7, lr}
 8006f84:	b082      	sub	sp, #8
 8006f86:	af00      	add	r7, sp, #0
 8006f88:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d101      	bne.n	8006f94 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006f90:	2301      	movs	r3, #1
 8006f92:	e01d      	b.n	8006fd0 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006f9a:	b2db      	uxtb	r3, r3
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d106      	bne.n	8006fae <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	2200      	movs	r2, #0
 8006fa4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8006fa8:	6878      	ldr	r0, [r7, #4]
 8006faa:	f7fc fc1d 	bl	80037e8 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	2202      	movs	r2, #2
 8006fb2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	681a      	ldr	r2, [r3, #0]
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	3304      	adds	r3, #4
 8006fbe:	4619      	mov	r1, r3
 8006fc0:	4610      	mov	r0, r2
 8006fc2:	f000 fbb3 	bl	800772c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	2201      	movs	r2, #1
 8006fca:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006fce:	2300      	movs	r3, #0
}
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	3708      	adds	r7, #8
 8006fd4:	46bd      	mov	sp, r7
 8006fd6:	bd80      	pop	{r7, pc}

08006fd8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8006fd8:	b580      	push	{r7, lr}
 8006fda:	b084      	sub	sp, #16
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
 8006fe0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	2201      	movs	r2, #1
 8006fe8:	6839      	ldr	r1, [r7, #0]
 8006fea:	4618      	mov	r0, r3
 8006fec:	f000 fe44 	bl	8007c78 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	4a10      	ldr	r2, [pc, #64]	; (8007038 <HAL_TIM_PWM_Start+0x60>)
 8006ff6:	4293      	cmp	r3, r2
 8006ff8:	d107      	bne.n	800700a <HAL_TIM_PWM_Start+0x32>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007000:	687b      	ldr	r3, [r7, #4]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8007008:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	681b      	ldr	r3, [r3, #0]
 800700e:	689b      	ldr	r3, [r3, #8]
 8007010:	f003 0307 	and.w	r3, r3, #7
 8007014:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007016:	68fb      	ldr	r3, [r7, #12]
 8007018:	2b06      	cmp	r3, #6
 800701a:	d007      	beq.n	800702c <HAL_TIM_PWM_Start+0x54>
  {
    __HAL_TIM_ENABLE(htim);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	681b      	ldr	r3, [r3, #0]
 8007020:	681a      	ldr	r2, [r3, #0]
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	681b      	ldr	r3, [r3, #0]
 8007026:	f042 0201 	orr.w	r2, r2, #1
 800702a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800702c:	2300      	movs	r3, #0
}
 800702e:	4618      	mov	r0, r3
 8007030:	3710      	adds	r7, #16
 8007032:	46bd      	mov	sp, r7
 8007034:	bd80      	pop	{r7, pc}
 8007036:	bf00      	nop
 8007038:	40010000 	.word	0x40010000

0800703c <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b086      	sub	sp, #24
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
 8007044:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007046:	687b      	ldr	r3, [r7, #4]
 8007048:	2b00      	cmp	r3, #0
 800704a:	d101      	bne.n	8007050 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800704c:	2301      	movs	r3, #1
 800704e:	e083      	b.n	8007158 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007056:	b2db      	uxtb	r3, r3
 8007058:	2b00      	cmp	r3, #0
 800705a:	d106      	bne.n	800706a <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7fc fb33 	bl	80036d0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2202      	movs	r2, #2
 800706e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	687a      	ldr	r2, [r7, #4]
 800707a:	6812      	ldr	r2, [r2, #0]
 800707c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007080:	f023 0307 	bic.w	r3, r3, #7
 8007084:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	681a      	ldr	r2, [r3, #0]
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	3304      	adds	r3, #4
 800708e:	4619      	mov	r1, r3
 8007090:	4610      	mov	r0, r2
 8007092:	f000 fb4b 	bl	800772c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800709e:	687b      	ldr	r3, [r7, #4]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	6a1b      	ldr	r3, [r3, #32]
 80070ac:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 80070ae:	683b      	ldr	r3, [r7, #0]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	697a      	ldr	r2, [r7, #20]
 80070b4:	4313      	orrs	r3, r2
 80070b6:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80070b8:	693b      	ldr	r3, [r7, #16]
 80070ba:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80070be:	f023 0303 	bic.w	r3, r3, #3
 80070c2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	689a      	ldr	r2, [r3, #8]
 80070c8:	683b      	ldr	r3, [r7, #0]
 80070ca:	699b      	ldr	r3, [r3, #24]
 80070cc:	021b      	lsls	r3, r3, #8
 80070ce:	4313      	orrs	r3, r2
 80070d0:	693a      	ldr	r2, [r7, #16]
 80070d2:	4313      	orrs	r3, r2
 80070d4:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80070d6:	693b      	ldr	r3, [r7, #16]
 80070d8:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 80070dc:	f023 030c 	bic.w	r3, r3, #12
 80070e0:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80070e2:	693b      	ldr	r3, [r7, #16]
 80070e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80070e8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80070ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80070ee:	683b      	ldr	r3, [r7, #0]
 80070f0:	68da      	ldr	r2, [r3, #12]
 80070f2:	683b      	ldr	r3, [r7, #0]
 80070f4:	69db      	ldr	r3, [r3, #28]
 80070f6:	021b      	lsls	r3, r3, #8
 80070f8:	4313      	orrs	r3, r2
 80070fa:	693a      	ldr	r2, [r7, #16]
 80070fc:	4313      	orrs	r3, r2
 80070fe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8007100:	683b      	ldr	r3, [r7, #0]
 8007102:	691b      	ldr	r3, [r3, #16]
 8007104:	011a      	lsls	r2, r3, #4
 8007106:	683b      	ldr	r3, [r7, #0]
 8007108:	6a1b      	ldr	r3, [r3, #32]
 800710a:	031b      	lsls	r3, r3, #12
 800710c:	4313      	orrs	r3, r2
 800710e:	693a      	ldr	r2, [r7, #16]
 8007110:	4313      	orrs	r3, r2
 8007112:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800711a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800711c:	68fb      	ldr	r3, [r7, #12]
 800711e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8007122:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8007124:	683b      	ldr	r3, [r7, #0]
 8007126:	685a      	ldr	r2, [r3, #4]
 8007128:	683b      	ldr	r3, [r7, #0]
 800712a:	695b      	ldr	r3, [r3, #20]
 800712c:	011b      	lsls	r3, r3, #4
 800712e:	4313      	orrs	r3, r2
 8007130:	68fa      	ldr	r2, [r7, #12]
 8007132:	4313      	orrs	r3, r2
 8007134:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	697a      	ldr	r2, [r7, #20]
 800713c:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	693a      	ldr	r2, [r7, #16]
 8007144:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	681b      	ldr	r3, [r3, #0]
 800714a:	68fa      	ldr	r2, [r7, #12]
 800714c:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	2201      	movs	r2, #1
 8007152:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3718      	adds	r7, #24
 800715c:	46bd      	mov	sp, r7
 800715e:	bd80      	pop	{r7, pc}

08007160 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007160:	b580      	push	{r7, lr}
 8007162:	b082      	sub	sp, #8
 8007164:	af00      	add	r7, sp, #0
 8007166:	6078      	str	r0, [r7, #4]
 8007168:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 800716a:	683b      	ldr	r3, [r7, #0]
 800716c:	2b00      	cmp	r3, #0
 800716e:	d002      	beq.n	8007176 <HAL_TIM_Encoder_Start+0x16>
 8007170:	2b04      	cmp	r3, #4
 8007172:	d008      	beq.n	8007186 <HAL_TIM_Encoder_Start+0x26>
 8007174:	e00f      	b.n	8007196 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	681b      	ldr	r3, [r3, #0]
 800717a:	2201      	movs	r2, #1
 800717c:	2100      	movs	r1, #0
 800717e:	4618      	mov	r0, r3
 8007180:	f000 fd7a 	bl	8007c78 <TIM_CCxChannelCmd>
      break;
 8007184:	e016      	b.n	80071b4 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	2201      	movs	r2, #1
 800718c:	2104      	movs	r1, #4
 800718e:	4618      	mov	r0, r3
 8007190:	f000 fd72 	bl	8007c78 <TIM_CCxChannelCmd>
      break;
 8007194:	e00e      	b.n	80071b4 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	2201      	movs	r2, #1
 800719c:	2100      	movs	r1, #0
 800719e:	4618      	mov	r0, r3
 80071a0:	f000 fd6a 	bl	8007c78 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	681b      	ldr	r3, [r3, #0]
 80071a8:	2201      	movs	r2, #1
 80071aa:	2104      	movs	r1, #4
 80071ac:	4618      	mov	r0, r3
 80071ae:	f000 fd63 	bl	8007c78 <TIM_CCxChannelCmd>
      break;
 80071b2:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f042 0201 	orr.w	r2, r2, #1
 80071c2:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80071c4:	2300      	movs	r3, #0
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3708      	adds	r7, #8
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}

080071ce <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80071ce:	b580      	push	{r7, lr}
 80071d0:	b082      	sub	sp, #8
 80071d2:	af00      	add	r7, sp, #0
 80071d4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80071d6:	687b      	ldr	r3, [r7, #4]
 80071d8:	681b      	ldr	r3, [r3, #0]
 80071da:	691b      	ldr	r3, [r3, #16]
 80071dc:	f003 0302 	and.w	r3, r3, #2
 80071e0:	2b02      	cmp	r3, #2
 80071e2:	d122      	bne.n	800722a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	681b      	ldr	r3, [r3, #0]
 80071e8:	68db      	ldr	r3, [r3, #12]
 80071ea:	f003 0302 	and.w	r3, r3, #2
 80071ee:	2b02      	cmp	r3, #2
 80071f0:	d11b      	bne.n	800722a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	f06f 0202 	mvn.w	r2, #2
 80071fa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	2201      	movs	r2, #1
 8007200:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	681b      	ldr	r3, [r3, #0]
 8007206:	699b      	ldr	r3, [r3, #24]
 8007208:	f003 0303 	and.w	r3, r3, #3
 800720c:	2b00      	cmp	r3, #0
 800720e:	d003      	beq.n	8007218 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007210:	6878      	ldr	r0, [r7, #4]
 8007212:	f000 fa6c 	bl	80076ee <HAL_TIM_IC_CaptureCallback>
 8007216:	e005      	b.n	8007224 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 fa5e 	bl	80076da <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800721e:	6878      	ldr	r0, [r7, #4]
 8007220:	f000 fa6f 	bl	8007702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	2200      	movs	r2, #0
 8007228:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	681b      	ldr	r3, [r3, #0]
 800722e:	691b      	ldr	r3, [r3, #16]
 8007230:	f003 0304 	and.w	r3, r3, #4
 8007234:	2b04      	cmp	r3, #4
 8007236:	d122      	bne.n	800727e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	681b      	ldr	r3, [r3, #0]
 800723c:	68db      	ldr	r3, [r3, #12]
 800723e:	f003 0304 	and.w	r3, r3, #4
 8007242:	2b04      	cmp	r3, #4
 8007244:	d11b      	bne.n	800727e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	f06f 0204 	mvn.w	r2, #4
 800724e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2202      	movs	r2, #2
 8007254:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	699b      	ldr	r3, [r3, #24]
 800725c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007260:	2b00      	cmp	r3, #0
 8007262:	d003      	beq.n	800726c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007264:	6878      	ldr	r0, [r7, #4]
 8007266:	f000 fa42 	bl	80076ee <HAL_TIM_IC_CaptureCallback>
 800726a:	e005      	b.n	8007278 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800726c:	6878      	ldr	r0, [r7, #4]
 800726e:	f000 fa34 	bl	80076da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007272:	6878      	ldr	r0, [r7, #4]
 8007274:	f000 fa45 	bl	8007702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	2200      	movs	r2, #0
 800727c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	681b      	ldr	r3, [r3, #0]
 8007282:	691b      	ldr	r3, [r3, #16]
 8007284:	f003 0308 	and.w	r3, r3, #8
 8007288:	2b08      	cmp	r3, #8
 800728a:	d122      	bne.n	80072d2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	68db      	ldr	r3, [r3, #12]
 8007292:	f003 0308 	and.w	r3, r3, #8
 8007296:	2b08      	cmp	r3, #8
 8007298:	d11b      	bne.n	80072d2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f06f 0208 	mvn.w	r2, #8
 80072a2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80072a4:	687b      	ldr	r3, [r7, #4]
 80072a6:	2204      	movs	r2, #4
 80072a8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80072aa:	687b      	ldr	r3, [r7, #4]
 80072ac:	681b      	ldr	r3, [r3, #0]
 80072ae:	69db      	ldr	r3, [r3, #28]
 80072b0:	f003 0303 	and.w	r3, r3, #3
 80072b4:	2b00      	cmp	r3, #0
 80072b6:	d003      	beq.n	80072c0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80072b8:	6878      	ldr	r0, [r7, #4]
 80072ba:	f000 fa18 	bl	80076ee <HAL_TIM_IC_CaptureCallback>
 80072be:	e005      	b.n	80072cc <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 fa0a 	bl	80076da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80072c6:	6878      	ldr	r0, [r7, #4]
 80072c8:	f000 fa1b 	bl	8007702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2200      	movs	r2, #0
 80072d0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	681b      	ldr	r3, [r3, #0]
 80072d6:	691b      	ldr	r3, [r3, #16]
 80072d8:	f003 0310 	and.w	r3, r3, #16
 80072dc:	2b10      	cmp	r3, #16
 80072de:	d122      	bne.n	8007326 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	68db      	ldr	r3, [r3, #12]
 80072e6:	f003 0310 	and.w	r3, r3, #16
 80072ea:	2b10      	cmp	r3, #16
 80072ec:	d11b      	bne.n	8007326 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	681b      	ldr	r3, [r3, #0]
 80072f2:	f06f 0210 	mvn.w	r2, #16
 80072f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	2208      	movs	r2, #8
 80072fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	69db      	ldr	r3, [r3, #28]
 8007304:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007308:	2b00      	cmp	r3, #0
 800730a:	d003      	beq.n	8007314 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800730c:	6878      	ldr	r0, [r7, #4]
 800730e:	f000 f9ee 	bl	80076ee <HAL_TIM_IC_CaptureCallback>
 8007312:	e005      	b.n	8007320 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007314:	6878      	ldr	r0, [r7, #4]
 8007316:	f000 f9e0 	bl	80076da <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800731a:	6878      	ldr	r0, [r7, #4]
 800731c:	f000 f9f1 	bl	8007702 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	2200      	movs	r2, #0
 8007324:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	691b      	ldr	r3, [r3, #16]
 800732c:	f003 0301 	and.w	r3, r3, #1
 8007330:	2b01      	cmp	r3, #1
 8007332:	d10e      	bne.n	8007352 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	68db      	ldr	r3, [r3, #12]
 800733a:	f003 0301 	and.w	r3, r3, #1
 800733e:	2b01      	cmp	r3, #1
 8007340:	d107      	bne.n	8007352 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007342:	687b      	ldr	r3, [r7, #4]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f06f 0201 	mvn.w	r2, #1
 800734a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800734c:	6878      	ldr	r0, [r7, #4]
 800734e:	f7fa f9f9 	bl	8001744 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	691b      	ldr	r3, [r3, #16]
 8007358:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800735c:	2b80      	cmp	r3, #128	; 0x80
 800735e:	d10e      	bne.n	800737e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007360:	687b      	ldr	r3, [r7, #4]
 8007362:	681b      	ldr	r3, [r3, #0]
 8007364:	68db      	ldr	r3, [r3, #12]
 8007366:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800736a:	2b80      	cmp	r3, #128	; 0x80
 800736c:	d107      	bne.n	800737e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	681b      	ldr	r3, [r3, #0]
 8007372:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007376:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007378:	6878      	ldr	r0, [r7, #4]
 800737a:	f000 fd1b 	bl	8007db4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800737e:	687b      	ldr	r3, [r7, #4]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	691b      	ldr	r3, [r3, #16]
 8007384:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007388:	2b40      	cmp	r3, #64	; 0x40
 800738a:	d10e      	bne.n	80073aa <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	68db      	ldr	r3, [r3, #12]
 8007392:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007396:	2b40      	cmp	r3, #64	; 0x40
 8007398:	d107      	bne.n	80073aa <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80073a2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80073a4:	6878      	ldr	r0, [r7, #4]
 80073a6:	f000 f9b6 	bl	8007716 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80073aa:	687b      	ldr	r3, [r7, #4]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	691b      	ldr	r3, [r3, #16]
 80073b0:	f003 0320 	and.w	r3, r3, #32
 80073b4:	2b20      	cmp	r3, #32
 80073b6:	d10e      	bne.n	80073d6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	f003 0320 	and.w	r3, r3, #32
 80073c2:	2b20      	cmp	r3, #32
 80073c4:	d107      	bne.n	80073d6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	681b      	ldr	r3, [r3, #0]
 80073ca:	f06f 0220 	mvn.w	r2, #32
 80073ce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80073d0:	6878      	ldr	r0, [r7, #4]
 80073d2:	f000 fce5 	bl	8007da0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80073d6:	bf00      	nop
 80073d8:	3708      	adds	r7, #8
 80073da:	46bd      	mov	sp, r7
 80073dc:	bd80      	pop	{r7, pc}
	...

080073e0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80073e0:	b580      	push	{r7, lr}
 80073e2:	b084      	sub	sp, #16
 80073e4:	af00      	add	r7, sp, #0
 80073e6:	60f8      	str	r0, [r7, #12]
 80073e8:	60b9      	str	r1, [r7, #8]
 80073ea:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80073ec:	68fb      	ldr	r3, [r7, #12]
 80073ee:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80073f2:	2b01      	cmp	r3, #1
 80073f4:	d101      	bne.n	80073fa <HAL_TIM_PWM_ConfigChannel+0x1a>
 80073f6:	2302      	movs	r3, #2
 80073f8:	e0b4      	b.n	8007564 <HAL_TIM_PWM_ConfigChannel+0x184>
 80073fa:	68fb      	ldr	r3, [r7, #12]
 80073fc:	2201      	movs	r2, #1
 80073fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007402:	68fb      	ldr	r3, [r7, #12]
 8007404:	2202      	movs	r2, #2
 8007406:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	2b0c      	cmp	r3, #12
 800740e:	f200 809f 	bhi.w	8007550 <HAL_TIM_PWM_ConfigChannel+0x170>
 8007412:	a201      	add	r2, pc, #4	; (adr r2, 8007418 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8007414:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007418:	0800744d 	.word	0x0800744d
 800741c:	08007551 	.word	0x08007551
 8007420:	08007551 	.word	0x08007551
 8007424:	08007551 	.word	0x08007551
 8007428:	0800748d 	.word	0x0800748d
 800742c:	08007551 	.word	0x08007551
 8007430:	08007551 	.word	0x08007551
 8007434:	08007551 	.word	0x08007551
 8007438:	080074cf 	.word	0x080074cf
 800743c:	08007551 	.word	0x08007551
 8007440:	08007551 	.word	0x08007551
 8007444:	08007551 	.word	0x08007551
 8007448:	0800750f 	.word	0x0800750f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	681b      	ldr	r3, [r3, #0]
 8007450:	68b9      	ldr	r1, [r7, #8]
 8007452:	4618      	mov	r0, r3
 8007454:	f000 f9ea 	bl	800782c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	699a      	ldr	r2, [r3, #24]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f042 0208 	orr.w	r2, r2, #8
 8007466:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	699a      	ldr	r2, [r3, #24]
 800746e:	68fb      	ldr	r3, [r7, #12]
 8007470:	681b      	ldr	r3, [r3, #0]
 8007472:	f022 0204 	bic.w	r2, r2, #4
 8007476:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	681b      	ldr	r3, [r3, #0]
 800747c:	6999      	ldr	r1, [r3, #24]
 800747e:	68bb      	ldr	r3, [r7, #8]
 8007480:	691a      	ldr	r2, [r3, #16]
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	681b      	ldr	r3, [r3, #0]
 8007486:	430a      	orrs	r2, r1
 8007488:	619a      	str	r2, [r3, #24]
      break;
 800748a:	e062      	b.n	8007552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	681b      	ldr	r3, [r3, #0]
 8007490:	68b9      	ldr	r1, [r7, #8]
 8007492:	4618      	mov	r0, r3
 8007494:	f000 fa30 	bl	80078f8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	699a      	ldr	r2, [r3, #24]
 800749e:	68fb      	ldr	r3, [r7, #12]
 80074a0:	681b      	ldr	r3, [r3, #0]
 80074a2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80074a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	681b      	ldr	r3, [r3, #0]
 80074ac:	699a      	ldr	r2, [r3, #24]
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80074b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80074b8:	68fb      	ldr	r3, [r7, #12]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	6999      	ldr	r1, [r3, #24]
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	691b      	ldr	r3, [r3, #16]
 80074c2:	021a      	lsls	r2, r3, #8
 80074c4:	68fb      	ldr	r3, [r7, #12]
 80074c6:	681b      	ldr	r3, [r3, #0]
 80074c8:	430a      	orrs	r2, r1
 80074ca:	619a      	str	r2, [r3, #24]
      break;
 80074cc:	e041      	b.n	8007552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80074ce:	68fb      	ldr	r3, [r7, #12]
 80074d0:	681b      	ldr	r3, [r3, #0]
 80074d2:	68b9      	ldr	r1, [r7, #8]
 80074d4:	4618      	mov	r0, r3
 80074d6:	f000 fa7b 	bl	80079d0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	681b      	ldr	r3, [r3, #0]
 80074de:	69da      	ldr	r2, [r3, #28]
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f042 0208 	orr.w	r2, r2, #8
 80074e8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	69da      	ldr	r2, [r3, #28]
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f022 0204 	bic.w	r2, r2, #4
 80074f8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80074fa:	68fb      	ldr	r3, [r7, #12]
 80074fc:	681b      	ldr	r3, [r3, #0]
 80074fe:	69d9      	ldr	r1, [r3, #28]
 8007500:	68bb      	ldr	r3, [r7, #8]
 8007502:	691a      	ldr	r2, [r3, #16]
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	430a      	orrs	r2, r1
 800750a:	61da      	str	r2, [r3, #28]
      break;
 800750c:	e021      	b.n	8007552 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	68b9      	ldr	r1, [r7, #8]
 8007514:	4618      	mov	r0, r3
 8007516:	f000 fac5 	bl	8007aa4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800751a:	68fb      	ldr	r3, [r7, #12]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	69da      	ldr	r2, [r3, #28]
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	681b      	ldr	r3, [r3, #0]
 8007524:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007528:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800752a:	68fb      	ldr	r3, [r7, #12]
 800752c:	681b      	ldr	r3, [r3, #0]
 800752e:	69da      	ldr	r2, [r3, #28]
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007538:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800753a:	68fb      	ldr	r3, [r7, #12]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	69d9      	ldr	r1, [r3, #28]
 8007540:	68bb      	ldr	r3, [r7, #8]
 8007542:	691b      	ldr	r3, [r3, #16]
 8007544:	021a      	lsls	r2, r3, #8
 8007546:	68fb      	ldr	r3, [r7, #12]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	430a      	orrs	r2, r1
 800754c:	61da      	str	r2, [r3, #28]
      break;
 800754e:	e000      	b.n	8007552 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8007550:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2201      	movs	r2, #1
 8007556:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007562:	2300      	movs	r3, #0
}
 8007564:	4618      	mov	r0, r3
 8007566:	3710      	adds	r7, #16
 8007568:	46bd      	mov	sp, r7
 800756a:	bd80      	pop	{r7, pc}

0800756c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800756c:	b580      	push	{r7, lr}
 800756e:	b084      	sub	sp, #16
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
 8007574:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007576:	687b      	ldr	r3, [r7, #4]
 8007578:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800757c:	2b01      	cmp	r3, #1
 800757e:	d101      	bne.n	8007584 <HAL_TIM_ConfigClockSource+0x18>
 8007580:	2302      	movs	r3, #2
 8007582:	e0a6      	b.n	80076d2 <HAL_TIM_ConfigClockSource+0x166>
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	2201      	movs	r2, #1
 8007588:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2202      	movs	r2, #2
 8007590:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	689b      	ldr	r3, [r3, #8]
 800759a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800759c:	68fb      	ldr	r3, [r7, #12]
 800759e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80075a2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80075a4:	68fb      	ldr	r3, [r7, #12]
 80075a6:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80075aa:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	681b      	ldr	r3, [r3, #0]
 80075b0:	68fa      	ldr	r2, [r7, #12]
 80075b2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80075b4:	683b      	ldr	r3, [r7, #0]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	2b40      	cmp	r3, #64	; 0x40
 80075ba:	d067      	beq.n	800768c <HAL_TIM_ConfigClockSource+0x120>
 80075bc:	2b40      	cmp	r3, #64	; 0x40
 80075be:	d80b      	bhi.n	80075d8 <HAL_TIM_ConfigClockSource+0x6c>
 80075c0:	2b10      	cmp	r3, #16
 80075c2:	d073      	beq.n	80076ac <HAL_TIM_ConfigClockSource+0x140>
 80075c4:	2b10      	cmp	r3, #16
 80075c6:	d802      	bhi.n	80075ce <HAL_TIM_ConfigClockSource+0x62>
 80075c8:	2b00      	cmp	r3, #0
 80075ca:	d06f      	beq.n	80076ac <HAL_TIM_ConfigClockSource+0x140>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 80075cc:	e078      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80075ce:	2b20      	cmp	r3, #32
 80075d0:	d06c      	beq.n	80076ac <HAL_TIM_ConfigClockSource+0x140>
 80075d2:	2b30      	cmp	r3, #48	; 0x30
 80075d4:	d06a      	beq.n	80076ac <HAL_TIM_ConfigClockSource+0x140>
      break;
 80075d6:	e073      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80075d8:	2b70      	cmp	r3, #112	; 0x70
 80075da:	d00d      	beq.n	80075f8 <HAL_TIM_ConfigClockSource+0x8c>
 80075dc:	2b70      	cmp	r3, #112	; 0x70
 80075de:	d804      	bhi.n	80075ea <HAL_TIM_ConfigClockSource+0x7e>
 80075e0:	2b50      	cmp	r3, #80	; 0x50
 80075e2:	d033      	beq.n	800764c <HAL_TIM_ConfigClockSource+0xe0>
 80075e4:	2b60      	cmp	r3, #96	; 0x60
 80075e6:	d041      	beq.n	800766c <HAL_TIM_ConfigClockSource+0x100>
      break;
 80075e8:	e06a      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
  switch (sClockSourceConfig->ClockSource)
 80075ea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80075ee:	d066      	beq.n	80076be <HAL_TIM_ConfigClockSource+0x152>
 80075f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80075f4:	d017      	beq.n	8007626 <HAL_TIM_ConfigClockSource+0xba>
      break;
 80075f6:	e063      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 80075f8:	687b      	ldr	r3, [r7, #4]
 80075fa:	6818      	ldr	r0, [r3, #0]
 80075fc:	683b      	ldr	r3, [r7, #0]
 80075fe:	6899      	ldr	r1, [r3, #8]
 8007600:	683b      	ldr	r3, [r7, #0]
 8007602:	685a      	ldr	r2, [r3, #4]
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	68db      	ldr	r3, [r3, #12]
 8007608:	f000 fb16 	bl	8007c38 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	689b      	ldr	r3, [r3, #8]
 8007612:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800761a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	68fa      	ldr	r2, [r7, #12]
 8007622:	609a      	str	r2, [r3, #8]
      break;
 8007624:	e04c      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ETR_SetConfig(htim->Instance,
 8007626:	687b      	ldr	r3, [r7, #4]
 8007628:	6818      	ldr	r0, [r3, #0]
 800762a:	683b      	ldr	r3, [r7, #0]
 800762c:	6899      	ldr	r1, [r3, #8]
 800762e:	683b      	ldr	r3, [r7, #0]
 8007630:	685a      	ldr	r2, [r3, #4]
 8007632:	683b      	ldr	r3, [r7, #0]
 8007634:	68db      	ldr	r3, [r3, #12]
 8007636:	f000 faff 	bl	8007c38 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	689a      	ldr	r2, [r3, #8]
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007648:	609a      	str	r2, [r3, #8]
      break;
 800764a:	e039      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6818      	ldr	r0, [r3, #0]
 8007650:	683b      	ldr	r3, [r7, #0]
 8007652:	6859      	ldr	r1, [r3, #4]
 8007654:	683b      	ldr	r3, [r7, #0]
 8007656:	68db      	ldr	r3, [r3, #12]
 8007658:	461a      	mov	r2, r3
 800765a:	f000 fa73 	bl	8007b44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	2150      	movs	r1, #80	; 0x50
 8007664:	4618      	mov	r0, r3
 8007666:	f000 facc 	bl	8007c02 <TIM_ITRx_SetConfig>
      break;
 800766a:	e029      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	6818      	ldr	r0, [r3, #0]
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	6859      	ldr	r1, [r3, #4]
 8007674:	683b      	ldr	r3, [r7, #0]
 8007676:	68db      	ldr	r3, [r3, #12]
 8007678:	461a      	mov	r2, r3
 800767a:	f000 fa92 	bl	8007ba2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	681b      	ldr	r3, [r3, #0]
 8007682:	2160      	movs	r1, #96	; 0x60
 8007684:	4618      	mov	r0, r3
 8007686:	f000 fabc 	bl	8007c02 <TIM_ITRx_SetConfig>
      break;
 800768a:	e019      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	6818      	ldr	r0, [r3, #0]
 8007690:	683b      	ldr	r3, [r7, #0]
 8007692:	6859      	ldr	r1, [r3, #4]
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	68db      	ldr	r3, [r3, #12]
 8007698:	461a      	mov	r2, r3
 800769a:	f000 fa53 	bl	8007b44 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	681b      	ldr	r3, [r3, #0]
 80076a2:	2140      	movs	r1, #64	; 0x40
 80076a4:	4618      	mov	r0, r3
 80076a6:	f000 faac 	bl	8007c02 <TIM_ITRx_SetConfig>
      break;
 80076aa:	e009      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	681a      	ldr	r2, [r3, #0]
 80076b0:	683b      	ldr	r3, [r7, #0]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	4619      	mov	r1, r3
 80076b6:	4610      	mov	r0, r2
 80076b8:	f000 faa3 	bl	8007c02 <TIM_ITRx_SetConfig>
      break;
 80076bc:	e000      	b.n	80076c0 <HAL_TIM_ConfigClockSource+0x154>
      break;
 80076be:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	2201      	movs	r2, #1
 80076c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	2200      	movs	r2, #0
 80076cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80076d0:	2300      	movs	r3, #0
}
 80076d2:	4618      	mov	r0, r3
 80076d4:	3710      	adds	r7, #16
 80076d6:	46bd      	mov	sp, r7
 80076d8:	bd80      	pop	{r7, pc}

080076da <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80076da:	b480      	push	{r7}
 80076dc:	b083      	sub	sp, #12
 80076de:	af00      	add	r7, sp, #0
 80076e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80076e2:	bf00      	nop
 80076e4:	370c      	adds	r7, #12
 80076e6:	46bd      	mov	sp, r7
 80076e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076ec:	4770      	bx	lr

080076ee <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80076ee:	b480      	push	{r7}
 80076f0:	b083      	sub	sp, #12
 80076f2:	af00      	add	r7, sp, #0
 80076f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80076f6:	bf00      	nop
 80076f8:	370c      	adds	r7, #12
 80076fa:	46bd      	mov	sp, r7
 80076fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007700:	4770      	bx	lr

08007702 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007702:	b480      	push	{r7}
 8007704:	b083      	sub	sp, #12
 8007706:	af00      	add	r7, sp, #0
 8007708:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800770a:	bf00      	nop
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007714:	4770      	bx	lr

08007716 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007716:	b480      	push	{r7}
 8007718:	b083      	sub	sp, #12
 800771a:	af00      	add	r7, sp, #0
 800771c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800771e:	bf00      	nop
 8007720:	370c      	adds	r7, #12
 8007722:	46bd      	mov	sp, r7
 8007724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007728:	4770      	bx	lr
	...

0800772c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800772c:	b480      	push	{r7}
 800772e:	b085      	sub	sp, #20
 8007730:	af00      	add	r7, sp, #0
 8007732:	6078      	str	r0, [r7, #4]
 8007734:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007736:	687b      	ldr	r3, [r7, #4]
 8007738:	681b      	ldr	r3, [r3, #0]
 800773a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	4a34      	ldr	r2, [pc, #208]	; (8007810 <TIM_Base_SetConfig+0xe4>)
 8007740:	4293      	cmp	r3, r2
 8007742:	d00f      	beq.n	8007764 <TIM_Base_SetConfig+0x38>
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800774a:	d00b      	beq.n	8007764 <TIM_Base_SetConfig+0x38>
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	4a31      	ldr	r2, [pc, #196]	; (8007814 <TIM_Base_SetConfig+0xe8>)
 8007750:	4293      	cmp	r3, r2
 8007752:	d007      	beq.n	8007764 <TIM_Base_SetConfig+0x38>
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	4a30      	ldr	r2, [pc, #192]	; (8007818 <TIM_Base_SetConfig+0xec>)
 8007758:	4293      	cmp	r3, r2
 800775a:	d003      	beq.n	8007764 <TIM_Base_SetConfig+0x38>
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	4a2f      	ldr	r2, [pc, #188]	; (800781c <TIM_Base_SetConfig+0xf0>)
 8007760:	4293      	cmp	r3, r2
 8007762:	d108      	bne.n	8007776 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007764:	68fb      	ldr	r3, [r7, #12]
 8007766:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800776a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800776c:	683b      	ldr	r3, [r7, #0]
 800776e:	685b      	ldr	r3, [r3, #4]
 8007770:	68fa      	ldr	r2, [r7, #12]
 8007772:	4313      	orrs	r3, r2
 8007774:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	4a25      	ldr	r2, [pc, #148]	; (8007810 <TIM_Base_SetConfig+0xe4>)
 800777a:	4293      	cmp	r3, r2
 800777c:	d01b      	beq.n	80077b6 <TIM_Base_SetConfig+0x8a>
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007784:	d017      	beq.n	80077b6 <TIM_Base_SetConfig+0x8a>
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	4a22      	ldr	r2, [pc, #136]	; (8007814 <TIM_Base_SetConfig+0xe8>)
 800778a:	4293      	cmp	r3, r2
 800778c:	d013      	beq.n	80077b6 <TIM_Base_SetConfig+0x8a>
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	4a21      	ldr	r2, [pc, #132]	; (8007818 <TIM_Base_SetConfig+0xec>)
 8007792:	4293      	cmp	r3, r2
 8007794:	d00f      	beq.n	80077b6 <TIM_Base_SetConfig+0x8a>
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	4a20      	ldr	r2, [pc, #128]	; (800781c <TIM_Base_SetConfig+0xf0>)
 800779a:	4293      	cmp	r3, r2
 800779c:	d00b      	beq.n	80077b6 <TIM_Base_SetConfig+0x8a>
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	4a1f      	ldr	r2, [pc, #124]	; (8007820 <TIM_Base_SetConfig+0xf4>)
 80077a2:	4293      	cmp	r3, r2
 80077a4:	d007      	beq.n	80077b6 <TIM_Base_SetConfig+0x8a>
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	4a1e      	ldr	r2, [pc, #120]	; (8007824 <TIM_Base_SetConfig+0xf8>)
 80077aa:	4293      	cmp	r3, r2
 80077ac:	d003      	beq.n	80077b6 <TIM_Base_SetConfig+0x8a>
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	4a1d      	ldr	r2, [pc, #116]	; (8007828 <TIM_Base_SetConfig+0xfc>)
 80077b2:	4293      	cmp	r3, r2
 80077b4:	d108      	bne.n	80077c8 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80077bc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	68db      	ldr	r3, [r3, #12]
 80077c2:	68fa      	ldr	r2, [r7, #12]
 80077c4:	4313      	orrs	r3, r2
 80077c6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80077c8:	68fb      	ldr	r3, [r7, #12]
 80077ca:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80077ce:	683b      	ldr	r3, [r7, #0]
 80077d0:	695b      	ldr	r3, [r3, #20]
 80077d2:	4313      	orrs	r3, r2
 80077d4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	68fa      	ldr	r2, [r7, #12]
 80077da:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80077dc:	683b      	ldr	r3, [r7, #0]
 80077de:	689a      	ldr	r2, [r3, #8]
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80077e4:	683b      	ldr	r3, [r7, #0]
 80077e6:	681a      	ldr	r2, [r3, #0]
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	4a08      	ldr	r2, [pc, #32]	; (8007810 <TIM_Base_SetConfig+0xe4>)
 80077f0:	4293      	cmp	r3, r2
 80077f2:	d103      	bne.n	80077fc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80077f4:	683b      	ldr	r3, [r7, #0]
 80077f6:	691a      	ldr	r2, [r3, #16]
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80077fc:	687b      	ldr	r3, [r7, #4]
 80077fe:	2201      	movs	r2, #1
 8007800:	615a      	str	r2, [r3, #20]
}
 8007802:	bf00      	nop
 8007804:	3714      	adds	r7, #20
 8007806:	46bd      	mov	sp, r7
 8007808:	f85d 7b04 	ldr.w	r7, [sp], #4
 800780c:	4770      	bx	lr
 800780e:	bf00      	nop
 8007810:	40010000 	.word	0x40010000
 8007814:	40000400 	.word	0x40000400
 8007818:	40000800 	.word	0x40000800
 800781c:	40000c00 	.word	0x40000c00
 8007820:	40014000 	.word	0x40014000
 8007824:	40014400 	.word	0x40014400
 8007828:	40014800 	.word	0x40014800

0800782c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800782c:	b480      	push	{r7}
 800782e:	b087      	sub	sp, #28
 8007830:	af00      	add	r7, sp, #0
 8007832:	6078      	str	r0, [r7, #4]
 8007834:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a1b      	ldr	r3, [r3, #32]
 800783a:	f023 0201 	bic.w	r2, r3, #1
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	6a1b      	ldr	r3, [r3, #32]
 8007846:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800784e:	687b      	ldr	r3, [r7, #4]
 8007850:	699b      	ldr	r3, [r3, #24]
 8007852:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800785a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800785c:	68fb      	ldr	r3, [r7, #12]
 800785e:	f023 0303 	bic.w	r3, r3, #3
 8007862:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007864:	683b      	ldr	r3, [r7, #0]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	68fa      	ldr	r2, [r7, #12]
 800786a:	4313      	orrs	r3, r2
 800786c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800786e:	697b      	ldr	r3, [r7, #20]
 8007870:	f023 0302 	bic.w	r3, r3, #2
 8007874:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007876:	683b      	ldr	r3, [r7, #0]
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	697a      	ldr	r2, [r7, #20]
 800787c:	4313      	orrs	r3, r2
 800787e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	4a1c      	ldr	r2, [pc, #112]	; (80078f4 <TIM_OC1_SetConfig+0xc8>)
 8007884:	4293      	cmp	r3, r2
 8007886:	d10c      	bne.n	80078a2 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007888:	697b      	ldr	r3, [r7, #20]
 800788a:	f023 0308 	bic.w	r3, r3, #8
 800788e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007890:	683b      	ldr	r3, [r7, #0]
 8007892:	68db      	ldr	r3, [r3, #12]
 8007894:	697a      	ldr	r2, [r7, #20]
 8007896:	4313      	orrs	r3, r2
 8007898:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	f023 0304 	bic.w	r3, r3, #4
 80078a0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	4a13      	ldr	r2, [pc, #76]	; (80078f4 <TIM_OC1_SetConfig+0xc8>)
 80078a6:	4293      	cmp	r3, r2
 80078a8:	d111      	bne.n	80078ce <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 80078aa:	693b      	ldr	r3, [r7, #16]
 80078ac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80078b0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 80078b2:	693b      	ldr	r3, [r7, #16]
 80078b4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80078b8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80078ba:	683b      	ldr	r3, [r7, #0]
 80078bc:	695b      	ldr	r3, [r3, #20]
 80078be:	693a      	ldr	r2, [r7, #16]
 80078c0:	4313      	orrs	r3, r2
 80078c2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80078c4:	683b      	ldr	r3, [r7, #0]
 80078c6:	699b      	ldr	r3, [r3, #24]
 80078c8:	693a      	ldr	r2, [r7, #16]
 80078ca:	4313      	orrs	r3, r2
 80078cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	693a      	ldr	r2, [r7, #16]
 80078d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	68fa      	ldr	r2, [r7, #12]
 80078d8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80078da:	683b      	ldr	r3, [r7, #0]
 80078dc:	685a      	ldr	r2, [r3, #4]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	697a      	ldr	r2, [r7, #20]
 80078e6:	621a      	str	r2, [r3, #32]
}
 80078e8:	bf00      	nop
 80078ea:	371c      	adds	r7, #28
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr
 80078f4:	40010000 	.word	0x40010000

080078f8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b087      	sub	sp, #28
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
 8007900:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6a1b      	ldr	r3, [r3, #32]
 8007906:	f023 0210 	bic.w	r2, r3, #16
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6a1b      	ldr	r3, [r3, #32]
 8007912:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	685b      	ldr	r3, [r3, #4]
 8007918:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	699b      	ldr	r3, [r3, #24]
 800791e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007920:	68fb      	ldr	r3, [r7, #12]
 8007922:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007926:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007928:	68fb      	ldr	r3, [r7, #12]
 800792a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800792e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007930:	683b      	ldr	r3, [r7, #0]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	021b      	lsls	r3, r3, #8
 8007936:	68fa      	ldr	r2, [r7, #12]
 8007938:	4313      	orrs	r3, r2
 800793a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	f023 0320 	bic.w	r3, r3, #32
 8007942:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	689b      	ldr	r3, [r3, #8]
 8007948:	011b      	lsls	r3, r3, #4
 800794a:	697a      	ldr	r2, [r7, #20]
 800794c:	4313      	orrs	r3, r2
 800794e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	4a1e      	ldr	r2, [pc, #120]	; (80079cc <TIM_OC2_SetConfig+0xd4>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d10d      	bne.n	8007974 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007958:	697b      	ldr	r3, [r7, #20]
 800795a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800795e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007960:	683b      	ldr	r3, [r7, #0]
 8007962:	68db      	ldr	r3, [r3, #12]
 8007964:	011b      	lsls	r3, r3, #4
 8007966:	697a      	ldr	r2, [r7, #20]
 8007968:	4313      	orrs	r3, r2
 800796a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800796c:	697b      	ldr	r3, [r7, #20]
 800796e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007972:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	4a15      	ldr	r2, [pc, #84]	; (80079cc <TIM_OC2_SetConfig+0xd4>)
 8007978:	4293      	cmp	r3, r2
 800797a:	d113      	bne.n	80079a4 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800797c:	693b      	ldr	r3, [r7, #16]
 800797e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007982:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007984:	693b      	ldr	r3, [r7, #16]
 8007986:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800798a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	695b      	ldr	r3, [r3, #20]
 8007990:	009b      	lsls	r3, r3, #2
 8007992:	693a      	ldr	r2, [r7, #16]
 8007994:	4313      	orrs	r3, r2
 8007996:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	699b      	ldr	r3, [r3, #24]
 800799c:	009b      	lsls	r3, r3, #2
 800799e:	693a      	ldr	r2, [r7, #16]
 80079a0:	4313      	orrs	r3, r2
 80079a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	693a      	ldr	r2, [r7, #16]
 80079a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	68fa      	ldr	r2, [r7, #12]
 80079ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80079b0:	683b      	ldr	r3, [r7, #0]
 80079b2:	685a      	ldr	r2, [r3, #4]
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	697a      	ldr	r2, [r7, #20]
 80079bc:	621a      	str	r2, [r3, #32]
}
 80079be:	bf00      	nop
 80079c0:	371c      	adds	r7, #28
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	40010000 	.word	0x40010000

080079d0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079d0:	b480      	push	{r7}
 80079d2:	b087      	sub	sp, #28
 80079d4:	af00      	add	r7, sp, #0
 80079d6:	6078      	str	r0, [r7, #4]
 80079d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6a1b      	ldr	r3, [r3, #32]
 80079de:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079e6:	687b      	ldr	r3, [r7, #4]
 80079e8:	6a1b      	ldr	r3, [r3, #32]
 80079ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	685b      	ldr	r3, [r3, #4]
 80079f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	69db      	ldr	r3, [r3, #28]
 80079f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80079f8:	68fb      	ldr	r3, [r7, #12]
 80079fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80079fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	f023 0303 	bic.w	r3, r3, #3
 8007a06:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	68fa      	ldr	r2, [r7, #12]
 8007a0e:	4313      	orrs	r3, r2
 8007a10:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007a12:	697b      	ldr	r3, [r7, #20]
 8007a14:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a18:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	689b      	ldr	r3, [r3, #8]
 8007a1e:	021b      	lsls	r3, r3, #8
 8007a20:	697a      	ldr	r2, [r7, #20]
 8007a22:	4313      	orrs	r3, r2
 8007a24:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	4a1d      	ldr	r2, [pc, #116]	; (8007aa0 <TIM_OC3_SetConfig+0xd0>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d10d      	bne.n	8007a4a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007a2e:	697b      	ldr	r3, [r7, #20]
 8007a30:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007a34:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	68db      	ldr	r3, [r3, #12]
 8007a3a:	021b      	lsls	r3, r3, #8
 8007a3c:	697a      	ldr	r2, [r7, #20]
 8007a3e:	4313      	orrs	r3, r2
 8007a40:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007a42:	697b      	ldr	r3, [r7, #20]
 8007a44:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007a48:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a4a:	687b      	ldr	r3, [r7, #4]
 8007a4c:	4a14      	ldr	r2, [pc, #80]	; (8007aa0 <TIM_OC3_SetConfig+0xd0>)
 8007a4e:	4293      	cmp	r3, r2
 8007a50:	d113      	bne.n	8007a7a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007a58:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007a5a:	693b      	ldr	r3, [r7, #16]
 8007a5c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007a60:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007a62:	683b      	ldr	r3, [r7, #0]
 8007a64:	695b      	ldr	r3, [r3, #20]
 8007a66:	011b      	lsls	r3, r3, #4
 8007a68:	693a      	ldr	r2, [r7, #16]
 8007a6a:	4313      	orrs	r3, r2
 8007a6c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	699b      	ldr	r3, [r3, #24]
 8007a72:	011b      	lsls	r3, r3, #4
 8007a74:	693a      	ldr	r2, [r7, #16]
 8007a76:	4313      	orrs	r3, r2
 8007a78:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	693a      	ldr	r2, [r7, #16]
 8007a7e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	68fa      	ldr	r2, [r7, #12]
 8007a84:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007a86:	683b      	ldr	r3, [r7, #0]
 8007a88:	685a      	ldr	r2, [r3, #4]
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	697a      	ldr	r2, [r7, #20]
 8007a92:	621a      	str	r2, [r3, #32]
}
 8007a94:	bf00      	nop
 8007a96:	371c      	adds	r7, #28
 8007a98:	46bd      	mov	sp, r7
 8007a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a9e:	4770      	bx	lr
 8007aa0:	40010000 	.word	0x40010000

08007aa4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007aa4:	b480      	push	{r7}
 8007aa6:	b087      	sub	sp, #28
 8007aa8:	af00      	add	r7, sp, #0
 8007aaa:	6078      	str	r0, [r7, #4]
 8007aac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007aae:	687b      	ldr	r3, [r7, #4]
 8007ab0:	6a1b      	ldr	r3, [r3, #32]
 8007ab2:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	6a1b      	ldr	r3, [r3, #32]
 8007abe:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ac0:	687b      	ldr	r3, [r7, #4]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	69db      	ldr	r3, [r3, #28]
 8007aca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007ad2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007ada:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007adc:	683b      	ldr	r3, [r7, #0]
 8007ade:	681b      	ldr	r3, [r3, #0]
 8007ae0:	021b      	lsls	r3, r3, #8
 8007ae2:	68fa      	ldr	r2, [r7, #12]
 8007ae4:	4313      	orrs	r3, r2
 8007ae6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007ae8:	693b      	ldr	r3, [r7, #16]
 8007aea:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007aee:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007af0:	683b      	ldr	r3, [r7, #0]
 8007af2:	689b      	ldr	r3, [r3, #8]
 8007af4:	031b      	lsls	r3, r3, #12
 8007af6:	693a      	ldr	r2, [r7, #16]
 8007af8:	4313      	orrs	r3, r2
 8007afa:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	4a10      	ldr	r2, [pc, #64]	; (8007b40 <TIM_OC4_SetConfig+0x9c>)
 8007b00:	4293      	cmp	r3, r2
 8007b02:	d109      	bne.n	8007b18 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007b04:	697b      	ldr	r3, [r7, #20]
 8007b06:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007b0a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007b0c:	683b      	ldr	r3, [r7, #0]
 8007b0e:	695b      	ldr	r3, [r3, #20]
 8007b10:	019b      	lsls	r3, r3, #6
 8007b12:	697a      	ldr	r2, [r7, #20]
 8007b14:	4313      	orrs	r3, r2
 8007b16:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b18:	687b      	ldr	r3, [r7, #4]
 8007b1a:	697a      	ldr	r2, [r7, #20]
 8007b1c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	68fa      	ldr	r2, [r7, #12]
 8007b22:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	685a      	ldr	r2, [r3, #4]
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	693a      	ldr	r2, [r7, #16]
 8007b30:	621a      	str	r2, [r3, #32]
}
 8007b32:	bf00      	nop
 8007b34:	371c      	adds	r7, #28
 8007b36:	46bd      	mov	sp, r7
 8007b38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b3c:	4770      	bx	lr
 8007b3e:	bf00      	nop
 8007b40:	40010000 	.word	0x40010000

08007b44 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b44:	b480      	push	{r7}
 8007b46:	b087      	sub	sp, #28
 8007b48:	af00      	add	r7, sp, #0
 8007b4a:	60f8      	str	r0, [r7, #12]
 8007b4c:	60b9      	str	r1, [r7, #8]
 8007b4e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	6a1b      	ldr	r3, [r3, #32]
 8007b54:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b56:	68fb      	ldr	r3, [r7, #12]
 8007b58:	6a1b      	ldr	r3, [r3, #32]
 8007b5a:	f023 0201 	bic.w	r2, r3, #1
 8007b5e:	68fb      	ldr	r3, [r7, #12]
 8007b60:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	699b      	ldr	r3, [r3, #24]
 8007b66:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b68:	693b      	ldr	r3, [r7, #16]
 8007b6a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007b6e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	011b      	lsls	r3, r3, #4
 8007b74:	693a      	ldr	r2, [r7, #16]
 8007b76:	4313      	orrs	r3, r2
 8007b78:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b7a:	697b      	ldr	r3, [r7, #20]
 8007b7c:	f023 030a 	bic.w	r3, r3, #10
 8007b80:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007b82:	697a      	ldr	r2, [r7, #20]
 8007b84:	68bb      	ldr	r3, [r7, #8]
 8007b86:	4313      	orrs	r3, r2
 8007b88:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	693a      	ldr	r2, [r7, #16]
 8007b8e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007b90:	68fb      	ldr	r3, [r7, #12]
 8007b92:	697a      	ldr	r2, [r7, #20]
 8007b94:	621a      	str	r2, [r3, #32]
}
 8007b96:	bf00      	nop
 8007b98:	371c      	adds	r7, #28
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr

08007ba2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007ba2:	b480      	push	{r7}
 8007ba4:	b087      	sub	sp, #28
 8007ba6:	af00      	add	r7, sp, #0
 8007ba8:	60f8      	str	r0, [r7, #12]
 8007baa:	60b9      	str	r1, [r7, #8]
 8007bac:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bae:	68fb      	ldr	r3, [r7, #12]
 8007bb0:	6a1b      	ldr	r3, [r3, #32]
 8007bb2:	f023 0210 	bic.w	r2, r3, #16
 8007bb6:	68fb      	ldr	r3, [r7, #12]
 8007bb8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	699b      	ldr	r3, [r3, #24]
 8007bbe:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007bc0:	68fb      	ldr	r3, [r7, #12]
 8007bc2:	6a1b      	ldr	r3, [r3, #32]
 8007bc4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007bc6:	697b      	ldr	r3, [r7, #20]
 8007bc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007bcc:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	031b      	lsls	r3, r3, #12
 8007bd2:	697a      	ldr	r2, [r7, #20]
 8007bd4:	4313      	orrs	r3, r2
 8007bd6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bd8:	693b      	ldr	r3, [r7, #16]
 8007bda:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007bde:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007be0:	68bb      	ldr	r3, [r7, #8]
 8007be2:	011b      	lsls	r3, r3, #4
 8007be4:	693a      	ldr	r2, [r7, #16]
 8007be6:	4313      	orrs	r3, r2
 8007be8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	697a      	ldr	r2, [r7, #20]
 8007bee:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	621a      	str	r2, [r3, #32]
}
 8007bf6:	bf00      	nop
 8007bf8:	371c      	adds	r7, #28
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c00:	4770      	bx	lr

08007c02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c02:	b480      	push	{r7}
 8007c04:	b085      	sub	sp, #20
 8007c06:	af00      	add	r7, sp, #0
 8007c08:	6078      	str	r0, [r7, #4]
 8007c0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	689b      	ldr	r3, [r3, #8]
 8007c10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c12:	68fb      	ldr	r3, [r7, #12]
 8007c14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c1a:	683a      	ldr	r2, [r7, #0]
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	4313      	orrs	r3, r2
 8007c20:	f043 0307 	orr.w	r3, r3, #7
 8007c24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	68fa      	ldr	r2, [r7, #12]
 8007c2a:	609a      	str	r2, [r3, #8]
}
 8007c2c:	bf00      	nop
 8007c2e:	3714      	adds	r7, #20
 8007c30:	46bd      	mov	sp, r7
 8007c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c36:	4770      	bx	lr

08007c38 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c38:	b480      	push	{r7}
 8007c3a:	b087      	sub	sp, #28
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	60f8      	str	r0, [r7, #12]
 8007c40:	60b9      	str	r1, [r7, #8]
 8007c42:	607a      	str	r2, [r7, #4]
 8007c44:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	689b      	ldr	r3, [r3, #8]
 8007c4a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c4c:	697b      	ldr	r3, [r7, #20]
 8007c4e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007c52:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c54:	683b      	ldr	r3, [r7, #0]
 8007c56:	021a      	lsls	r2, r3, #8
 8007c58:	687b      	ldr	r3, [r7, #4]
 8007c5a:	431a      	orrs	r2, r3
 8007c5c:	68bb      	ldr	r3, [r7, #8]
 8007c5e:	4313      	orrs	r3, r2
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	4313      	orrs	r3, r2
 8007c64:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	697a      	ldr	r2, [r7, #20]
 8007c6a:	609a      	str	r2, [r3, #8]
}
 8007c6c:	bf00      	nop
 8007c6e:	371c      	adds	r7, #28
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b087      	sub	sp, #28
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	60f8      	str	r0, [r7, #12]
 8007c80:	60b9      	str	r1, [r7, #8]
 8007c82:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007c84:	68bb      	ldr	r3, [r7, #8]
 8007c86:	f003 031f 	and.w	r3, r3, #31
 8007c8a:	2201      	movs	r2, #1
 8007c8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007c90:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	6a1a      	ldr	r2, [r3, #32]
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	43db      	mvns	r3, r3
 8007c9a:	401a      	ands	r2, r3
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007ca0:	68fb      	ldr	r3, [r7, #12]
 8007ca2:	6a1a      	ldr	r2, [r3, #32]
 8007ca4:	68bb      	ldr	r3, [r7, #8]
 8007ca6:	f003 031f 	and.w	r3, r3, #31
 8007caa:	6879      	ldr	r1, [r7, #4]
 8007cac:	fa01 f303 	lsl.w	r3, r1, r3
 8007cb0:	431a      	orrs	r2, r3
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	621a      	str	r2, [r3, #32]
}
 8007cb6:	bf00      	nop
 8007cb8:	371c      	adds	r7, #28
 8007cba:	46bd      	mov	sp, r7
 8007cbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cc0:	4770      	bx	lr
	...

08007cc4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b085      	sub	sp, #20
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007cd4:	2b01      	cmp	r3, #1
 8007cd6:	d101      	bne.n	8007cdc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cd8:	2302      	movs	r3, #2
 8007cda:	e050      	b.n	8007d7e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	2201      	movs	r2, #1
 8007ce0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	2202      	movs	r2, #2
 8007ce8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cec:	687b      	ldr	r3, [r7, #4]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	685b      	ldr	r3, [r3, #4]
 8007cf2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	689b      	ldr	r3, [r3, #8]
 8007cfa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d02:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d04:	683b      	ldr	r3, [r7, #0]
 8007d06:	681b      	ldr	r3, [r3, #0]
 8007d08:	68fa      	ldr	r2, [r7, #12]
 8007d0a:	4313      	orrs	r3, r2
 8007d0c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	68fa      	ldr	r2, [r7, #12]
 8007d14:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	4a1c      	ldr	r2, [pc, #112]	; (8007d8c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007d1c:	4293      	cmp	r3, r2
 8007d1e:	d018      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007d28:	d013      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d2a:	687b      	ldr	r3, [r7, #4]
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	4a18      	ldr	r2, [pc, #96]	; (8007d90 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d00e      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d34:	687b      	ldr	r3, [r7, #4]
 8007d36:	681b      	ldr	r3, [r3, #0]
 8007d38:	4a16      	ldr	r2, [pc, #88]	; (8007d94 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8007d3a:	4293      	cmp	r3, r2
 8007d3c:	d009      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	681b      	ldr	r3, [r3, #0]
 8007d42:	4a15      	ldr	r2, [pc, #84]	; (8007d98 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8007d44:	4293      	cmp	r3, r2
 8007d46:	d004      	beq.n	8007d52 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	681b      	ldr	r3, [r3, #0]
 8007d4c:	4a13      	ldr	r2, [pc, #76]	; (8007d9c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8007d4e:	4293      	cmp	r3, r2
 8007d50:	d10c      	bne.n	8007d6c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d52:	68bb      	ldr	r3, [r7, #8]
 8007d54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007d58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d5a:	683b      	ldr	r3, [r7, #0]
 8007d5c:	685b      	ldr	r3, [r3, #4]
 8007d5e:	68ba      	ldr	r2, [r7, #8]
 8007d60:	4313      	orrs	r3, r2
 8007d62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	68ba      	ldr	r2, [r7, #8]
 8007d6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d6c:	687b      	ldr	r3, [r7, #4]
 8007d6e:	2201      	movs	r2, #1
 8007d70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	2200      	movs	r2, #0
 8007d78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007d7c:	2300      	movs	r3, #0
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3714      	adds	r7, #20
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr
 8007d8a:	bf00      	nop
 8007d8c:	40010000 	.word	0x40010000
 8007d90:	40000400 	.word	0x40000400
 8007d94:	40000800 	.word	0x40000800
 8007d98:	40000c00 	.word	0x40000c00
 8007d9c:	40014000 	.word	0x40014000

08007da0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007da0:	b480      	push	{r7}
 8007da2:	b083      	sub	sp, #12
 8007da4:	af00      	add	r7, sp, #0
 8007da6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007da8:	bf00      	nop
 8007daa:	370c      	adds	r7, #12
 8007dac:	46bd      	mov	sp, r7
 8007dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db2:	4770      	bx	lr

08007db4 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007db4:	b480      	push	{r7}
 8007db6:	b083      	sub	sp, #12
 8007db8:	af00      	add	r7, sp, #0
 8007dba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dbc:	bf00      	nop
 8007dbe:	370c      	adds	r7, #12
 8007dc0:	46bd      	mov	sp, r7
 8007dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc6:	4770      	bx	lr

08007dc8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b082      	sub	sp, #8
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d101      	bne.n	8007dda <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dd6:	2301      	movs	r3, #1
 8007dd8:	e03f      	b.n	8007e5a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dda:	687b      	ldr	r3, [r7, #4]
 8007ddc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007de0:	b2db      	uxtb	r3, r3
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d106      	bne.n	8007df4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	2200      	movs	r2, #0
 8007dea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dee:	6878      	ldr	r0, [r7, #4]
 8007df0:	f7fb fd56 	bl	80038a0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	2224      	movs	r2, #36	; 0x24
 8007df8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68da      	ldr	r2, [r3, #12]
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8007e0a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007e0c:	6878      	ldr	r0, [r7, #4]
 8007e0e:	f000 fc41 	bl	8008694 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	691a      	ldr	r2, [r3, #16]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e20:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	695a      	ldr	r2, [r3, #20]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e30:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	68da      	ldr	r2, [r3, #12]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007e40:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	2200      	movs	r2, #0
 8007e46:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2220      	movs	r2, #32
 8007e4c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	2220      	movs	r2, #32
 8007e54:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 8007e58:	2300      	movs	r3, #0
}
 8007e5a:	4618      	mov	r0, r3
 8007e5c:	3708      	adds	r7, #8
 8007e5e:	46bd      	mov	sp, r7
 8007e60:	bd80      	pop	{r7, pc}
	...

08007e64 <HAL_UART_Transmit_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007e64:	b580      	push	{r7, lr}
 8007e66:	b086      	sub	sp, #24
 8007e68:	af00      	add	r7, sp, #0
 8007e6a:	60f8      	str	r0, [r7, #12]
 8007e6c:	60b9      	str	r1, [r7, #8]
 8007e6e:	4613      	mov	r3, r2
 8007e70:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e72:	68fb      	ldr	r3, [r7, #12]
 8007e74:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8007e78:	b2db      	uxtb	r3, r3
 8007e7a:	2b20      	cmp	r3, #32
 8007e7c:	d153      	bne.n	8007f26 <HAL_UART_Transmit_DMA+0xc2>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d002      	beq.n	8007e8a <HAL_UART_Transmit_DMA+0x26>
 8007e84:	88fb      	ldrh	r3, [r7, #6]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d101      	bne.n	8007e8e <HAL_UART_Transmit_DMA+0x2a>
    {
      return HAL_ERROR;
 8007e8a:	2301      	movs	r3, #1
 8007e8c:	e04c      	b.n	8007f28 <HAL_UART_Transmit_DMA+0xc4>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007e94:	2b01      	cmp	r3, #1
 8007e96:	d101      	bne.n	8007e9c <HAL_UART_Transmit_DMA+0x38>
 8007e98:	2302      	movs	r3, #2
 8007e9a:	e045      	b.n	8007f28 <HAL_UART_Transmit_DMA+0xc4>
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2201      	movs	r2, #1
 8007ea0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pTxBuffPtr = pData;
 8007ea4:	68ba      	ldr	r2, [r7, #8]
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	88fa      	ldrh	r2, [r7, #6]
 8007eae:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	88fa      	ldrh	r2, [r7, #6]
 8007eb4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007eb6:	68fb      	ldr	r3, [r7, #12]
 8007eb8:	2200      	movs	r2, #0
 8007eba:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ebc:	68fb      	ldr	r3, [r7, #12]
 8007ebe:	2221      	movs	r2, #33	; 0x21
 8007ec0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Set the UART DMA transfer complete callback */
    huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007ec4:	68fb      	ldr	r3, [r7, #12]
 8007ec6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ec8:	4a19      	ldr	r2, [pc, #100]	; (8007f30 <HAL_UART_Transmit_DMA+0xcc>)
 8007eca:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ed0:	4a18      	ldr	r2, [pc, #96]	; (8007f34 <HAL_UART_Transmit_DMA+0xd0>)
 8007ed2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007ed4:	68fb      	ldr	r3, [r7, #12]
 8007ed6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ed8:	4a17      	ldr	r2, [pc, #92]	; (8007f38 <HAL_UART_Transmit_DMA+0xd4>)
 8007eda:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmatx->XferAbortCallback = NULL;
 8007edc:	68fb      	ldr	r3, [r7, #12]
 8007ede:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the UART transmit DMA stream */
    tmp = (uint32_t *)&pData;
 8007ee4:	f107 0308 	add.w	r3, r7, #8
 8007ee8:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmatx, *(uint32_t *)tmp, (uint32_t)&huart->Instance->DR, Size);
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	6819      	ldr	r1, [r3, #0]
 8007ef2:	68fb      	ldr	r3, [r7, #12]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	3304      	adds	r3, #4
 8007ef8:	461a      	mov	r2, r3
 8007efa:	88fb      	ldrh	r3, [r7, #6]
 8007efc:	f7fc f8c0 	bl	8004080 <HAL_DMA_Start_IT>

    /* Clear the TC flag in the SR register by writing 0 to it */
    __HAL_UART_CLEAR_FLAG(huart, UART_FLAG_TC);
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	681b      	ldr	r3, [r3, #0]
 8007f04:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007f08:	601a      	str	r2, [r3, #0]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007f0a:	68fb      	ldr	r3, [r7, #12]
 8007f0c:	2200      	movs	r2, #0
 8007f0e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	695a      	ldr	r2, [r3, #20]
 8007f18:	68fb      	ldr	r3, [r7, #12]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007f20:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8007f22:	2300      	movs	r3, #0
 8007f24:	e000      	b.n	8007f28 <HAL_UART_Transmit_DMA+0xc4>
  }
  else
  {
    return HAL_BUSY;
 8007f26:	2302      	movs	r3, #2
  }
}
 8007f28:	4618      	mov	r0, r3
 8007f2a:	3718      	adds	r7, #24
 8007f2c:	46bd      	mov	sp, r7
 8007f2e:	bd80      	pop	{r7, pc}
 8007f30:	080082a1 	.word	0x080082a1
 8007f34:	080082f3 	.word	0x080082f3
 8007f38:	08008393 	.word	0x08008393

08007f3c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f3c:	b580      	push	{r7, lr}
 8007f3e:	b086      	sub	sp, #24
 8007f40:	af00      	add	r7, sp, #0
 8007f42:	60f8      	str	r0, [r7, #12]
 8007f44:	60b9      	str	r1, [r7, #8]
 8007f46:	4613      	mov	r3, r2
 8007f48:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8007f50:	b2db      	uxtb	r3, r3
 8007f52:	2b20      	cmp	r3, #32
 8007f54:	d166      	bne.n	8008024 <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f56:	68bb      	ldr	r3, [r7, #8]
 8007f58:	2b00      	cmp	r3, #0
 8007f5a:	d002      	beq.n	8007f62 <HAL_UART_Receive_DMA+0x26>
 8007f5c:	88fb      	ldrh	r3, [r7, #6]
 8007f5e:	2b00      	cmp	r3, #0
 8007f60:	d101      	bne.n	8007f66 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8007f62:	2301      	movs	r3, #1
 8007f64:	e05f      	b.n	8008026 <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8007f66:	68fb      	ldr	r3, [r7, #12]
 8007f68:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8007f6c:	2b01      	cmp	r3, #1
 8007f6e:	d101      	bne.n	8007f74 <HAL_UART_Receive_DMA+0x38>
 8007f70:	2302      	movs	r3, #2
 8007f72:	e058      	b.n	8008026 <HAL_UART_Receive_DMA+0xea>
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	2201      	movs	r2, #1
 8007f78:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8007f7c:	68ba      	ldr	r2, [r7, #8]
 8007f7e:	68fb      	ldr	r3, [r7, #12]
 8007f80:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 8007f82:	68fb      	ldr	r3, [r7, #12]
 8007f84:	88fa      	ldrh	r2, [r7, #6]
 8007f86:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007f88:	68fb      	ldr	r3, [r7, #12]
 8007f8a:	2200      	movs	r2, #0
 8007f8c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	2222      	movs	r2, #34	; 0x22
 8007f92:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007f9a:	4a25      	ldr	r2, [pc, #148]	; (8008030 <HAL_UART_Receive_DMA+0xf4>)
 8007f9c:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fa2:	4a24      	ldr	r2, [pc, #144]	; (8008034 <HAL_UART_Receive_DMA+0xf8>)
 8007fa4:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8007fa6:	68fb      	ldr	r3, [r7, #12]
 8007fa8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007faa:	4a23      	ldr	r2, [pc, #140]	; (8008038 <HAL_UART_Receive_DMA+0xfc>)
 8007fac:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007fae:	68fb      	ldr	r3, [r7, #12]
 8007fb0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 8007fb6:	f107 0308 	add.w	r3, r7, #8
 8007fba:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8007fc0:	68fb      	ldr	r3, [r7, #12]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	3304      	adds	r3, #4
 8007fc6:	4619      	mov	r1, r3
 8007fc8:	697b      	ldr	r3, [r7, #20]
 8007fca:	681a      	ldr	r2, [r3, #0]
 8007fcc:	88fb      	ldrh	r3, [r7, #6]
 8007fce:	f7fc f857 	bl	8004080 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 8007fd2:	2300      	movs	r3, #0
 8007fd4:	613b      	str	r3, [r7, #16]
 8007fd6:	68fb      	ldr	r3, [r7, #12]
 8007fd8:	681b      	ldr	r3, [r3, #0]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	613b      	str	r3, [r7, #16]
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	681b      	ldr	r3, [r3, #0]
 8007fe2:	685b      	ldr	r3, [r3, #4]
 8007fe4:	613b      	str	r3, [r7, #16]
 8007fe6:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	68da      	ldr	r2, [r3, #12]
 8007ff6:	68fb      	ldr	r3, [r7, #12]
 8007ff8:	681b      	ldr	r3, [r3, #0]
 8007ffa:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8007ffe:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008000:	68fb      	ldr	r3, [r7, #12]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	695a      	ldr	r2, [r3, #20]
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	681b      	ldr	r3, [r3, #0]
 800800a:	f042 0201 	orr.w	r2, r2, #1
 800800e:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008010:	68fb      	ldr	r3, [r7, #12]
 8008012:	681b      	ldr	r3, [r3, #0]
 8008014:	695a      	ldr	r2, [r3, #20]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800801e:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 8008020:	2300      	movs	r3, #0
 8008022:	e000      	b.n	8008026 <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8008024:	2302      	movs	r3, #2
  }
}
 8008026:	4618      	mov	r0, r3
 8008028:	3718      	adds	r7, #24
 800802a:	46bd      	mov	sp, r7
 800802c:	bd80      	pop	{r7, pc}
 800802e:	bf00      	nop
 8008030:	0800830f 	.word	0x0800830f
 8008034:	08008377 	.word	0x08008377
 8008038:	08008393 	.word	0x08008393

0800803c <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800803c:	b580      	push	{r7, lr}
 800803e:	b088      	sub	sp, #32
 8008040:	af00      	add	r7, sp, #0
 8008042:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	681b      	ldr	r3, [r3, #0]
 8008048:	681b      	ldr	r3, [r3, #0]
 800804a:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	68db      	ldr	r3, [r3, #12]
 8008052:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008054:	687b      	ldr	r3, [r7, #4]
 8008056:	681b      	ldr	r3, [r3, #0]
 8008058:	695b      	ldr	r3, [r3, #20]
 800805a:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 800805c:	2300      	movs	r3, #0
 800805e:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8008060:	2300      	movs	r3, #0
 8008062:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8008064:	69fb      	ldr	r3, [r7, #28]
 8008066:	f003 030f 	and.w	r3, r3, #15
 800806a:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 800806c:	693b      	ldr	r3, [r7, #16]
 800806e:	2b00      	cmp	r3, #0
 8008070:	d10d      	bne.n	800808e <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8008072:	69fb      	ldr	r3, [r7, #28]
 8008074:	f003 0320 	and.w	r3, r3, #32
 8008078:	2b00      	cmp	r3, #0
 800807a:	d008      	beq.n	800808e <HAL_UART_IRQHandler+0x52>
 800807c:	69bb      	ldr	r3, [r7, #24]
 800807e:	f003 0320 	and.w	r3, r3, #32
 8008082:	2b00      	cmp	r3, #0
 8008084:	d003      	beq.n	800808e <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 8008086:	6878      	ldr	r0, [r7, #4]
 8008088:	f000 fa83 	bl	8008592 <UART_Receive_IT>
      return;
 800808c:	e0d1      	b.n	8008232 <HAL_UART_IRQHandler+0x1f6>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800808e:	693b      	ldr	r3, [r7, #16]
 8008090:	2b00      	cmp	r3, #0
 8008092:	f000 80b0 	beq.w	80081f6 <HAL_UART_IRQHandler+0x1ba>
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	f003 0301 	and.w	r3, r3, #1
 800809c:	2b00      	cmp	r3, #0
 800809e:	d105      	bne.n	80080ac <HAL_UART_IRQHandler+0x70>
 80080a0:	69bb      	ldr	r3, [r7, #24]
 80080a2:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80080a6:	2b00      	cmp	r3, #0
 80080a8:	f000 80a5 	beq.w	80081f6 <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80080ac:	69fb      	ldr	r3, [r7, #28]
 80080ae:	f003 0301 	and.w	r3, r3, #1
 80080b2:	2b00      	cmp	r3, #0
 80080b4:	d00a      	beq.n	80080cc <HAL_UART_IRQHandler+0x90>
 80080b6:	69bb      	ldr	r3, [r7, #24]
 80080b8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d005      	beq.n	80080cc <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080c4:	f043 0201 	orr.w	r2, r3, #1
 80080c8:	687b      	ldr	r3, [r7, #4]
 80080ca:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080cc:	69fb      	ldr	r3, [r7, #28]
 80080ce:	f003 0304 	and.w	r3, r3, #4
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d00a      	beq.n	80080ec <HAL_UART_IRQHandler+0xb0>
 80080d6:	697b      	ldr	r3, [r7, #20]
 80080d8:	f003 0301 	and.w	r3, r3, #1
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d005      	beq.n	80080ec <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80080e4:	f043 0202 	orr.w	r2, r3, #2
 80080e8:	687b      	ldr	r3, [r7, #4]
 80080ea:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80080ec:	69fb      	ldr	r3, [r7, #28]
 80080ee:	f003 0302 	and.w	r3, r3, #2
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d00a      	beq.n	800810c <HAL_UART_IRQHandler+0xd0>
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	f003 0301 	and.w	r3, r3, #1
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d005      	beq.n	800810c <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008104:	f043 0204 	orr.w	r2, r3, #4
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800810c:	69fb      	ldr	r3, [r7, #28]
 800810e:	f003 0308 	and.w	r3, r3, #8
 8008112:	2b00      	cmp	r3, #0
 8008114:	d00f      	beq.n	8008136 <HAL_UART_IRQHandler+0xfa>
 8008116:	69bb      	ldr	r3, [r7, #24]
 8008118:	f003 0320 	and.w	r3, r3, #32
 800811c:	2b00      	cmp	r3, #0
 800811e:	d104      	bne.n	800812a <HAL_UART_IRQHandler+0xee>
 8008120:	697b      	ldr	r3, [r7, #20]
 8008122:	f003 0301 	and.w	r3, r3, #1
 8008126:	2b00      	cmp	r3, #0
 8008128:	d005      	beq.n	8008136 <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800812e:	f043 0208 	orr.w	r2, r3, #8
 8008132:	687b      	ldr	r3, [r7, #4]
 8008134:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800813a:	2b00      	cmp	r3, #0
 800813c:	d078      	beq.n	8008230 <HAL_UART_IRQHandler+0x1f4>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800813e:	69fb      	ldr	r3, [r7, #28]
 8008140:	f003 0320 	and.w	r3, r3, #32
 8008144:	2b00      	cmp	r3, #0
 8008146:	d007      	beq.n	8008158 <HAL_UART_IRQHandler+0x11c>
 8008148:	69bb      	ldr	r3, [r7, #24]
 800814a:	f003 0320 	and.w	r3, r3, #32
 800814e:	2b00      	cmp	r3, #0
 8008150:	d002      	beq.n	8008158 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f000 fa1d 	bl	8008592 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008158:	687b      	ldr	r3, [r7, #4]
 800815a:	681b      	ldr	r3, [r3, #0]
 800815c:	695b      	ldr	r3, [r3, #20]
 800815e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008162:	2b40      	cmp	r3, #64	; 0x40
 8008164:	bf0c      	ite	eq
 8008166:	2301      	moveq	r3, #1
 8008168:	2300      	movne	r3, #0
 800816a:	b2db      	uxtb	r3, r3
 800816c:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008172:	f003 0308 	and.w	r3, r3, #8
 8008176:	2b00      	cmp	r3, #0
 8008178:	d102      	bne.n	8008180 <HAL_UART_IRQHandler+0x144>
 800817a:	68fb      	ldr	r3, [r7, #12]
 800817c:	2b00      	cmp	r3, #0
 800817e:	d031      	beq.n	80081e4 <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008180:	6878      	ldr	r0, [r7, #4]
 8008182:	f000 f966 	bl	8008452 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008186:	687b      	ldr	r3, [r7, #4]
 8008188:	681b      	ldr	r3, [r3, #0]
 800818a:	695b      	ldr	r3, [r3, #20]
 800818c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008190:	2b40      	cmp	r3, #64	; 0x40
 8008192:	d123      	bne.n	80081dc <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	681b      	ldr	r3, [r3, #0]
 8008198:	695a      	ldr	r2, [r3, #20]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80081a2:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d013      	beq.n	80081d4 <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80081ac:	687b      	ldr	r3, [r7, #4]
 80081ae:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081b0:	4a21      	ldr	r2, [pc, #132]	; (8008238 <HAL_UART_IRQHandler+0x1fc>)
 80081b2:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081b8:	4618      	mov	r0, r3
 80081ba:	f7fb ffb9 	bl	8004130 <HAL_DMA_Abort_IT>
 80081be:	4603      	mov	r3, r0
 80081c0:	2b00      	cmp	r3, #0
 80081c2:	d016      	beq.n	80081f2 <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80081c8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80081ca:	687a      	ldr	r2, [r7, #4]
 80081cc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80081ce:	4610      	mov	r0, r2
 80081d0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081d2:	e00e      	b.n	80081f2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081d4:	6878      	ldr	r0, [r7, #4]
 80081d6:	f000 f859 	bl	800828c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081da:	e00a      	b.n	80081f2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081dc:	6878      	ldr	r0, [r7, #4]
 80081de:	f000 f855 	bl	800828c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e2:	e006      	b.n	80081f2 <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081e4:	6878      	ldr	r0, [r7, #4]
 80081e6:	f000 f851 	bl	800828c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081ea:	687b      	ldr	r3, [r7, #4]
 80081ec:	2200      	movs	r2, #0
 80081ee:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80081f0:	e01e      	b.n	8008230 <HAL_UART_IRQHandler+0x1f4>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081f2:	bf00      	nop
    return;
 80081f4:	e01c      	b.n	8008230 <HAL_UART_IRQHandler+0x1f4>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80081f6:	69fb      	ldr	r3, [r7, #28]
 80081f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80081fc:	2b00      	cmp	r3, #0
 80081fe:	d008      	beq.n	8008212 <HAL_UART_IRQHandler+0x1d6>
 8008200:	69bb      	ldr	r3, [r7, #24]
 8008202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008206:	2b00      	cmp	r3, #0
 8008208:	d003      	beq.n	8008212 <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 800820a:	6878      	ldr	r0, [r7, #4]
 800820c:	f000 f953 	bl	80084b6 <UART_Transmit_IT>
    return;
 8008210:	e00f      	b.n	8008232 <HAL_UART_IRQHandler+0x1f6>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8008212:	69fb      	ldr	r3, [r7, #28]
 8008214:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008218:	2b00      	cmp	r3, #0
 800821a:	d00a      	beq.n	8008232 <HAL_UART_IRQHandler+0x1f6>
 800821c:	69bb      	ldr	r3, [r7, #24]
 800821e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008222:	2b00      	cmp	r3, #0
 8008224:	d005      	beq.n	8008232 <HAL_UART_IRQHandler+0x1f6>
  {
    UART_EndTransmit_IT(huart);
 8008226:	6878      	ldr	r0, [r7, #4]
 8008228:	f000 f99b 	bl	8008562 <UART_EndTransmit_IT>
    return;
 800822c:	bf00      	nop
 800822e:	e000      	b.n	8008232 <HAL_UART_IRQHandler+0x1f6>
    return;
 8008230:	bf00      	nop
  }
}
 8008232:	3720      	adds	r7, #32
 8008234:	46bd      	mov	sp, r7
 8008236:	bd80      	pop	{r7, pc}
 8008238:	0800848f 	.word	0x0800848f

0800823c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800823c:	b480      	push	{r7}
 800823e:	b083      	sub	sp, #12
 8008240:	af00      	add	r7, sp, #0
 8008242:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008244:	bf00      	nop
 8008246:	370c      	adds	r7, #12
 8008248:	46bd      	mov	sp, r7
 800824a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800824e:	4770      	bx	lr

08008250 <HAL_UART_TxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008250:	b480      	push	{r7}
 8008252:	b083      	sub	sp, #12
 8008254:	af00      	add	r7, sp, #0
 8008256:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback could be implemented in the user file
   */
}
 8008258:	bf00      	nop
 800825a:	370c      	adds	r7, #12
 800825c:	46bd      	mov	sp, r7
 800825e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008262:	4770      	bx	lr

08008264 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8008264:	b480      	push	{r7}
 8008266:	b083      	sub	sp, #12
 8008268:	af00      	add	r7, sp, #0
 800826a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800826c:	bf00      	nop
 800826e:	370c      	adds	r7, #12
 8008270:	46bd      	mov	sp, r7
 8008272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008276:	4770      	bx	lr

08008278 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8008278:	b480      	push	{r7}
 800827a:	b083      	sub	sp, #12
 800827c:	af00      	add	r7, sp, #0
 800827e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8008280:	bf00      	nop
 8008282:	370c      	adds	r7, #12
 8008284:	46bd      	mov	sp, r7
 8008286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800828a:	4770      	bx	lr

0800828c <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800828c:	b480      	push	{r7}
 800828e:	b083      	sub	sp, #12
 8008290:	af00      	add	r7, sp, #0
 8008292:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008294:	bf00      	nop
 8008296:	370c      	adds	r7, #12
 8008298:	46bd      	mov	sp, r7
 800829a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829e:	4770      	bx	lr

080082a0 <UART_DMATransmitCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 80082a0:	b580      	push	{r7, lr}
 80082a2:	b084      	sub	sp, #16
 80082a4:	af00      	add	r7, sp, #0
 80082a6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082ac:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 80082ae:	687b      	ldr	r3, [r7, #4]
 80082b0:	681b      	ldr	r3, [r3, #0]
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d113      	bne.n	80082e4 <UART_DMATransmitCplt+0x44>
  {
    huart->TxXferCount = 0x00U;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	2200      	movs	r2, #0
 80082c0:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Disable the DMA transfer for transmit request by setting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80082c2:	68fb      	ldr	r3, [r7, #12]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	695a      	ldr	r2, [r3, #20]
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	681b      	ldr	r3, [r3, #0]
 80082cc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80082d0:	615a      	str	r2, [r3, #20]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80082d2:	68fb      	ldr	r3, [r7, #12]
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	68da      	ldr	r2, [r3, #12]
 80082d8:	68fb      	ldr	r3, [r7, #12]
 80082da:	681b      	ldr	r3, [r3, #0]
 80082dc:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80082e0:	60da      	str	r2, [r3, #12]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80082e2:	e002      	b.n	80082ea <UART_DMATransmitCplt+0x4a>
    HAL_UART_TxCpltCallback(huart);
 80082e4:	68f8      	ldr	r0, [r7, #12]
 80082e6:	f7ff ffa9 	bl	800823c <HAL_UART_TxCpltCallback>
}
 80082ea:	bf00      	nop
 80082ec:	3710      	adds	r7, #16
 80082ee:	46bd      	mov	sp, r7
 80082f0:	bd80      	pop	{r7, pc}

080082f2 <UART_DMATxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80082f2:	b580      	push	{r7, lr}
 80082f4:	b084      	sub	sp, #16
 80082f6:	af00      	add	r7, sp, #0
 80082f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80082fe:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008300:	68f8      	ldr	r0, [r7, #12]
 8008302:	f7ff ffa5 	bl	8008250 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008306:	bf00      	nop
 8008308:	3710      	adds	r7, #16
 800830a:	46bd      	mov	sp, r7
 800830c:	bd80      	pop	{r7, pc}

0800830e <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800830e:	b580      	push	{r7, lr}
 8008310:	b084      	sub	sp, #16
 8008312:	af00      	add	r7, sp, #0
 8008314:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800831a:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	681b      	ldr	r3, [r3, #0]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008326:	2b00      	cmp	r3, #0
 8008328:	d11e      	bne.n	8008368 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 800832a:	68fb      	ldr	r3, [r7, #12]
 800832c:	2200      	movs	r2, #0
 800832e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008330:	68fb      	ldr	r3, [r7, #12]
 8008332:	681b      	ldr	r3, [r3, #0]
 8008334:	68da      	ldr	r2, [r3, #12]
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800833e:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	681b      	ldr	r3, [r3, #0]
 8008344:	695a      	ldr	r2, [r3, #20]
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	f022 0201 	bic.w	r2, r2, #1
 800834e:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008350:	68fb      	ldr	r3, [r7, #12]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	695a      	ldr	r2, [r3, #20]
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800835e:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	2220      	movs	r2, #32
 8008364:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8008368:	68f8      	ldr	r0, [r7, #12]
 800836a:	f7ff ff7b 	bl	8008264 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800836e:	bf00      	nop
 8008370:	3710      	adds	r7, #16
 8008372:	46bd      	mov	sp, r7
 8008374:	bd80      	pop	{r7, pc}

08008376 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008376:	b580      	push	{r7, lr}
 8008378:	b084      	sub	sp, #16
 800837a:	af00      	add	r7, sp, #0
 800837c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008382:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8008384:	68f8      	ldr	r0, [r7, #12]
 8008386:	f7ff ff77 	bl	8008278 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800838a:	bf00      	nop
 800838c:	3710      	adds	r7, #16
 800838e:	46bd      	mov	sp, r7
 8008390:	bd80      	pop	{r7, pc}

08008392 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008392:	b580      	push	{r7, lr}
 8008394:	b084      	sub	sp, #16
 8008396:	af00      	add	r7, sp, #0
 8008398:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800839a:	2300      	movs	r3, #0
 800839c:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80083a2:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	695b      	ldr	r3, [r3, #20]
 80083aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083ae:	2b80      	cmp	r3, #128	; 0x80
 80083b0:	bf0c      	ite	eq
 80083b2:	2301      	moveq	r3, #1
 80083b4:	2300      	movne	r3, #0
 80083b6:	b2db      	uxtb	r3, r3
 80083b8:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80083ba:	68bb      	ldr	r3, [r7, #8]
 80083bc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80083c0:	b2db      	uxtb	r3, r3
 80083c2:	2b21      	cmp	r3, #33	; 0x21
 80083c4:	d108      	bne.n	80083d8 <UART_DMAError+0x46>
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	d005      	beq.n	80083d8 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80083cc:	68bb      	ldr	r3, [r7, #8]
 80083ce:	2200      	movs	r2, #0
 80083d0:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80083d2:	68b8      	ldr	r0, [r7, #8]
 80083d4:	f000 f827 	bl	8008426 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80083d8:	68bb      	ldr	r3, [r7, #8]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	695b      	ldr	r3, [r3, #20]
 80083de:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80083e2:	2b40      	cmp	r3, #64	; 0x40
 80083e4:	bf0c      	ite	eq
 80083e6:	2301      	moveq	r3, #1
 80083e8:	2300      	movne	r3, #0
 80083ea:	b2db      	uxtb	r3, r3
 80083ec:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80083ee:	68bb      	ldr	r3, [r7, #8]
 80083f0:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80083f4:	b2db      	uxtb	r3, r3
 80083f6:	2b22      	cmp	r3, #34	; 0x22
 80083f8:	d108      	bne.n	800840c <UART_DMAError+0x7a>
 80083fa:	68fb      	ldr	r3, [r7, #12]
 80083fc:	2b00      	cmp	r3, #0
 80083fe:	d005      	beq.n	800840c <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8008400:	68bb      	ldr	r3, [r7, #8]
 8008402:	2200      	movs	r2, #0
 8008404:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8008406:	68b8      	ldr	r0, [r7, #8]
 8008408:	f000 f823 	bl	8008452 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800840c:	68bb      	ldr	r3, [r7, #8]
 800840e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008410:	f043 0210 	orr.w	r2, r3, #16
 8008414:	68bb      	ldr	r3, [r7, #8]
 8008416:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008418:	68b8      	ldr	r0, [r7, #8]
 800841a:	f7ff ff37 	bl	800828c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800841e:	bf00      	nop
 8008420:	3710      	adds	r7, #16
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008426:	b480      	push	{r7}
 8008428:	b083      	sub	sp, #12
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	68da      	ldr	r2, [r3, #12]
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	681b      	ldr	r3, [r3, #0]
 8008438:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 800843c:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	2220      	movs	r2, #32
 8008442:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8008446:	bf00      	nop
 8008448:	370c      	adds	r7, #12
 800844a:	46bd      	mov	sp, r7
 800844c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008450:	4770      	bx	lr

08008452 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008452:	b480      	push	{r7}
 8008454:	b083      	sub	sp, #12
 8008456:	af00      	add	r7, sp, #0
 8008458:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	681b      	ldr	r3, [r3, #0]
 800845e:	68da      	ldr	r2, [r3, #12]
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	681b      	ldr	r3, [r3, #0]
 8008464:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008468:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	681b      	ldr	r3, [r3, #0]
 800846e:	695a      	ldr	r2, [r3, #20]
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f022 0201 	bic.w	r2, r2, #1
 8008478:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	2220      	movs	r2, #32
 800847e:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8008482:	bf00      	nop
 8008484:	370c      	adds	r7, #12
 8008486:	46bd      	mov	sp, r7
 8008488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800848c:	4770      	bx	lr

0800848e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800848e:	b580      	push	{r7, lr}
 8008490:	b084      	sub	sp, #16
 8008492:	af00      	add	r7, sp, #0
 8008494:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800849a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	2200      	movs	r2, #0
 80084a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80084a2:	68fb      	ldr	r3, [r7, #12]
 80084a4:	2200      	movs	r2, #0
 80084a6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084a8:	68f8      	ldr	r0, [r7, #12]
 80084aa:	f7ff feef 	bl	800828c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084ae:	bf00      	nop
 80084b0:	3710      	adds	r7, #16
 80084b2:	46bd      	mov	sp, r7
 80084b4:	bd80      	pop	{r7, pc}

080084b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80084b6:	b480      	push	{r7}
 80084b8:	b085      	sub	sp, #20
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80084c4:	b2db      	uxtb	r3, r3
 80084c6:	2b21      	cmp	r3, #33	; 0x21
 80084c8:	d144      	bne.n	8008554 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80084ca:	687b      	ldr	r3, [r7, #4]
 80084cc:	689b      	ldr	r3, [r3, #8]
 80084ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80084d2:	d11a      	bne.n	800850a <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 80084d4:	687b      	ldr	r3, [r7, #4]
 80084d6:	6a1b      	ldr	r3, [r3, #32]
 80084d8:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80084da:	68fb      	ldr	r3, [r7, #12]
 80084dc:	881b      	ldrh	r3, [r3, #0]
 80084de:	461a      	mov	r2, r3
 80084e0:	687b      	ldr	r3, [r7, #4]
 80084e2:	681b      	ldr	r3, [r3, #0]
 80084e4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80084e8:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	691b      	ldr	r3, [r3, #16]
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	d105      	bne.n	80084fe <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	6a1b      	ldr	r3, [r3, #32]
 80084f6:	1c9a      	adds	r2, r3, #2
 80084f8:	687b      	ldr	r3, [r7, #4]
 80084fa:	621a      	str	r2, [r3, #32]
 80084fc:	e00e      	b.n	800851c <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 80084fe:	687b      	ldr	r3, [r7, #4]
 8008500:	6a1b      	ldr	r3, [r3, #32]
 8008502:	1c5a      	adds	r2, r3, #1
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	621a      	str	r2, [r3, #32]
 8008508:	e008      	b.n	800851c <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800850a:	687b      	ldr	r3, [r7, #4]
 800850c:	6a1b      	ldr	r3, [r3, #32]
 800850e:	1c59      	adds	r1, r3, #1
 8008510:	687a      	ldr	r2, [r7, #4]
 8008512:	6211      	str	r1, [r2, #32]
 8008514:	781a      	ldrb	r2, [r3, #0]
 8008516:	687b      	ldr	r3, [r7, #4]
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8008520:	b29b      	uxth	r3, r3
 8008522:	3b01      	subs	r3, #1
 8008524:	b29b      	uxth	r3, r3
 8008526:	687a      	ldr	r2, [r7, #4]
 8008528:	4619      	mov	r1, r3
 800852a:	84d1      	strh	r1, [r2, #38]	; 0x26
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10f      	bne.n	8008550 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	68da      	ldr	r2, [r3, #12]
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800853e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8008540:	687b      	ldr	r3, [r7, #4]
 8008542:	681b      	ldr	r3, [r3, #0]
 8008544:	68da      	ldr	r2, [r3, #12]
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	681b      	ldr	r3, [r3, #0]
 800854a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800854e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8008550:	2300      	movs	r3, #0
 8008552:	e000      	b.n	8008556 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8008554:	2302      	movs	r3, #2
  }
}
 8008556:	4618      	mov	r0, r3
 8008558:	3714      	adds	r7, #20
 800855a:	46bd      	mov	sp, r7
 800855c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008560:	4770      	bx	lr

08008562 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008562:	b580      	push	{r7, lr}
 8008564:	b082      	sub	sp, #8
 8008566:	af00      	add	r7, sp, #0
 8008568:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800856a:	687b      	ldr	r3, [r7, #4]
 800856c:	681b      	ldr	r3, [r3, #0]
 800856e:	68da      	ldr	r2, [r3, #12]
 8008570:	687b      	ldr	r3, [r7, #4]
 8008572:	681b      	ldr	r3, [r3, #0]
 8008574:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008578:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2220      	movs	r2, #32
 800857e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008582:	6878      	ldr	r0, [r7, #4]
 8008584:	f7ff fe5a 	bl	800823c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008588:	2300      	movs	r3, #0
}
 800858a:	4618      	mov	r0, r3
 800858c:	3708      	adds	r7, #8
 800858e:	46bd      	mov	sp, r7
 8008590:	bd80      	pop	{r7, pc}

08008592 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8008592:	b580      	push	{r7, lr}
 8008594:	b084      	sub	sp, #16
 8008596:	af00      	add	r7, sp, #0
 8008598:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 80085a0:	b2db      	uxtb	r3, r3
 80085a2:	2b22      	cmp	r3, #34	; 0x22
 80085a4:	d171      	bne.n	800868a <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 80085a6:	687b      	ldr	r3, [r7, #4]
 80085a8:	689b      	ldr	r3, [r3, #8]
 80085aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80085ae:	d123      	bne.n	80085f8 <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085b4:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	691b      	ldr	r3, [r3, #16]
 80085ba:	2b00      	cmp	r3, #0
 80085bc:	d10e      	bne.n	80085dc <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	685b      	ldr	r3, [r3, #4]
 80085c4:	b29b      	uxth	r3, r3
 80085c6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80085ca:	b29a      	uxth	r2, r3
 80085cc:	68fb      	ldr	r3, [r7, #12]
 80085ce:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085d4:	1c9a      	adds	r2, r3, #2
 80085d6:	687b      	ldr	r3, [r7, #4]
 80085d8:	629a      	str	r2, [r3, #40]	; 0x28
 80085da:	e029      	b.n	8008630 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	685b      	ldr	r3, [r3, #4]
 80085e2:	b29b      	uxth	r3, r3
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 80085ec:	687b      	ldr	r3, [r7, #4]
 80085ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085f0:	1c5a      	adds	r2, r3, #1
 80085f2:	687b      	ldr	r3, [r7, #4]
 80085f4:	629a      	str	r2, [r3, #40]	; 0x28
 80085f6:	e01b      	b.n	8008630 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	691b      	ldr	r3, [r3, #16]
 80085fc:	2b00      	cmp	r3, #0
 80085fe:	d10a      	bne.n	8008616 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8008600:	687b      	ldr	r3, [r7, #4]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	6858      	ldr	r0, [r3, #4]
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800860a:	1c59      	adds	r1, r3, #1
 800860c:	687a      	ldr	r2, [r7, #4]
 800860e:	6291      	str	r1, [r2, #40]	; 0x28
 8008610:	b2c2      	uxtb	r2, r0
 8008612:	701a      	strb	r2, [r3, #0]
 8008614:	e00c      	b.n	8008630 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	685b      	ldr	r3, [r3, #4]
 800861c:	b2da      	uxtb	r2, r3
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008622:	1c58      	adds	r0, r3, #1
 8008624:	6879      	ldr	r1, [r7, #4]
 8008626:	6288      	str	r0, [r1, #40]	; 0x28
 8008628:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 800862c:	b2d2      	uxtb	r2, r2
 800862e:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8008634:	b29b      	uxth	r3, r3
 8008636:	3b01      	subs	r3, #1
 8008638:	b29b      	uxth	r3, r3
 800863a:	687a      	ldr	r2, [r7, #4]
 800863c:	4619      	mov	r1, r3
 800863e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8008640:	2b00      	cmp	r3, #0
 8008642:	d120      	bne.n	8008686 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8008644:	687b      	ldr	r3, [r7, #4]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	68da      	ldr	r2, [r3, #12]
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f022 0220 	bic.w	r2, r2, #32
 8008652:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	68da      	ldr	r2, [r3, #12]
 800865a:	687b      	ldr	r3, [r7, #4]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008662:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	681b      	ldr	r3, [r3, #0]
 8008668:	695a      	ldr	r2, [r3, #20]
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	f022 0201 	bic.w	r2, r2, #1
 8008672:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	2220      	movs	r2, #32
 8008678:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f7ff fdf1 	bl	8008264 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8008682:	2300      	movs	r3, #0
 8008684:	e002      	b.n	800868c <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8008686:	2300      	movs	r3, #0
 8008688:	e000      	b.n	800868c <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 800868a:	2302      	movs	r3, #2
  }
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008694:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008698:	b085      	sub	sp, #20
 800869a:	af00      	add	r7, sp, #0
 800869c:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	681b      	ldr	r3, [r3, #0]
 80086a2:	691b      	ldr	r3, [r3, #16]
 80086a4:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80086a8:	687b      	ldr	r3, [r7, #4]
 80086aa:	68da      	ldr	r2, [r3, #12]
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	430a      	orrs	r2, r1
 80086b2:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	689a      	ldr	r2, [r3, #8]
 80086b8:	687b      	ldr	r3, [r7, #4]
 80086ba:	691b      	ldr	r3, [r3, #16]
 80086bc:	431a      	orrs	r2, r3
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	695b      	ldr	r3, [r3, #20]
 80086c2:	431a      	orrs	r2, r3
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	69db      	ldr	r3, [r3, #28]
 80086c8:	4313      	orrs	r3, r2
 80086ca:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	68db      	ldr	r3, [r3, #12]
 80086d2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80086d6:	f023 030c 	bic.w	r3, r3, #12
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	6812      	ldr	r2, [r2, #0]
 80086de:	68f9      	ldr	r1, [r7, #12]
 80086e0:	430b      	orrs	r3, r1
 80086e2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80086e4:	687b      	ldr	r3, [r7, #4]
 80086e6:	681b      	ldr	r3, [r3, #0]
 80086e8:	695b      	ldr	r3, [r3, #20]
 80086ea:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	699a      	ldr	r2, [r3, #24]
 80086f2:	687b      	ldr	r3, [r7, #4]
 80086f4:	681b      	ldr	r3, [r3, #0]
 80086f6:	430a      	orrs	r2, r1
 80086f8:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	69db      	ldr	r3, [r3, #28]
 80086fe:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008702:	f040 818b 	bne.w	8008a1c <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	681b      	ldr	r3, [r3, #0]
 800870a:	4ac1      	ldr	r2, [pc, #772]	; (8008a10 <UART_SetConfig+0x37c>)
 800870c:	4293      	cmp	r3, r2
 800870e:	d005      	beq.n	800871c <UART_SetConfig+0x88>
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	681b      	ldr	r3, [r3, #0]
 8008714:	4abf      	ldr	r2, [pc, #764]	; (8008a14 <UART_SetConfig+0x380>)
 8008716:	4293      	cmp	r3, r2
 8008718:	f040 80bd 	bne.w	8008896 <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800871c:	f7fe fbaa 	bl	8006e74 <HAL_RCC_GetPCLK2Freq>
 8008720:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008722:	68bb      	ldr	r3, [r7, #8]
 8008724:	461d      	mov	r5, r3
 8008726:	f04f 0600 	mov.w	r6, #0
 800872a:	46a8      	mov	r8, r5
 800872c:	46b1      	mov	r9, r6
 800872e:	eb18 0308 	adds.w	r3, r8, r8
 8008732:	eb49 0409 	adc.w	r4, r9, r9
 8008736:	4698      	mov	r8, r3
 8008738:	46a1      	mov	r9, r4
 800873a:	eb18 0805 	adds.w	r8, r8, r5
 800873e:	eb49 0906 	adc.w	r9, r9, r6
 8008742:	f04f 0100 	mov.w	r1, #0
 8008746:	f04f 0200 	mov.w	r2, #0
 800874a:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800874e:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008752:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008756:	4688      	mov	r8, r1
 8008758:	4691      	mov	r9, r2
 800875a:	eb18 0005 	adds.w	r0, r8, r5
 800875e:	eb49 0106 	adc.w	r1, r9, r6
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	685b      	ldr	r3, [r3, #4]
 8008766:	461d      	mov	r5, r3
 8008768:	f04f 0600 	mov.w	r6, #0
 800876c:	196b      	adds	r3, r5, r5
 800876e:	eb46 0406 	adc.w	r4, r6, r6
 8008772:	461a      	mov	r2, r3
 8008774:	4623      	mov	r3, r4
 8008776:	f7f8 faf9 	bl	8000d6c <__aeabi_uldivmod>
 800877a:	4603      	mov	r3, r0
 800877c:	460c      	mov	r4, r1
 800877e:	461a      	mov	r2, r3
 8008780:	4ba5      	ldr	r3, [pc, #660]	; (8008a18 <UART_SetConfig+0x384>)
 8008782:	fba3 2302 	umull	r2, r3, r3, r2
 8008786:	095b      	lsrs	r3, r3, #5
 8008788:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800878c:	68bb      	ldr	r3, [r7, #8]
 800878e:	461d      	mov	r5, r3
 8008790:	f04f 0600 	mov.w	r6, #0
 8008794:	46a9      	mov	r9, r5
 8008796:	46b2      	mov	sl, r6
 8008798:	eb19 0309 	adds.w	r3, r9, r9
 800879c:	eb4a 040a 	adc.w	r4, sl, sl
 80087a0:	4699      	mov	r9, r3
 80087a2:	46a2      	mov	sl, r4
 80087a4:	eb19 0905 	adds.w	r9, r9, r5
 80087a8:	eb4a 0a06 	adc.w	sl, sl, r6
 80087ac:	f04f 0100 	mov.w	r1, #0
 80087b0:	f04f 0200 	mov.w	r2, #0
 80087b4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80087b8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80087bc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80087c0:	4689      	mov	r9, r1
 80087c2:	4692      	mov	sl, r2
 80087c4:	eb19 0005 	adds.w	r0, r9, r5
 80087c8:	eb4a 0106 	adc.w	r1, sl, r6
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	685b      	ldr	r3, [r3, #4]
 80087d0:	461d      	mov	r5, r3
 80087d2:	f04f 0600 	mov.w	r6, #0
 80087d6:	196b      	adds	r3, r5, r5
 80087d8:	eb46 0406 	adc.w	r4, r6, r6
 80087dc:	461a      	mov	r2, r3
 80087de:	4623      	mov	r3, r4
 80087e0:	f7f8 fac4 	bl	8000d6c <__aeabi_uldivmod>
 80087e4:	4603      	mov	r3, r0
 80087e6:	460c      	mov	r4, r1
 80087e8:	461a      	mov	r2, r3
 80087ea:	4b8b      	ldr	r3, [pc, #556]	; (8008a18 <UART_SetConfig+0x384>)
 80087ec:	fba3 1302 	umull	r1, r3, r3, r2
 80087f0:	095b      	lsrs	r3, r3, #5
 80087f2:	2164      	movs	r1, #100	; 0x64
 80087f4:	fb01 f303 	mul.w	r3, r1, r3
 80087f8:	1ad3      	subs	r3, r2, r3
 80087fa:	00db      	lsls	r3, r3, #3
 80087fc:	3332      	adds	r3, #50	; 0x32
 80087fe:	4a86      	ldr	r2, [pc, #536]	; (8008a18 <UART_SetConfig+0x384>)
 8008800:	fba2 2303 	umull	r2, r3, r2, r3
 8008804:	095b      	lsrs	r3, r3, #5
 8008806:	005b      	lsls	r3, r3, #1
 8008808:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800880c:	4498      	add	r8, r3
 800880e:	68bb      	ldr	r3, [r7, #8]
 8008810:	461d      	mov	r5, r3
 8008812:	f04f 0600 	mov.w	r6, #0
 8008816:	46a9      	mov	r9, r5
 8008818:	46b2      	mov	sl, r6
 800881a:	eb19 0309 	adds.w	r3, r9, r9
 800881e:	eb4a 040a 	adc.w	r4, sl, sl
 8008822:	4699      	mov	r9, r3
 8008824:	46a2      	mov	sl, r4
 8008826:	eb19 0905 	adds.w	r9, r9, r5
 800882a:	eb4a 0a06 	adc.w	sl, sl, r6
 800882e:	f04f 0100 	mov.w	r1, #0
 8008832:	f04f 0200 	mov.w	r2, #0
 8008836:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800883a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800883e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008842:	4689      	mov	r9, r1
 8008844:	4692      	mov	sl, r2
 8008846:	eb19 0005 	adds.w	r0, r9, r5
 800884a:	eb4a 0106 	adc.w	r1, sl, r6
 800884e:	687b      	ldr	r3, [r7, #4]
 8008850:	685b      	ldr	r3, [r3, #4]
 8008852:	461d      	mov	r5, r3
 8008854:	f04f 0600 	mov.w	r6, #0
 8008858:	196b      	adds	r3, r5, r5
 800885a:	eb46 0406 	adc.w	r4, r6, r6
 800885e:	461a      	mov	r2, r3
 8008860:	4623      	mov	r3, r4
 8008862:	f7f8 fa83 	bl	8000d6c <__aeabi_uldivmod>
 8008866:	4603      	mov	r3, r0
 8008868:	460c      	mov	r4, r1
 800886a:	461a      	mov	r2, r3
 800886c:	4b6a      	ldr	r3, [pc, #424]	; (8008a18 <UART_SetConfig+0x384>)
 800886e:	fba3 1302 	umull	r1, r3, r3, r2
 8008872:	095b      	lsrs	r3, r3, #5
 8008874:	2164      	movs	r1, #100	; 0x64
 8008876:	fb01 f303 	mul.w	r3, r1, r3
 800887a:	1ad3      	subs	r3, r2, r3
 800887c:	00db      	lsls	r3, r3, #3
 800887e:	3332      	adds	r3, #50	; 0x32
 8008880:	4a65      	ldr	r2, [pc, #404]	; (8008a18 <UART_SetConfig+0x384>)
 8008882:	fba2 2303 	umull	r2, r3, r2, r3
 8008886:	095b      	lsrs	r3, r3, #5
 8008888:	f003 0207 	and.w	r2, r3, #7
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	681b      	ldr	r3, [r3, #0]
 8008890:	4442      	add	r2, r8
 8008892:	609a      	str	r2, [r3, #8]
 8008894:	e26f      	b.n	8008d76 <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008896:	f7fe fad9 	bl	8006e4c <HAL_RCC_GetPCLK1Freq>
 800889a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800889c:	68bb      	ldr	r3, [r7, #8]
 800889e:	461d      	mov	r5, r3
 80088a0:	f04f 0600 	mov.w	r6, #0
 80088a4:	46a8      	mov	r8, r5
 80088a6:	46b1      	mov	r9, r6
 80088a8:	eb18 0308 	adds.w	r3, r8, r8
 80088ac:	eb49 0409 	adc.w	r4, r9, r9
 80088b0:	4698      	mov	r8, r3
 80088b2:	46a1      	mov	r9, r4
 80088b4:	eb18 0805 	adds.w	r8, r8, r5
 80088b8:	eb49 0906 	adc.w	r9, r9, r6
 80088bc:	f04f 0100 	mov.w	r1, #0
 80088c0:	f04f 0200 	mov.w	r2, #0
 80088c4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80088c8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80088cc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80088d0:	4688      	mov	r8, r1
 80088d2:	4691      	mov	r9, r2
 80088d4:	eb18 0005 	adds.w	r0, r8, r5
 80088d8:	eb49 0106 	adc.w	r1, r9, r6
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	461d      	mov	r5, r3
 80088e2:	f04f 0600 	mov.w	r6, #0
 80088e6:	196b      	adds	r3, r5, r5
 80088e8:	eb46 0406 	adc.w	r4, r6, r6
 80088ec:	461a      	mov	r2, r3
 80088ee:	4623      	mov	r3, r4
 80088f0:	f7f8 fa3c 	bl	8000d6c <__aeabi_uldivmod>
 80088f4:	4603      	mov	r3, r0
 80088f6:	460c      	mov	r4, r1
 80088f8:	461a      	mov	r2, r3
 80088fa:	4b47      	ldr	r3, [pc, #284]	; (8008a18 <UART_SetConfig+0x384>)
 80088fc:	fba3 2302 	umull	r2, r3, r3, r2
 8008900:	095b      	lsrs	r3, r3, #5
 8008902:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008906:	68bb      	ldr	r3, [r7, #8]
 8008908:	461d      	mov	r5, r3
 800890a:	f04f 0600 	mov.w	r6, #0
 800890e:	46a9      	mov	r9, r5
 8008910:	46b2      	mov	sl, r6
 8008912:	eb19 0309 	adds.w	r3, r9, r9
 8008916:	eb4a 040a 	adc.w	r4, sl, sl
 800891a:	4699      	mov	r9, r3
 800891c:	46a2      	mov	sl, r4
 800891e:	eb19 0905 	adds.w	r9, r9, r5
 8008922:	eb4a 0a06 	adc.w	sl, sl, r6
 8008926:	f04f 0100 	mov.w	r1, #0
 800892a:	f04f 0200 	mov.w	r2, #0
 800892e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008932:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008936:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800893a:	4689      	mov	r9, r1
 800893c:	4692      	mov	sl, r2
 800893e:	eb19 0005 	adds.w	r0, r9, r5
 8008942:	eb4a 0106 	adc.w	r1, sl, r6
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	461d      	mov	r5, r3
 800894c:	f04f 0600 	mov.w	r6, #0
 8008950:	196b      	adds	r3, r5, r5
 8008952:	eb46 0406 	adc.w	r4, r6, r6
 8008956:	461a      	mov	r2, r3
 8008958:	4623      	mov	r3, r4
 800895a:	f7f8 fa07 	bl	8000d6c <__aeabi_uldivmod>
 800895e:	4603      	mov	r3, r0
 8008960:	460c      	mov	r4, r1
 8008962:	461a      	mov	r2, r3
 8008964:	4b2c      	ldr	r3, [pc, #176]	; (8008a18 <UART_SetConfig+0x384>)
 8008966:	fba3 1302 	umull	r1, r3, r3, r2
 800896a:	095b      	lsrs	r3, r3, #5
 800896c:	2164      	movs	r1, #100	; 0x64
 800896e:	fb01 f303 	mul.w	r3, r1, r3
 8008972:	1ad3      	subs	r3, r2, r3
 8008974:	00db      	lsls	r3, r3, #3
 8008976:	3332      	adds	r3, #50	; 0x32
 8008978:	4a27      	ldr	r2, [pc, #156]	; (8008a18 <UART_SetConfig+0x384>)
 800897a:	fba2 2303 	umull	r2, r3, r2, r3
 800897e:	095b      	lsrs	r3, r3, #5
 8008980:	005b      	lsls	r3, r3, #1
 8008982:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8008986:	4498      	add	r8, r3
 8008988:	68bb      	ldr	r3, [r7, #8]
 800898a:	461d      	mov	r5, r3
 800898c:	f04f 0600 	mov.w	r6, #0
 8008990:	46a9      	mov	r9, r5
 8008992:	46b2      	mov	sl, r6
 8008994:	eb19 0309 	adds.w	r3, r9, r9
 8008998:	eb4a 040a 	adc.w	r4, sl, sl
 800899c:	4699      	mov	r9, r3
 800899e:	46a2      	mov	sl, r4
 80089a0:	eb19 0905 	adds.w	r9, r9, r5
 80089a4:	eb4a 0a06 	adc.w	sl, sl, r6
 80089a8:	f04f 0100 	mov.w	r1, #0
 80089ac:	f04f 0200 	mov.w	r2, #0
 80089b0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80089b4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80089b8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80089bc:	4689      	mov	r9, r1
 80089be:	4692      	mov	sl, r2
 80089c0:	eb19 0005 	adds.w	r0, r9, r5
 80089c4:	eb4a 0106 	adc.w	r1, sl, r6
 80089c8:	687b      	ldr	r3, [r7, #4]
 80089ca:	685b      	ldr	r3, [r3, #4]
 80089cc:	461d      	mov	r5, r3
 80089ce:	f04f 0600 	mov.w	r6, #0
 80089d2:	196b      	adds	r3, r5, r5
 80089d4:	eb46 0406 	adc.w	r4, r6, r6
 80089d8:	461a      	mov	r2, r3
 80089da:	4623      	mov	r3, r4
 80089dc:	f7f8 f9c6 	bl	8000d6c <__aeabi_uldivmod>
 80089e0:	4603      	mov	r3, r0
 80089e2:	460c      	mov	r4, r1
 80089e4:	461a      	mov	r2, r3
 80089e6:	4b0c      	ldr	r3, [pc, #48]	; (8008a18 <UART_SetConfig+0x384>)
 80089e8:	fba3 1302 	umull	r1, r3, r3, r2
 80089ec:	095b      	lsrs	r3, r3, #5
 80089ee:	2164      	movs	r1, #100	; 0x64
 80089f0:	fb01 f303 	mul.w	r3, r1, r3
 80089f4:	1ad3      	subs	r3, r2, r3
 80089f6:	00db      	lsls	r3, r3, #3
 80089f8:	3332      	adds	r3, #50	; 0x32
 80089fa:	4a07      	ldr	r2, [pc, #28]	; (8008a18 <UART_SetConfig+0x384>)
 80089fc:	fba2 2303 	umull	r2, r3, r2, r3
 8008a00:	095b      	lsrs	r3, r3, #5
 8008a02:	f003 0207 	and.w	r2, r3, #7
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	4442      	add	r2, r8
 8008a0c:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8008a0e:	e1b2      	b.n	8008d76 <UART_SetConfig+0x6e2>
 8008a10:	40011000 	.word	0x40011000
 8008a14:	40011400 	.word	0x40011400
 8008a18:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	4ad7      	ldr	r2, [pc, #860]	; (8008d80 <UART_SetConfig+0x6ec>)
 8008a22:	4293      	cmp	r3, r2
 8008a24:	d005      	beq.n	8008a32 <UART_SetConfig+0x39e>
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	4ad6      	ldr	r2, [pc, #856]	; (8008d84 <UART_SetConfig+0x6f0>)
 8008a2c:	4293      	cmp	r3, r2
 8008a2e:	f040 80d1 	bne.w	8008bd4 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a32:	f7fe fa1f 	bl	8006e74 <HAL_RCC_GetPCLK2Freq>
 8008a36:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008a38:	68bb      	ldr	r3, [r7, #8]
 8008a3a:	469a      	mov	sl, r3
 8008a3c:	f04f 0b00 	mov.w	fp, #0
 8008a40:	46d0      	mov	r8, sl
 8008a42:	46d9      	mov	r9, fp
 8008a44:	eb18 0308 	adds.w	r3, r8, r8
 8008a48:	eb49 0409 	adc.w	r4, r9, r9
 8008a4c:	4698      	mov	r8, r3
 8008a4e:	46a1      	mov	r9, r4
 8008a50:	eb18 080a 	adds.w	r8, r8, sl
 8008a54:	eb49 090b 	adc.w	r9, r9, fp
 8008a58:	f04f 0100 	mov.w	r1, #0
 8008a5c:	f04f 0200 	mov.w	r2, #0
 8008a60:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008a64:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008a68:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008a6c:	4688      	mov	r8, r1
 8008a6e:	4691      	mov	r9, r2
 8008a70:	eb1a 0508 	adds.w	r5, sl, r8
 8008a74:	eb4b 0609 	adc.w	r6, fp, r9
 8008a78:	687b      	ldr	r3, [r7, #4]
 8008a7a:	685b      	ldr	r3, [r3, #4]
 8008a7c:	4619      	mov	r1, r3
 8008a7e:	f04f 0200 	mov.w	r2, #0
 8008a82:	f04f 0300 	mov.w	r3, #0
 8008a86:	f04f 0400 	mov.w	r4, #0
 8008a8a:	0094      	lsls	r4, r2, #2
 8008a8c:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008a90:	008b      	lsls	r3, r1, #2
 8008a92:	461a      	mov	r2, r3
 8008a94:	4623      	mov	r3, r4
 8008a96:	4628      	mov	r0, r5
 8008a98:	4631      	mov	r1, r6
 8008a9a:	f7f8 f967 	bl	8000d6c <__aeabi_uldivmod>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	460c      	mov	r4, r1
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	4bb8      	ldr	r3, [pc, #736]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008aa6:	fba3 2302 	umull	r2, r3, r3, r2
 8008aaa:	095b      	lsrs	r3, r3, #5
 8008aac:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008ab0:	68bb      	ldr	r3, [r7, #8]
 8008ab2:	469b      	mov	fp, r3
 8008ab4:	f04f 0c00 	mov.w	ip, #0
 8008ab8:	46d9      	mov	r9, fp
 8008aba:	46e2      	mov	sl, ip
 8008abc:	eb19 0309 	adds.w	r3, r9, r9
 8008ac0:	eb4a 040a 	adc.w	r4, sl, sl
 8008ac4:	4699      	mov	r9, r3
 8008ac6:	46a2      	mov	sl, r4
 8008ac8:	eb19 090b 	adds.w	r9, r9, fp
 8008acc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008ad0:	f04f 0100 	mov.w	r1, #0
 8008ad4:	f04f 0200 	mov.w	r2, #0
 8008ad8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008adc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008ae0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008ae4:	4689      	mov	r9, r1
 8008ae6:	4692      	mov	sl, r2
 8008ae8:	eb1b 0509 	adds.w	r5, fp, r9
 8008aec:	eb4c 060a 	adc.w	r6, ip, sl
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	685b      	ldr	r3, [r3, #4]
 8008af4:	4619      	mov	r1, r3
 8008af6:	f04f 0200 	mov.w	r2, #0
 8008afa:	f04f 0300 	mov.w	r3, #0
 8008afe:	f04f 0400 	mov.w	r4, #0
 8008b02:	0094      	lsls	r4, r2, #2
 8008b04:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008b08:	008b      	lsls	r3, r1, #2
 8008b0a:	461a      	mov	r2, r3
 8008b0c:	4623      	mov	r3, r4
 8008b0e:	4628      	mov	r0, r5
 8008b10:	4631      	mov	r1, r6
 8008b12:	f7f8 f92b 	bl	8000d6c <__aeabi_uldivmod>
 8008b16:	4603      	mov	r3, r0
 8008b18:	460c      	mov	r4, r1
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	4b9a      	ldr	r3, [pc, #616]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008b1e:	fba3 1302 	umull	r1, r3, r3, r2
 8008b22:	095b      	lsrs	r3, r3, #5
 8008b24:	2164      	movs	r1, #100	; 0x64
 8008b26:	fb01 f303 	mul.w	r3, r1, r3
 8008b2a:	1ad3      	subs	r3, r2, r3
 8008b2c:	011b      	lsls	r3, r3, #4
 8008b2e:	3332      	adds	r3, #50	; 0x32
 8008b30:	4a95      	ldr	r2, [pc, #596]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008b32:	fba2 2303 	umull	r2, r3, r2, r3
 8008b36:	095b      	lsrs	r3, r3, #5
 8008b38:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008b3c:	4498      	add	r8, r3
 8008b3e:	68bb      	ldr	r3, [r7, #8]
 8008b40:	469b      	mov	fp, r3
 8008b42:	f04f 0c00 	mov.w	ip, #0
 8008b46:	46d9      	mov	r9, fp
 8008b48:	46e2      	mov	sl, ip
 8008b4a:	eb19 0309 	adds.w	r3, r9, r9
 8008b4e:	eb4a 040a 	adc.w	r4, sl, sl
 8008b52:	4699      	mov	r9, r3
 8008b54:	46a2      	mov	sl, r4
 8008b56:	eb19 090b 	adds.w	r9, r9, fp
 8008b5a:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008b5e:	f04f 0100 	mov.w	r1, #0
 8008b62:	f04f 0200 	mov.w	r2, #0
 8008b66:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b6a:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008b6e:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008b72:	4689      	mov	r9, r1
 8008b74:	4692      	mov	sl, r2
 8008b76:	eb1b 0509 	adds.w	r5, fp, r9
 8008b7a:	eb4c 060a 	adc.w	r6, ip, sl
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	685b      	ldr	r3, [r3, #4]
 8008b82:	4619      	mov	r1, r3
 8008b84:	f04f 0200 	mov.w	r2, #0
 8008b88:	f04f 0300 	mov.w	r3, #0
 8008b8c:	f04f 0400 	mov.w	r4, #0
 8008b90:	0094      	lsls	r4, r2, #2
 8008b92:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008b96:	008b      	lsls	r3, r1, #2
 8008b98:	461a      	mov	r2, r3
 8008b9a:	4623      	mov	r3, r4
 8008b9c:	4628      	mov	r0, r5
 8008b9e:	4631      	mov	r1, r6
 8008ba0:	f7f8 f8e4 	bl	8000d6c <__aeabi_uldivmod>
 8008ba4:	4603      	mov	r3, r0
 8008ba6:	460c      	mov	r4, r1
 8008ba8:	461a      	mov	r2, r3
 8008baa:	4b77      	ldr	r3, [pc, #476]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008bac:	fba3 1302 	umull	r1, r3, r3, r2
 8008bb0:	095b      	lsrs	r3, r3, #5
 8008bb2:	2164      	movs	r1, #100	; 0x64
 8008bb4:	fb01 f303 	mul.w	r3, r1, r3
 8008bb8:	1ad3      	subs	r3, r2, r3
 8008bba:	011b      	lsls	r3, r3, #4
 8008bbc:	3332      	adds	r3, #50	; 0x32
 8008bbe:	4a72      	ldr	r2, [pc, #456]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008bc0:	fba2 2303 	umull	r2, r3, r2, r3
 8008bc4:	095b      	lsrs	r3, r3, #5
 8008bc6:	f003 020f 	and.w	r2, r3, #15
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	681b      	ldr	r3, [r3, #0]
 8008bce:	4442      	add	r2, r8
 8008bd0:	609a      	str	r2, [r3, #8]
 8008bd2:	e0d0      	b.n	8008d76 <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8008bd4:	f7fe f93a 	bl	8006e4c <HAL_RCC_GetPCLK1Freq>
 8008bd8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008bda:	68bb      	ldr	r3, [r7, #8]
 8008bdc:	469a      	mov	sl, r3
 8008bde:	f04f 0b00 	mov.w	fp, #0
 8008be2:	46d0      	mov	r8, sl
 8008be4:	46d9      	mov	r9, fp
 8008be6:	eb18 0308 	adds.w	r3, r8, r8
 8008bea:	eb49 0409 	adc.w	r4, r9, r9
 8008bee:	4698      	mov	r8, r3
 8008bf0:	46a1      	mov	r9, r4
 8008bf2:	eb18 080a 	adds.w	r8, r8, sl
 8008bf6:	eb49 090b 	adc.w	r9, r9, fp
 8008bfa:	f04f 0100 	mov.w	r1, #0
 8008bfe:	f04f 0200 	mov.w	r2, #0
 8008c02:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8008c06:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8008c0a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8008c0e:	4688      	mov	r8, r1
 8008c10:	4691      	mov	r9, r2
 8008c12:	eb1a 0508 	adds.w	r5, sl, r8
 8008c16:	eb4b 0609 	adc.w	r6, fp, r9
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	685b      	ldr	r3, [r3, #4]
 8008c1e:	4619      	mov	r1, r3
 8008c20:	f04f 0200 	mov.w	r2, #0
 8008c24:	f04f 0300 	mov.w	r3, #0
 8008c28:	f04f 0400 	mov.w	r4, #0
 8008c2c:	0094      	lsls	r4, r2, #2
 8008c2e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008c32:	008b      	lsls	r3, r1, #2
 8008c34:	461a      	mov	r2, r3
 8008c36:	4623      	mov	r3, r4
 8008c38:	4628      	mov	r0, r5
 8008c3a:	4631      	mov	r1, r6
 8008c3c:	f7f8 f896 	bl	8000d6c <__aeabi_uldivmod>
 8008c40:	4603      	mov	r3, r0
 8008c42:	460c      	mov	r4, r1
 8008c44:	461a      	mov	r2, r3
 8008c46:	4b50      	ldr	r3, [pc, #320]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008c48:	fba3 2302 	umull	r2, r3, r3, r2
 8008c4c:	095b      	lsrs	r3, r3, #5
 8008c4e:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8008c52:	68bb      	ldr	r3, [r7, #8]
 8008c54:	469b      	mov	fp, r3
 8008c56:	f04f 0c00 	mov.w	ip, #0
 8008c5a:	46d9      	mov	r9, fp
 8008c5c:	46e2      	mov	sl, ip
 8008c5e:	eb19 0309 	adds.w	r3, r9, r9
 8008c62:	eb4a 040a 	adc.w	r4, sl, sl
 8008c66:	4699      	mov	r9, r3
 8008c68:	46a2      	mov	sl, r4
 8008c6a:	eb19 090b 	adds.w	r9, r9, fp
 8008c6e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008c72:	f04f 0100 	mov.w	r1, #0
 8008c76:	f04f 0200 	mov.w	r2, #0
 8008c7a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008c7e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008c82:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008c86:	4689      	mov	r9, r1
 8008c88:	4692      	mov	sl, r2
 8008c8a:	eb1b 0509 	adds.w	r5, fp, r9
 8008c8e:	eb4c 060a 	adc.w	r6, ip, sl
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	685b      	ldr	r3, [r3, #4]
 8008c96:	4619      	mov	r1, r3
 8008c98:	f04f 0200 	mov.w	r2, #0
 8008c9c:	f04f 0300 	mov.w	r3, #0
 8008ca0:	f04f 0400 	mov.w	r4, #0
 8008ca4:	0094      	lsls	r4, r2, #2
 8008ca6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008caa:	008b      	lsls	r3, r1, #2
 8008cac:	461a      	mov	r2, r3
 8008cae:	4623      	mov	r3, r4
 8008cb0:	4628      	mov	r0, r5
 8008cb2:	4631      	mov	r1, r6
 8008cb4:	f7f8 f85a 	bl	8000d6c <__aeabi_uldivmod>
 8008cb8:	4603      	mov	r3, r0
 8008cba:	460c      	mov	r4, r1
 8008cbc:	461a      	mov	r2, r3
 8008cbe:	4b32      	ldr	r3, [pc, #200]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008cc0:	fba3 1302 	umull	r1, r3, r3, r2
 8008cc4:	095b      	lsrs	r3, r3, #5
 8008cc6:	2164      	movs	r1, #100	; 0x64
 8008cc8:	fb01 f303 	mul.w	r3, r1, r3
 8008ccc:	1ad3      	subs	r3, r2, r3
 8008cce:	011b      	lsls	r3, r3, #4
 8008cd0:	3332      	adds	r3, #50	; 0x32
 8008cd2:	4a2d      	ldr	r2, [pc, #180]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008cd4:	fba2 2303 	umull	r2, r3, r2, r3
 8008cd8:	095b      	lsrs	r3, r3, #5
 8008cda:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8008cde:	4498      	add	r8, r3
 8008ce0:	68bb      	ldr	r3, [r7, #8]
 8008ce2:	469b      	mov	fp, r3
 8008ce4:	f04f 0c00 	mov.w	ip, #0
 8008ce8:	46d9      	mov	r9, fp
 8008cea:	46e2      	mov	sl, ip
 8008cec:	eb19 0309 	adds.w	r3, r9, r9
 8008cf0:	eb4a 040a 	adc.w	r4, sl, sl
 8008cf4:	4699      	mov	r9, r3
 8008cf6:	46a2      	mov	sl, r4
 8008cf8:	eb19 090b 	adds.w	r9, r9, fp
 8008cfc:	eb4a 0a0c 	adc.w	sl, sl, ip
 8008d00:	f04f 0100 	mov.w	r1, #0
 8008d04:	f04f 0200 	mov.w	r2, #0
 8008d08:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008d0c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8008d10:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8008d14:	4689      	mov	r9, r1
 8008d16:	4692      	mov	sl, r2
 8008d18:	eb1b 0509 	adds.w	r5, fp, r9
 8008d1c:	eb4c 060a 	adc.w	r6, ip, sl
 8008d20:	687b      	ldr	r3, [r7, #4]
 8008d22:	685b      	ldr	r3, [r3, #4]
 8008d24:	4619      	mov	r1, r3
 8008d26:	f04f 0200 	mov.w	r2, #0
 8008d2a:	f04f 0300 	mov.w	r3, #0
 8008d2e:	f04f 0400 	mov.w	r4, #0
 8008d32:	0094      	lsls	r4, r2, #2
 8008d34:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8008d38:	008b      	lsls	r3, r1, #2
 8008d3a:	461a      	mov	r2, r3
 8008d3c:	4623      	mov	r3, r4
 8008d3e:	4628      	mov	r0, r5
 8008d40:	4631      	mov	r1, r6
 8008d42:	f7f8 f813 	bl	8000d6c <__aeabi_uldivmod>
 8008d46:	4603      	mov	r3, r0
 8008d48:	460c      	mov	r4, r1
 8008d4a:	461a      	mov	r2, r3
 8008d4c:	4b0e      	ldr	r3, [pc, #56]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008d4e:	fba3 1302 	umull	r1, r3, r3, r2
 8008d52:	095b      	lsrs	r3, r3, #5
 8008d54:	2164      	movs	r1, #100	; 0x64
 8008d56:	fb01 f303 	mul.w	r3, r1, r3
 8008d5a:	1ad3      	subs	r3, r2, r3
 8008d5c:	011b      	lsls	r3, r3, #4
 8008d5e:	3332      	adds	r3, #50	; 0x32
 8008d60:	4a09      	ldr	r2, [pc, #36]	; (8008d88 <UART_SetConfig+0x6f4>)
 8008d62:	fba2 2303 	umull	r2, r3, r2, r3
 8008d66:	095b      	lsrs	r3, r3, #5
 8008d68:	f003 020f 	and.w	r2, r3, #15
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	4442      	add	r2, r8
 8008d72:	609a      	str	r2, [r3, #8]
}
 8008d74:	e7ff      	b.n	8008d76 <UART_SetConfig+0x6e2>
 8008d76:	bf00      	nop
 8008d78:	3714      	adds	r7, #20
 8008d7a:	46bd      	mov	sp, r7
 8008d7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008d80:	40011000 	.word	0x40011000
 8008d84:	40011400 	.word	0x40011400
 8008d88:	51eb851f 	.word	0x51eb851f

08008d8c <calloc>:
 8008d8c:	4b02      	ldr	r3, [pc, #8]	; (8008d98 <calloc+0xc>)
 8008d8e:	460a      	mov	r2, r1
 8008d90:	4601      	mov	r1, r0
 8008d92:	6818      	ldr	r0, [r3, #0]
 8008d94:	f000 b83f 	b.w	8008e16 <_calloc_r>
 8008d98:	2000002c 	.word	0x2000002c

08008d9c <__errno>:
 8008d9c:	4b01      	ldr	r3, [pc, #4]	; (8008da4 <__errno+0x8>)
 8008d9e:	6818      	ldr	r0, [r3, #0]
 8008da0:	4770      	bx	lr
 8008da2:	bf00      	nop
 8008da4:	2000002c 	.word	0x2000002c

08008da8 <__libc_init_array>:
 8008da8:	b570      	push	{r4, r5, r6, lr}
 8008daa:	4e0d      	ldr	r6, [pc, #52]	; (8008de0 <__libc_init_array+0x38>)
 8008dac:	4c0d      	ldr	r4, [pc, #52]	; (8008de4 <__libc_init_array+0x3c>)
 8008dae:	1ba4      	subs	r4, r4, r6
 8008db0:	10a4      	asrs	r4, r4, #2
 8008db2:	2500      	movs	r5, #0
 8008db4:	42a5      	cmp	r5, r4
 8008db6:	d109      	bne.n	8008dcc <__libc_init_array+0x24>
 8008db8:	4e0b      	ldr	r6, [pc, #44]	; (8008de8 <__libc_init_array+0x40>)
 8008dba:	4c0c      	ldr	r4, [pc, #48]	; (8008dec <__libc_init_array+0x44>)
 8008dbc:	f001 f8fe 	bl	8009fbc <_init>
 8008dc0:	1ba4      	subs	r4, r4, r6
 8008dc2:	10a4      	asrs	r4, r4, #2
 8008dc4:	2500      	movs	r5, #0
 8008dc6:	42a5      	cmp	r5, r4
 8008dc8:	d105      	bne.n	8008dd6 <__libc_init_array+0x2e>
 8008dca:	bd70      	pop	{r4, r5, r6, pc}
 8008dcc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008dd0:	4798      	blx	r3
 8008dd2:	3501      	adds	r5, #1
 8008dd4:	e7ee      	b.n	8008db4 <__libc_init_array+0xc>
 8008dd6:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8008dda:	4798      	blx	r3
 8008ddc:	3501      	adds	r5, #1
 8008dde:	e7f2      	b.n	8008dc6 <__libc_init_array+0x1e>
 8008de0:	0800a048 	.word	0x0800a048
 8008de4:	0800a048 	.word	0x0800a048
 8008de8:	0800a048 	.word	0x0800a048
 8008dec:	0800a04c 	.word	0x0800a04c

08008df0 <memcpy>:
 8008df0:	b510      	push	{r4, lr}
 8008df2:	1e43      	subs	r3, r0, #1
 8008df4:	440a      	add	r2, r1
 8008df6:	4291      	cmp	r1, r2
 8008df8:	d100      	bne.n	8008dfc <memcpy+0xc>
 8008dfa:	bd10      	pop	{r4, pc}
 8008dfc:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008e00:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008e04:	e7f7      	b.n	8008df6 <memcpy+0x6>

08008e06 <memset>:
 8008e06:	4402      	add	r2, r0
 8008e08:	4603      	mov	r3, r0
 8008e0a:	4293      	cmp	r3, r2
 8008e0c:	d100      	bne.n	8008e10 <memset+0xa>
 8008e0e:	4770      	bx	lr
 8008e10:	f803 1b01 	strb.w	r1, [r3], #1
 8008e14:	e7f9      	b.n	8008e0a <memset+0x4>

08008e16 <_calloc_r>:
 8008e16:	b538      	push	{r3, r4, r5, lr}
 8008e18:	fb02 f401 	mul.w	r4, r2, r1
 8008e1c:	4621      	mov	r1, r4
 8008e1e:	f000 f809 	bl	8008e34 <_malloc_r>
 8008e22:	4605      	mov	r5, r0
 8008e24:	b118      	cbz	r0, 8008e2e <_calloc_r+0x18>
 8008e26:	4622      	mov	r2, r4
 8008e28:	2100      	movs	r1, #0
 8008e2a:	f7ff ffec 	bl	8008e06 <memset>
 8008e2e:	4628      	mov	r0, r5
 8008e30:	bd38      	pop	{r3, r4, r5, pc}
	...

08008e34 <_malloc_r>:
 8008e34:	b570      	push	{r4, r5, r6, lr}
 8008e36:	1ccd      	adds	r5, r1, #3
 8008e38:	f025 0503 	bic.w	r5, r5, #3
 8008e3c:	3508      	adds	r5, #8
 8008e3e:	2d0c      	cmp	r5, #12
 8008e40:	bf38      	it	cc
 8008e42:	250c      	movcc	r5, #12
 8008e44:	2d00      	cmp	r5, #0
 8008e46:	4606      	mov	r6, r0
 8008e48:	db01      	blt.n	8008e4e <_malloc_r+0x1a>
 8008e4a:	42a9      	cmp	r1, r5
 8008e4c:	d903      	bls.n	8008e56 <_malloc_r+0x22>
 8008e4e:	230c      	movs	r3, #12
 8008e50:	6033      	str	r3, [r6, #0]
 8008e52:	2000      	movs	r0, #0
 8008e54:	bd70      	pop	{r4, r5, r6, pc}
 8008e56:	f000 f857 	bl	8008f08 <__malloc_lock>
 8008e5a:	4a21      	ldr	r2, [pc, #132]	; (8008ee0 <_malloc_r+0xac>)
 8008e5c:	6814      	ldr	r4, [r2, #0]
 8008e5e:	4621      	mov	r1, r4
 8008e60:	b991      	cbnz	r1, 8008e88 <_malloc_r+0x54>
 8008e62:	4c20      	ldr	r4, [pc, #128]	; (8008ee4 <_malloc_r+0xb0>)
 8008e64:	6823      	ldr	r3, [r4, #0]
 8008e66:	b91b      	cbnz	r3, 8008e70 <_malloc_r+0x3c>
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f000 f83d 	bl	8008ee8 <_sbrk_r>
 8008e6e:	6020      	str	r0, [r4, #0]
 8008e70:	4629      	mov	r1, r5
 8008e72:	4630      	mov	r0, r6
 8008e74:	f000 f838 	bl	8008ee8 <_sbrk_r>
 8008e78:	1c43      	adds	r3, r0, #1
 8008e7a:	d124      	bne.n	8008ec6 <_malloc_r+0x92>
 8008e7c:	230c      	movs	r3, #12
 8008e7e:	6033      	str	r3, [r6, #0]
 8008e80:	4630      	mov	r0, r6
 8008e82:	f000 f842 	bl	8008f0a <__malloc_unlock>
 8008e86:	e7e4      	b.n	8008e52 <_malloc_r+0x1e>
 8008e88:	680b      	ldr	r3, [r1, #0]
 8008e8a:	1b5b      	subs	r3, r3, r5
 8008e8c:	d418      	bmi.n	8008ec0 <_malloc_r+0x8c>
 8008e8e:	2b0b      	cmp	r3, #11
 8008e90:	d90f      	bls.n	8008eb2 <_malloc_r+0x7e>
 8008e92:	600b      	str	r3, [r1, #0]
 8008e94:	50cd      	str	r5, [r1, r3]
 8008e96:	18cc      	adds	r4, r1, r3
 8008e98:	4630      	mov	r0, r6
 8008e9a:	f000 f836 	bl	8008f0a <__malloc_unlock>
 8008e9e:	f104 000b 	add.w	r0, r4, #11
 8008ea2:	1d23      	adds	r3, r4, #4
 8008ea4:	f020 0007 	bic.w	r0, r0, #7
 8008ea8:	1ac3      	subs	r3, r0, r3
 8008eaa:	d0d3      	beq.n	8008e54 <_malloc_r+0x20>
 8008eac:	425a      	negs	r2, r3
 8008eae:	50e2      	str	r2, [r4, r3]
 8008eb0:	e7d0      	b.n	8008e54 <_malloc_r+0x20>
 8008eb2:	428c      	cmp	r4, r1
 8008eb4:	684b      	ldr	r3, [r1, #4]
 8008eb6:	bf16      	itet	ne
 8008eb8:	6063      	strne	r3, [r4, #4]
 8008eba:	6013      	streq	r3, [r2, #0]
 8008ebc:	460c      	movne	r4, r1
 8008ebe:	e7eb      	b.n	8008e98 <_malloc_r+0x64>
 8008ec0:	460c      	mov	r4, r1
 8008ec2:	6849      	ldr	r1, [r1, #4]
 8008ec4:	e7cc      	b.n	8008e60 <_malloc_r+0x2c>
 8008ec6:	1cc4      	adds	r4, r0, #3
 8008ec8:	f024 0403 	bic.w	r4, r4, #3
 8008ecc:	42a0      	cmp	r0, r4
 8008ece:	d005      	beq.n	8008edc <_malloc_r+0xa8>
 8008ed0:	1a21      	subs	r1, r4, r0
 8008ed2:	4630      	mov	r0, r6
 8008ed4:	f000 f808 	bl	8008ee8 <_sbrk_r>
 8008ed8:	3001      	adds	r0, #1
 8008eda:	d0cf      	beq.n	8008e7c <_malloc_r+0x48>
 8008edc:	6025      	str	r5, [r4, #0]
 8008ede:	e7db      	b.n	8008e98 <_malloc_r+0x64>
 8008ee0:	200001fc 	.word	0x200001fc
 8008ee4:	20000200 	.word	0x20000200

08008ee8 <_sbrk_r>:
 8008ee8:	b538      	push	{r3, r4, r5, lr}
 8008eea:	4c06      	ldr	r4, [pc, #24]	; (8008f04 <_sbrk_r+0x1c>)
 8008eec:	2300      	movs	r3, #0
 8008eee:	4605      	mov	r5, r0
 8008ef0:	4608      	mov	r0, r1
 8008ef2:	6023      	str	r3, [r4, #0]
 8008ef4:	f7fa fdfa 	bl	8003aec <_sbrk>
 8008ef8:	1c43      	adds	r3, r0, #1
 8008efa:	d102      	bne.n	8008f02 <_sbrk_r+0x1a>
 8008efc:	6823      	ldr	r3, [r4, #0]
 8008efe:	b103      	cbz	r3, 8008f02 <_sbrk_r+0x1a>
 8008f00:	602b      	str	r3, [r5, #0]
 8008f02:	bd38      	pop	{r3, r4, r5, pc}
 8008f04:	20000468 	.word	0x20000468

08008f08 <__malloc_lock>:
 8008f08:	4770      	bx	lr

08008f0a <__malloc_unlock>:
 8008f0a:	4770      	bx	lr

08008f0c <pow>:
 8008f0c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f10:	ed2d 8b04 	vpush	{d8-d9}
 8008f14:	f8df 92d0 	ldr.w	r9, [pc, #720]	; 80091e8 <pow+0x2dc>
 8008f18:	b08d      	sub	sp, #52	; 0x34
 8008f1a:	ec57 6b10 	vmov	r6, r7, d0
 8008f1e:	ec55 4b11 	vmov	r4, r5, d1
 8008f22:	f000 f965 	bl	80091f0 <__ieee754_pow>
 8008f26:	f999 3000 	ldrsb.w	r3, [r9]
 8008f2a:	9300      	str	r3, [sp, #0]
 8008f2c:	3301      	adds	r3, #1
 8008f2e:	eeb0 8a40 	vmov.f32	s16, s0
 8008f32:	eef0 8a60 	vmov.f32	s17, s1
 8008f36:	46c8      	mov	r8, r9
 8008f38:	d05f      	beq.n	8008ffa <pow+0xee>
 8008f3a:	4622      	mov	r2, r4
 8008f3c:	462b      	mov	r3, r5
 8008f3e:	4620      	mov	r0, r4
 8008f40:	4629      	mov	r1, r5
 8008f42:	f7f7 fd9f 	bl	8000a84 <__aeabi_dcmpun>
 8008f46:	4683      	mov	fp, r0
 8008f48:	2800      	cmp	r0, #0
 8008f4a:	d156      	bne.n	8008ffa <pow+0xee>
 8008f4c:	4632      	mov	r2, r6
 8008f4e:	463b      	mov	r3, r7
 8008f50:	4630      	mov	r0, r6
 8008f52:	4639      	mov	r1, r7
 8008f54:	f7f7 fd96 	bl	8000a84 <__aeabi_dcmpun>
 8008f58:	9001      	str	r0, [sp, #4]
 8008f5a:	b1e8      	cbz	r0, 8008f98 <pow+0x8c>
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	2300      	movs	r3, #0
 8008f60:	4620      	mov	r0, r4
 8008f62:	4629      	mov	r1, r5
 8008f64:	f7f7 fd5c 	bl	8000a20 <__aeabi_dcmpeq>
 8008f68:	2800      	cmp	r0, #0
 8008f6a:	d046      	beq.n	8008ffa <pow+0xee>
 8008f6c:	2301      	movs	r3, #1
 8008f6e:	9302      	str	r3, [sp, #8]
 8008f70:	4b96      	ldr	r3, [pc, #600]	; (80091cc <pow+0x2c0>)
 8008f72:	9303      	str	r3, [sp, #12]
 8008f74:	4b96      	ldr	r3, [pc, #600]	; (80091d0 <pow+0x2c4>)
 8008f76:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 8008f7a:	2200      	movs	r2, #0
 8008f7c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008f80:	9b00      	ldr	r3, [sp, #0]
 8008f82:	2b02      	cmp	r3, #2
 8008f84:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008f88:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008f8c:	d033      	beq.n	8008ff6 <pow+0xea>
 8008f8e:	a802      	add	r0, sp, #8
 8008f90:	f000 fefd 	bl	8009d8e <matherr>
 8008f94:	bb48      	cbnz	r0, 8008fea <pow+0xde>
 8008f96:	e05d      	b.n	8009054 <pow+0x148>
 8008f98:	f04f 0a00 	mov.w	sl, #0
 8008f9c:	f04f 0b00 	mov.w	fp, #0
 8008fa0:	4652      	mov	r2, sl
 8008fa2:	465b      	mov	r3, fp
 8008fa4:	4630      	mov	r0, r6
 8008fa6:	4639      	mov	r1, r7
 8008fa8:	f7f7 fd3a 	bl	8000a20 <__aeabi_dcmpeq>
 8008fac:	ec4b ab19 	vmov	d9, sl, fp
 8008fb0:	2800      	cmp	r0, #0
 8008fb2:	d054      	beq.n	800905e <pow+0x152>
 8008fb4:	4652      	mov	r2, sl
 8008fb6:	465b      	mov	r3, fp
 8008fb8:	4620      	mov	r0, r4
 8008fba:	4629      	mov	r1, r5
 8008fbc:	f7f7 fd30 	bl	8000a20 <__aeabi_dcmpeq>
 8008fc0:	4680      	mov	r8, r0
 8008fc2:	b318      	cbz	r0, 800900c <pow+0x100>
 8008fc4:	2301      	movs	r3, #1
 8008fc6:	9302      	str	r3, [sp, #8]
 8008fc8:	4b80      	ldr	r3, [pc, #512]	; (80091cc <pow+0x2c0>)
 8008fca:	9303      	str	r3, [sp, #12]
 8008fcc:	9b01      	ldr	r3, [sp, #4]
 8008fce:	930a      	str	r3, [sp, #40]	; 0x28
 8008fd0:	9b00      	ldr	r3, [sp, #0]
 8008fd2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 8008fd6:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8008fda:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8008fde:	2b00      	cmp	r3, #0
 8008fe0:	d0d5      	beq.n	8008f8e <pow+0x82>
 8008fe2:	4b7b      	ldr	r3, [pc, #492]	; (80091d0 <pow+0x2c4>)
 8008fe4:	2200      	movs	r2, #0
 8008fe6:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008fea:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008fec:	b11b      	cbz	r3, 8008ff6 <pow+0xea>
 8008fee:	f7ff fed5 	bl	8008d9c <__errno>
 8008ff2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8008ff4:	6003      	str	r3, [r0, #0]
 8008ff6:	ed9d 8b08 	vldr	d8, [sp, #32]
 8008ffa:	eeb0 0a48 	vmov.f32	s0, s16
 8008ffe:	eef0 0a68 	vmov.f32	s1, s17
 8009002:	b00d      	add	sp, #52	; 0x34
 8009004:	ecbd 8b04 	vpop	{d8-d9}
 8009008:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800900c:	ec45 4b10 	vmov	d0, r4, r5
 8009010:	f000 feb5 	bl	8009d7e <finite>
 8009014:	2800      	cmp	r0, #0
 8009016:	d0f0      	beq.n	8008ffa <pow+0xee>
 8009018:	4652      	mov	r2, sl
 800901a:	465b      	mov	r3, fp
 800901c:	4620      	mov	r0, r4
 800901e:	4629      	mov	r1, r5
 8009020:	f7f7 fd08 	bl	8000a34 <__aeabi_dcmplt>
 8009024:	2800      	cmp	r0, #0
 8009026:	d0e8      	beq.n	8008ffa <pow+0xee>
 8009028:	2301      	movs	r3, #1
 800902a:	9302      	str	r3, [sp, #8]
 800902c:	4b67      	ldr	r3, [pc, #412]	; (80091cc <pow+0x2c0>)
 800902e:	9303      	str	r3, [sp, #12]
 8009030:	f999 3000 	ldrsb.w	r3, [r9]
 8009034:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 8009038:	e9cd 6704 	strd	r6, r7, [sp, #16]
 800903c:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8009040:	b913      	cbnz	r3, 8009048 <pow+0x13c>
 8009042:	e9cd ab08 	strd	sl, fp, [sp, #32]
 8009046:	e7a2      	b.n	8008f8e <pow+0x82>
 8009048:	4962      	ldr	r1, [pc, #392]	; (80091d4 <pow+0x2c8>)
 800904a:	2000      	movs	r0, #0
 800904c:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8009050:	2b02      	cmp	r3, #2
 8009052:	d19c      	bne.n	8008f8e <pow+0x82>
 8009054:	f7ff fea2 	bl	8008d9c <__errno>
 8009058:	2321      	movs	r3, #33	; 0x21
 800905a:	6003      	str	r3, [r0, #0]
 800905c:	e7c5      	b.n	8008fea <pow+0xde>
 800905e:	eeb0 0a48 	vmov.f32	s0, s16
 8009062:	eef0 0a68 	vmov.f32	s1, s17
 8009066:	f000 fe8a 	bl	8009d7e <finite>
 800906a:	9000      	str	r0, [sp, #0]
 800906c:	2800      	cmp	r0, #0
 800906e:	f040 8081 	bne.w	8009174 <pow+0x268>
 8009072:	ec47 6b10 	vmov	d0, r6, r7
 8009076:	f000 fe82 	bl	8009d7e <finite>
 800907a:	2800      	cmp	r0, #0
 800907c:	d07a      	beq.n	8009174 <pow+0x268>
 800907e:	ec45 4b10 	vmov	d0, r4, r5
 8009082:	f000 fe7c 	bl	8009d7e <finite>
 8009086:	2800      	cmp	r0, #0
 8009088:	d074      	beq.n	8009174 <pow+0x268>
 800908a:	ec53 2b18 	vmov	r2, r3, d8
 800908e:	ee18 0a10 	vmov	r0, s16
 8009092:	4619      	mov	r1, r3
 8009094:	f7f7 fcf6 	bl	8000a84 <__aeabi_dcmpun>
 8009098:	f999 9000 	ldrsb.w	r9, [r9]
 800909c:	4b4b      	ldr	r3, [pc, #300]	; (80091cc <pow+0x2c0>)
 800909e:	b1b0      	cbz	r0, 80090ce <pow+0x1c2>
 80090a0:	2201      	movs	r2, #1
 80090a2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80090a6:	9b00      	ldr	r3, [sp, #0]
 80090a8:	930a      	str	r3, [sp, #40]	; 0x28
 80090aa:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80090ae:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80090b2:	f1b9 0f00 	cmp.w	r9, #0
 80090b6:	d0c4      	beq.n	8009042 <pow+0x136>
 80090b8:	4652      	mov	r2, sl
 80090ba:	465b      	mov	r3, fp
 80090bc:	4650      	mov	r0, sl
 80090be:	4659      	mov	r1, fp
 80090c0:	f7f7 fb70 	bl	80007a4 <__aeabi_ddiv>
 80090c4:	f1b9 0f02 	cmp.w	r9, #2
 80090c8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80090cc:	e7c1      	b.n	8009052 <pow+0x146>
 80090ce:	2203      	movs	r2, #3
 80090d0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80090d4:	900a      	str	r0, [sp, #40]	; 0x28
 80090d6:	4629      	mov	r1, r5
 80090d8:	4620      	mov	r0, r4
 80090da:	2200      	movs	r2, #0
 80090dc:	4b3e      	ldr	r3, [pc, #248]	; (80091d8 <pow+0x2cc>)
 80090de:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80090e2:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80090e6:	f7f7 fa33 	bl	8000550 <__aeabi_dmul>
 80090ea:	4604      	mov	r4, r0
 80090ec:	460d      	mov	r5, r1
 80090ee:	f1b9 0f00 	cmp.w	r9, #0
 80090f2:	d124      	bne.n	800913e <pow+0x232>
 80090f4:	4b39      	ldr	r3, [pc, #228]	; (80091dc <pow+0x2d0>)
 80090f6:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 80090fa:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80090fe:	4630      	mov	r0, r6
 8009100:	4652      	mov	r2, sl
 8009102:	465b      	mov	r3, fp
 8009104:	4639      	mov	r1, r7
 8009106:	f7f7 fc95 	bl	8000a34 <__aeabi_dcmplt>
 800910a:	2800      	cmp	r0, #0
 800910c:	d056      	beq.n	80091bc <pow+0x2b0>
 800910e:	ec45 4b10 	vmov	d0, r4, r5
 8009112:	f000 fe49 	bl	8009da8 <rint>
 8009116:	4622      	mov	r2, r4
 8009118:	462b      	mov	r3, r5
 800911a:	ec51 0b10 	vmov	r0, r1, d0
 800911e:	f7f7 fc7f 	bl	8000a20 <__aeabi_dcmpeq>
 8009122:	b920      	cbnz	r0, 800912e <pow+0x222>
 8009124:	4b2e      	ldr	r3, [pc, #184]	; (80091e0 <pow+0x2d4>)
 8009126:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800912a:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800912e:	f998 3000 	ldrsb.w	r3, [r8]
 8009132:	2b02      	cmp	r3, #2
 8009134:	d142      	bne.n	80091bc <pow+0x2b0>
 8009136:	f7ff fe31 	bl	8008d9c <__errno>
 800913a:	2322      	movs	r3, #34	; 0x22
 800913c:	e78d      	b.n	800905a <pow+0x14e>
 800913e:	4b29      	ldr	r3, [pc, #164]	; (80091e4 <pow+0x2d8>)
 8009140:	2200      	movs	r2, #0
 8009142:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8009146:	4630      	mov	r0, r6
 8009148:	4652      	mov	r2, sl
 800914a:	465b      	mov	r3, fp
 800914c:	4639      	mov	r1, r7
 800914e:	f7f7 fc71 	bl	8000a34 <__aeabi_dcmplt>
 8009152:	2800      	cmp	r0, #0
 8009154:	d0eb      	beq.n	800912e <pow+0x222>
 8009156:	ec45 4b10 	vmov	d0, r4, r5
 800915a:	f000 fe25 	bl	8009da8 <rint>
 800915e:	4622      	mov	r2, r4
 8009160:	462b      	mov	r3, r5
 8009162:	ec51 0b10 	vmov	r0, r1, d0
 8009166:	f7f7 fc5b 	bl	8000a20 <__aeabi_dcmpeq>
 800916a:	2800      	cmp	r0, #0
 800916c:	d1df      	bne.n	800912e <pow+0x222>
 800916e:	2200      	movs	r2, #0
 8009170:	4b18      	ldr	r3, [pc, #96]	; (80091d4 <pow+0x2c8>)
 8009172:	e7da      	b.n	800912a <pow+0x21e>
 8009174:	2200      	movs	r2, #0
 8009176:	2300      	movs	r3, #0
 8009178:	ec51 0b18 	vmov	r0, r1, d8
 800917c:	f7f7 fc50 	bl	8000a20 <__aeabi_dcmpeq>
 8009180:	2800      	cmp	r0, #0
 8009182:	f43f af3a 	beq.w	8008ffa <pow+0xee>
 8009186:	ec47 6b10 	vmov	d0, r6, r7
 800918a:	f000 fdf8 	bl	8009d7e <finite>
 800918e:	2800      	cmp	r0, #0
 8009190:	f43f af33 	beq.w	8008ffa <pow+0xee>
 8009194:	ec45 4b10 	vmov	d0, r4, r5
 8009198:	f000 fdf1 	bl	8009d7e <finite>
 800919c:	2800      	cmp	r0, #0
 800919e:	f43f af2c 	beq.w	8008ffa <pow+0xee>
 80091a2:	2304      	movs	r3, #4
 80091a4:	9302      	str	r3, [sp, #8]
 80091a6:	4b09      	ldr	r3, [pc, #36]	; (80091cc <pow+0x2c0>)
 80091a8:	9303      	str	r3, [sp, #12]
 80091aa:	2300      	movs	r3, #0
 80091ac:	930a      	str	r3, [sp, #40]	; 0x28
 80091ae:	e9cd 6704 	strd	r6, r7, [sp, #16]
 80091b2:	e9cd 4506 	strd	r4, r5, [sp, #24]
 80091b6:	ed8d 9b08 	vstr	d9, [sp, #32]
 80091ba:	e7b8      	b.n	800912e <pow+0x222>
 80091bc:	a802      	add	r0, sp, #8
 80091be:	f000 fde6 	bl	8009d8e <matherr>
 80091c2:	2800      	cmp	r0, #0
 80091c4:	f47f af11 	bne.w	8008fea <pow+0xde>
 80091c8:	e7b5      	b.n	8009136 <pow+0x22a>
 80091ca:	bf00      	nop
 80091cc:	08009ff8 	.word	0x08009ff8
 80091d0:	3ff00000 	.word	0x3ff00000
 80091d4:	fff00000 	.word	0xfff00000
 80091d8:	3fe00000 	.word	0x3fe00000
 80091dc:	47efffff 	.word	0x47efffff
 80091e0:	c7efffff 	.word	0xc7efffff
 80091e4:	7ff00000 	.word	0x7ff00000
 80091e8:	20000090 	.word	0x20000090
 80091ec:	00000000 	.word	0x00000000

080091f0 <__ieee754_pow>:
 80091f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091f4:	b091      	sub	sp, #68	; 0x44
 80091f6:	ed8d 1b00 	vstr	d1, [sp]
 80091fa:	e9dd 2900 	ldrd	r2, r9, [sp]
 80091fe:	f029 4800 	bic.w	r8, r9, #2147483648	; 0x80000000
 8009202:	ea58 0302 	orrs.w	r3, r8, r2
 8009206:	ec57 6b10 	vmov	r6, r7, d0
 800920a:	f000 84be 	beq.w	8009b8a <__ieee754_pow+0x99a>
 800920e:	4b7a      	ldr	r3, [pc, #488]	; (80093f8 <__ieee754_pow+0x208>)
 8009210:	f027 4400 	bic.w	r4, r7, #2147483648	; 0x80000000
 8009214:	429c      	cmp	r4, r3
 8009216:	463d      	mov	r5, r7
 8009218:	ee10 aa10 	vmov	sl, s0
 800921c:	dc09      	bgt.n	8009232 <__ieee754_pow+0x42>
 800921e:	d103      	bne.n	8009228 <__ieee754_pow+0x38>
 8009220:	b93e      	cbnz	r6, 8009232 <__ieee754_pow+0x42>
 8009222:	45a0      	cmp	r8, r4
 8009224:	dc0d      	bgt.n	8009242 <__ieee754_pow+0x52>
 8009226:	e001      	b.n	800922c <__ieee754_pow+0x3c>
 8009228:	4598      	cmp	r8, r3
 800922a:	dc02      	bgt.n	8009232 <__ieee754_pow+0x42>
 800922c:	4598      	cmp	r8, r3
 800922e:	d10e      	bne.n	800924e <__ieee754_pow+0x5e>
 8009230:	b16a      	cbz	r2, 800924e <__ieee754_pow+0x5e>
 8009232:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009236:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800923a:	ea54 030a 	orrs.w	r3, r4, sl
 800923e:	f000 84a4 	beq.w	8009b8a <__ieee754_pow+0x99a>
 8009242:	486e      	ldr	r0, [pc, #440]	; (80093fc <__ieee754_pow+0x20c>)
 8009244:	b011      	add	sp, #68	; 0x44
 8009246:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800924a:	f000 bda5 	b.w	8009d98 <nan>
 800924e:	2d00      	cmp	r5, #0
 8009250:	da53      	bge.n	80092fa <__ieee754_pow+0x10a>
 8009252:	4b6b      	ldr	r3, [pc, #428]	; (8009400 <__ieee754_pow+0x210>)
 8009254:	4598      	cmp	r8, r3
 8009256:	dc4d      	bgt.n	80092f4 <__ieee754_pow+0x104>
 8009258:	f1a3 7354 	sub.w	r3, r3, #55574528	; 0x3500000
 800925c:	4598      	cmp	r8, r3
 800925e:	dd4c      	ble.n	80092fa <__ieee754_pow+0x10a>
 8009260:	ea4f 5328 	mov.w	r3, r8, asr #20
 8009264:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009268:	2b14      	cmp	r3, #20
 800926a:	dd26      	ble.n	80092ba <__ieee754_pow+0xca>
 800926c:	f1c3 0334 	rsb	r3, r3, #52	; 0x34
 8009270:	fa22 f103 	lsr.w	r1, r2, r3
 8009274:	fa01 f303 	lsl.w	r3, r1, r3
 8009278:	4293      	cmp	r3, r2
 800927a:	d13e      	bne.n	80092fa <__ieee754_pow+0x10a>
 800927c:	f001 0101 	and.w	r1, r1, #1
 8009280:	f1c1 0b02 	rsb	fp, r1, #2
 8009284:	2a00      	cmp	r2, #0
 8009286:	d15b      	bne.n	8009340 <__ieee754_pow+0x150>
 8009288:	4b5b      	ldr	r3, [pc, #364]	; (80093f8 <__ieee754_pow+0x208>)
 800928a:	4598      	cmp	r8, r3
 800928c:	d124      	bne.n	80092d8 <__ieee754_pow+0xe8>
 800928e:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 8009292:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 8009296:	ea53 030a 	orrs.w	r3, r3, sl
 800929a:	f000 8476 	beq.w	8009b8a <__ieee754_pow+0x99a>
 800929e:	4b59      	ldr	r3, [pc, #356]	; (8009404 <__ieee754_pow+0x214>)
 80092a0:	429c      	cmp	r4, r3
 80092a2:	dd2d      	ble.n	8009300 <__ieee754_pow+0x110>
 80092a4:	f1b9 0f00 	cmp.w	r9, #0
 80092a8:	f280 8473 	bge.w	8009b92 <__ieee754_pow+0x9a2>
 80092ac:	2000      	movs	r0, #0
 80092ae:	2100      	movs	r1, #0
 80092b0:	ec41 0b10 	vmov	d0, r0, r1
 80092b4:	b011      	add	sp, #68	; 0x44
 80092b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80092ba:	2a00      	cmp	r2, #0
 80092bc:	d13e      	bne.n	800933c <__ieee754_pow+0x14c>
 80092be:	f1c3 0314 	rsb	r3, r3, #20
 80092c2:	fa48 f103 	asr.w	r1, r8, r3
 80092c6:	fa01 f303 	lsl.w	r3, r1, r3
 80092ca:	4543      	cmp	r3, r8
 80092cc:	f040 8469 	bne.w	8009ba2 <__ieee754_pow+0x9b2>
 80092d0:	f001 0101 	and.w	r1, r1, #1
 80092d4:	f1c1 0b02 	rsb	fp, r1, #2
 80092d8:	4b4b      	ldr	r3, [pc, #300]	; (8009408 <__ieee754_pow+0x218>)
 80092da:	4598      	cmp	r8, r3
 80092dc:	d118      	bne.n	8009310 <__ieee754_pow+0x120>
 80092de:	f1b9 0f00 	cmp.w	r9, #0
 80092e2:	f280 845a 	bge.w	8009b9a <__ieee754_pow+0x9aa>
 80092e6:	4948      	ldr	r1, [pc, #288]	; (8009408 <__ieee754_pow+0x218>)
 80092e8:	4632      	mov	r2, r6
 80092ea:	463b      	mov	r3, r7
 80092ec:	2000      	movs	r0, #0
 80092ee:	f7f7 fa59 	bl	80007a4 <__aeabi_ddiv>
 80092f2:	e7dd      	b.n	80092b0 <__ieee754_pow+0xc0>
 80092f4:	f04f 0b02 	mov.w	fp, #2
 80092f8:	e7c4      	b.n	8009284 <__ieee754_pow+0x94>
 80092fa:	f04f 0b00 	mov.w	fp, #0
 80092fe:	e7c1      	b.n	8009284 <__ieee754_pow+0x94>
 8009300:	f1b9 0f00 	cmp.w	r9, #0
 8009304:	dad2      	bge.n	80092ac <__ieee754_pow+0xbc>
 8009306:	e9dd 0300 	ldrd	r0, r3, [sp]
 800930a:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 800930e:	e7cf      	b.n	80092b0 <__ieee754_pow+0xc0>
 8009310:	f1b9 4f80 	cmp.w	r9, #1073741824	; 0x40000000
 8009314:	d106      	bne.n	8009324 <__ieee754_pow+0x134>
 8009316:	4632      	mov	r2, r6
 8009318:	463b      	mov	r3, r7
 800931a:	4610      	mov	r0, r2
 800931c:	4619      	mov	r1, r3
 800931e:	f7f7 f917 	bl	8000550 <__aeabi_dmul>
 8009322:	e7c5      	b.n	80092b0 <__ieee754_pow+0xc0>
 8009324:	4b39      	ldr	r3, [pc, #228]	; (800940c <__ieee754_pow+0x21c>)
 8009326:	4599      	cmp	r9, r3
 8009328:	d10a      	bne.n	8009340 <__ieee754_pow+0x150>
 800932a:	2d00      	cmp	r5, #0
 800932c:	db08      	blt.n	8009340 <__ieee754_pow+0x150>
 800932e:	ec47 6b10 	vmov	d0, r6, r7
 8009332:	b011      	add	sp, #68	; 0x44
 8009334:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009338:	f000 bc68 	b.w	8009c0c <__ieee754_sqrt>
 800933c:	f04f 0b00 	mov.w	fp, #0
 8009340:	ec47 6b10 	vmov	d0, r6, r7
 8009344:	f000 fd12 	bl	8009d6c <fabs>
 8009348:	ec51 0b10 	vmov	r0, r1, d0
 800934c:	f1ba 0f00 	cmp.w	sl, #0
 8009350:	d127      	bne.n	80093a2 <__ieee754_pow+0x1b2>
 8009352:	b124      	cbz	r4, 800935e <__ieee754_pow+0x16e>
 8009354:	4b2c      	ldr	r3, [pc, #176]	; (8009408 <__ieee754_pow+0x218>)
 8009356:	f025 4240 	bic.w	r2, r5, #3221225472	; 0xc0000000
 800935a:	429a      	cmp	r2, r3
 800935c:	d121      	bne.n	80093a2 <__ieee754_pow+0x1b2>
 800935e:	f1b9 0f00 	cmp.w	r9, #0
 8009362:	da05      	bge.n	8009370 <__ieee754_pow+0x180>
 8009364:	4602      	mov	r2, r0
 8009366:	460b      	mov	r3, r1
 8009368:	2000      	movs	r0, #0
 800936a:	4927      	ldr	r1, [pc, #156]	; (8009408 <__ieee754_pow+0x218>)
 800936c:	f7f7 fa1a 	bl	80007a4 <__aeabi_ddiv>
 8009370:	2d00      	cmp	r5, #0
 8009372:	da9d      	bge.n	80092b0 <__ieee754_pow+0xc0>
 8009374:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8009378:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 800937c:	ea54 030b 	orrs.w	r3, r4, fp
 8009380:	d108      	bne.n	8009394 <__ieee754_pow+0x1a4>
 8009382:	4602      	mov	r2, r0
 8009384:	460b      	mov	r3, r1
 8009386:	4610      	mov	r0, r2
 8009388:	4619      	mov	r1, r3
 800938a:	f7f6 ff29 	bl	80001e0 <__aeabi_dsub>
 800938e:	4602      	mov	r2, r0
 8009390:	460b      	mov	r3, r1
 8009392:	e7ac      	b.n	80092ee <__ieee754_pow+0xfe>
 8009394:	f1bb 0f01 	cmp.w	fp, #1
 8009398:	d18a      	bne.n	80092b0 <__ieee754_pow+0xc0>
 800939a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800939e:	4619      	mov	r1, r3
 80093a0:	e786      	b.n	80092b0 <__ieee754_pow+0xc0>
 80093a2:	0fed      	lsrs	r5, r5, #31
 80093a4:	1e6b      	subs	r3, r5, #1
 80093a6:	930d      	str	r3, [sp, #52]	; 0x34
 80093a8:	ea5b 0303 	orrs.w	r3, fp, r3
 80093ac:	d102      	bne.n	80093b4 <__ieee754_pow+0x1c4>
 80093ae:	4632      	mov	r2, r6
 80093b0:	463b      	mov	r3, r7
 80093b2:	e7e8      	b.n	8009386 <__ieee754_pow+0x196>
 80093b4:	4b16      	ldr	r3, [pc, #88]	; (8009410 <__ieee754_pow+0x220>)
 80093b6:	4598      	cmp	r8, r3
 80093b8:	f340 80fe 	ble.w	80095b8 <__ieee754_pow+0x3c8>
 80093bc:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 80093c0:	4598      	cmp	r8, r3
 80093c2:	dd0a      	ble.n	80093da <__ieee754_pow+0x1ea>
 80093c4:	4b0f      	ldr	r3, [pc, #60]	; (8009404 <__ieee754_pow+0x214>)
 80093c6:	429c      	cmp	r4, r3
 80093c8:	dc0d      	bgt.n	80093e6 <__ieee754_pow+0x1f6>
 80093ca:	f1b9 0f00 	cmp.w	r9, #0
 80093ce:	f6bf af6d 	bge.w	80092ac <__ieee754_pow+0xbc>
 80093d2:	a307      	add	r3, pc, #28	; (adr r3, 80093f0 <__ieee754_pow+0x200>)
 80093d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80093d8:	e79f      	b.n	800931a <__ieee754_pow+0x12a>
 80093da:	4b0e      	ldr	r3, [pc, #56]	; (8009414 <__ieee754_pow+0x224>)
 80093dc:	429c      	cmp	r4, r3
 80093de:	ddf4      	ble.n	80093ca <__ieee754_pow+0x1da>
 80093e0:	4b09      	ldr	r3, [pc, #36]	; (8009408 <__ieee754_pow+0x218>)
 80093e2:	429c      	cmp	r4, r3
 80093e4:	dd18      	ble.n	8009418 <__ieee754_pow+0x228>
 80093e6:	f1b9 0f00 	cmp.w	r9, #0
 80093ea:	dcf2      	bgt.n	80093d2 <__ieee754_pow+0x1e2>
 80093ec:	e75e      	b.n	80092ac <__ieee754_pow+0xbc>
 80093ee:	bf00      	nop
 80093f0:	8800759c 	.word	0x8800759c
 80093f4:	7e37e43c 	.word	0x7e37e43c
 80093f8:	7ff00000 	.word	0x7ff00000
 80093fc:	08009ffb 	.word	0x08009ffb
 8009400:	433fffff 	.word	0x433fffff
 8009404:	3fefffff 	.word	0x3fefffff
 8009408:	3ff00000 	.word	0x3ff00000
 800940c:	3fe00000 	.word	0x3fe00000
 8009410:	41e00000 	.word	0x41e00000
 8009414:	3feffffe 	.word	0x3feffffe
 8009418:	2200      	movs	r2, #0
 800941a:	4b63      	ldr	r3, [pc, #396]	; (80095a8 <__ieee754_pow+0x3b8>)
 800941c:	f7f6 fee0 	bl	80001e0 <__aeabi_dsub>
 8009420:	a355      	add	r3, pc, #340	; (adr r3, 8009578 <__ieee754_pow+0x388>)
 8009422:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009426:	4604      	mov	r4, r0
 8009428:	460d      	mov	r5, r1
 800942a:	f7f7 f891 	bl	8000550 <__aeabi_dmul>
 800942e:	a354      	add	r3, pc, #336	; (adr r3, 8009580 <__ieee754_pow+0x390>)
 8009430:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009434:	4606      	mov	r6, r0
 8009436:	460f      	mov	r7, r1
 8009438:	4620      	mov	r0, r4
 800943a:	4629      	mov	r1, r5
 800943c:	f7f7 f888 	bl	8000550 <__aeabi_dmul>
 8009440:	2200      	movs	r2, #0
 8009442:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8009446:	4b59      	ldr	r3, [pc, #356]	; (80095ac <__ieee754_pow+0x3bc>)
 8009448:	4620      	mov	r0, r4
 800944a:	4629      	mov	r1, r5
 800944c:	f7f7 f880 	bl	8000550 <__aeabi_dmul>
 8009450:	4602      	mov	r2, r0
 8009452:	460b      	mov	r3, r1
 8009454:	a14c      	add	r1, pc, #304	; (adr r1, 8009588 <__ieee754_pow+0x398>)
 8009456:	e9d1 0100 	ldrd	r0, r1, [r1]
 800945a:	f7f6 fec1 	bl	80001e0 <__aeabi_dsub>
 800945e:	4622      	mov	r2, r4
 8009460:	462b      	mov	r3, r5
 8009462:	f7f7 f875 	bl	8000550 <__aeabi_dmul>
 8009466:	4602      	mov	r2, r0
 8009468:	460b      	mov	r3, r1
 800946a:	2000      	movs	r0, #0
 800946c:	4950      	ldr	r1, [pc, #320]	; (80095b0 <__ieee754_pow+0x3c0>)
 800946e:	f7f6 feb7 	bl	80001e0 <__aeabi_dsub>
 8009472:	4622      	mov	r2, r4
 8009474:	462b      	mov	r3, r5
 8009476:	4680      	mov	r8, r0
 8009478:	4689      	mov	r9, r1
 800947a:	4620      	mov	r0, r4
 800947c:	4629      	mov	r1, r5
 800947e:	f7f7 f867 	bl	8000550 <__aeabi_dmul>
 8009482:	4602      	mov	r2, r0
 8009484:	460b      	mov	r3, r1
 8009486:	4640      	mov	r0, r8
 8009488:	4649      	mov	r1, r9
 800948a:	f7f7 f861 	bl	8000550 <__aeabi_dmul>
 800948e:	a340      	add	r3, pc, #256	; (adr r3, 8009590 <__ieee754_pow+0x3a0>)
 8009490:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009494:	f7f7 f85c 	bl	8000550 <__aeabi_dmul>
 8009498:	4602      	mov	r2, r0
 800949a:	460b      	mov	r3, r1
 800949c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 80094a0:	f7f6 fe9e 	bl	80001e0 <__aeabi_dsub>
 80094a4:	4602      	mov	r2, r0
 80094a6:	460b      	mov	r3, r1
 80094a8:	4604      	mov	r4, r0
 80094aa:	460d      	mov	r5, r1
 80094ac:	4630      	mov	r0, r6
 80094ae:	4639      	mov	r1, r7
 80094b0:	f7f6 fe98 	bl	80001e4 <__adddf3>
 80094b4:	2000      	movs	r0, #0
 80094b6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80094ba:	4632      	mov	r2, r6
 80094bc:	463b      	mov	r3, r7
 80094be:	f7f6 fe8f 	bl	80001e0 <__aeabi_dsub>
 80094c2:	4602      	mov	r2, r0
 80094c4:	460b      	mov	r3, r1
 80094c6:	4620      	mov	r0, r4
 80094c8:	4629      	mov	r1, r5
 80094ca:	f7f6 fe89 	bl	80001e0 <__aeabi_dsub>
 80094ce:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80094d0:	f10b 33ff 	add.w	r3, fp, #4294967295	; 0xffffffff
 80094d4:	4313      	orrs	r3, r2
 80094d6:	4606      	mov	r6, r0
 80094d8:	460f      	mov	r7, r1
 80094da:	f040 81eb 	bne.w	80098b4 <__ieee754_pow+0x6c4>
 80094de:	ed9f 7b2e 	vldr	d7, [pc, #184]	; 8009598 <__ieee754_pow+0x3a8>
 80094e2:	e9dd 4500 	ldrd	r4, r5, [sp]
 80094e6:	2400      	movs	r4, #0
 80094e8:	4622      	mov	r2, r4
 80094ea:	462b      	mov	r3, r5
 80094ec:	e9dd 0100 	ldrd	r0, r1, [sp]
 80094f0:	ed8d 7b02 	vstr	d7, [sp, #8]
 80094f4:	f7f6 fe74 	bl	80001e0 <__aeabi_dsub>
 80094f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80094fc:	f7f7 f828 	bl	8000550 <__aeabi_dmul>
 8009500:	e9dd 2300 	ldrd	r2, r3, [sp]
 8009504:	4680      	mov	r8, r0
 8009506:	4689      	mov	r9, r1
 8009508:	4630      	mov	r0, r6
 800950a:	4639      	mov	r1, r7
 800950c:	f7f7 f820 	bl	8000550 <__aeabi_dmul>
 8009510:	4602      	mov	r2, r0
 8009512:	460b      	mov	r3, r1
 8009514:	4640      	mov	r0, r8
 8009516:	4649      	mov	r1, r9
 8009518:	f7f6 fe64 	bl	80001e4 <__adddf3>
 800951c:	4622      	mov	r2, r4
 800951e:	462b      	mov	r3, r5
 8009520:	4680      	mov	r8, r0
 8009522:	4689      	mov	r9, r1
 8009524:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009528:	f7f7 f812 	bl	8000550 <__aeabi_dmul>
 800952c:	460b      	mov	r3, r1
 800952e:	4604      	mov	r4, r0
 8009530:	460d      	mov	r5, r1
 8009532:	4602      	mov	r2, r0
 8009534:	4649      	mov	r1, r9
 8009536:	4640      	mov	r0, r8
 8009538:	e9cd 4500 	strd	r4, r5, [sp]
 800953c:	f7f6 fe52 	bl	80001e4 <__adddf3>
 8009540:	4b1c      	ldr	r3, [pc, #112]	; (80095b4 <__ieee754_pow+0x3c4>)
 8009542:	4299      	cmp	r1, r3
 8009544:	4606      	mov	r6, r0
 8009546:	460f      	mov	r7, r1
 8009548:	468b      	mov	fp, r1
 800954a:	f340 82f7 	ble.w	8009b3c <__ieee754_pow+0x94c>
 800954e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8009552:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8009556:	4303      	orrs	r3, r0
 8009558:	f000 81ea 	beq.w	8009930 <__ieee754_pow+0x740>
 800955c:	a310      	add	r3, pc, #64	; (adr r3, 80095a0 <__ieee754_pow+0x3b0>)
 800955e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009562:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009566:	f7f6 fff3 	bl	8000550 <__aeabi_dmul>
 800956a:	a30d      	add	r3, pc, #52	; (adr r3, 80095a0 <__ieee754_pow+0x3b0>)
 800956c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009570:	e6d5      	b.n	800931e <__ieee754_pow+0x12e>
 8009572:	bf00      	nop
 8009574:	f3af 8000 	nop.w
 8009578:	60000000 	.word	0x60000000
 800957c:	3ff71547 	.word	0x3ff71547
 8009580:	f85ddf44 	.word	0xf85ddf44
 8009584:	3e54ae0b 	.word	0x3e54ae0b
 8009588:	55555555 	.word	0x55555555
 800958c:	3fd55555 	.word	0x3fd55555
 8009590:	652b82fe 	.word	0x652b82fe
 8009594:	3ff71547 	.word	0x3ff71547
 8009598:	00000000 	.word	0x00000000
 800959c:	bff00000 	.word	0xbff00000
 80095a0:	8800759c 	.word	0x8800759c
 80095a4:	7e37e43c 	.word	0x7e37e43c
 80095a8:	3ff00000 	.word	0x3ff00000
 80095ac:	3fd00000 	.word	0x3fd00000
 80095b0:	3fe00000 	.word	0x3fe00000
 80095b4:	408fffff 	.word	0x408fffff
 80095b8:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 80095bc:	f04f 0200 	mov.w	r2, #0
 80095c0:	da05      	bge.n	80095ce <__ieee754_pow+0x3de>
 80095c2:	4bd3      	ldr	r3, [pc, #844]	; (8009910 <__ieee754_pow+0x720>)
 80095c4:	f7f6 ffc4 	bl	8000550 <__aeabi_dmul>
 80095c8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 80095cc:	460c      	mov	r4, r1
 80095ce:	1523      	asrs	r3, r4, #20
 80095d0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 80095d4:	4413      	add	r3, r2
 80095d6:	9309      	str	r3, [sp, #36]	; 0x24
 80095d8:	4bce      	ldr	r3, [pc, #824]	; (8009914 <__ieee754_pow+0x724>)
 80095da:	f3c4 0413 	ubfx	r4, r4, #0, #20
 80095de:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 80095e2:	429c      	cmp	r4, r3
 80095e4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 80095e8:	dd08      	ble.n	80095fc <__ieee754_pow+0x40c>
 80095ea:	4bcb      	ldr	r3, [pc, #812]	; (8009918 <__ieee754_pow+0x728>)
 80095ec:	429c      	cmp	r4, r3
 80095ee:	f340 815e 	ble.w	80098ae <__ieee754_pow+0x6be>
 80095f2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80095f4:	3301      	adds	r3, #1
 80095f6:	9309      	str	r3, [sp, #36]	; 0x24
 80095f8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 80095fc:	f04f 0a00 	mov.w	sl, #0
 8009600:	ea4f 03ca 	mov.w	r3, sl, lsl #3
 8009604:	930c      	str	r3, [sp, #48]	; 0x30
 8009606:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009608:	4bc4      	ldr	r3, [pc, #784]	; (800991c <__ieee754_pow+0x72c>)
 800960a:	4413      	add	r3, r2
 800960c:	ed93 7b00 	vldr	d7, [r3]
 8009610:	4629      	mov	r1, r5
 8009612:	ec53 2b17 	vmov	r2, r3, d7
 8009616:	ed8d 7b06 	vstr	d7, [sp, #24]
 800961a:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800961e:	f7f6 fddf 	bl	80001e0 <__aeabi_dsub>
 8009622:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8009626:	4606      	mov	r6, r0
 8009628:	460f      	mov	r7, r1
 800962a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800962e:	f7f6 fdd9 	bl	80001e4 <__adddf3>
 8009632:	4602      	mov	r2, r0
 8009634:	460b      	mov	r3, r1
 8009636:	2000      	movs	r0, #0
 8009638:	49b9      	ldr	r1, [pc, #740]	; (8009920 <__ieee754_pow+0x730>)
 800963a:	f7f7 f8b3 	bl	80007a4 <__aeabi_ddiv>
 800963e:	e9cd 010e 	strd	r0, r1, [sp, #56]	; 0x38
 8009642:	4602      	mov	r2, r0
 8009644:	460b      	mov	r3, r1
 8009646:	4630      	mov	r0, r6
 8009648:	4639      	mov	r1, r7
 800964a:	f7f6 ff81 	bl	8000550 <__aeabi_dmul>
 800964e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009652:	e9dd 3404 	ldrd	r3, r4, [sp, #16]
 8009656:	e9cd 3402 	strd	r3, r4, [sp, #8]
 800965a:	2300      	movs	r3, #0
 800965c:	9302      	str	r3, [sp, #8]
 800965e:	e9dd 8902 	ldrd	r8, r9, [sp, #8]
 8009662:	106d      	asrs	r5, r5, #1
 8009664:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8009668:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 800966c:	2200      	movs	r2, #0
 800966e:	eb05 438a 	add.w	r3, r5, sl, lsl #18
 8009672:	4640      	mov	r0, r8
 8009674:	4649      	mov	r1, r9
 8009676:	4614      	mov	r4, r2
 8009678:	461d      	mov	r5, r3
 800967a:	f7f6 ff69 	bl	8000550 <__aeabi_dmul>
 800967e:	4602      	mov	r2, r0
 8009680:	460b      	mov	r3, r1
 8009682:	4630      	mov	r0, r6
 8009684:	4639      	mov	r1, r7
 8009686:	f7f6 fdab 	bl	80001e0 <__aeabi_dsub>
 800968a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800968e:	4606      	mov	r6, r0
 8009690:	460f      	mov	r7, r1
 8009692:	4620      	mov	r0, r4
 8009694:	4629      	mov	r1, r5
 8009696:	f7f6 fda3 	bl	80001e0 <__aeabi_dsub>
 800969a:	4602      	mov	r2, r0
 800969c:	460b      	mov	r3, r1
 800969e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80096a2:	f7f6 fd9d 	bl	80001e0 <__aeabi_dsub>
 80096a6:	4642      	mov	r2, r8
 80096a8:	464b      	mov	r3, r9
 80096aa:	f7f6 ff51 	bl	8000550 <__aeabi_dmul>
 80096ae:	4602      	mov	r2, r0
 80096b0:	460b      	mov	r3, r1
 80096b2:	4630      	mov	r0, r6
 80096b4:	4639      	mov	r1, r7
 80096b6:	f7f6 fd93 	bl	80001e0 <__aeabi_dsub>
 80096ba:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80096be:	f7f6 ff47 	bl	8000550 <__aeabi_dmul>
 80096c2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80096c6:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80096ca:	4610      	mov	r0, r2
 80096cc:	4619      	mov	r1, r3
 80096ce:	f7f6 ff3f 	bl	8000550 <__aeabi_dmul>
 80096d2:	a37b      	add	r3, pc, #492	; (adr r3, 80098c0 <__ieee754_pow+0x6d0>)
 80096d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096d8:	4604      	mov	r4, r0
 80096da:	460d      	mov	r5, r1
 80096dc:	f7f6 ff38 	bl	8000550 <__aeabi_dmul>
 80096e0:	a379      	add	r3, pc, #484	; (adr r3, 80098c8 <__ieee754_pow+0x6d8>)
 80096e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096e6:	f7f6 fd7d 	bl	80001e4 <__adddf3>
 80096ea:	4622      	mov	r2, r4
 80096ec:	462b      	mov	r3, r5
 80096ee:	f7f6 ff2f 	bl	8000550 <__aeabi_dmul>
 80096f2:	a377      	add	r3, pc, #476	; (adr r3, 80098d0 <__ieee754_pow+0x6e0>)
 80096f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80096f8:	f7f6 fd74 	bl	80001e4 <__adddf3>
 80096fc:	4622      	mov	r2, r4
 80096fe:	462b      	mov	r3, r5
 8009700:	f7f6 ff26 	bl	8000550 <__aeabi_dmul>
 8009704:	a374      	add	r3, pc, #464	; (adr r3, 80098d8 <__ieee754_pow+0x6e8>)
 8009706:	e9d3 2300 	ldrd	r2, r3, [r3]
 800970a:	f7f6 fd6b 	bl	80001e4 <__adddf3>
 800970e:	4622      	mov	r2, r4
 8009710:	462b      	mov	r3, r5
 8009712:	f7f6 ff1d 	bl	8000550 <__aeabi_dmul>
 8009716:	a372      	add	r3, pc, #456	; (adr r3, 80098e0 <__ieee754_pow+0x6f0>)
 8009718:	e9d3 2300 	ldrd	r2, r3, [r3]
 800971c:	f7f6 fd62 	bl	80001e4 <__adddf3>
 8009720:	4622      	mov	r2, r4
 8009722:	462b      	mov	r3, r5
 8009724:	f7f6 ff14 	bl	8000550 <__aeabi_dmul>
 8009728:	a36f      	add	r3, pc, #444	; (adr r3, 80098e8 <__ieee754_pow+0x6f8>)
 800972a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800972e:	f7f6 fd59 	bl	80001e4 <__adddf3>
 8009732:	4622      	mov	r2, r4
 8009734:	4606      	mov	r6, r0
 8009736:	460f      	mov	r7, r1
 8009738:	462b      	mov	r3, r5
 800973a:	4620      	mov	r0, r4
 800973c:	4629      	mov	r1, r5
 800973e:	f7f6 ff07 	bl	8000550 <__aeabi_dmul>
 8009742:	4602      	mov	r2, r0
 8009744:	460b      	mov	r3, r1
 8009746:	4630      	mov	r0, r6
 8009748:	4639      	mov	r1, r7
 800974a:	f7f6 ff01 	bl	8000550 <__aeabi_dmul>
 800974e:	4642      	mov	r2, r8
 8009750:	4604      	mov	r4, r0
 8009752:	460d      	mov	r5, r1
 8009754:	464b      	mov	r3, r9
 8009756:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800975a:	f7f6 fd43 	bl	80001e4 <__adddf3>
 800975e:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8009762:	f7f6 fef5 	bl	8000550 <__aeabi_dmul>
 8009766:	4622      	mov	r2, r4
 8009768:	462b      	mov	r3, r5
 800976a:	f7f6 fd3b 	bl	80001e4 <__adddf3>
 800976e:	4642      	mov	r2, r8
 8009770:	4606      	mov	r6, r0
 8009772:	460f      	mov	r7, r1
 8009774:	464b      	mov	r3, r9
 8009776:	4640      	mov	r0, r8
 8009778:	4649      	mov	r1, r9
 800977a:	f7f6 fee9 	bl	8000550 <__aeabi_dmul>
 800977e:	2200      	movs	r2, #0
 8009780:	4b68      	ldr	r3, [pc, #416]	; (8009924 <__ieee754_pow+0x734>)
 8009782:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8009786:	f7f6 fd2d 	bl	80001e4 <__adddf3>
 800978a:	4632      	mov	r2, r6
 800978c:	463b      	mov	r3, r7
 800978e:	f7f6 fd29 	bl	80001e4 <__adddf3>
 8009792:	9802      	ldr	r0, [sp, #8]
 8009794:	460d      	mov	r5, r1
 8009796:	4604      	mov	r4, r0
 8009798:	4602      	mov	r2, r0
 800979a:	460b      	mov	r3, r1
 800979c:	4640      	mov	r0, r8
 800979e:	4649      	mov	r1, r9
 80097a0:	f7f6 fed6 	bl	8000550 <__aeabi_dmul>
 80097a4:	2200      	movs	r2, #0
 80097a6:	4680      	mov	r8, r0
 80097a8:	4689      	mov	r9, r1
 80097aa:	4b5e      	ldr	r3, [pc, #376]	; (8009924 <__ieee754_pow+0x734>)
 80097ac:	4620      	mov	r0, r4
 80097ae:	4629      	mov	r1, r5
 80097b0:	f7f6 fd16 	bl	80001e0 <__aeabi_dsub>
 80097b4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80097b8:	f7f6 fd12 	bl	80001e0 <__aeabi_dsub>
 80097bc:	4602      	mov	r2, r0
 80097be:	460b      	mov	r3, r1
 80097c0:	4630      	mov	r0, r6
 80097c2:	4639      	mov	r1, r7
 80097c4:	f7f6 fd0c 	bl	80001e0 <__aeabi_dsub>
 80097c8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80097cc:	f7f6 fec0 	bl	8000550 <__aeabi_dmul>
 80097d0:	4622      	mov	r2, r4
 80097d2:	4606      	mov	r6, r0
 80097d4:	460f      	mov	r7, r1
 80097d6:	462b      	mov	r3, r5
 80097d8:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80097dc:	f7f6 feb8 	bl	8000550 <__aeabi_dmul>
 80097e0:	4602      	mov	r2, r0
 80097e2:	460b      	mov	r3, r1
 80097e4:	4630      	mov	r0, r6
 80097e6:	4639      	mov	r1, r7
 80097e8:	f7f6 fcfc 	bl	80001e4 <__adddf3>
 80097ec:	4606      	mov	r6, r0
 80097ee:	460f      	mov	r7, r1
 80097f0:	4602      	mov	r2, r0
 80097f2:	460b      	mov	r3, r1
 80097f4:	4640      	mov	r0, r8
 80097f6:	4649      	mov	r1, r9
 80097f8:	f7f6 fcf4 	bl	80001e4 <__adddf3>
 80097fc:	9802      	ldr	r0, [sp, #8]
 80097fe:	a33c      	add	r3, pc, #240	; (adr r3, 80098f0 <__ieee754_pow+0x700>)
 8009800:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009804:	4604      	mov	r4, r0
 8009806:	460d      	mov	r5, r1
 8009808:	f7f6 fea2 	bl	8000550 <__aeabi_dmul>
 800980c:	4642      	mov	r2, r8
 800980e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8009812:	464b      	mov	r3, r9
 8009814:	4620      	mov	r0, r4
 8009816:	4629      	mov	r1, r5
 8009818:	f7f6 fce2 	bl	80001e0 <__aeabi_dsub>
 800981c:	4602      	mov	r2, r0
 800981e:	460b      	mov	r3, r1
 8009820:	4630      	mov	r0, r6
 8009822:	4639      	mov	r1, r7
 8009824:	f7f6 fcdc 	bl	80001e0 <__aeabi_dsub>
 8009828:	a333      	add	r3, pc, #204	; (adr r3, 80098f8 <__ieee754_pow+0x708>)
 800982a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982e:	f7f6 fe8f 	bl	8000550 <__aeabi_dmul>
 8009832:	a333      	add	r3, pc, #204	; (adr r3, 8009900 <__ieee754_pow+0x710>)
 8009834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009838:	4606      	mov	r6, r0
 800983a:	460f      	mov	r7, r1
 800983c:	4620      	mov	r0, r4
 800983e:	4629      	mov	r1, r5
 8009840:	f7f6 fe86 	bl	8000550 <__aeabi_dmul>
 8009844:	4602      	mov	r2, r0
 8009846:	460b      	mov	r3, r1
 8009848:	4630      	mov	r0, r6
 800984a:	4639      	mov	r1, r7
 800984c:	f7f6 fcca 	bl	80001e4 <__adddf3>
 8009850:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8009852:	4b35      	ldr	r3, [pc, #212]	; (8009928 <__ieee754_pow+0x738>)
 8009854:	4413      	add	r3, r2
 8009856:	e9d3 2300 	ldrd	r2, r3, [r3]
 800985a:	f7f6 fcc3 	bl	80001e4 <__adddf3>
 800985e:	4604      	mov	r4, r0
 8009860:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009862:	460d      	mov	r5, r1
 8009864:	f7f6 fe0a 	bl	800047c <__aeabi_i2d>
 8009868:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800986a:	4b30      	ldr	r3, [pc, #192]	; (800992c <__ieee754_pow+0x73c>)
 800986c:	4413      	add	r3, r2
 800986e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009872:	4606      	mov	r6, r0
 8009874:	460f      	mov	r7, r1
 8009876:	4622      	mov	r2, r4
 8009878:	462b      	mov	r3, r5
 800987a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800987e:	f7f6 fcb1 	bl	80001e4 <__adddf3>
 8009882:	4642      	mov	r2, r8
 8009884:	464b      	mov	r3, r9
 8009886:	f7f6 fcad 	bl	80001e4 <__adddf3>
 800988a:	4632      	mov	r2, r6
 800988c:	463b      	mov	r3, r7
 800988e:	f7f6 fca9 	bl	80001e4 <__adddf3>
 8009892:	9802      	ldr	r0, [sp, #8]
 8009894:	4632      	mov	r2, r6
 8009896:	463b      	mov	r3, r7
 8009898:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800989c:	f7f6 fca0 	bl	80001e0 <__aeabi_dsub>
 80098a0:	4642      	mov	r2, r8
 80098a2:	464b      	mov	r3, r9
 80098a4:	f7f6 fc9c 	bl	80001e0 <__aeabi_dsub>
 80098a8:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80098ac:	e607      	b.n	80094be <__ieee754_pow+0x2ce>
 80098ae:	f04f 0a01 	mov.w	sl, #1
 80098b2:	e6a5      	b.n	8009600 <__ieee754_pow+0x410>
 80098b4:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8009908 <__ieee754_pow+0x718>
 80098b8:	e613      	b.n	80094e2 <__ieee754_pow+0x2f2>
 80098ba:	bf00      	nop
 80098bc:	f3af 8000 	nop.w
 80098c0:	4a454eef 	.word	0x4a454eef
 80098c4:	3fca7e28 	.word	0x3fca7e28
 80098c8:	93c9db65 	.word	0x93c9db65
 80098cc:	3fcd864a 	.word	0x3fcd864a
 80098d0:	a91d4101 	.word	0xa91d4101
 80098d4:	3fd17460 	.word	0x3fd17460
 80098d8:	518f264d 	.word	0x518f264d
 80098dc:	3fd55555 	.word	0x3fd55555
 80098e0:	db6fabff 	.word	0xdb6fabff
 80098e4:	3fdb6db6 	.word	0x3fdb6db6
 80098e8:	33333303 	.word	0x33333303
 80098ec:	3fe33333 	.word	0x3fe33333
 80098f0:	e0000000 	.word	0xe0000000
 80098f4:	3feec709 	.word	0x3feec709
 80098f8:	dc3a03fd 	.word	0xdc3a03fd
 80098fc:	3feec709 	.word	0x3feec709
 8009900:	145b01f5 	.word	0x145b01f5
 8009904:	be3e2fe0 	.word	0xbe3e2fe0
 8009908:	00000000 	.word	0x00000000
 800990c:	3ff00000 	.word	0x3ff00000
 8009910:	43400000 	.word	0x43400000
 8009914:	0003988e 	.word	0x0003988e
 8009918:	000bb679 	.word	0x000bb679
 800991c:	0800a000 	.word	0x0800a000
 8009920:	3ff00000 	.word	0x3ff00000
 8009924:	40080000 	.word	0x40080000
 8009928:	0800a020 	.word	0x0800a020
 800992c:	0800a010 	.word	0x0800a010
 8009930:	a3b4      	add	r3, pc, #720	; (adr r3, 8009c04 <__ieee754_pow+0xa14>)
 8009932:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009936:	4640      	mov	r0, r8
 8009938:	4649      	mov	r1, r9
 800993a:	f7f6 fc53 	bl	80001e4 <__adddf3>
 800993e:	4622      	mov	r2, r4
 8009940:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8009944:	462b      	mov	r3, r5
 8009946:	4630      	mov	r0, r6
 8009948:	4639      	mov	r1, r7
 800994a:	f7f6 fc49 	bl	80001e0 <__aeabi_dsub>
 800994e:	4602      	mov	r2, r0
 8009950:	460b      	mov	r3, r1
 8009952:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8009956:	f7f7 f88b 	bl	8000a70 <__aeabi_dcmpgt>
 800995a:	2800      	cmp	r0, #0
 800995c:	f47f adfe 	bne.w	800955c <__ieee754_pow+0x36c>
 8009960:	4aa3      	ldr	r2, [pc, #652]	; (8009bf0 <__ieee754_pow+0xa00>)
 8009962:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8009966:	4293      	cmp	r3, r2
 8009968:	f340 810a 	ble.w	8009b80 <__ieee754_pow+0x990>
 800996c:	151b      	asrs	r3, r3, #20
 800996e:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 8009972:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8009976:	fa4a f303 	asr.w	r3, sl, r3
 800997a:	445b      	add	r3, fp
 800997c:	f3c3 520a 	ubfx	r2, r3, #20, #11
 8009980:	4e9c      	ldr	r6, [pc, #624]	; (8009bf4 <__ieee754_pow+0xa04>)
 8009982:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8009986:	4116      	asrs	r6, r2
 8009988:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 800998c:	2000      	movs	r0, #0
 800998e:	ea23 0106 	bic.w	r1, r3, r6
 8009992:	f1c2 0214 	rsb	r2, r2, #20
 8009996:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 800999a:	fa4a fa02 	asr.w	sl, sl, r2
 800999e:	f1bb 0f00 	cmp.w	fp, #0
 80099a2:	4602      	mov	r2, r0
 80099a4:	460b      	mov	r3, r1
 80099a6:	4620      	mov	r0, r4
 80099a8:	4629      	mov	r1, r5
 80099aa:	bfb8      	it	lt
 80099ac:	f1ca 0a00 	rsblt	sl, sl, #0
 80099b0:	f7f6 fc16 	bl	80001e0 <__aeabi_dsub>
 80099b4:	e9cd 0100 	strd	r0, r1, [sp]
 80099b8:	4642      	mov	r2, r8
 80099ba:	464b      	mov	r3, r9
 80099bc:	e9dd 0100 	ldrd	r0, r1, [sp]
 80099c0:	f7f6 fc10 	bl	80001e4 <__adddf3>
 80099c4:	2000      	movs	r0, #0
 80099c6:	a378      	add	r3, pc, #480	; (adr r3, 8009ba8 <__ieee754_pow+0x9b8>)
 80099c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099cc:	4604      	mov	r4, r0
 80099ce:	460d      	mov	r5, r1
 80099d0:	f7f6 fdbe 	bl	8000550 <__aeabi_dmul>
 80099d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80099d8:	4606      	mov	r6, r0
 80099da:	460f      	mov	r7, r1
 80099dc:	4620      	mov	r0, r4
 80099de:	4629      	mov	r1, r5
 80099e0:	f7f6 fbfe 	bl	80001e0 <__aeabi_dsub>
 80099e4:	4602      	mov	r2, r0
 80099e6:	460b      	mov	r3, r1
 80099e8:	4640      	mov	r0, r8
 80099ea:	4649      	mov	r1, r9
 80099ec:	f7f6 fbf8 	bl	80001e0 <__aeabi_dsub>
 80099f0:	a36f      	add	r3, pc, #444	; (adr r3, 8009bb0 <__ieee754_pow+0x9c0>)
 80099f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80099f6:	f7f6 fdab 	bl	8000550 <__aeabi_dmul>
 80099fa:	a36f      	add	r3, pc, #444	; (adr r3, 8009bb8 <__ieee754_pow+0x9c8>)
 80099fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a00:	4680      	mov	r8, r0
 8009a02:	4689      	mov	r9, r1
 8009a04:	4620      	mov	r0, r4
 8009a06:	4629      	mov	r1, r5
 8009a08:	f7f6 fda2 	bl	8000550 <__aeabi_dmul>
 8009a0c:	4602      	mov	r2, r0
 8009a0e:	460b      	mov	r3, r1
 8009a10:	4640      	mov	r0, r8
 8009a12:	4649      	mov	r1, r9
 8009a14:	f7f6 fbe6 	bl	80001e4 <__adddf3>
 8009a18:	4604      	mov	r4, r0
 8009a1a:	460d      	mov	r5, r1
 8009a1c:	4602      	mov	r2, r0
 8009a1e:	460b      	mov	r3, r1
 8009a20:	4630      	mov	r0, r6
 8009a22:	4639      	mov	r1, r7
 8009a24:	f7f6 fbde 	bl	80001e4 <__adddf3>
 8009a28:	4632      	mov	r2, r6
 8009a2a:	463b      	mov	r3, r7
 8009a2c:	4680      	mov	r8, r0
 8009a2e:	4689      	mov	r9, r1
 8009a30:	f7f6 fbd6 	bl	80001e0 <__aeabi_dsub>
 8009a34:	4602      	mov	r2, r0
 8009a36:	460b      	mov	r3, r1
 8009a38:	4620      	mov	r0, r4
 8009a3a:	4629      	mov	r1, r5
 8009a3c:	f7f6 fbd0 	bl	80001e0 <__aeabi_dsub>
 8009a40:	4642      	mov	r2, r8
 8009a42:	4606      	mov	r6, r0
 8009a44:	460f      	mov	r7, r1
 8009a46:	464b      	mov	r3, r9
 8009a48:	4640      	mov	r0, r8
 8009a4a:	4649      	mov	r1, r9
 8009a4c:	f7f6 fd80 	bl	8000550 <__aeabi_dmul>
 8009a50:	a35b      	add	r3, pc, #364	; (adr r3, 8009bc0 <__ieee754_pow+0x9d0>)
 8009a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a56:	4604      	mov	r4, r0
 8009a58:	460d      	mov	r5, r1
 8009a5a:	f7f6 fd79 	bl	8000550 <__aeabi_dmul>
 8009a5e:	a35a      	add	r3, pc, #360	; (adr r3, 8009bc8 <__ieee754_pow+0x9d8>)
 8009a60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a64:	f7f6 fbbc 	bl	80001e0 <__aeabi_dsub>
 8009a68:	4622      	mov	r2, r4
 8009a6a:	462b      	mov	r3, r5
 8009a6c:	f7f6 fd70 	bl	8000550 <__aeabi_dmul>
 8009a70:	a357      	add	r3, pc, #348	; (adr r3, 8009bd0 <__ieee754_pow+0x9e0>)
 8009a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a76:	f7f6 fbb5 	bl	80001e4 <__adddf3>
 8009a7a:	4622      	mov	r2, r4
 8009a7c:	462b      	mov	r3, r5
 8009a7e:	f7f6 fd67 	bl	8000550 <__aeabi_dmul>
 8009a82:	a355      	add	r3, pc, #340	; (adr r3, 8009bd8 <__ieee754_pow+0x9e8>)
 8009a84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a88:	f7f6 fbaa 	bl	80001e0 <__aeabi_dsub>
 8009a8c:	4622      	mov	r2, r4
 8009a8e:	462b      	mov	r3, r5
 8009a90:	f7f6 fd5e 	bl	8000550 <__aeabi_dmul>
 8009a94:	a352      	add	r3, pc, #328	; (adr r3, 8009be0 <__ieee754_pow+0x9f0>)
 8009a96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a9a:	f7f6 fba3 	bl	80001e4 <__adddf3>
 8009a9e:	4622      	mov	r2, r4
 8009aa0:	462b      	mov	r3, r5
 8009aa2:	f7f6 fd55 	bl	8000550 <__aeabi_dmul>
 8009aa6:	4602      	mov	r2, r0
 8009aa8:	460b      	mov	r3, r1
 8009aaa:	4640      	mov	r0, r8
 8009aac:	4649      	mov	r1, r9
 8009aae:	f7f6 fb97 	bl	80001e0 <__aeabi_dsub>
 8009ab2:	4604      	mov	r4, r0
 8009ab4:	460d      	mov	r5, r1
 8009ab6:	4602      	mov	r2, r0
 8009ab8:	460b      	mov	r3, r1
 8009aba:	4640      	mov	r0, r8
 8009abc:	4649      	mov	r1, r9
 8009abe:	f7f6 fd47 	bl	8000550 <__aeabi_dmul>
 8009ac2:	2200      	movs	r2, #0
 8009ac4:	e9cd 0100 	strd	r0, r1, [sp]
 8009ac8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8009acc:	4620      	mov	r0, r4
 8009ace:	4629      	mov	r1, r5
 8009ad0:	f7f6 fb86 	bl	80001e0 <__aeabi_dsub>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	460b      	mov	r3, r1
 8009ad8:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009adc:	f7f6 fe62 	bl	80007a4 <__aeabi_ddiv>
 8009ae0:	4632      	mov	r2, r6
 8009ae2:	4604      	mov	r4, r0
 8009ae4:	460d      	mov	r5, r1
 8009ae6:	463b      	mov	r3, r7
 8009ae8:	4640      	mov	r0, r8
 8009aea:	4649      	mov	r1, r9
 8009aec:	f7f6 fd30 	bl	8000550 <__aeabi_dmul>
 8009af0:	4632      	mov	r2, r6
 8009af2:	463b      	mov	r3, r7
 8009af4:	f7f6 fb76 	bl	80001e4 <__adddf3>
 8009af8:	4602      	mov	r2, r0
 8009afa:	460b      	mov	r3, r1
 8009afc:	4620      	mov	r0, r4
 8009afe:	4629      	mov	r1, r5
 8009b00:	f7f6 fb6e 	bl	80001e0 <__aeabi_dsub>
 8009b04:	4642      	mov	r2, r8
 8009b06:	464b      	mov	r3, r9
 8009b08:	f7f6 fb6a 	bl	80001e0 <__aeabi_dsub>
 8009b0c:	4602      	mov	r2, r0
 8009b0e:	460b      	mov	r3, r1
 8009b10:	2000      	movs	r0, #0
 8009b12:	4939      	ldr	r1, [pc, #228]	; (8009bf8 <__ieee754_pow+0xa08>)
 8009b14:	f7f6 fb64 	bl	80001e0 <__aeabi_dsub>
 8009b18:	eb01 540a 	add.w	r4, r1, sl, lsl #20
 8009b1c:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
 8009b20:	4602      	mov	r2, r0
 8009b22:	460b      	mov	r3, r1
 8009b24:	da2f      	bge.n	8009b86 <__ieee754_pow+0x996>
 8009b26:	4650      	mov	r0, sl
 8009b28:	ec43 2b10 	vmov	d0, r2, r3
 8009b2c:	f000 f9c0 	bl	8009eb0 <scalbn>
 8009b30:	ec51 0b10 	vmov	r0, r1, d0
 8009b34:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8009b38:	f7ff bbf1 	b.w	800931e <__ieee754_pow+0x12e>
 8009b3c:	4b2f      	ldr	r3, [pc, #188]	; (8009bfc <__ieee754_pow+0xa0c>)
 8009b3e:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8009b42:	429e      	cmp	r6, r3
 8009b44:	f77f af0c 	ble.w	8009960 <__ieee754_pow+0x770>
 8009b48:	4b2d      	ldr	r3, [pc, #180]	; (8009c00 <__ieee754_pow+0xa10>)
 8009b4a:	440b      	add	r3, r1
 8009b4c:	4303      	orrs	r3, r0
 8009b4e:	d00b      	beq.n	8009b68 <__ieee754_pow+0x978>
 8009b50:	a325      	add	r3, pc, #148	; (adr r3, 8009be8 <__ieee754_pow+0x9f8>)
 8009b52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8009b5a:	f7f6 fcf9 	bl	8000550 <__aeabi_dmul>
 8009b5e:	a322      	add	r3, pc, #136	; (adr r3, 8009be8 <__ieee754_pow+0x9f8>)
 8009b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b64:	f7ff bbdb 	b.w	800931e <__ieee754_pow+0x12e>
 8009b68:	4622      	mov	r2, r4
 8009b6a:	462b      	mov	r3, r5
 8009b6c:	f7f6 fb38 	bl	80001e0 <__aeabi_dsub>
 8009b70:	4642      	mov	r2, r8
 8009b72:	464b      	mov	r3, r9
 8009b74:	f7f6 ff72 	bl	8000a5c <__aeabi_dcmpge>
 8009b78:	2800      	cmp	r0, #0
 8009b7a:	f43f aef1 	beq.w	8009960 <__ieee754_pow+0x770>
 8009b7e:	e7e7      	b.n	8009b50 <__ieee754_pow+0x960>
 8009b80:	f04f 0a00 	mov.w	sl, #0
 8009b84:	e718      	b.n	80099b8 <__ieee754_pow+0x7c8>
 8009b86:	4621      	mov	r1, r4
 8009b88:	e7d4      	b.n	8009b34 <__ieee754_pow+0x944>
 8009b8a:	2000      	movs	r0, #0
 8009b8c:	491a      	ldr	r1, [pc, #104]	; (8009bf8 <__ieee754_pow+0xa08>)
 8009b8e:	f7ff bb8f 	b.w	80092b0 <__ieee754_pow+0xc0>
 8009b92:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009b96:	f7ff bb8b 	b.w	80092b0 <__ieee754_pow+0xc0>
 8009b9a:	4630      	mov	r0, r6
 8009b9c:	4639      	mov	r1, r7
 8009b9e:	f7ff bb87 	b.w	80092b0 <__ieee754_pow+0xc0>
 8009ba2:	4693      	mov	fp, r2
 8009ba4:	f7ff bb98 	b.w	80092d8 <__ieee754_pow+0xe8>
 8009ba8:	00000000 	.word	0x00000000
 8009bac:	3fe62e43 	.word	0x3fe62e43
 8009bb0:	fefa39ef 	.word	0xfefa39ef
 8009bb4:	3fe62e42 	.word	0x3fe62e42
 8009bb8:	0ca86c39 	.word	0x0ca86c39
 8009bbc:	be205c61 	.word	0xbe205c61
 8009bc0:	72bea4d0 	.word	0x72bea4d0
 8009bc4:	3e663769 	.word	0x3e663769
 8009bc8:	c5d26bf1 	.word	0xc5d26bf1
 8009bcc:	3ebbbd41 	.word	0x3ebbbd41
 8009bd0:	af25de2c 	.word	0xaf25de2c
 8009bd4:	3f11566a 	.word	0x3f11566a
 8009bd8:	16bebd93 	.word	0x16bebd93
 8009bdc:	3f66c16c 	.word	0x3f66c16c
 8009be0:	5555553e 	.word	0x5555553e
 8009be4:	3fc55555 	.word	0x3fc55555
 8009be8:	c2f8f359 	.word	0xc2f8f359
 8009bec:	01a56e1f 	.word	0x01a56e1f
 8009bf0:	3fe00000 	.word	0x3fe00000
 8009bf4:	000fffff 	.word	0x000fffff
 8009bf8:	3ff00000 	.word	0x3ff00000
 8009bfc:	4090cbff 	.word	0x4090cbff
 8009c00:	3f6f3400 	.word	0x3f6f3400
 8009c04:	652b82fe 	.word	0x652b82fe
 8009c08:	3c971547 	.word	0x3c971547

08009c0c <__ieee754_sqrt>:
 8009c0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009c10:	4955      	ldr	r1, [pc, #340]	; (8009d68 <__ieee754_sqrt+0x15c>)
 8009c12:	ec55 4b10 	vmov	r4, r5, d0
 8009c16:	43a9      	bics	r1, r5
 8009c18:	462b      	mov	r3, r5
 8009c1a:	462a      	mov	r2, r5
 8009c1c:	d112      	bne.n	8009c44 <__ieee754_sqrt+0x38>
 8009c1e:	ee10 2a10 	vmov	r2, s0
 8009c22:	ee10 0a10 	vmov	r0, s0
 8009c26:	4629      	mov	r1, r5
 8009c28:	f7f6 fc92 	bl	8000550 <__aeabi_dmul>
 8009c2c:	4602      	mov	r2, r0
 8009c2e:	460b      	mov	r3, r1
 8009c30:	4620      	mov	r0, r4
 8009c32:	4629      	mov	r1, r5
 8009c34:	f7f6 fad6 	bl	80001e4 <__adddf3>
 8009c38:	4604      	mov	r4, r0
 8009c3a:	460d      	mov	r5, r1
 8009c3c:	ec45 4b10 	vmov	d0, r4, r5
 8009c40:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009c44:	2d00      	cmp	r5, #0
 8009c46:	ee10 0a10 	vmov	r0, s0
 8009c4a:	4621      	mov	r1, r4
 8009c4c:	dc0f      	bgt.n	8009c6e <__ieee754_sqrt+0x62>
 8009c4e:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8009c52:	4330      	orrs	r0, r6
 8009c54:	d0f2      	beq.n	8009c3c <__ieee754_sqrt+0x30>
 8009c56:	b155      	cbz	r5, 8009c6e <__ieee754_sqrt+0x62>
 8009c58:	ee10 2a10 	vmov	r2, s0
 8009c5c:	4620      	mov	r0, r4
 8009c5e:	4629      	mov	r1, r5
 8009c60:	f7f6 fabe 	bl	80001e0 <__aeabi_dsub>
 8009c64:	4602      	mov	r2, r0
 8009c66:	460b      	mov	r3, r1
 8009c68:	f7f6 fd9c 	bl	80007a4 <__aeabi_ddiv>
 8009c6c:	e7e4      	b.n	8009c38 <__ieee754_sqrt+0x2c>
 8009c6e:	151b      	asrs	r3, r3, #20
 8009c70:	d073      	beq.n	8009d5a <__ieee754_sqrt+0x14e>
 8009c72:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8009c76:	07dd      	lsls	r5, r3, #31
 8009c78:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8009c7c:	bf48      	it	mi
 8009c7e:	0fc8      	lsrmi	r0, r1, #31
 8009c80:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8009c84:	bf44      	itt	mi
 8009c86:	0049      	lslmi	r1, r1, #1
 8009c88:	eb00 0242 	addmi.w	r2, r0, r2, lsl #1
 8009c8c:	2500      	movs	r5, #0
 8009c8e:	1058      	asrs	r0, r3, #1
 8009c90:	0fcb      	lsrs	r3, r1, #31
 8009c92:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 8009c96:	0049      	lsls	r1, r1, #1
 8009c98:	2316      	movs	r3, #22
 8009c9a:	462c      	mov	r4, r5
 8009c9c:	f44f 1600 	mov.w	r6, #2097152	; 0x200000
 8009ca0:	19a7      	adds	r7, r4, r6
 8009ca2:	4297      	cmp	r7, r2
 8009ca4:	bfde      	ittt	le
 8009ca6:	19bc      	addle	r4, r7, r6
 8009ca8:	1bd2      	suble	r2, r2, r7
 8009caa:	19ad      	addle	r5, r5, r6
 8009cac:	0fcf      	lsrs	r7, r1, #31
 8009cae:	3b01      	subs	r3, #1
 8009cb0:	eb07 0242 	add.w	r2, r7, r2, lsl #1
 8009cb4:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009cb8:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009cbc:	d1f0      	bne.n	8009ca0 <__ieee754_sqrt+0x94>
 8009cbe:	f04f 0c20 	mov.w	ip, #32
 8009cc2:	469e      	mov	lr, r3
 8009cc4:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 8009cc8:	42a2      	cmp	r2, r4
 8009cca:	eb06 070e 	add.w	r7, r6, lr
 8009cce:	dc02      	bgt.n	8009cd6 <__ieee754_sqrt+0xca>
 8009cd0:	d112      	bne.n	8009cf8 <__ieee754_sqrt+0xec>
 8009cd2:	428f      	cmp	r7, r1
 8009cd4:	d810      	bhi.n	8009cf8 <__ieee754_sqrt+0xec>
 8009cd6:	2f00      	cmp	r7, #0
 8009cd8:	eb07 0e06 	add.w	lr, r7, r6
 8009cdc:	da42      	bge.n	8009d64 <__ieee754_sqrt+0x158>
 8009cde:	f1be 0f00 	cmp.w	lr, #0
 8009ce2:	db3f      	blt.n	8009d64 <__ieee754_sqrt+0x158>
 8009ce4:	f104 0801 	add.w	r8, r4, #1
 8009ce8:	1b12      	subs	r2, r2, r4
 8009cea:	428f      	cmp	r7, r1
 8009cec:	bf88      	it	hi
 8009cee:	f102 32ff 	addhi.w	r2, r2, #4294967295	; 0xffffffff
 8009cf2:	1bc9      	subs	r1, r1, r7
 8009cf4:	4433      	add	r3, r6
 8009cf6:	4644      	mov	r4, r8
 8009cf8:	0052      	lsls	r2, r2, #1
 8009cfa:	f1bc 0c01 	subs.w	ip, ip, #1
 8009cfe:	eb02 72d1 	add.w	r2, r2, r1, lsr #31
 8009d02:	ea4f 0656 	mov.w	r6, r6, lsr #1
 8009d06:	ea4f 0141 	mov.w	r1, r1, lsl #1
 8009d0a:	d1dd      	bne.n	8009cc8 <__ieee754_sqrt+0xbc>
 8009d0c:	430a      	orrs	r2, r1
 8009d0e:	d006      	beq.n	8009d1e <__ieee754_sqrt+0x112>
 8009d10:	1c5c      	adds	r4, r3, #1
 8009d12:	bf13      	iteet	ne
 8009d14:	3301      	addne	r3, #1
 8009d16:	3501      	addeq	r5, #1
 8009d18:	4663      	moveq	r3, ip
 8009d1a:	f023 0301 	bicne.w	r3, r3, #1
 8009d1e:	106a      	asrs	r2, r5, #1
 8009d20:	085b      	lsrs	r3, r3, #1
 8009d22:	07e9      	lsls	r1, r5, #31
 8009d24:	f102 527f 	add.w	r2, r2, #1069547520	; 0x3fc00000
 8009d28:	f502 1200 	add.w	r2, r2, #2097152	; 0x200000
 8009d2c:	bf48      	it	mi
 8009d2e:	f043 4300 	orrmi.w	r3, r3, #2147483648	; 0x80000000
 8009d32:	eb02 5500 	add.w	r5, r2, r0, lsl #20
 8009d36:	461c      	mov	r4, r3
 8009d38:	e780      	b.n	8009c3c <__ieee754_sqrt+0x30>
 8009d3a:	0aca      	lsrs	r2, r1, #11
 8009d3c:	3815      	subs	r0, #21
 8009d3e:	0549      	lsls	r1, r1, #21
 8009d40:	2a00      	cmp	r2, #0
 8009d42:	d0fa      	beq.n	8009d3a <__ieee754_sqrt+0x12e>
 8009d44:	02d6      	lsls	r6, r2, #11
 8009d46:	d50a      	bpl.n	8009d5e <__ieee754_sqrt+0x152>
 8009d48:	f1c3 0420 	rsb	r4, r3, #32
 8009d4c:	fa21 f404 	lsr.w	r4, r1, r4
 8009d50:	1e5d      	subs	r5, r3, #1
 8009d52:	4099      	lsls	r1, r3
 8009d54:	4322      	orrs	r2, r4
 8009d56:	1b43      	subs	r3, r0, r5
 8009d58:	e78b      	b.n	8009c72 <__ieee754_sqrt+0x66>
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	e7f0      	b.n	8009d40 <__ieee754_sqrt+0x134>
 8009d5e:	0052      	lsls	r2, r2, #1
 8009d60:	3301      	adds	r3, #1
 8009d62:	e7ef      	b.n	8009d44 <__ieee754_sqrt+0x138>
 8009d64:	46a0      	mov	r8, r4
 8009d66:	e7bf      	b.n	8009ce8 <__ieee754_sqrt+0xdc>
 8009d68:	7ff00000 	.word	0x7ff00000

08009d6c <fabs>:
 8009d6c:	ec51 0b10 	vmov	r0, r1, d0
 8009d70:	ee10 2a10 	vmov	r2, s0
 8009d74:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009d78:	ec43 2b10 	vmov	d0, r2, r3
 8009d7c:	4770      	bx	lr

08009d7e <finite>:
 8009d7e:	ee10 3a90 	vmov	r3, s1
 8009d82:	f043 4000 	orr.w	r0, r3, #2147483648	; 0x80000000
 8009d86:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8009d8a:	0fc0      	lsrs	r0, r0, #31
 8009d8c:	4770      	bx	lr

08009d8e <matherr>:
 8009d8e:	2000      	movs	r0, #0
 8009d90:	4770      	bx	lr
 8009d92:	0000      	movs	r0, r0
 8009d94:	0000      	movs	r0, r0
	...

08009d98 <nan>:
 8009d98:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8009da0 <nan+0x8>
 8009d9c:	4770      	bx	lr
 8009d9e:	bf00      	nop
 8009da0:	00000000 	.word	0x00000000
 8009da4:	7ff80000 	.word	0x7ff80000

08009da8 <rint>:
 8009da8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009daa:	ec51 0b10 	vmov	r0, r1, d0
 8009dae:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009db2:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 8009db6:	2e13      	cmp	r6, #19
 8009db8:	460b      	mov	r3, r1
 8009dba:	ee10 4a10 	vmov	r4, s0
 8009dbe:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 8009dc2:	dc56      	bgt.n	8009e72 <rint+0xca>
 8009dc4:	2e00      	cmp	r6, #0
 8009dc6:	da2b      	bge.n	8009e20 <rint+0x78>
 8009dc8:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 8009dcc:	4302      	orrs	r2, r0
 8009dce:	d023      	beq.n	8009e18 <rint+0x70>
 8009dd0:	f3c1 0213 	ubfx	r2, r1, #0, #20
 8009dd4:	4302      	orrs	r2, r0
 8009dd6:	4254      	negs	r4, r2
 8009dd8:	4314      	orrs	r4, r2
 8009dda:	0c4b      	lsrs	r3, r1, #17
 8009ddc:	0b24      	lsrs	r4, r4, #12
 8009dde:	045b      	lsls	r3, r3, #17
 8009de0:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 8009de4:	ea44 0103 	orr.w	r1, r4, r3
 8009de8:	460b      	mov	r3, r1
 8009dea:	492f      	ldr	r1, [pc, #188]	; (8009ea8 <rint+0x100>)
 8009dec:	eb01 01c5 	add.w	r1, r1, r5, lsl #3
 8009df0:	e9d1 6700 	ldrd	r6, r7, [r1]
 8009df4:	4602      	mov	r2, r0
 8009df6:	4639      	mov	r1, r7
 8009df8:	4630      	mov	r0, r6
 8009dfa:	f7f6 f9f3 	bl	80001e4 <__adddf3>
 8009dfe:	e9cd 0100 	strd	r0, r1, [sp]
 8009e02:	463b      	mov	r3, r7
 8009e04:	4632      	mov	r2, r6
 8009e06:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e0a:	f7f6 f9e9 	bl	80001e0 <__aeabi_dsub>
 8009e0e:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8009e12:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 8009e16:	4639      	mov	r1, r7
 8009e18:	ec41 0b10 	vmov	d0, r0, r1
 8009e1c:	b003      	add	sp, #12
 8009e1e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009e20:	4a22      	ldr	r2, [pc, #136]	; (8009eac <rint+0x104>)
 8009e22:	4132      	asrs	r2, r6
 8009e24:	ea01 0702 	and.w	r7, r1, r2
 8009e28:	4307      	orrs	r7, r0
 8009e2a:	d0f5      	beq.n	8009e18 <rint+0x70>
 8009e2c:	0852      	lsrs	r2, r2, #1
 8009e2e:	4011      	ands	r1, r2
 8009e30:	430c      	orrs	r4, r1
 8009e32:	d00b      	beq.n	8009e4c <rint+0xa4>
 8009e34:	ea23 0202 	bic.w	r2, r3, r2
 8009e38:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8009e3c:	2e13      	cmp	r6, #19
 8009e3e:	fa43 f306 	asr.w	r3, r3, r6
 8009e42:	bf0c      	ite	eq
 8009e44:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8009e48:	2400      	movne	r4, #0
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	4916      	ldr	r1, [pc, #88]	; (8009ea8 <rint+0x100>)
 8009e4e:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 8009e52:	4622      	mov	r2, r4
 8009e54:	e9d5 4500 	ldrd	r4, r5, [r5]
 8009e58:	4620      	mov	r0, r4
 8009e5a:	4629      	mov	r1, r5
 8009e5c:	f7f6 f9c2 	bl	80001e4 <__adddf3>
 8009e60:	e9cd 0100 	strd	r0, r1, [sp]
 8009e64:	4622      	mov	r2, r4
 8009e66:	462b      	mov	r3, r5
 8009e68:	e9dd 0100 	ldrd	r0, r1, [sp]
 8009e6c:	f7f6 f9b8 	bl	80001e0 <__aeabi_dsub>
 8009e70:	e7d2      	b.n	8009e18 <rint+0x70>
 8009e72:	2e33      	cmp	r6, #51	; 0x33
 8009e74:	dd07      	ble.n	8009e86 <rint+0xde>
 8009e76:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8009e7a:	d1cd      	bne.n	8009e18 <rint+0x70>
 8009e7c:	ee10 2a10 	vmov	r2, s0
 8009e80:	f7f6 f9b0 	bl	80001e4 <__adddf3>
 8009e84:	e7c8      	b.n	8009e18 <rint+0x70>
 8009e86:	f2a2 4613 	subw	r6, r2, #1043	; 0x413
 8009e8a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8009e8e:	40f2      	lsrs	r2, r6
 8009e90:	4210      	tst	r0, r2
 8009e92:	d0c1      	beq.n	8009e18 <rint+0x70>
 8009e94:	0852      	lsrs	r2, r2, #1
 8009e96:	4210      	tst	r0, r2
 8009e98:	bf1f      	itttt	ne
 8009e9a:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 8009e9e:	ea20 0202 	bicne.w	r2, r0, r2
 8009ea2:	4134      	asrne	r4, r6
 8009ea4:	4314      	orrne	r4, r2
 8009ea6:	e7d1      	b.n	8009e4c <rint+0xa4>
 8009ea8:	0800a030 	.word	0x0800a030
 8009eac:	000fffff 	.word	0x000fffff

08009eb0 <scalbn>:
 8009eb0:	b570      	push	{r4, r5, r6, lr}
 8009eb2:	ec55 4b10 	vmov	r4, r5, d0
 8009eb6:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8009eba:	4606      	mov	r6, r0
 8009ebc:	462b      	mov	r3, r5
 8009ebe:	b9aa      	cbnz	r2, 8009eec <scalbn+0x3c>
 8009ec0:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8009ec4:	4323      	orrs	r3, r4
 8009ec6:	d03b      	beq.n	8009f40 <scalbn+0x90>
 8009ec8:	4b31      	ldr	r3, [pc, #196]	; (8009f90 <scalbn+0xe0>)
 8009eca:	4629      	mov	r1, r5
 8009ecc:	2200      	movs	r2, #0
 8009ece:	ee10 0a10 	vmov	r0, s0
 8009ed2:	f7f6 fb3d 	bl	8000550 <__aeabi_dmul>
 8009ed6:	4b2f      	ldr	r3, [pc, #188]	; (8009f94 <scalbn+0xe4>)
 8009ed8:	429e      	cmp	r6, r3
 8009eda:	4604      	mov	r4, r0
 8009edc:	460d      	mov	r5, r1
 8009ede:	da12      	bge.n	8009f06 <scalbn+0x56>
 8009ee0:	a327      	add	r3, pc, #156	; (adr r3, 8009f80 <scalbn+0xd0>)
 8009ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009ee6:	f7f6 fb33 	bl	8000550 <__aeabi_dmul>
 8009eea:	e009      	b.n	8009f00 <scalbn+0x50>
 8009eec:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8009ef0:	428a      	cmp	r2, r1
 8009ef2:	d10c      	bne.n	8009f0e <scalbn+0x5e>
 8009ef4:	ee10 2a10 	vmov	r2, s0
 8009ef8:	4620      	mov	r0, r4
 8009efa:	4629      	mov	r1, r5
 8009efc:	f7f6 f972 	bl	80001e4 <__adddf3>
 8009f00:	4604      	mov	r4, r0
 8009f02:	460d      	mov	r5, r1
 8009f04:	e01c      	b.n	8009f40 <scalbn+0x90>
 8009f06:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8009f0a:	460b      	mov	r3, r1
 8009f0c:	3a36      	subs	r2, #54	; 0x36
 8009f0e:	4432      	add	r2, r6
 8009f10:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8009f14:	428a      	cmp	r2, r1
 8009f16:	dd0b      	ble.n	8009f30 <scalbn+0x80>
 8009f18:	ec45 4b11 	vmov	d1, r4, r5
 8009f1c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 8009f88 <scalbn+0xd8>
 8009f20:	f000 f83c 	bl	8009f9c <copysign>
 8009f24:	a318      	add	r3, pc, #96	; (adr r3, 8009f88 <scalbn+0xd8>)
 8009f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f2a:	ec51 0b10 	vmov	r0, r1, d0
 8009f2e:	e7da      	b.n	8009ee6 <scalbn+0x36>
 8009f30:	2a00      	cmp	r2, #0
 8009f32:	dd08      	ble.n	8009f46 <scalbn+0x96>
 8009f34:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009f38:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009f3c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f40:	ec45 4b10 	vmov	d0, r4, r5
 8009f44:	bd70      	pop	{r4, r5, r6, pc}
 8009f46:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8009f4a:	da0d      	bge.n	8009f68 <scalbn+0xb8>
 8009f4c:	f24c 3350 	movw	r3, #50000	; 0xc350
 8009f50:	429e      	cmp	r6, r3
 8009f52:	ec45 4b11 	vmov	d1, r4, r5
 8009f56:	dce1      	bgt.n	8009f1c <scalbn+0x6c>
 8009f58:	ed9f 0b09 	vldr	d0, [pc, #36]	; 8009f80 <scalbn+0xd0>
 8009f5c:	f000 f81e 	bl	8009f9c <copysign>
 8009f60:	a307      	add	r3, pc, #28	; (adr r3, 8009f80 <scalbn+0xd0>)
 8009f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009f66:	e7e0      	b.n	8009f2a <scalbn+0x7a>
 8009f68:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8009f6c:	3236      	adds	r2, #54	; 0x36
 8009f6e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8009f72:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8009f76:	4620      	mov	r0, r4
 8009f78:	4629      	mov	r1, r5
 8009f7a:	2200      	movs	r2, #0
 8009f7c:	4b06      	ldr	r3, [pc, #24]	; (8009f98 <scalbn+0xe8>)
 8009f7e:	e7b2      	b.n	8009ee6 <scalbn+0x36>
 8009f80:	c2f8f359 	.word	0xc2f8f359
 8009f84:	01a56e1f 	.word	0x01a56e1f
 8009f88:	8800759c 	.word	0x8800759c
 8009f8c:	7e37e43c 	.word	0x7e37e43c
 8009f90:	43500000 	.word	0x43500000
 8009f94:	ffff3cb0 	.word	0xffff3cb0
 8009f98:	3c900000 	.word	0x3c900000

08009f9c <copysign>:
 8009f9c:	ec51 0b10 	vmov	r0, r1, d0
 8009fa0:	ee11 0a90 	vmov	r0, s3
 8009fa4:	ee10 2a10 	vmov	r2, s0
 8009fa8:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8009fac:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8009fb0:	ea41 0300 	orr.w	r3, r1, r0
 8009fb4:	ec43 2b10 	vmov	d0, r2, r3
 8009fb8:	4770      	bx	lr
	...

08009fbc <_init>:
 8009fbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fbe:	bf00      	nop
 8009fc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fc2:	bc08      	pop	{r3}
 8009fc4:	469e      	mov	lr, r3
 8009fc6:	4770      	bx	lr

08009fc8 <_fini>:
 8009fc8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009fca:	bf00      	nop
 8009fcc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009fce:	bc08      	pop	{r3}
 8009fd0:	469e      	mov	lr, r3
 8009fd2:	4770      	bx	lr
