Metric,Value
detailedplace__design__instance__displacement__total,2807.04
detailedplace__design__instance__displacement__mean,2.565
detailedplace__design__instance__displacement__max,11.04
detailedplace__route__wirelength__estimated,21530.8
detailedplace__design__violations,0
detailedplace__timing__setup__tns,0
detailedplace__timing__setup__ws,11.3999
detailedplace__timing__drv__max_slew_limit,0.909295
detailedplace__timing__drv__max_slew,0
detailedplace__timing__drv__max_cap_limit,0.919031
detailedplace__timing__drv__max_cap,0
detailedplace__timing__drv__max_fanout_limit,8
detailedplace__timing__drv__max_fanout,0
detailedplace__timing__drv__setup_violation_count,0
detailedplace__timing__drv__hold_violation_count,0
detailedplace__power__internal__total,0.00188591
detailedplace__power__switching__total,0.00139318
detailedplace__power__leakage__total,1.54806e-07
detailedplace__power__total,0.00327925
detailedplace__design__io,45
detailedplace__design__die__area,32880.6
detailedplace__design__core__area,30427.5
detailedplace__design__instance__count,1094
detailedplace__design__instance__area,11882.5
detailedplace__design__instance__count__stdcell,1094
detailedplace__design__instance__area__stdcell,11882.5
detailedplace__design__instance__count__macros,0
detailedplace__design__instance__area__macros,0
detailedplace__design__instance__utilization,0.390519
detailedplace__design__instance__utilization__stdcell,0.390519
detailedplace__flow__warnings__count,0
detailedplace__flow__errors__count,0
flow__warnings__count,0
flow__errors__count,0
globalplace__timing__setup__tns,0
globalplace__timing__setup__ws,11.5294
globalplace__power__internal__total,0.00183267
globalplace__power__switching__total,0.00136926
globalplace__power__leakage__total,1.39399e-07
globalplace__power__total,0.00320207
globalplace__design__io,45
globalplace__design__die__area,32880.6
globalplace__design__core__area,30427.5
globalplace__design__instance__count,979
globalplace__design__instance__area,10890
globalplace__design__instance__count__stdcell,979
globalplace__design__instance__area__stdcell,10890
globalplace__design__instance__count__macros,0
globalplace__design__instance__area__macros,0
globalplace__design__instance__utilization,0.357901
globalplace__design__instance__utilization__stdcell,0.357901
globalplace__flow__warnings__count,0
globalplace__flow__errors__count,0
placeopt__timing__drv__floating__nets,0
placeopt__timing__drv__floating__pins,0
placeopt__timing__setup__tns,0
placeopt__timing__setup__ws,11.4004
placeopt__timing__drv__max_slew_limit,0.909382
placeopt__timing__drv__max_slew,0
placeopt__timing__drv__max_cap_limit,0.919124
placeopt__timing__drv__max_cap,0
placeopt__timing__drv__max_fanout_limit,8
placeopt__timing__drv__max_fanout,0
placeopt__timing__drv__setup_violation_count,0
placeopt__timing__drv__hold_violation_count,0
placeopt__power__internal__total,0.00188591
placeopt__power__switching__total,0.00139067
placeopt__power__leakage__total,1.54806e-07
placeopt__power__total,0.00327674
placeopt__design__io,45
placeopt__design__die__area,32880.6
placeopt__design__core__area,30427.5
placeopt__design__instance__count,1094
placeopt__design__instance__area,11882.5
placeopt__design__instance__count__stdcell,1094
placeopt__design__instance__area__stdcell,11882.5
placeopt__design__instance__count__macros,0
placeopt__design__instance__area__macros,0
placeopt__design__instance__utilization,0.390519
placeopt__design__instance__utilization__stdcell,0.390519
placeopt__flow__warnings__count,0
placeopt__flow__errors__count,0
design__violations,0
globalroute__design__instance__displacement__total,0
globalroute__design__instance__displacement__mean,0
globalroute__design__instance__displacement__max,0
globalroute__route__wirelength__estimated,20003.1
globalroute__design__instance__count__setup_buffer,0
globalroute__design__instance__count__hold_buffer,0
globalroute__antenna_diodes_count,0
globalroute__design__violations,0
globalroute__antenna__violating__nets,0
globalroute__antenna__violating__pins,0
globalroute__timing__setup__tns,0
globalroute__timing__setup__ws,11.3924
globalroute__clock__skew__setup,0.0173701
globalroute__clock__skew__hold,0.0173701
globalroute__timing__drv__max_slew_limit,0.897169
globalroute__timing__drv__max_slew,0
globalroute__timing__drv__max_cap_limit,0.877063
globalroute__timing__drv__max_cap,0
globalroute__timing__drv__max_fanout_limit,8
globalroute__timing__drv__max_fanout,0
globalroute__timing__drv__setup_violation_count,0
globalroute__timing__drv__hold_violation_count,0
globalroute__power__internal__total,0.00188889
globalroute__power__switching__total,0.00177159
globalroute__power__leakage__total,1.55357e-07
globalroute__power__total,0.00366064
globalroute__design__io,45
globalroute__design__die__area,32880.6
globalroute__design__core__area,30427.5
globalroute__design__instance__count,1099
globalroute__design__instance__area,11918.8
globalroute__design__instance__count__stdcell,1099
globalroute__design__instance__area__stdcell,11918.8
globalroute__design__instance__count__macros,0
globalroute__design__instance__area__macros,0
globalroute__design__instance__utilization,0.391711
globalroute__design__instance__utilization__stdcell,0.391711
globalroute__flow__warnings__count,0
globalroute__flow__errors__count,0
cts__design__instance__displacement__total,0
cts__design__instance__displacement__mean,0
cts__design__instance__displacement__max,0
cts__route__wirelength__estimated,20003.1
cts__design__instance__count__setup_buffer,0
cts__design__instance__count__hold_buffer,0
cts__design__violations,0
cts__timing__setup__tns,0
cts__timing__setup__ws,11.3995
cts__clock__skew__setup,0.00289241
cts__clock__skew__hold,0.00289241
cts__timing__drv__max_slew_limit,0.909319
cts__timing__drv__max_slew,0
cts__timing__drv__max_cap_limit,0.90463
cts__timing__drv__max_cap,0
cts__timing__drv__max_fanout_limit,8
cts__timing__drv__max_fanout,0
cts__timing__drv__setup_violation_count,0
cts__timing__drv__hold_violation_count,0
cts__power__internal__total,0.00188697
cts__power__switching__total,0.00140249
cts__power__leakage__total,1.55357e-07
cts__power__total,0.00328962
cts__design__io,45
cts__design__die__area,32880.6
cts__design__core__area,30427.5
cts__design__instance__count,1099
cts__design__instance__area,11918.8
cts__design__instance__count__stdcell,1099
cts__design__instance__area__stdcell,11918.8
cts__design__instance__count__macros,0
cts__design__instance__area__macros,0
cts__design__instance__utilization,0.391711
cts__design__instance__utilization__stdcell,0.391711
cts__flow__warnings__count,0
cts__flow__errors__count,0
finish__design_powergrid__voltage__worst__net:VPWR__corner:default,1.19971
finish__design_powergrid__drop__average__net:VPWR__corner:default,1.19992
finish__design_powergrid__drop__worst__net:VPWR__corner:default,0.000285307
finish__design_powergrid__voltage__worst__net:VGND__corner:default,0.000342536
finish__design_powergrid__drop__average__net:VGND__corner:default,7.23566e-05
finish__design_powergrid__drop__worst__net:VGND__corner:default,0.000342536
finish__design__instance__count__class:fill_cell,589
finish__design__instance__count__class:other,1407
finish__design__instance__count__class:buffer,100
finish__design__instance__count__class:clock_buffer,5
finish__design__instance__count__class:timing_repair_buffer,78
finish__design__instance__count__class:inverter,23
finish__design__instance__count__class:sequential_cell,24
finish__design__instance__count__class:multi_input_combinational_cell,869
finish__timing__setup__tns,0
finish__timing__setup__ws,11.3
finish__clock__skew__setup,0.0207085
finish__clock__skew__hold,0.0207085
finish__timing__drv__max_slew_limit,0.866078
finish__timing__drv__max_slew,0
finish__timing__drv__max_cap_limit,0.845064
finish__timing__drv__max_cap,0
finish__timing__drv__max_fanout_limit,8
finish__timing__drv__max_fanout,0
finish__timing__drv__setup_violation_count,0
finish__timing__drv__hold_violation_count,0
finish__power__internal__total,0.00188881
finish__power__switching__total,0.0018637
finish__power__leakage__total,1.2029e-06
finish__power__total,0.00375371
finish__design__io,45
finish__design__die__area,32880.6
finish__design__core__area,30427.5
finish__design__instance__count,2506
finish__design__instance__area,28885.2
finish__design__instance__count__stdcell,2506
finish__design__instance__area__stdcell,28885.2
finish__design__instance__count__macros,0
finish__design__instance__area__macros,0
finish__design__instance__utilization,0.949314
finish__design__instance__utilization__stdcell,0.949314
finish__flow__warnings__count,9
finish__flow__errors__count,0
detailedroute__route__net,1142
detailedroute__route__net__special,2
detailedroute__route__drc_errors__iter:1,772
detailedroute__route__wirelength__iter:1,23587
detailedroute__route__drc_errors__iter:2,380
detailedroute__route__wirelength__iter:2,23462
detailedroute__route__drc_errors__iter:3,283
detailedroute__route__wirelength__iter:3,23402
detailedroute__route__drc_errors__iter:4,58
detailedroute__route__wirelength__iter:4,23231
detailedroute__route__drc_errors__iter:5,5
detailedroute__route__wirelength__iter:5,23242
detailedroute__route__drc_errors__iter:6,0
detailedroute__route__wirelength__iter:6,23244
detailedroute__route__drc_errors,0
detailedroute__route__wirelength,23244
detailedroute__route__vias,6598
detailedroute__route__vias__singlecut,6598
detailedroute__route__vias__multicut,0
detailedroute__antenna__violating__nets,0
detailedroute__antenna__violating__pins,0
detailedroute__flow__warnings__count,10
detailedroute__flow__errors__count,0
floorplan__design__instance__count__setup_buffer,0
floorplan__design__instance__count__hold_buffer,0
run__flow__platform__time_units,1ns
run__flow__platform__capacitance_units,1pF
run__flow__platform__resistance_units,1kohm
run__flow__platform__voltage_units,1v
run__flow__platform__current_units,1uA
run__flow__platform__power_units,1pW
run__flow__platform__distance_units,1um
floorplan__timing__setup__tns,0
floorplan__timing__setup__ws,11.5406
floorplan__power__internal__total,0.00183269
floorplan__power__switching__total,0.00131431
floorplan__power__leakage__total,1.39399e-07
floorplan__power__total,0.00314714
floorplan__design__io,43
floorplan__design__die__area,32880.6
floorplan__design__core__area,30427.5
floorplan__design__instance__count,979
floorplan__design__instance__area,10890
floorplan__design__instance__count__stdcell,979
floorplan__design__instance__area__stdcell,10890
floorplan__design__instance__count__macros,0
floorplan__design__instance__area__macros,0
floorplan__design__instance__utilization,0.357901
floorplan__design__instance__utilization__stdcell,0.357901
floorplan__flow__warnings__count,46
floorplan__flow__errors__count,0
