{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1672351989215 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1672351989216 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 29 23:13:09 2022 " "Processing started: Thu Dec 29 23:13:09 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1672351989216 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351989216 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_pr_115_board -c LCD_pr_115_board" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672351989216 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1672351989458 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1672351989459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pr_115_lcd_top-rtl " "Found design unit 1: pr_115_lcd_top-rtl" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002757 ""} { "Info" "ISGN_ENTITY_NAME" "1 pr_115_lcd_top " "Found entity 1: pr_115_lcd_top" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_utils " "Found design unit 1: pkg_utils" {  } { { "../../../VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002758 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_utils-body " "Found design unit 2: pkg_utils-body" {  } { { "../../../VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PKG/sources/lib_pkg_utils/pkg_utils.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd 2 0 " "Found 2 design units, including 0 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pkg_lcd_cfah " "Found design unit 1: pkg_lcd_cfah" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002760 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 pkg_lcd_cfah-body " "Found design unit 2: pkg_lcd_cfah-body" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/pkg_lcd_cfah.vhd" 396 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002760 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002760 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_update_display-rtl " "Found design unit 1: lcd_cfah_update_display-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" 67 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002761 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_update_display " "Found entity 1: lcd_cfah_update_display" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_update_display.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_top-rtl " "Found design unit 1: lcd_cfah_top-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002763 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_top " "Found entity 1: lcd_cfah_top" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_polling_busy-rtl " "Found design unit 1: lcd_cfah_polling_busy-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002764 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_polling_busy " "Found entity 1: lcd_cfah_polling_busy" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_polling_busy.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_lines_buffer-rtl " "Found design unit 1: lcd_cfah_lines_buffer-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002765 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_lines_buffer " "Found entity 1: lcd_cfah_lines_buffer" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_itf-rtl " "Found design unit 1: lcd_cfah_itf-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002767 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_itf " "Found entity 1: lcd_cfah_itf" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_itf.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_init-rtl " "Found design unit 1: lcd_cfah_init-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002768 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_init " "Found entity 1: lcd_cfah_init" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_init.vhd" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_cmd_generator-rtl " "Found design unit 1: lcd_cfah_cmd_generator-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002770 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_cmd_generator " "Found entity 1: lcd_cfah_cmd_generator" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_generator.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lcd_cfah_cmd_buffer-rtl " "Found design unit 1: lcd_cfah_cmd_buffer-rtl" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" 91 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002771 ""} { "Info" "ISGN_ENTITY_NAME" "1 lcd_cfah_cmd_buffer " "Found entity 1: lcd_cfah_cmd_buffer" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_cmd_buffer.vhd" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1672352002771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352002771 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pr_115_lcd_top " "Elaborating entity \"pr_115_lcd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1672352002855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_lcd_all_char_p2 pr_115_lcd_top.vhd(109) " "Verilog HDL or VHDL warning at pr_115_lcd_top.vhd(109): object \"s_lcd_all_char_p2\" assigned a value but never read" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 109 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672352002859 "|pr_115_lcd_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_lcd_line_sel_p2 pr_115_lcd_top.vhd(113) " "Verilog HDL or VHDL warning at pr_115_lcd_top.vhd(113): object \"s_lcd_line_sel_p2\" assigned a value but never read" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 113 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672352002860 "|pr_115_lcd_top"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_lcd_char_position_p2 pr_115_lcd_top.vhd(117) " "Verilog HDL or VHDL warning at pr_115_lcd_top.vhd(117): object \"s_lcd_char_position_p2\" assigned a value but never read" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672352002860 "|pr_115_lcd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_top lcd_cfah_top:i_lcd_cfah_top_0 " "Elaborating entity \"lcd_cfah_top\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "i_lcd_cfah_top_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352002883 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_char_rd_busy lcd_cfah_top.vhd(136) " "Verilog HDL or VHDL warning at lcd_cfah_top.vhd(136): object \"s_char_rd_busy\" assigned a value but never read" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1672352002885 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_init lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_init:i_lcd_cfah_init_0 " "Elaborating entity \"lcd_cfah_init\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_init:i_lcd_cfah_init_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_init_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352002908 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_polling_busy lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_polling_busy:i_lcd_cfah_polling_busy_0 " "Elaborating entity \"lcd_cfah_polling_busy\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_polling_busy:i_lcd_cfah_polling_busy_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_polling_busy_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352002941 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_update_display lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0 " "Elaborating entity \"lcd_cfah_update_display\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_update_display:i_lcd_cfah_update_display_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_update_display_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352002947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_lines_buffer lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_lines_buffer:i_lcd_cfah_lines_buffer_0 " "Elaborating entity \"lcd_cfah_lines_buffer\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_lines_buffer:i_lcd_cfah_lines_buffer_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_lines_buffer_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352002968 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "lcd_cfah_lines_buffer.vhd(85) " "Verilog HDL or VHDL warning at the lcd_cfah_lines_buffer.vhd(85): index expression is not wide enough to address all of the elements in the array" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_lines_buffer.vhd" 85 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Analysis & Synthesis" 0 -1 1672352002971 "|pr_115_lcd_top|lcd_cfah_top:i_lcd_cfah_top_0|lcd_cfah_lines_buffer:i_lcd_cfah_lines_buffer_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_cmd_buffer lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_cmd_buffer:i_lcd_cfah_cmd_buffer_0 " "Elaborating entity \"lcd_cfah_cmd_buffer\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_cmd_buffer:i_lcd_cfah_cmd_buffer_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_cmd_buffer_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 312 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352003035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_cmd_generator lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_cmd_generator:i_lcd_cfah_cmd_generator_0 " "Elaborating entity \"lcd_cfah_cmd_generator\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_cmd_generator:i_lcd_cfah_cmd_generator_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_cmd_generator_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352003045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_cfah_itf lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_itf:i_lcd_cfah_itf_0 " "Elaborating entity \"lcd_cfah_itf\" for hierarchy \"lcd_cfah_top:i_lcd_cfah_top_0\|lcd_cfah_itf:i_lcd_cfah_itf_0\"" {  } { { "../../../VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" "i_lcd_cfah_itf_0" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/LCD/LCD_CFAH1602BTMCJP/sources/lib_CFAH1602/lcd_cfah_top.vhd" 395 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352003056 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_green_leds\[8\] VCC " "Pin \"o_green_leds\[8\]\" is stuck at VCC" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1672352004113 "|pr_115_lcd_top|o_green_leds[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1672352004113 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1672352004239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1672352005293 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1672352005440 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1672352005440 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_all_char " "No output dependent on input pin \"i_lcd_all_char\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 49 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672352005535 "|pr_115_lcd_top|i_lcd_all_char"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_line_sel " "No output dependent on input pin \"i_lcd_line_sel\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 50 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672352005535 "|pr_115_lcd_top|i_lcd_line_sel"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_char_position\[0\] " "No output dependent on input pin \"i_lcd_char_position\[0\]\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672352005535 "|pr_115_lcd_top|i_lcd_char_position[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_char_position\[1\] " "No output dependent on input pin \"i_lcd_char_position\[1\]\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672352005535 "|pr_115_lcd_top|i_lcd_char_position[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_char_position\[2\] " "No output dependent on input pin \"i_lcd_char_position\[2\]\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672352005535 "|pr_115_lcd_top|i_lcd_char_position[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "i_lcd_char_position\[3\] " "No output dependent on input pin \"i_lcd_char_position\[3\]\"" {  } { { "../../../VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" "" { Text "/home/linux-jp/Documents/GitHub/VHDL_code/PR_115/sources/lib_pr_115_lcd_top/pr_115_lcd_top.vhd" 51 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1672352005535 "|pr_115_lcd_top|i_lcd_char_position[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1672352005535 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "333 " "Implemented 333 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1672352005535 ""} { "Info" "ICUT_CUT_TM_OPINS" "13 " "Implemented 13 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1672352005535 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "8 " "Implemented 8 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1672352005535 ""} { "Info" "ICUT_CUT_TM_LCELLS" "295 " "Implemented 295 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1672352005535 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1672352005535 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "426 " "Peak virtual memory: 426 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1672352005549 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 29 23:13:25 2022 " "Processing ended: Thu Dec 29 23:13:25 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1672352005549 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1672352005549 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1672352005549 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1672352005549 ""}
