###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       122154   # Number of WRITE/WRITEP commands
num_reads_done                 =       425069   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       346422   # Number of read row buffer hits
num_read_cmds                  =       425070   # Number of READ/READP commands
num_writes_done                =       122158   # Number of read requests issued
num_write_row_hits             =        86315   # Number of write row buffer hits
num_act_cmds                   =       114824   # Number of ACT commands
num_pre_cmds                   =       114802   # Number of PRE commands
num_ondemand_pres              =        93770   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9358023   # Cyles of rank active rank.0
rank_active_cycles.1           =      9031374   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       641977   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       968626   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       505303   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         2736   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1364   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2275   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1169   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          347   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          526   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          974   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1654   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1369   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29514   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            7   # Write cmd latency (cycles)
write_latency[20-39]           =          384   # Write cmd latency (cycles)
write_latency[40-59]           =          637   # Write cmd latency (cycles)
write_latency[60-79]           =         1728   # Write cmd latency (cycles)
write_latency[80-99]           =         3463   # Write cmd latency (cycles)
write_latency[100-119]         =         4841   # Write cmd latency (cycles)
write_latency[120-139]         =         7693   # Write cmd latency (cycles)
write_latency[140-159]         =         8524   # Write cmd latency (cycles)
write_latency[160-179]         =         8535   # Write cmd latency (cycles)
write_latency[180-199]         =         8467   # Write cmd latency (cycles)
write_latency[200-]            =        77875   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =       209743   # Read request latency (cycles)
read_latency[40-59]            =        64470   # Read request latency (cycles)
read_latency[60-79]            =        55287   # Read request latency (cycles)
read_latency[80-99]            =        17035   # Read request latency (cycles)
read_latency[100-119]          =        12062   # Read request latency (cycles)
read_latency[120-139]          =         9580   # Read request latency (cycles)
read_latency[140-159]          =         6078   # Read request latency (cycles)
read_latency[160-179]          =         4864   # Read request latency (cycles)
read_latency[180-199]          =         4163   # Read request latency (cycles)
read_latency[200-]             =        41787   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.09793e+08   # Write energy
read_energy                    =  1.71388e+09   # Read energy
act_energy                     =  3.14158e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.08149e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =   4.6494e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.83941e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.63558e+09   # Active standby energy rank.1
average_read_latency           =      91.0282   # Average read request latency (cycles)
average_interarrival           =      18.2738   # Average request interarrival latency (cycles)
total_energy                   =  1.55906e+10   # Total energy (pJ)
average_power                  =      1559.06   # Average power (mW)
average_bandwidth              =      4.66967   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       122774   # Number of WRITE/WRITEP commands
num_reads_done                 =       419329   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =       348700   # Number of read row buffer hits
num_read_cmds                  =       419328   # Number of READ/READP commands
num_writes_done                =       122778   # Number of read requests issued
num_write_row_hits             =        91841   # Number of write row buffer hits
num_act_cmds                   =       101796   # Number of ACT commands
num_pre_cmds                   =       101770   # Number of PRE commands
num_ondemand_pres              =        80698   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9197746   # Cyles of rank active rank.0
rank_active_cycles.1           =      9191724   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       802254   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       808276   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =       498873   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =         4087   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         1391   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2202   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         1135   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =          338   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =          530   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =          900   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1659   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1345   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        29648   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           11   # Write cmd latency (cycles)
write_latency[20-39]           =          509   # Write cmd latency (cycles)
write_latency[40-59]           =         1188   # Write cmd latency (cycles)
write_latency[60-79]           =         2918   # Write cmd latency (cycles)
write_latency[80-99]           =         5594   # Write cmd latency (cycles)
write_latency[100-119]         =         7513   # Write cmd latency (cycles)
write_latency[120-139]         =         9539   # Write cmd latency (cycles)
write_latency[140-159]         =         9496   # Write cmd latency (cycles)
write_latency[160-179]         =         9026   # Write cmd latency (cycles)
write_latency[180-199]         =         8038   # Write cmd latency (cycles)
write_latency[200-]            =        68942   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            1   # Read request latency (cycles)
read_latency[20-39]            =       212491   # Read request latency (cycles)
read_latency[40-59]            =        68586   # Read request latency (cycles)
read_latency[60-79]            =        56001   # Read request latency (cycles)
read_latency[80-99]            =        16599   # Read request latency (cycles)
read_latency[100-119]          =        11860   # Read request latency (cycles)
read_latency[120-139]          =         9340   # Read request latency (cycles)
read_latency[140-159]          =         5123   # Read request latency (cycles)
read_latency[160-179]          =         4052   # Read request latency (cycles)
read_latency[180-199]          =         3427   # Read request latency (cycles)
read_latency[200-]             =        31849   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  6.12888e+08   # Write energy
read_energy                    =  1.69073e+09   # Read energy
act_energy                     =  2.78514e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.85082e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.87972e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.73939e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.73564e+09   # Active standby energy rank.1
average_read_latency           =       76.714   # Average read request latency (cycles)
average_interarrival           =      18.4465   # Average request interarrival latency (cycles)
total_energy                   =  1.55349e+10   # Total energy (pJ)
average_power                  =      1553.49   # Average power (mW)
average_bandwidth              =      4.62598   # Average bandwidth
