{
	"DESIGN_NAME": "tt_um_kmakise_sram_demo",
	"VERILOG_FILES": ["dir::./src/tt_um_kmakise_sram_demo.v"],
	"VERILOG_FILES_BLACKBOX": ["dir::./src/sky130_sram_1rw_tiny.v"],

	"VDD_NETS": [
        "VPWR"
    ],

	"GND_NETS": [
        "VGND"
    ],

	"FP_PDN_CHECK_NODES": false,
	"FP_PDN_VOFFSET": 26.32,
	"FP_PDN_MACRO_HOOKS": [
        "sram0 VPWR VGND vccd1 vssd1"
    ],
	"FP_PDN_CFG": "pdn_cfg.tcl", 
	"MAGIC_LEF_WRITE_USE_GDS": true,
	"MAGIC_WRITE_LEF_PINONLY": true,
    
	"MACROS": {
	  "sky130_sram_1rw_tiny": {
		"instances": {
		  "sram0": {
			"location": [10, 10],
			"orientation": "N"
		  }
		},
		"gds": ["dir::./macros/gds/sky130_sram_1rw_tiny.gds"],
		"lef": ["dir::./macros/lef/sky130_sram_1rw_tiny.lef"],
		"nl": [],
		"spef": {
		},
		"lib": {
		
		}
	  }
	},
	
  
	"FP_SIZING": "absolute",
	"DIE_AREA": [0, 0, 508.76, 225.76],
	"FP_DEF_TEMPLATE": "dir::tt/def/tt_block_3x2_pg.def",
  
	"//": "MAGIC_DEF_LABELS may cause issues with LVS",
	"MAGIC_DEF_LABELS": false,
  
	"//": "use alternative efabless decap cells to solve LI density issue",
	"DECAP_CELL": [
	  "sky130_fd_sc_hd__decap_3",
	  "sky130_fd_sc_hd__decap_4",
	  "sky130_fd_sc_hd__decap_6",
	  "sky130_fd_sc_hd__decap_8",
	  "sky130_ef_sc_hd__decap_12"
	],
  
	"//": "period is in ns, so 20ns == 50mHz",
	"CLOCK_PERIOD": 20,
	"CLOCK_PORT": "clk",
  
	"//": "don't use power rings or met5",
	"DESIGN_IS_CORE": false,
	"RT_MAX_LAYER": "met4",
  
	"//": "reduce wasted space",
	"TOP_MARGIN_MULT": 1,
	"BOTTOM_MARGIN_MULT": 1,
	"LEFT_MARGIN_MULT": 6,
	"RIGHT_MARGIN_MULT": 6
  }