# Reading C:/intelFPGA/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# ** Error: X:/grpCore/unitCore/src/Core-e.vhd(39): near ")": (vcom-1576) expecting IDENTIFIER.
# Compiling    architecture                                   grpCore, unitCore, Rtl
# ** Error: (vcom-11) Could not find work.core.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(13): VHDL Compiler exiting
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(25): near "InstMemSize": (vcom-1576) expecting ':'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(26): (vcom-1136) Unknown identifier "InstMemSize".
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(26): ** Error: (vcom-1591) Bad expression in right bound of range expression.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(26): Cannot resolve expression type.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(26): Type error in range expression.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(27): near "others": syntax error
# ** Error: (vcom-11) Could not find work.core.
# ** Error (suppressible): X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(49): (vcom-1195) Cannot find expanded name "work.Core".
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(49): Unknown expanded name.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1136) Unknown identifier "InstMemSize".
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(89): (vcom-1136) Unknown identifier "InstMem".
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(97): VHDL Compiler exiting
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Compilation failed due to errors!
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(50): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): (vcom-1136) Unknown identifier "oRd1".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): (vcom-1136) Unknown identifier "oRd2".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(139): VHDL Compiler exiting
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(25): near "InstMemSize": (vcom-1576) expecting ':'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(26): (vcom-1136) Unknown identifier "InstMemSize".
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(26): ** Error: (vcom-1591) Bad expression in right bound of range expression.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(26): Cannot resolve expression type.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(26): Type error in range expression.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(27): near "others": syntax error
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1136) Unknown identifier "InstMemSize".
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(89): (vcom-1136) Unknown identifier "InstMem".
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(97): VHDL Compiler exiting
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Compilation failed due to errors!
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(50): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): (vcom-1136) Unknown identifier "oRd1".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): (vcom-1136) Unknown identifier "oRd2".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(139): VHDL Compiler exiting
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(27): near "others": syntax error
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '<'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(89): (vcom-1136) Unknown identifier "InstMem".
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(97): VHDL Compiler exiting
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Compilation failed due to errors!
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(50): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): (vcom-1136) Unknown identifier "oRd1".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): (vcom-1136) Unknown identifier "oRd2".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(139): VHDL Compiler exiting
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '<'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(97): VHDL Compiler exiting
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Compilation failed due to errors!
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(50): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): (vcom-1136) Unknown identifier "oRd1".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): (vcom-1136) Unknown identifier "oRd2".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(139): VHDL Compiler exiting
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '='.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '<'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(97): VHDL Compiler exiting
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Compilation failed due to errors!
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(50): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): (vcom-1136) Unknown identifier "oRd1".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): (vcom-1136) Unknown identifier "oRd2".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(139): VHDL Compiler exiting
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): (vcom-1581) No feasible entries for infix operator '<'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(88): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/tbCore-Bhv-ea.vhd(97): VHDL Compiler exiting
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Compilation failed due to errors!
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(35): Expression is not a signal.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iWe".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): (vcom-1136) Unknown identifier "iRd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in left operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): ** Error: (vcom-1590) Bad expression in right operand of infix expression 'and'.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(49): Type error resolving infix expression "and" as type std.STANDARD.BOOLEAN.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(50): (vcom-1136) Unknown identifier "iWd".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(136): (vcom-1136) Unknown identifier "oRd1".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): Illegal target for signal assignment.
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(137): (vcom-1136) Unknown identifier "oRd2".
# ** Error: X:/grpCore/unitCore/src/Core-Rtl-a.vhd(139): VHDL Compiler exiting
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# 
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
# 
# Compilation failed due to errors!
# C:/intelFPGA/18.1/modelsim_ase/win32aloem/vcom failed.
# 
# ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ----------------------------- end of compilation -------------------------------
# 
# 
# 
# ---------------------------- start of simulation -------------------------------
# 
# vsim -quiet -novopt work.tbCore 
# Start time: 20:01:31 on Dec 16,2019
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_i_address(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_i_read has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_address(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_write has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_writedata(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_read has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# 
# ----------------------------- end of simulation --------------------------------
# 
# 
# Duration of Simulation: 1 sec
# 
# 
# --------------------------------------------------------------------------------
#     End of script for Questasim.
# --------------------------------------------------------------------------------
# 
# 
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ----------------------------- end of compilation -------------------------------
# 
# 
# 
# ---------------------------- start of simulation -------------------------------
# 
# End time: 20:04:52 on Dec 16,2019, Elapsed time: 0:03:21
# Errors: 0, Warnings: 9
# vsim -quiet -novopt work.tbCore 
# Start time: 20:04:52 on Dec 16,2019
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_i_address(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_i_read has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_address(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_write has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_writedata(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_read has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# 
# ----------------------------- end of simulation --------------------------------
# 
# 
# Duration of Simulation: 0 sec
# 
# 
# --------------------------------------------------------------------------------
#     End of script for Questasim.
# --------------------------------------------------------------------------------
# 
# 
do ../../../../fhlow/simQuestasim/CompSim.do
# 
# 
# --------------------------------------------------------------------------------
#     Begin script for Questasim.
# --------------------------------------------------------------------------------
# 
# .
# ../../../..
# ../../../../fhlow/simQuestasim
#   ############################################################################
#   ##  
#   ##  fhlow - fast handling of a lot of work
#   ##          A working environment that speeds up the development of
#   ##          and structures FPGA design projects
#   ##  
#   ##  Version 2.2 (2019-09-24), <https://github.com/michaelroland/fhlow>
#   ##  
#   ##  
#   ##  Copyright (c) 2003-2005 Markus Pfaff <markus.pfaff@fh-hagenberg.at>
#   ##  Copyright (c) 2005 Christian Kitzler
#   ##  Copyright (c) 2005 Simon Lasselsberger
#   ##  Copyright (c) 2011-2019 Michael Roland <michael.roland@fh-hagenberg.at>
#   ##  
#   ##  
#   ##  This program is free software: you can redistribute it and/or modify
#   ##  it under the terms of the GNU General Public License as published by
#   ##  the Free Software Foundation, either version 3 of the License, or
#   ##  (at your option) any later version.
#   ##  
#   ##  This program is distributed in the hope that it will be useful,
#   ##  but WITHOUT ANY WARRANTY; without even the implied warranty of
#   ##  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
#   ##  GNU General Public License for more details.
#   ##  
#   ##  You should have received a copy of the GNU General Public License
#   ##  along with this program.  If not, see <http://www.gnu.org/licenses/>.
#   ##  
#   ############################################################################
# 
# 
# ---------------------------- start of compilation ------------------------------
# Compiling    package                                        grpPackages, pkgGlobal
# Compiling    package                                        grpPackages, pkgRISCV
# Compiling    entity                                         grpCore, unitCore
# Compiling    architecture                                   grpCore, unitCore, Rtl
# Compiling    testbench entity-architecture                  grpCore, unitCore, Bhv
# ----------------------------- end of compilation -------------------------------
# 
# 
# 
# ---------------------------- start of simulation -------------------------------
# 
# End time: 20:05:04 on Dec 16,2019, Elapsed time: 0:00:12
# Errors: 0, Warnings: 9
# vsim -quiet -novopt work.tbCore 
# Start time: 20:05:05 on Dec 16,2019
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_i_address(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_i_read has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_address(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_write has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_writedata(31 downto 0) has no driver.
# This port will contribute value (UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /tbcore/UUT/avm_d_read has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /tbcore/UUT
# 
# ----------------------------- end of simulation --------------------------------
# 
# 
# Duration of Simulation: 0 sec
# 
# 
# --------------------------------------------------------------------------------
#     End of script for Questasim.
# --------------------------------------------------------------------------------
# 
# 
