<stg><name>compute_rmsnorm_Pipeline_normalize</name>


<trans_list>

<trans id="83" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="78" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="79" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="80" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="10" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_13 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_13"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %output_stream_3, void @empty_39, i32 0, i32 0, void @empty_48, i32 0, i32 0, void @empty_48, void @empty_48, void @empty_48, i32 0, i32 0, i32 0, i32 0, void @empty_48, void @empty_48, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:2 %norm_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %norm

]]></Node>
<StgValue><ssdm name="norm_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:3 %store_ln52 = store i10 0, i10 %i_13

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc37.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="10" op_1_bw="0">
<![CDATA[
for.inc37.i:0 %i = load i10 %i_13

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc37.i:1 %add_ln52 = add i10 %i, i10 1

]]></Node>
<StgValue><ssdm name="add_ln52"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>ICmp_EQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
for.inc37.i:2 %icmp_ln52 = icmp_eq  i10 %i, i10 768

]]></Node>
<StgValue><ssdm name="icmp_ln52"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc37.i:3 %br_ln52 = br i1 %icmp_ln52, void %for.inc37.split.i, void %compute_rmsnorm.exit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="2" op_0_bw="10">
<![CDATA[
for.inc37.split.i:0 %trunc_ln52 = trunc i10 %i

]]></Node>
<StgValue><ssdm name="trunc_ln52"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="8" op_0_bw="8" op_1_bw="10" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc37.split.i:4 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i10.i32.i32, i10 %i, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="8">
<![CDATA[
for.inc37.split.i:5 %zext_ln52 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln52"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split.i:6 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split.i:7 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split.i:8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split.i:9 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:10 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:11 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:12 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:13 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:14 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:15 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:16 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:17 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="10" op_1_bw="10" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc37.split.i:41 %store_ln52 = store i10 %add_ln52, i10 %i_13

]]></Node>
<StgValue><ssdm name="store_ln52"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="33" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:11 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:13 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:15 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:17 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc37.split.i:18 %tmp_88_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load, i2 1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load, i2 2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load, i2 3, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load, i32 <undef>, i2 %trunc_ln52

]]></Node>
<StgValue><ssdm name="tmp_88_i"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split.i:22 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split.i:23 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split.i:24 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc37.split.i:25 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr = getelementptr i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2, i64 0, i64 %zext_ln52

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:26 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:27 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:28 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:29 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:30 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:31 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:32 %muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load = muxlogic i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr

]]></Node>
<StgValue><ssdm name="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:33 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split.i:19 %muxLogicI0_to_mul1_i = muxlogic i32 %tmp_88_i

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul1_i"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split.i:20 %muxLogicI1_to_mul1_i = muxlogic i32 %norm_read

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul1_i"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc37.split.i:21 %mul1_i = fmul i32 %tmp_88_i, i32 %norm_read

]]></Node>
<StgValue><ssdm name="mul1_i"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:27 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:29 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:31 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln52" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="8">
<![CDATA[
for.inc37.split.i:33 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load = load i8 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr

]]></Node>
<StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>BinarySparseMux_DontCare</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="2" op_2_bw="32" op_3_bw="2" op_4_bw="32" op_5_bw="2" op_6_bw="32" op_7_bw="2" op_8_bw="32" op_9_bw="32" op_10_bw="2">
<![CDATA[
for.inc37.split.i:34 %tmp_89_i = sparsemux i32 @_ssdm_op_SparseMux.ap_auto.4float.float.i2, i2 0, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load, i2 1, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load, i2 2, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load, i2 3, i32 %compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load, i32 <undef>, i2 %trunc_ln52

]]></Node>
<StgValue><ssdm name="tmp_89_i"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split.i:35 %muxLogicI0_to_mul2_i = muxlogic i32 %mul1_i

]]></Node>
<StgValue><ssdm name="muxLogicI0_to_mul2_i"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split.i:36 %muxLogicI1_to_mul2_i = muxlogic i32 %tmp_89_i

]]></Node>
<StgValue><ssdm name="muxLogicI1_to_mul2_i"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>FMul_primitivedsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc37.split.i:37 %mul2_i = fmul i32 %mul1_i, i32 %tmp_89_i

]]></Node>
<StgValue><ssdm name="mul2_i"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln52" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0">
<![CDATA[
compute_rmsnorm.exit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc37.split.i:1 %specpipeline_ln53 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_48

]]></Node>
<StgValue><ssdm name="specpipeline_ln53"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc37.split.i:2 %speclooptripcount_ln54 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 768, i64 768, i64 768

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln54"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc37.split.i:3 %specloopname_ln52 = specloopname void @_ssdm_op_SpecLoopName, void @empty_64

]]></Node>
<StgValue><ssdm name="specloopname_ln52"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32">
<![CDATA[
for.inc37.split.i:38 %bitcast_ln55 = bitcast i32 %mul2_i

]]></Node>
<StgValue><ssdm name="bitcast_ln55"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32">
<![CDATA[
for.inc37.split.i:39 %muxLogicFIFOData_to_write_ln55 = muxlogic i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="muxLogicFIFOData_to_write_ln55"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc37.split.i:40 %write_ln55 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %output_stream_3, i32 %bitcast_ln55

]]></Node>
<StgValue><ssdm name="write_ln55"/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0">
<![CDATA[
for.inc37.split.i:42 %br_ln52 = br void %for.inc37.i

]]></Node>
<StgValue><ssdm name="br_ln52"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="84" name="norm" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="norm"/></StgValue>
</port>
<port id="85" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="86" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="87" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="88" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="89" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="90" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="91" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="92" name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="93" name="output_stream_3" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="output_stream_3"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="95" from="StgValue_94" to="i_13" fromId="94" toId="8">
</dataflow>
<dataflow id="97" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="96" toId="9">
</dataflow>
<dataflow id="98" from="output_stream_3" to="specinterface_ln0" fromId="93" toId="9">
</dataflow>
<dataflow id="100" from="empty_39" to="specinterface_ln0" fromId="99" toId="9">
</dataflow>
<dataflow id="102" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="103" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="105" from="empty_48" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="106" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="107" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="108" from="empty_48" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="109" from="empty_48" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="110" from="empty_48" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="111" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="112" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="113" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="114" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="115" from="empty_48" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="116" from="empty_48" to="specinterface_ln0" fromId="104" toId="9">
</dataflow>
<dataflow id="118" from="StgValue_117" to="specinterface_ln0" fromId="117" toId="9">
</dataflow>
<dataflow id="119" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="120" from="StgValue_101" to="specinterface_ln0" fromId="101" toId="9">
</dataflow>
<dataflow id="122" from="_ssdm_op_Read.ap_auto.float" to="norm_read" fromId="121" toId="10">
</dataflow>
<dataflow id="123" from="norm" to="norm_read" fromId="84" toId="10">
</dataflow>
<dataflow id="125" from="StgValue_124" to="store_ln52" fromId="124" toId="11">
</dataflow>
<dataflow id="126" from="i_13" to="store_ln52" fromId="8" toId="11">
</dataflow>
<dataflow id="127" from="i_13" to="i" fromId="8" toId="13">
</dataflow>
<dataflow id="128" from="i" to="add_ln52" fromId="13" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_129" to="add_ln52" fromId="129" toId="14">
</dataflow>
<dataflow id="131" from="i" to="icmp_ln52" fromId="13" toId="15">
</dataflow>
<dataflow id="133" from="StgValue_132" to="icmp_ln52" fromId="132" toId="15">
</dataflow>
<dataflow id="134" from="icmp_ln52" to="br_ln52" fromId="15" toId="16">
</dataflow>
<dataflow id="135" from="i" to="trunc_ln52" fromId="13" toId="17">
</dataflow>
<dataflow id="137" from="_ssdm_op_PartSelect.i8.i10.i32.i32" to="lshr_ln" fromId="136" toId="18">
</dataflow>
<dataflow id="138" from="i" to="lshr_ln" fromId="13" toId="18">
</dataflow>
<dataflow id="140" from="StgValue_139" to="lshr_ln" fromId="139" toId="18">
</dataflow>
<dataflow id="142" from="StgValue_141" to="lshr_ln" fromId="141" toId="18">
</dataflow>
<dataflow id="143" from="lshr_ln" to="zext_ln52" fromId="18" toId="19">
</dataflow>
<dataflow id="144" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" fromId="85" toId="20">
</dataflow>
<dataflow id="146" from="StgValue_145" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" fromId="145" toId="20">
</dataflow>
<dataflow id="147" from="zext_ln52" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="148" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" fromId="86" toId="21">
</dataflow>
<dataflow id="149" from="StgValue_145" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" fromId="145" toId="21">
</dataflow>
<dataflow id="150" from="zext_ln52" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="151" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" fromId="87" toId="22">
</dataflow>
<dataflow id="152" from="StgValue_145" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" fromId="145" toId="22">
</dataflow>
<dataflow id="153" from="zext_ln52" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" fromId="19" toId="22">
</dataflow>
<dataflow id="154" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" fromId="88" toId="23">
</dataflow>
<dataflow id="155" from="StgValue_145" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" fromId="145" toId="23">
</dataflow>
<dataflow id="156" from="zext_ln52" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" fromId="19" toId="23">
</dataflow>
<dataflow id="157" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load" fromId="20" toId="24">
</dataflow>
<dataflow id="158" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load" fromId="20" toId="25">
</dataflow>
<dataflow id="159" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load" fromId="21" toId="26">
</dataflow>
<dataflow id="160" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load" fromId="21" toId="27">
</dataflow>
<dataflow id="161" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load" fromId="22" toId="28">
</dataflow>
<dataflow id="162" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load" fromId="22" toId="29">
</dataflow>
<dataflow id="163" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load" fromId="23" toId="30">
</dataflow>
<dataflow id="164" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load" fromId="23" toId="31">
</dataflow>
<dataflow id="165" from="add_ln52" to="store_ln52" fromId="14" toId="32">
</dataflow>
<dataflow id="166" from="i_13" to="store_ln52" fromId="8" toId="32">
</dataflow>
<dataflow id="167" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load" fromId="20" toId="33">
</dataflow>
<dataflow id="168" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load" fromId="21" toId="34">
</dataflow>
<dataflow id="169" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load" fromId="22" toId="35">
</dataflow>
<dataflow id="170" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load" fromId="23" toId="36">
</dataflow>
<dataflow id="172" from="_ssdm_op_SparseMux.ap_auto.4float.float.i2" to="tmp_88_i" fromId="171" toId="37">
</dataflow>
<dataflow id="174" from="StgValue_173" to="tmp_88_i" fromId="173" toId="37">
</dataflow>
<dataflow id="175" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_3_load" to="tmp_88_i" fromId="33" toId="37">
</dataflow>
<dataflow id="177" from="StgValue_176" to="tmp_88_i" fromId="176" toId="37">
</dataflow>
<dataflow id="178" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_2_load" to="tmp_88_i" fromId="34" toId="37">
</dataflow>
<dataflow id="180" from="StgValue_179" to="tmp_88_i" fromId="179" toId="37">
</dataflow>
<dataflow id="181" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_1_load" to="tmp_88_i" fromId="35" toId="37">
</dataflow>
<dataflow id="183" from="StgValue_182" to="tmp_88_i" fromId="182" toId="37">
</dataflow>
<dataflow id="184" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_1_load" to="tmp_88_i" fromId="36" toId="37">
</dataflow>
<dataflow id="186" from="StgValue_185" to="tmp_88_i" fromId="185" toId="37">
</dataflow>
<dataflow id="187" from="trunc_ln52" to="tmp_88_i" fromId="17" toId="37">
</dataflow>
<dataflow id="188" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr" fromId="89" toId="38">
</dataflow>
<dataflow id="189" from="StgValue_145" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr" fromId="145" toId="38">
</dataflow>
<dataflow id="190" from="zext_ln52" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr" fromId="19" toId="38">
</dataflow>
<dataflow id="191" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr" fromId="90" toId="39">
</dataflow>
<dataflow id="192" from="StgValue_145" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr" fromId="145" toId="39">
</dataflow>
<dataflow id="193" from="zext_ln52" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr" fromId="19" toId="39">
</dataflow>
<dataflow id="194" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr" fromId="91" toId="40">
</dataflow>
<dataflow id="195" from="StgValue_145" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr" fromId="145" toId="40">
</dataflow>
<dataflow id="196" from="zext_ln52" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr" fromId="19" toId="40">
</dataflow>
<dataflow id="197" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr" fromId="92" toId="41">
</dataflow>
<dataflow id="198" from="StgValue_145" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr" fromId="145" toId="41">
</dataflow>
<dataflow id="199" from="zext_ln52" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr" fromId="19" toId="41">
</dataflow>
<dataflow id="200" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load" fromId="38" toId="42">
</dataflow>
<dataflow id="201" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load" fromId="38" toId="43">
</dataflow>
<dataflow id="202" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load" fromId="39" toId="44">
</dataflow>
<dataflow id="203" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load" fromId="39" toId="45">
</dataflow>
<dataflow id="204" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load" fromId="40" toId="46">
</dataflow>
<dataflow id="205" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load" fromId="40" toId="47">
</dataflow>
<dataflow id="206" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr" to="muxLogicRAMAddr_to_compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load" fromId="41" toId="48">
</dataflow>
<dataflow id="207" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load" fromId="41" toId="49">
</dataflow>
<dataflow id="208" from="tmp_88_i" to="muxLogicI0_to_mul1_i" fromId="37" toId="50">
</dataflow>
<dataflow id="209" from="norm_read" to="muxLogicI1_to_mul1_i" fromId="10" toId="51">
</dataflow>
<dataflow id="210" from="tmp_88_i" to="mul1_i" fromId="37" toId="52">
</dataflow>
<dataflow id="211" from="norm_read" to="mul1_i" fromId="10" toId="52">
</dataflow>
<dataflow id="212" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load" fromId="38" toId="53">
</dataflow>
<dataflow id="213" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load" fromId="39" toId="54">
</dataflow>
<dataflow id="214" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load" fromId="40" toId="55">
</dataflow>
<dataflow id="215" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_addr" to="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load" fromId="41" toId="56">
</dataflow>
<dataflow id="216" from="_ssdm_op_SparseMux.ap_auto.4float.float.i2" to="tmp_89_i" fromId="171" toId="57">
</dataflow>
<dataflow id="217" from="StgValue_173" to="tmp_89_i" fromId="173" toId="57">
</dataflow>
<dataflow id="218" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_3_load" to="tmp_89_i" fromId="53" toId="57">
</dataflow>
<dataflow id="219" from="StgValue_176" to="tmp_89_i" fromId="176" toId="57">
</dataflow>
<dataflow id="220" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_2_load" to="tmp_89_i" fromId="54" toId="57">
</dataflow>
<dataflow id="221" from="StgValue_179" to="tmp_89_i" fromId="179" toId="57">
</dataflow>
<dataflow id="222" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_1_load" to="tmp_89_i" fromId="55" toId="57">
</dataflow>
<dataflow id="223" from="StgValue_182" to="tmp_89_i" fromId="182" toId="57">
</dataflow>
<dataflow id="224" from="compute_rmsnorm_stream_stream_float_0_stream_float_0_int_vec_local_2_load" to="tmp_89_i" fromId="56" toId="57">
</dataflow>
<dataflow id="225" from="StgValue_185" to="tmp_89_i" fromId="185" toId="57">
</dataflow>
<dataflow id="226" from="trunc_ln52" to="tmp_89_i" fromId="17" toId="57">
</dataflow>
<dataflow id="227" from="mul1_i" to="muxLogicI0_to_mul2_i" fromId="52" toId="58">
</dataflow>
<dataflow id="228" from="tmp_89_i" to="muxLogicI1_to_mul2_i" fromId="57" toId="59">
</dataflow>
<dataflow id="229" from="mul1_i" to="mul2_i" fromId="52" toId="60">
</dataflow>
<dataflow id="230" from="tmp_89_i" to="mul2_i" fromId="57" toId="60">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecPipeline" to="specpipeline_ln53" fromId="231" toId="61">
</dataflow>
<dataflow id="233" from="StgValue_94" to="specpipeline_ln53" fromId="94" toId="61">
</dataflow>
<dataflow id="234" from="StgValue_101" to="specpipeline_ln53" fromId="101" toId="61">
</dataflow>
<dataflow id="235" from="StgValue_101" to="specpipeline_ln53" fromId="101" toId="61">
</dataflow>
<dataflow id="236" from="StgValue_101" to="specpipeline_ln53" fromId="101" toId="61">
</dataflow>
<dataflow id="237" from="empty_48" to="specpipeline_ln53" fromId="104" toId="61">
</dataflow>
<dataflow id="239" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln54" fromId="238" toId="62">
</dataflow>
<dataflow id="241" from="StgValue_240" to="speclooptripcount_ln54" fromId="240" toId="62">
</dataflow>
<dataflow id="242" from="StgValue_240" to="speclooptripcount_ln54" fromId="240" toId="62">
</dataflow>
<dataflow id="243" from="StgValue_240" to="speclooptripcount_ln54" fromId="240" toId="62">
</dataflow>
<dataflow id="245" from="_ssdm_op_SpecLoopName" to="specloopname_ln52" fromId="244" toId="63">
</dataflow>
<dataflow id="247" from="empty_64" to="specloopname_ln52" fromId="246" toId="63">
</dataflow>
<dataflow id="248" from="mul2_i" to="bitcast_ln55" fromId="60" toId="64">
</dataflow>
<dataflow id="249" from="bitcast_ln55" to="muxLogicFIFOData_to_write_ln55" fromId="64" toId="65">
</dataflow>
<dataflow id="251" from="_ssdm_op_Write.ap_fifo.volatile.i32P0A" to="write_ln55" fromId="250" toId="66">
</dataflow>
<dataflow id="252" from="output_stream_3" to="write_ln55" fromId="93" toId="66">
</dataflow>
<dataflow id="253" from="bitcast_ln55" to="write_ln55" fromId="64" toId="66">
</dataflow>
<dataflow id="254" from="icmp_ln52" to="StgValue_2" fromId="15" toId="2">
</dataflow>
<dataflow id="255" from="trunc_ln52" to="StgValue_3" fromId="17" toId="3">
</dataflow>
<dataflow id="256" from="trunc_ln52" to="StgValue_4" fromId="17" toId="4">
</dataflow>
<dataflow id="257" from="icmp_ln52" to="StgValue_5" fromId="15" toId="5">
</dataflow>
</dataflows>


</stg>
