#! /home1/c/cis5710/tools/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home1/c/cis5710/tools/lib/ivl/system.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/v2005_math.vpi";
:vpi_module "/home1/c/cis5710/tools/lib/ivl/va_math.vpi";
S_0x1cba330 .scope module, "test_regfile" "test_regfile" 2 16;
 .timescale -9 -12;
v0x1ceca80_0 .var "clk", 0 0;
v0x1cecb40_0 .var/i "errors", 31 0;
v0x1cecc20_0 .var "expectedValue1", 15 0;
v0x1cecd10_0 .var "expectedValue2", 15 0;
v0x1cecdf0_0 .var "gwe", 0 0;
v0x1cecee0_0 .var/i "input_file", 31 0;
v0x1cecfc0_0 .var/i "output_file", 31 0;
v0x1ced0a0_0 .var "rd", 2 0;
v0x1ced160_0 .var "rs", 2 0;
v0x1ced230_0 .net "rs_data", 15 0, L_0x1d05080;  1 drivers
v0x1ced300_0 .var "rst", 0 0;
v0x1ced3a0_0 .var "rt", 2 0;
v0x1ced470_0 .net "rt_data", 15 0, L_0x1d05910;  1 drivers
v0x1ced540_0 .var/i "tests", 31 0;
v0x1ced600_0 .var "wdata", 15 0;
v0x1ced6c0_0 .var "wen", 0 0;
S_0x1cb4c10 .scope task, "printPoints" "printPoints" 3 1, 3 1 0, S_0x1cba330;
 .timescale -9 -12;
v0x1cab3a0_0 .var "actual", 31 0;
v0x1ca5780_0 .var "possible", 31 0;
TD_test_regfile.printPoints ;
    %vpi_call 3 4 "$display", "<scorePossible>%d</scorePossible>", v0x1ca5780_0 {0 0 0};
    %vpi_call 3 5 "$display", "<scoreActual>%d</scoreActual>", v0x1cab3a0_0 {0 0 0};
    %end;
S_0x1cdd5f0 .scope module, "regfile" "lc4_regfile" 2 41, 4 14 0, S_0x1cba330;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "gwe";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /INPUT 3 "i_rs";
    .port_info 4 /OUTPUT 16 "o_rs_data";
    .port_info 5 /INPUT 3 "i_rt";
    .port_info 6 /OUTPUT 16 "o_rt_data";
    .port_info 7 /INPUT 3 "i_rd";
    .port_info 8 /INPUT 16 "i_wdata";
    .port_info 9 /INPUT 1 "i_rd_we";
P_0x1cdd7f0 .param/l "n" 0 4 14, +C4<00000000000000000000000000010000>;
L_0x1d04a20 .functor OR 16, L_0x1cfda30, L_0x1cfe7c0, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d04b30 .functor OR 16, L_0x1d04a20, L_0x1cff380, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d04c40 .functor OR 16, L_0x1d04b30, L_0x1d00140, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d04d50 .functor OR 16, L_0x1d04c40, L_0x1d010b0, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d04e60 .functor OR 16, L_0x1d04d50, L_0x1d01e10, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d04f70 .functor OR 16, L_0x1d04e60, L_0x1d02b80, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d05080 .functor OR 16, L_0x1d04f70, L_0x1d03a70, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d051e0 .functor OR 16, L_0x1cfdef0, L_0x1cfebb0, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d05340 .functor OR 16, L_0x1d051e0, L_0x1cff720, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d05450 .functor OR 16, L_0x1d05340, L_0x1d00530, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d055c0 .functor OR 16, L_0x1d05450, L_0x1d014a0, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d05680 .functor OR 16, L_0x1d055c0, L_0x1d02200, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d05800 .functor OR 16, L_0x1d05680, L_0x1d02f70, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d05910 .functor OR 16, L_0x1d05800, L_0x1d03e60, C4<0000000000000000>, C4<0000000000000000>;
v0x1ceacd0_0 .net *"_ivl_27", 15 0, L_0x1d04a20;  1 drivers
v0x1ceadd0_0 .net *"_ivl_30", 15 0, L_0x1d04b30;  1 drivers
v0x1ceaeb0_0 .net *"_ivl_33", 15 0, L_0x1d04c40;  1 drivers
v0x1ceaf70_0 .net *"_ivl_36", 15 0, L_0x1d04d50;  1 drivers
v0x1ceb050_0 .net *"_ivl_39", 15 0, L_0x1d04e60;  1 drivers
v0x1ceb130_0 .net *"_ivl_42", 15 0, L_0x1d04f70;  1 drivers
v0x1ceb210_0 .net *"_ivl_49", 15 0, L_0x1d051e0;  1 drivers
v0x1ceb2f0_0 .net *"_ivl_52", 15 0, L_0x1d05340;  1 drivers
v0x1ceb3d0_0 .net *"_ivl_55", 15 0, L_0x1d05450;  1 drivers
v0x1ceb540_0 .net *"_ivl_58", 15 0, L_0x1d055c0;  1 drivers
v0x1ceb620_0 .net *"_ivl_61", 15 0, L_0x1d05680;  1 drivers
v0x1ceb700_0 .net *"_ivl_64", 15 0, L_0x1d05800;  1 drivers
v0x1ceb7e0_0 .net "clk", 0 0, v0x1ceca80_0;  1 drivers
v0x1ceb880_0 .net "gwe", 0 0, v0x1cecdf0_0;  1 drivers
v0x1ceb920_0 .net "i_rd", 2 0, v0x1ced0a0_0;  1 drivers
v0x1ceba00_0 .net "i_rd_we", 0 0, v0x1ced6c0_0;  1 drivers
v0x1cebac0_0 .net "i_rs", 2 0, v0x1ced160_0;  1 drivers
v0x1cebcb0_0 .net "i_rt", 2 0, v0x1ced3a0_0;  1 drivers
v0x1cebd90_0 .net "i_wdata", 15 0, v0x1ced600_0;  1 drivers
v0x1cebf60_0 .net "o_rs_data", 15 0, L_0x1d05080;  alias, 1 drivers
v0x1cec040_0 .net "o_rt_data", 15 0, L_0x1d05910;  alias, 1 drivers
v0x1cec120_0 .net "one_hot_rd", 7 0, L_0x1d03fa0;  1 drivers
v0x1cec200 .array "reg_out", 0 7;
v0x1cec200_0 .net v0x1cec200 0, 15 0, L_0x1ca5660; 1 drivers
v0x1cec200_1 .net v0x1cec200 1, 15 0, L_0x1c99e20; 1 drivers
v0x1cec200_2 .net v0x1cec200 2, 15 0, L_0x1cc30c0; 1 drivers
v0x1cec200_3 .net v0x1cec200 3, 15 0, L_0x1cc3330; 1 drivers
v0x1cec200_4 .net v0x1cec200 4, 15 0, L_0x1d018a0; 1 drivers
v0x1cec200_5 .net v0x1cec200 5, 15 0, L_0x1d02600; 1 drivers
v0x1cec200_6 .net v0x1cec200 6, 15 0, L_0x1d03480; 1 drivers
v0x1cec200_7 .net v0x1cec200 7, 15 0, L_0x1d046f0; 1 drivers
v0x1cec410 .array "reg_rs", 0 7;
v0x1cec410_0 .net v0x1cec410 0, 15 0, L_0x1cfda30; 1 drivers
v0x1cec410_1 .net v0x1cec410 1, 15 0, L_0x1cfe7c0; 1 drivers
v0x1cec410_2 .net v0x1cec410 2, 15 0, L_0x1cff380; 1 drivers
v0x1cec410_3 .net v0x1cec410 3, 15 0, L_0x1d00140; 1 drivers
v0x1cec410_4 .net v0x1cec410 4, 15 0, L_0x1d010b0; 1 drivers
v0x1cec410_5 .net v0x1cec410 5, 15 0, L_0x1d01e10; 1 drivers
v0x1cec410_6 .net v0x1cec410 6, 15 0, L_0x1d02b80; 1 drivers
v0x1cec410_7 .net v0x1cec410 7, 15 0, L_0x1d03a70; 1 drivers
v0x1cec520 .array "reg_rt", 0 7;
v0x1cec520_0 .net v0x1cec520 0, 15 0, L_0x1cfdef0; 1 drivers
v0x1cec520_1 .net v0x1cec520 1, 15 0, L_0x1cfebb0; 1 drivers
v0x1cec520_2 .net v0x1cec520 2, 15 0, L_0x1cff720; 1 drivers
v0x1cec520_3 .net v0x1cec520 3, 15 0, L_0x1d00530; 1 drivers
v0x1cec520_4 .net v0x1cec520 4, 15 0, L_0x1d014a0; 1 drivers
v0x1cec520_5 .net v0x1cec520 5, 15 0, L_0x1d02200; 1 drivers
v0x1cec520_6 .net v0x1cec520 6, 15 0, L_0x1d02f70; 1 drivers
v0x1cec520_7 .net v0x1cec520 7, 15 0, L_0x1d03e60; 1 drivers
v0x1cec730_0 .net "rst", 0 0, v0x1ced300_0;  1 drivers
L_0x1cfe4a0 .part L_0x1d03fa0, 0, 1;
L_0x1cff000 .part L_0x1d03fa0, 1, 1;
L_0x1cffd50 .part L_0x1d03fa0, 2, 1;
L_0x1d00a10 .part L_0x1d03fa0, 3, 1;
L_0x1d019f0 .part L_0x1d03fa0, 4, 1;
L_0x1d02750 .part L_0x1d03fa0, 5, 1;
L_0x1d03650 .part L_0x1d03fa0, 6, 1;
LS_0x1d03fa0_0_0 .concat8 [ 1 1 1 1], L_0x1cfe1b0, L_0x1cfee20, L_0x1cff9d0, L_0x1d007a0;
LS_0x1d03fa0_0_4 .concat8 [ 1 1 1 1], L_0x1d01710, L_0x1d02470, L_0x1d032f0, L_0x1d04510;
L_0x1d03fa0 .concat8 [ 4 4 0 0], LS_0x1d03fa0_0_0, LS_0x1d03fa0_0_4;
L_0x1d048c0 .part L_0x1d03fa0, 7, 1;
S_0x1cdd990 .scope generate, "genblk1[0]" "genblk1[0]" 4 33, 4 33 0, S_0x1cdd5f0;
 .timescale -9 -12;
P_0x1cddb90 .param/l "i" 0 4 33, +C4<00>;
L_0x1c9fa40 .functor AND 1, v0x1ced6c0_0, L_0x1cfe4a0, C4<1>, C4<1>;
v0x1cde3f0_0 .net *"_ivl_1", 3 0, L_0x1ced790;  1 drivers
L_0x7f05174bd0a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cde4f0_0 .net/2u *"_ivl_10", 15 0, L_0x7f05174bd0a8;  1 drivers
v0x1cde5d0_0 .net *"_ivl_15", 3 0, L_0x1cfdbf0;  1 drivers
L_0x7f05174bd0f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cde690_0 .net *"_ivl_18", 0 0, L_0x7f05174bd0f0;  1 drivers
L_0x7f05174bd138 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1cde770_0 .net/2u *"_ivl_19", 3 0, L_0x7f05174bd138;  1 drivers
v0x1cde8a0_0 .net *"_ivl_21", 0 0, L_0x1cfddb0;  1 drivers
L_0x7f05174bd180 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cde960_0 .net/2u *"_ivl_24", 15 0, L_0x7f05174bd180;  1 drivers
v0x1cdea40_0 .net *"_ivl_28", 3 0, L_0x1cfe070;  1 drivers
L_0x7f05174bd1c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cdeb20_0 .net *"_ivl_31", 0 0, L_0x7f05174bd1c8;  1 drivers
L_0x7f05174bd210 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1cdec00_0 .net/2u *"_ivl_32", 3 0, L_0x7f05174bd210;  1 drivers
v0x1cdece0_0 .net *"_ivl_34", 0 0, L_0x1cfe1b0;  1 drivers
v0x1cdeda0_0 .net *"_ivl_37", 0 0, L_0x1cfe4a0;  1 drivers
L_0x7f05174bd018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1cdee80_0 .net *"_ivl_4", 0 0, L_0x7f05174bd018;  1 drivers
L_0x7f05174bd060 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x1cdef60_0 .net/2u *"_ivl_5", 3 0, L_0x7f05174bd060;  1 drivers
v0x1cdf040_0 .net *"_ivl_7", 0 0, L_0x1ced8b0;  1 drivers
L_0x1ced790 .concat [ 3 1 0 0], v0x1ced160_0, L_0x7f05174bd018;
L_0x1ced8b0 .cmp/eq 4, L_0x1ced790, L_0x7f05174bd060;
L_0x1cfda30 .functor MUXZ 16, L_0x7f05174bd0a8, L_0x1ca5660, L_0x1ced8b0, C4<>;
L_0x1cfdbf0 .concat [ 3 1 0 0], v0x1ced3a0_0, L_0x7f05174bd0f0;
L_0x1cfddb0 .cmp/eq 4, L_0x1cfdbf0, L_0x7f05174bd138;
L_0x1cfdef0 .functor MUXZ 16, L_0x7f05174bd180, L_0x1ca5660, L_0x1cfddb0, C4<>;
L_0x1cfe070 .concat [ 3 1 0 0], v0x1ced0a0_0, L_0x7f05174bd1c8;
L_0x1cfe1b0 .cmp/eq 4, L_0x1cfe070, L_0x7f05174bd210;
S_0x1cddc70 .scope module, "register" "Nbit_reg" 4 38, 5 14 0, S_0x1cdd990;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1cbe100 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1cbe140 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1ca5660/d .functor BUFZ 16, v0x1cde190_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1ca5660 .delay 16 (1000,1000,1000) L_0x1ca5660/d;
v0x1c99f40_0 .net "clk", 0 0, v0x1ceca80_0;  alias, 1 drivers
v0x1c94320_0 .net "gwe", 0 0, v0x1cecdf0_0;  alias, 1 drivers
v0x1cc3530_0 .net "in", 15 0, v0x1ced600_0;  alias, 1 drivers
v0x1cc35d0_0 .net "out", 15 0, L_0x1ca5660;  alias, 1 drivers
v0x1cde080_0 .net "rst", 0 0, v0x1ced300_0;  alias, 1 drivers
v0x1cde190_0 .var "state", 15 0;
v0x1cde270_0 .net "we", 0 0, L_0x1c9fa40;  1 drivers
E_0x1c7e0b0 .event posedge, v0x1c99f40_0;
S_0x1cdf100 .scope generate, "genblk1[1]" "genblk1[1]" 4 33, 4 33 0, S_0x1cdd5f0;
 .timescale -9 -12;
P_0x1cdf2d0 .param/l "i" 0 4 33, +C4<01>;
L_0x1c94200 .functor AND 1, v0x1ced6c0_0, L_0x1cff000, C4<1>, C4<1>;
v0x1cdfe40_0 .net *"_ivl_1", 3 0, L_0x1cfe5e0;  1 drivers
L_0x7f05174bd2e8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cdff40_0 .net/2u *"_ivl_10", 15 0, L_0x7f05174bd2e8;  1 drivers
v0x1ce0020_0 .net *"_ivl_15", 3 0, L_0x1cfe950;  1 drivers
L_0x7f05174bd330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce0110_0 .net *"_ivl_18", 0 0, L_0x7f05174bd330;  1 drivers
L_0x7f05174bd378 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1ce01f0_0 .net/2u *"_ivl_19", 3 0, L_0x7f05174bd378;  1 drivers
v0x1ce0320_0 .net *"_ivl_21", 0 0, L_0x1cfea70;  1 drivers
L_0x7f05174bd3c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce03e0_0 .net/2u *"_ivl_24", 15 0, L_0x7f05174bd3c0;  1 drivers
v0x1ce04c0_0 .net *"_ivl_28", 3 0, L_0x1cfed30;  1 drivers
L_0x7f05174bd408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce05a0_0 .net *"_ivl_31", 0 0, L_0x7f05174bd408;  1 drivers
L_0x7f05174bd450 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1ce0680_0 .net/2u *"_ivl_32", 3 0, L_0x7f05174bd450;  1 drivers
v0x1ce0760_0 .net *"_ivl_34", 0 0, L_0x1cfee20;  1 drivers
v0x1ce0820_0 .net *"_ivl_37", 0 0, L_0x1cff000;  1 drivers
L_0x7f05174bd258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce0900_0 .net *"_ivl_4", 0 0, L_0x7f05174bd258;  1 drivers
L_0x7f05174bd2a0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x1ce09e0_0 .net/2u *"_ivl_5", 3 0, L_0x7f05174bd2a0;  1 drivers
v0x1ce0ac0_0 .net *"_ivl_7", 0 0, L_0x1cfe6d0;  1 drivers
L_0x1cfe5e0 .concat [ 3 1 0 0], v0x1ced160_0, L_0x7f05174bd258;
L_0x1cfe6d0 .cmp/eq 4, L_0x1cfe5e0, L_0x7f05174bd2a0;
L_0x1cfe7c0 .functor MUXZ 16, L_0x7f05174bd2e8, L_0x1c99e20, L_0x1cfe6d0, C4<>;
L_0x1cfe950 .concat [ 3 1 0 0], v0x1ced3a0_0, L_0x7f05174bd330;
L_0x1cfea70 .cmp/eq 4, L_0x1cfe950, L_0x7f05174bd378;
L_0x1cfebb0 .functor MUXZ 16, L_0x7f05174bd3c0, L_0x1c99e20, L_0x1cfea70, C4<>;
L_0x1cfed30 .concat [ 3 1 0 0], v0x1ced0a0_0, L_0x7f05174bd408;
L_0x1cfee20 .cmp/eq 4, L_0x1cfed30, L_0x7f05174bd450;
S_0x1cdf390 .scope module, "register" "Nbit_reg" 4 38, 5 14 0, S_0x1cdf100;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1cdf570 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1cdf5b0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1c99e20/d .functor BUFZ 16, v0x1cdfc20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1c99e20 .delay 16 (1000,1000,1000) L_0x1c99e20/d;
v0x1cdf7d0_0 .net "clk", 0 0, v0x1ceca80_0;  alias, 1 drivers
v0x1cdf8c0_0 .net "gwe", 0 0, v0x1cecdf0_0;  alias, 1 drivers
v0x1cdf990_0 .net "in", 15 0, v0x1ced600_0;  alias, 1 drivers
v0x1cdfa90_0 .net "out", 15 0, L_0x1c99e20;  alias, 1 drivers
v0x1cdfb30_0 .net "rst", 0 0, v0x1ced300_0;  alias, 1 drivers
v0x1cdfc20_0 .var "state", 15 0;
v0x1cdfcc0_0 .net "we", 0 0, L_0x1c94200;  1 drivers
S_0x1ce0b80 .scope generate, "genblk1[2]" "genblk1[2]" 4 33, 4 33 0, S_0x1cdd5f0;
 .timescale -9 -12;
P_0x1ce0d30 .param/l "i" 0 4 33, +C4<010>;
L_0x1cc32c0 .functor AND 1, v0x1ced6c0_0, L_0x1cffd50, C4<1>, C4<1>;
v0x1ce1a00_0 .net *"_ivl_1", 3 0, L_0x1cff140;  1 drivers
L_0x7f05174bd528 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce1b00_0 .net/2u *"_ivl_10", 15 0, L_0x7f05174bd528;  1 drivers
v0x1ce1be0_0 .net *"_ivl_15", 3 0, L_0x1cff510;  1 drivers
L_0x7f05174bd570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce1ca0_0 .net *"_ivl_18", 0 0, L_0x7f05174bd570;  1 drivers
L_0x7f05174bd5b8 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1ce1d80_0 .net/2u *"_ivl_19", 3 0, L_0x7f05174bd5b8;  1 drivers
v0x1ce1eb0_0 .net *"_ivl_21", 0 0, L_0x1cff5e0;  1 drivers
L_0x7f05174bd600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce1f70_0 .net/2u *"_ivl_24", 15 0, L_0x7f05174bd600;  1 drivers
v0x1ce2050_0 .net *"_ivl_28", 3 0, L_0x1cff8a0;  1 drivers
L_0x7f05174bd648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce2130_0 .net *"_ivl_31", 0 0, L_0x7f05174bd648;  1 drivers
L_0x7f05174bd690 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1ce2210_0 .net/2u *"_ivl_32", 3 0, L_0x7f05174bd690;  1 drivers
v0x1ce22f0_0 .net *"_ivl_34", 0 0, L_0x1cff9d0;  1 drivers
v0x1ce23b0_0 .net *"_ivl_37", 0 0, L_0x1cffd50;  1 drivers
L_0x7f05174bd498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce2490_0 .net *"_ivl_4", 0 0, L_0x7f05174bd498;  1 drivers
L_0x7f05174bd4e0 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v0x1ce2570_0 .net/2u *"_ivl_5", 3 0, L_0x7f05174bd4e0;  1 drivers
v0x1ce2650_0 .net *"_ivl_7", 0 0, L_0x1cff210;  1 drivers
L_0x1cff140 .concat [ 3 1 0 0], v0x1ced160_0, L_0x7f05174bd498;
L_0x1cff210 .cmp/eq 4, L_0x1cff140, L_0x7f05174bd4e0;
L_0x1cff380 .functor MUXZ 16, L_0x7f05174bd528, L_0x1cc30c0, L_0x1cff210, C4<>;
L_0x1cff510 .concat [ 3 1 0 0], v0x1ced3a0_0, L_0x7f05174bd570;
L_0x1cff5e0 .cmp/eq 4, L_0x1cff510, L_0x7f05174bd5b8;
L_0x1cff720 .functor MUXZ 16, L_0x7f05174bd600, L_0x1cc30c0, L_0x1cff5e0, C4<>;
L_0x1cff8a0 .concat [ 3 1 0 0], v0x1ced0a0_0, L_0x7f05174bd648;
L_0x1cff9d0 .cmp/eq 4, L_0x1cff8a0, L_0x7f05174bd690;
S_0x1ce0df0 .scope module, "register" "Nbit_reg" 4 38, 5 14 0, S_0x1ce0b80;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1ce0fd0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1ce1010 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1cc30c0/d .functor BUFZ 16, v0x1ce17a0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1cc30c0 .delay 16 (1000,1000,1000) L_0x1cc30c0/d;
v0x1ce1290_0 .net "clk", 0 0, v0x1ceca80_0;  alias, 1 drivers
v0x1ce13a0_0 .net "gwe", 0 0, v0x1cecdf0_0;  alias, 1 drivers
v0x1ce14b0_0 .net "in", 15 0, v0x1ced600_0;  alias, 1 drivers
v0x1ce15a0_0 .net "out", 15 0, L_0x1cc30c0;  alias, 1 drivers
v0x1ce1660_0 .net "rst", 0 0, v0x1ced300_0;  alias, 1 drivers
v0x1ce17a0_0 .var "state", 15 0;
v0x1ce1880_0 .net "we", 0 0, L_0x1cc32c0;  1 drivers
S_0x1ce2710 .scope generate, "genblk1[3]" "genblk1[3]" 4 33, 4 33 0, S_0x1cdd5f0;
 .timescale -9 -12;
P_0x1ce28c0 .param/l "i" 0 4 33, +C4<011>;
L_0x1d00b70 .functor AND 1, v0x1ced6c0_0, L_0x1d00a10, C4<1>, C4<1>;
v0x1ce3410_0 .net *"_ivl_1", 3 0, L_0x1cffeb0;  1 drivers
L_0x7f05174bd768 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce3510_0 .net/2u *"_ivl_10", 15 0, L_0x7f05174bd768;  1 drivers
v0x1ce35f0_0 .net *"_ivl_15", 3 0, L_0x1d002d0;  1 drivers
L_0x7f05174bd7b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce36b0_0 .net *"_ivl_18", 0 0, L_0x7f05174bd7b0;  1 drivers
L_0x7f05174bd7f8 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1ce3790_0 .net/2u *"_ivl_19", 3 0, L_0x7f05174bd7f8;  1 drivers
v0x1ce38c0_0 .net *"_ivl_21", 0 0, L_0x1d003f0;  1 drivers
L_0x7f05174bd840 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce3980_0 .net/2u *"_ivl_24", 15 0, L_0x7f05174bd840;  1 drivers
v0x1ce3a60_0 .net *"_ivl_28", 3 0, L_0x1d006b0;  1 drivers
L_0x7f05174bd888 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce3b40_0 .net *"_ivl_31", 0 0, L_0x7f05174bd888;  1 drivers
L_0x7f05174bd8d0 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1ce3c20_0 .net/2u *"_ivl_32", 3 0, L_0x7f05174bd8d0;  1 drivers
v0x1ce3d00_0 .net *"_ivl_34", 0 0, L_0x1d007a0;  1 drivers
v0x1ce3dc0_0 .net *"_ivl_37", 0 0, L_0x1d00a10;  1 drivers
L_0x7f05174bd6d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x1ce3ea0_0 .net *"_ivl_4", 0 0, L_0x7f05174bd6d8;  1 drivers
L_0x7f05174bd720 .functor BUFT 1, C4<0011>, C4<0>, C4<0>, C4<0>;
v0x1ce3f80_0 .net/2u *"_ivl_5", 3 0, L_0x7f05174bd720;  1 drivers
v0x1ce4060_0 .net *"_ivl_7", 0 0, L_0x1cfffd0;  1 drivers
L_0x1cffeb0 .concat [ 3 1 0 0], v0x1ced160_0, L_0x7f05174bd6d8;
L_0x1cfffd0 .cmp/eq 4, L_0x1cffeb0, L_0x7f05174bd720;
L_0x1d00140 .functor MUXZ 16, L_0x7f05174bd768, L_0x1cc3330, L_0x1cfffd0, C4<>;
L_0x1d002d0 .concat [ 3 1 0 0], v0x1ced3a0_0, L_0x7f05174bd7b0;
L_0x1d003f0 .cmp/eq 4, L_0x1d002d0, L_0x7f05174bd7f8;
L_0x1d00530 .functor MUXZ 16, L_0x7f05174bd840, L_0x1cc3330, L_0x1d003f0, C4<>;
L_0x1d006b0 .concat [ 3 1 0 0], v0x1ced0a0_0, L_0x7f05174bd888;
L_0x1d007a0 .cmp/eq 4, L_0x1d006b0, L_0x7f05174bd8d0;
S_0x1ce29a0 .scope module, "register" "Nbit_reg" 4 38, 5 14 0, S_0x1ce2710;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1ce2b80 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1ce2bc0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1cc3330/d .functor BUFZ 16, v0x1ce31b0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1cc3330 .delay 16 (1000,1000,1000) L_0x1cc3330/d;
v0x1ce2de0_0 .net "clk", 0 0, v0x1ceca80_0;  alias, 1 drivers
v0x1ce2ea0_0 .net "gwe", 0 0, v0x1cecdf0_0;  alias, 1 drivers
v0x1ce2f60_0 .net "in", 15 0, v0x1ced600_0;  alias, 1 drivers
v0x1ce3000_0 .net "out", 15 0, L_0x1cc3330;  alias, 1 drivers
v0x1ce30c0_0 .net "rst", 0 0, v0x1ced300_0;  alias, 1 drivers
v0x1ce31b0_0 .var "state", 15 0;
v0x1ce3290_0 .net "we", 0 0, L_0x1d00b70;  1 drivers
S_0x1ce4120 .scope generate, "genblk1[4]" "genblk1[4]" 4 33, 4 33 0, S_0x1cdd5f0;
 .timescale -9 -12;
P_0x1ce4320 .param/l "i" 0 4 33, +C4<0100>;
L_0x1d01a90 .functor AND 1, v0x1ced6c0_0, L_0x1d019f0, C4<1>, C4<1>;
v0x1ce5010_0 .net *"_ivl_1", 4 0, L_0x1d00c10;  1 drivers
L_0x7f05174bd9a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce5110_0 .net/2u *"_ivl_10", 15 0, L_0x7f05174bd9a8;  1 drivers
v0x1ce51f0_0 .net *"_ivl_15", 4 0, L_0x1d01240;  1 drivers
L_0x7f05174bd9f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce52b0_0 .net *"_ivl_18", 1 0, L_0x7f05174bd9f0;  1 drivers
L_0x7f05174bda38 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x1ce5390_0 .net/2u *"_ivl_19", 4 0, L_0x7f05174bda38;  1 drivers
v0x1ce5470_0 .net *"_ivl_21", 0 0, L_0x1d01360;  1 drivers
L_0x7f05174bda80 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce5530_0 .net/2u *"_ivl_24", 15 0, L_0x7f05174bda80;  1 drivers
v0x1ce5610_0 .net *"_ivl_28", 4 0, L_0x1d01620;  1 drivers
L_0x7f05174bdac8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce56f0_0 .net *"_ivl_31", 1 0, L_0x7f05174bdac8;  1 drivers
L_0x7f05174bdb10 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x1ce5860_0 .net/2u *"_ivl_32", 4 0, L_0x7f05174bdb10;  1 drivers
v0x1ce5940_0 .net *"_ivl_34", 0 0, L_0x1d01710;  1 drivers
v0x1ce5a00_0 .net *"_ivl_37", 0 0, L_0x1d019f0;  1 drivers
L_0x7f05174bd918 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce5ae0_0 .net *"_ivl_4", 1 0, L_0x7f05174bd918;  1 drivers
L_0x7f05174bd960 .functor BUFT 1, C4<00100>, C4<0>, C4<0>, C4<0>;
v0x1ce5bc0_0 .net/2u *"_ivl_5", 4 0, L_0x7f05174bd960;  1 drivers
v0x1ce5ca0_0 .net *"_ivl_7", 0 0, L_0x1d00f40;  1 drivers
L_0x1d00c10 .concat [ 3 2 0 0], v0x1ced160_0, L_0x7f05174bd918;
L_0x1d00f40 .cmp/eq 5, L_0x1d00c10, L_0x7f05174bd960;
L_0x1d010b0 .functor MUXZ 16, L_0x7f05174bd9a8, L_0x1d018a0, L_0x1d00f40, C4<>;
L_0x1d01240 .concat [ 3 2 0 0], v0x1ced3a0_0, L_0x7f05174bd9f0;
L_0x1d01360 .cmp/eq 5, L_0x1d01240, L_0x7f05174bda38;
L_0x1d014a0 .functor MUXZ 16, L_0x7f05174bda80, L_0x1d018a0, L_0x1d01360, C4<>;
L_0x1d01620 .concat [ 3 2 0 0], v0x1ced0a0_0, L_0x7f05174bdac8;
L_0x1d01710 .cmp/eq 5, L_0x1d01620, L_0x7f05174bdb10;
S_0x1ce4400 .scope module, "register" "Nbit_reg" 4 38, 5 14 0, S_0x1ce4120;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1ce45e0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1ce4620 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1d018a0/d .functor BUFZ 16, v0x1ce4d70_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d018a0 .delay 16 (1000,1000,1000) L_0x1d018a0/d;
v0x1ce4840_0 .net "clk", 0 0, v0x1ceca80_0;  alias, 1 drivers
v0x1ce4900_0 .net "gwe", 0 0, v0x1cecdf0_0;  alias, 1 drivers
v0x1ce4a50_0 .net "in", 15 0, v0x1ced600_0;  alias, 1 drivers
v0x1ce4b80_0 .net "out", 15 0, L_0x1d018a0;  alias, 1 drivers
v0x1ce4c40_0 .net "rst", 0 0, v0x1ced300_0;  alias, 1 drivers
v0x1ce4d70_0 .var "state", 15 0;
v0x1ce4e50_0 .net "we", 0 0, L_0x1d01a90;  1 drivers
S_0x1ce5d60 .scope generate, "genblk1[5]" "genblk1[5]" 4 33, 4 33 0, S_0x1cdd5f0;
 .timescale -9 -12;
P_0x1ce1460 .param/l "i" 0 4 33, +C4<0101>;
L_0x1d02830 .functor AND 1, v0x1ced6c0_0, L_0x1d02750, C4<1>, C4<1>;
v0x1ce6a60_0 .net *"_ivl_1", 4 0, L_0x1d01b80;  1 drivers
L_0x7f05174bdbe8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce6b60_0 .net/2u *"_ivl_10", 15 0, L_0x7f05174bdbe8;  1 drivers
v0x1ce6c40_0 .net *"_ivl_15", 4 0, L_0x1d01fa0;  1 drivers
L_0x7f05174bdc30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce6d00_0 .net *"_ivl_18", 1 0, L_0x7f05174bdc30;  1 drivers
L_0x7f05174bdc78 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1ce6de0_0 .net/2u *"_ivl_19", 4 0, L_0x7f05174bdc78;  1 drivers
v0x1ce6f10_0 .net *"_ivl_21", 0 0, L_0x1d020c0;  1 drivers
L_0x7f05174bdcc0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce6fd0_0 .net/2u *"_ivl_24", 15 0, L_0x7f05174bdcc0;  1 drivers
v0x1ce70b0_0 .net *"_ivl_28", 4 0, L_0x1d02380;  1 drivers
L_0x7f05174bdd08 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce7190_0 .net *"_ivl_31", 1 0, L_0x7f05174bdd08;  1 drivers
L_0x7f05174bdd50 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1ce7270_0 .net/2u *"_ivl_32", 4 0, L_0x7f05174bdd50;  1 drivers
v0x1ce7350_0 .net *"_ivl_34", 0 0, L_0x1d02470;  1 drivers
v0x1ce7410_0 .net *"_ivl_37", 0 0, L_0x1d02750;  1 drivers
L_0x7f05174bdb58 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce74f0_0 .net *"_ivl_4", 1 0, L_0x7f05174bdb58;  1 drivers
L_0x7f05174bdba0 .functor BUFT 1, C4<00101>, C4<0>, C4<0>, C4<0>;
v0x1ce75d0_0 .net/2u *"_ivl_5", 4 0, L_0x7f05174bdba0;  1 drivers
v0x1ce76b0_0 .net *"_ivl_7", 0 0, L_0x1d01ca0;  1 drivers
L_0x1d01b80 .concat [ 3 2 0 0], v0x1ced160_0, L_0x7f05174bdb58;
L_0x1d01ca0 .cmp/eq 5, L_0x1d01b80, L_0x7f05174bdba0;
L_0x1d01e10 .functor MUXZ 16, L_0x7f05174bdbe8, L_0x1d02600, L_0x1d01ca0, C4<>;
L_0x1d01fa0 .concat [ 3 2 0 0], v0x1ced3a0_0, L_0x7f05174bdc30;
L_0x1d020c0 .cmp/eq 5, L_0x1d01fa0, L_0x7f05174bdc78;
L_0x1d02200 .functor MUXZ 16, L_0x7f05174bdcc0, L_0x1d02600, L_0x1d020c0, C4<>;
L_0x1d02380 .concat [ 3 2 0 0], v0x1ced0a0_0, L_0x7f05174bdd08;
L_0x1d02470 .cmp/eq 5, L_0x1d02380, L_0x7f05174bdd50;
S_0x1ce5fa0 .scope module, "register" "Nbit_reg" 4 38, 5 14 0, S_0x1ce5d60;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1ce6130 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1ce6170 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1d02600/d .functor BUFZ 16, v0x1ce67c0_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d02600 .delay 16 (1000,1000,1000) L_0x1d02600/d;
v0x1ce63c0_0 .net "clk", 0 0, v0x1ceca80_0;  alias, 1 drivers
v0x1ce6480_0 .net "gwe", 0 0, v0x1cecdf0_0;  alias, 1 drivers
v0x1ce6540_0 .net "in", 15 0, v0x1ced600_0;  alias, 1 drivers
v0x1ce6610_0 .net "out", 15 0, L_0x1d02600;  alias, 1 drivers
v0x1ce66d0_0 .net "rst", 0 0, v0x1ced300_0;  alias, 1 drivers
v0x1ce67c0_0 .var "state", 15 0;
v0x1ce68a0_0 .net "we", 0 0, L_0x1d02830;  1 drivers
S_0x1ce7770 .scope generate, "genblk1[6]" "genblk1[6]" 4 33, 4 33 0, S_0x1cdd5f0;
 .timescale -9 -12;
P_0x1ce7920 .param/l "i" 0 4 33, +C4<0110>;
L_0x1d036f0 .functor AND 1, v0x1ced6c0_0, L_0x1d03650, C4<1>, C4<1>;
v0x1ce8510_0 .net *"_ivl_1", 4 0, L_0x1d028f0;  1 drivers
L_0x7f05174bde28 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce8610_0 .net/2u *"_ivl_10", 15 0, L_0x7f05174bde28;  1 drivers
v0x1ce86f0_0 .net *"_ivl_15", 4 0, L_0x1d02d10;  1 drivers
L_0x7f05174bde70 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce87b0_0 .net *"_ivl_18", 1 0, L_0x7f05174bde70;  1 drivers
L_0x7f05174bdeb8 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1ce8890_0 .net/2u *"_ivl_19", 4 0, L_0x7f05174bdeb8;  1 drivers
v0x1ce89c0_0 .net *"_ivl_21", 0 0, L_0x1d02e30;  1 drivers
L_0x7f05174bdf00 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1ce8a80_0 .net/2u *"_ivl_24", 15 0, L_0x7f05174bdf00;  1 drivers
v0x1ce8b60_0 .net *"_ivl_28", 4 0, L_0x1d030f0;  1 drivers
L_0x7f05174bdf48 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce8c40_0 .net *"_ivl_31", 1 0, L_0x7f05174bdf48;  1 drivers
L_0x7f05174bdf90 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1ce8d20_0 .net/2u *"_ivl_32", 4 0, L_0x7f05174bdf90;  1 drivers
v0x1ce8e00_0 .net *"_ivl_34", 0 0, L_0x1d032f0;  1 drivers
v0x1ce8ec0_0 .net *"_ivl_37", 0 0, L_0x1d03650;  1 drivers
L_0x7f05174bdd98 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ce8fa0_0 .net *"_ivl_4", 1 0, L_0x7f05174bdd98;  1 drivers
L_0x7f05174bdde0 .functor BUFT 1, C4<00110>, C4<0>, C4<0>, C4<0>;
v0x1ce9080_0 .net/2u *"_ivl_5", 4 0, L_0x7f05174bdde0;  1 drivers
v0x1ce9160_0 .net *"_ivl_7", 0 0, L_0x1d02a10;  1 drivers
L_0x1d028f0 .concat [ 3 2 0 0], v0x1ced160_0, L_0x7f05174bdd98;
L_0x1d02a10 .cmp/eq 5, L_0x1d028f0, L_0x7f05174bdde0;
L_0x1d02b80 .functor MUXZ 16, L_0x7f05174bde28, L_0x1d03480, L_0x1d02a10, C4<>;
L_0x1d02d10 .concat [ 3 2 0 0], v0x1ced3a0_0, L_0x7f05174bde70;
L_0x1d02e30 .cmp/eq 5, L_0x1d02d10, L_0x7f05174bdeb8;
L_0x1d02f70 .functor MUXZ 16, L_0x7f05174bdf00, L_0x1d03480, L_0x1d02e30, C4<>;
L_0x1d030f0 .concat [ 3 2 0 0], v0x1ced0a0_0, L_0x7f05174bdf48;
L_0x1d032f0 .cmp/eq 5, L_0x1d030f0, L_0x7f05174bdf90;
S_0x1ce7a00 .scope module, "register" "Nbit_reg" 4 38, 5 14 0, S_0x1ce7770;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1ce7be0 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1ce7c20 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1d03480/d .functor BUFZ 16, v0x1ce8270_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d03480 .delay 16 (1000,1000,1000) L_0x1d03480/d;
v0x1ce7e70_0 .net "clk", 0 0, v0x1ceca80_0;  alias, 1 drivers
v0x1ce7f30_0 .net "gwe", 0 0, v0x1cecdf0_0;  alias, 1 drivers
v0x1ce7ff0_0 .net "in", 15 0, v0x1ced600_0;  alias, 1 drivers
v0x1ce80c0_0 .net "out", 15 0, L_0x1d03480;  alias, 1 drivers
v0x1ce8180_0 .net "rst", 0 0, v0x1ced300_0;  alias, 1 drivers
v0x1ce8270_0 .var "state", 15 0;
v0x1ce8350_0 .net "we", 0 0, L_0x1d036f0;  1 drivers
S_0x1ce9220 .scope generate, "genblk1[7]" "genblk1[7]" 4 33, 4 33 0, S_0x1cdd5f0;
 .timescale -9 -12;
P_0x1ce93d0 .param/l "i" 0 4 33, +C4<0111>;
L_0x1d04960 .functor AND 1, v0x1ced6c0_0, L_0x1d048c0, C4<1>, C4<1>;
v0x1ce9fc0_0 .net *"_ivl_1", 4 0, L_0x1d037e0;  1 drivers
L_0x7f05174be068 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cea0c0_0 .net/2u *"_ivl_10", 15 0, L_0x7f05174be068;  1 drivers
v0x1cea1a0_0 .net *"_ivl_15", 4 0, L_0x1d03c00;  1 drivers
L_0x7f05174be0b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cea260_0 .net *"_ivl_18", 1 0, L_0x7f05174be0b0;  1 drivers
L_0x7f05174be0f8 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1cea340_0 .net/2u *"_ivl_19", 4 0, L_0x7f05174be0f8;  1 drivers
v0x1cea470_0 .net *"_ivl_21", 0 0, L_0x1d03d20;  1 drivers
L_0x7f05174be140 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1cea530_0 .net/2u *"_ivl_24", 15 0, L_0x7f05174be140;  1 drivers
v0x1cea610_0 .net *"_ivl_28", 4 0, L_0x1d04420;  1 drivers
L_0x7f05174be188 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1cea6f0_0 .net *"_ivl_31", 1 0, L_0x7f05174be188;  1 drivers
L_0x7f05174be1d0 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1cea7d0_0 .net/2u *"_ivl_32", 4 0, L_0x7f05174be1d0;  1 drivers
v0x1cea8b0_0 .net *"_ivl_34", 0 0, L_0x1d04510;  1 drivers
v0x1cea970_0 .net *"_ivl_37", 0 0, L_0x1d048c0;  1 drivers
L_0x7f05174bdfd8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x1ceaa50_0 .net *"_ivl_4", 1 0, L_0x7f05174bdfd8;  1 drivers
L_0x7f05174be020 .functor BUFT 1, C4<00111>, C4<0>, C4<0>, C4<0>;
v0x1ceab30_0 .net/2u *"_ivl_5", 4 0, L_0x7f05174be020;  1 drivers
v0x1ceac10_0 .net *"_ivl_7", 0 0, L_0x1d03900;  1 drivers
L_0x1d037e0 .concat [ 3 2 0 0], v0x1ced160_0, L_0x7f05174bdfd8;
L_0x1d03900 .cmp/eq 5, L_0x1d037e0, L_0x7f05174be020;
L_0x1d03a70 .functor MUXZ 16, L_0x7f05174be068, L_0x1d046f0, L_0x1d03900, C4<>;
L_0x1d03c00 .concat [ 3 2 0 0], v0x1ced3a0_0, L_0x7f05174be0b0;
L_0x1d03d20 .cmp/eq 5, L_0x1d03c00, L_0x7f05174be0f8;
L_0x1d03e60 .functor MUXZ 16, L_0x7f05174be140, L_0x1d046f0, L_0x1d03d20, C4<>;
L_0x1d04420 .concat [ 3 2 0 0], v0x1ced0a0_0, L_0x7f05174be188;
L_0x1d04510 .cmp/eq 5, L_0x1d04420, L_0x7f05174be1d0;
S_0x1ce94b0 .scope module, "register" "Nbit_reg" 4 38, 5 14 0, S_0x1ce9220;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 16 "out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "we";
    .port_info 4 /INPUT 1 "gwe";
    .port_info 5 /INPUT 1 "rst";
P_0x1ce9690 .param/l "n" 0 5 14, +C4<00000000000000000000000000010000>;
P_0x1ce96d0 .param/l "r" 0 5 14, +C4<00000000000000000000000000000000>;
L_0x1d046f0/d .functor BUFZ 16, v0x1ce9d20_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x1d046f0 .delay 16 (1000,1000,1000) L_0x1d046f0/d;
v0x1ce9920_0 .net "clk", 0 0, v0x1ceca80_0;  alias, 1 drivers
v0x1ce99e0_0 .net "gwe", 0 0, v0x1cecdf0_0;  alias, 1 drivers
v0x1ce9aa0_0 .net "in", 15 0, v0x1ced600_0;  alias, 1 drivers
v0x1ce9b70_0 .net "out", 15 0, L_0x1d046f0;  alias, 1 drivers
v0x1ce9c30_0 .net "rst", 0 0, v0x1ced300_0;  alias, 1 drivers
v0x1ce9d20_0 .var "state", 15 0;
v0x1ce9e00_0 .net "we", 0 0, L_0x1d04960;  1 drivers
    .scope S_0x1cddc70;
T_1 ;
    %wait E_0x1c7e0b0;
    %load/vec4 v0x1c94320_0;
    %load/vec4 v0x1cde080_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1cde190_0, 0, 16;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x1c94320_0;
    %load/vec4 v0x1cde270_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x1cc3530_0;
    %store/vec4 v0x1cde190_0, 0, 16;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x1cdf390;
T_2 ;
    %wait E_0x1c7e0b0;
    %load/vec4 v0x1cdf8c0_0;
    %load/vec4 v0x1cdfb30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1cdfc20_0, 0, 16;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x1cdf8c0_0;
    %load/vec4 v0x1cdfcc0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x1cdf990_0;
    %store/vec4 v0x1cdfc20_0, 0, 16;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x1ce0df0;
T_3 ;
    %wait E_0x1c7e0b0;
    %load/vec4 v0x1ce13a0_0;
    %load/vec4 v0x1ce1660_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ce17a0_0, 0, 16;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x1ce13a0_0;
    %load/vec4 v0x1ce1880_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x1ce14b0_0;
    %store/vec4 v0x1ce17a0_0, 0, 16;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x1ce29a0;
T_4 ;
    %wait E_0x1c7e0b0;
    %load/vec4 v0x1ce2ea0_0;
    %load/vec4 v0x1ce30c0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ce31b0_0, 0, 16;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x1ce2ea0_0;
    %load/vec4 v0x1ce3290_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x1ce2f60_0;
    %store/vec4 v0x1ce31b0_0, 0, 16;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1ce4400;
T_5 ;
    %wait E_0x1c7e0b0;
    %load/vec4 v0x1ce4900_0;
    %load/vec4 v0x1ce4c40_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ce4d70_0, 0, 16;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x1ce4900_0;
    %load/vec4 v0x1ce4e50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x1ce4a50_0;
    %store/vec4 v0x1ce4d70_0, 0, 16;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x1ce5fa0;
T_6 ;
    %wait E_0x1c7e0b0;
    %load/vec4 v0x1ce6480_0;
    %load/vec4 v0x1ce66d0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ce67c0_0, 0, 16;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x1ce6480_0;
    %load/vec4 v0x1ce68a0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x1ce6540_0;
    %store/vec4 v0x1ce67c0_0, 0, 16;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x1ce7a00;
T_7 ;
    %wait E_0x1c7e0b0;
    %load/vec4 v0x1ce7f30_0;
    %load/vec4 v0x1ce8180_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ce8270_0, 0, 16;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x1ce7f30_0;
    %load/vec4 v0x1ce8350_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x1ce7ff0_0;
    %store/vec4 v0x1ce8270_0, 0, 16;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x1ce94b0;
T_8 ;
    %wait E_0x1c7e0b0;
    %load/vec4 v0x1ce99e0_0;
    %load/vec4 v0x1ce9c30_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ce9d20_0, 0, 16;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x1ce99e0_0;
    %load/vec4 v0x1ce9e00_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x1ce9aa0_0;
    %store/vec4 v0x1ce9d20_0, 0, 16;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0x1cba330;
T_9 ;
    %delay 5000, 0;
    %load/vec4 v0x1ceca80_0;
    %inv;
    %assign/vec4 v0x1ceca80_0, 0;
    %jmp T_9;
    .thread T_9;
    .scope S_0x1cba330;
T_10 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ced160_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ced3a0_0, 0, 3;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x1ced0a0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ced6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1ced300_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x1ced600_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ceca80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1cecdf0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cecb40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1ced540_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1cecfc0_0, 0, 32;
    %vpi_func 2 75 "$fopen" 32, "test_lc4_regfile.input", "r" {0 0 0};
    %store/vec4 v0x1cecee0_0, 0, 32;
    %load/vec4 v0x1cecee0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call 2 77 "$display", "Error opening file: ", "test_lc4_regfile.input" {0 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_10.0 ;
    %vpi_func 2 83 "$fopen" 32, "regfile_test.output.txt", "w" {0 0 0};
    %store/vec4 v0x1cecfc0_0, 0, 32;
    %load/vec4 v0x1cecfc0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call 2 85 "$display", "Error opening file: ", "regfile_test.output.txt" {0 0 0};
    %vpi_call 2 86 "$finish" {0 0 0};
T_10.2 ;
    %delay 100000, 0;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1ced300_0, 0, 1;
    %delay 2000, 0;
T_10.4 ;
    %vpi_func 2 97 "$fscanf" 32, v0x1cecee0_0, "%d %d %d %b %h %h %h", v0x1ced160_0, v0x1ced3a0_0, v0x1ced0a0_0, v0x1ced6c0_0, v0x1ced600_0, v0x1cecc20_0, v0x1cecd10_0 {0 0 0};
    %cmpi/e 7, 0, 32;
    %jmp/0xz T_10.5, 4;
    %delay 8000, 0;
    %load/vec4 v0x1ced540_0;
    %addi 2, 0, 32;
    %store/vec4 v0x1ced540_0, 0, 32;
    %load/vec4 v0x1cecfc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_call 2 106 "$fdisplay", v0x1cecfc0_0, "%d %d %d %b %h %h %h", v0x1ced160_0, v0x1ced3a0_0, v0x1ced0a0_0, v0x1ced6c0_0, v0x1ced600_0, v0x1ced230_0, v0x1ced470_0 {0 0 0};
T_10.6 ;
    %load/vec4 v0x1ced230_0;
    %load/vec4 v0x1cecc20_0;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %vpi_call 2 110 "$display", "Error at test %d: Value of register %d on output 1 should have been %h, but was %h instead", v0x1ced540_0, v0x1ced160_0, v0x1cecc20_0, v0x1ced230_0 {0 0 0};
    %load/vec4 v0x1cecb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1cecb40_0, 0, 32;
T_10.8 ;
    %load/vec4 v0x1ced470_0;
    %load/vec4 v0x1cecd10_0;
    %cmp/ne;
    %jmp/0xz  T_10.10, 6;
    %vpi_call 2 115 "$display", "Error at test %d: Value of register %d on output 2 should have been %h, but was %h instead", v0x1ced540_0, v0x1ced3a0_0, v0x1cecd10_0, v0x1ced470_0 {0 0 0};
    %load/vec4 v0x1cecb40_0;
    %addi 1, 0, 32;
    %store/vec4 v0x1cecb40_0, 0, 32;
T_10.10 ;
    %delay 2000, 0;
    %jmp T_10.4;
T_10.5 ;
    %load/vec4 v0x1cecee0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.12, 4;
    %vpi_call 2 123 "$fclose", v0x1cecee0_0 {0 0 0};
T_10.12 ;
    %load/vec4 v0x1cecfc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.14, 4;
    %vpi_call 2 124 "$fclose", v0x1cecfc0_0 {0 0 0};
T_10.14 ;
    %vpi_call 2 125 "$display", "Simulation finished: %d test cases %d errors [%s]", v0x1ced540_0, v0x1cecb40_0, "test_lc4_regfile.input" {0 0 0};
    %load/vec4 v0x1ced540_0;
    %store/vec4 v0x1ca5780_0, 0, 32;
    %load/vec4 v0x1ced540_0;
    %load/vec4 v0x1cecb40_0;
    %sub;
    %store/vec4 v0x1cab3a0_0, 0, 32;
    %fork TD_test_regfile.printPoints, S_0x1cb4c10;
    %join;
    %vpi_call 2 127 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench_lc4_regfile.v";
    "./print_points.v";
    "lc4_regfile.v";
    "register.v";
