{
    "nl": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/43-openroad-resizertimingpostgrt/mult_16x16.nl.v",
    "pnl": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/43-openroad-resizertimingpostgrt/mult_16x16.pnl.v",
    "pnl-sdf-friendly": null,
    "pnl-npc": null,
    "def": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/43-openroad-resizertimingpostgrt/mult_16x16.def",
    "lef": null,
    "openroad-lef": null,
    "odb": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/43-openroad-resizertimingpostgrt/mult_16x16.odb",
    "sdc": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/43-openroad-resizertimingpostgrt/mult_16x16.sdc",
    "sdf": {
        "max_ss_100C_1v60": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/12-openroad-staprepnr/max_ss_100C_1v60/mult_16x16__max_ss_100C_1v60.sdf"
    },
    "spef": null,
    "lib": null,
    "spice": null,
    "mag": null,
    "gds": null,
    "mag_gds": null,
    "klayout_gds": null,
    "json_h": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/05-yosys-jsonheader/mult_16x16.h.json",
    "vh": "/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/MULT/28-odb-writeverilogheader/mult_16x16.vh",
    "metrics": {
        "design__lint_error__count": 0,
        "design__lint_timing_construct__count": 0,
        "design__lint_warning__count": 0,
        "design__inferred_latch__count": 0,
        "design__instance__count": 4621,
        "design__instance__area": 30815.8,
        "design__instance_unmapped__count": 0,
        "synthesis__check_error__count": 0,
        "design__max_slew_violation__count__corner:max_ss_100C_1v60": 1510,
        "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 42,
        "design__max_cap_violation__count__corner:max_ss_100C_1v60": 6,
        "power__internal__total": 0.000994078,
        "power__switching__total": 0.000996066,
        "power__leakage__total": 1.14264e-08,
        "power__total": 0.00199016,
        "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.25,
        "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.25,
        "timing__hold__ws__corner:max_ss_100C_1v60": 0.5282817111068602,
        "timing__setup__ws__corner:max_ss_100C_1v60": 0.034451553696104635,
        "timing__hold__tns__corner:max_ss_100C_1v60": 0,
        "timing__setup__tns__corner:max_ss_100C_1v60": 0,
        "timing__hold__wns__corner:max_ss_100C_1v60": 0,
        "timing__setup__wns__corner:max_ss_100C_1v60": 0,
        "timing__hold_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.310939,
        "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_vio__count__corner:max_ss_100C_1v60": 0,
        "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 0.034452,
        "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0,
        "design__max_slew_violation__count": 0,
        "design__max_fanout_violation__count": 101,
        "design__max_cap_violation__count": 0,
        "clock__skew__worst_hold": -0.270695,
        "clock__skew__worst_setup": 0.266406,
        "timing__hold__ws": 0.479001,
        "timing__setup__ws": 5.22976,
        "timing__hold__tns": 0,
        "timing__setup__tns": 0,
        "timing__hold__wns": 0,
        "timing__setup__wns": 0,
        "timing__hold_vio__count": 0,
        "timing__hold_r2r__ws": 0.479001,
        "timing__hold_r2r_vio__count": 0,
        "timing__setup_vio__count": 0,
        "timing__setup_r2r__ws": 5.22976,
        "timing__setup_r2r_vio__count": 0,
        "design__die__bbox": "0.0 0.0 225.0 225.0",
        "design__core__bbox": "5.52 10.88 219.42 212.16",
        "design__io": 68,
        "design__die__area": 50625,
        "design__core__area": 43053.8,
        "design__instance__count__stdcell": 4621,
        "design__instance__area__stdcell": 30815.8,
        "design__instance__count__macros": 0,
        "design__instance__area__macros": 0,
        "design__instance__utilization": 0.715751,
        "design__instance__utilization__stdcell": 0.715751,
        "design__instance__count__class:inverter": 61,
        "design__instance__count__class:sequential_cell": 64,
        "design__instance__count__class:multi_input_combinational_cell": 2437,
        "flow__warnings__count": 0,
        "flow__errors__count": 0,
        "design__instance__count__class:fill_cell": 148,
        "design__instance__count__class:tap_cell": 608,
        "design__power_grid_violation__count__net:VPWR": 0,
        "design__power_grid_violation__count__net:VGND": 0,
        "design__power_grid_violation__count": 0,
        "floorplan__design__io": 66,
        "design__io__hpwl": 3179279,
        "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0,
        "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 101,
        "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0,
        "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.270695,
        "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.266406,
        "timing__hold__ws__corner:nom_tt_025C_1v80": 0.479001,
        "timing__setup__ws__corner:nom_tt_025C_1v80": 5.22976,
        "timing__hold__tns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__tns__corner:nom_tt_025C_1v80": 0,
        "timing__hold__wns__corner:nom_tt_025C_1v80": 0,
        "timing__setup__wns__corner:nom_tt_025C_1v80": 0,
        "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.479001,
        "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 5.22976,
        "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0,
        "timing__drv__floating__nets": 0,
        "timing__drv__floating__pins": 0,
        "design__instance__displacement__total": 4564.22,
        "design__instance__displacement__mean": 0.957,
        "design__instance__displacement__max": 31.28,
        "route__wirelength__estimated": 73665.3,
        "design__violations": 0,
        "design__instance__count__class:timing_repair_buffer": 314,
        "design__instance__count__class:clock_buffer": 9,
        "design__instance__count__class:clock_inverter": 7,
        "design__instance__count__setup_buffer": 17,
        "design__instance__count__hold_buffer": 0,
        "antenna__violating__nets": 0,
        "antenna__violating__pins": 0,
        "route__antenna_violation__count": 0,
        "design__instance__count__class:antenna_cell": 1121,
        "antenna_diodes_count": 0
    }
}