# Single-Cycle-Processor
Final Project: created an extended version of Single Cycle Processor in Verilog to run a Bubble Sort algorithm in the processor.
