
*** Running vivado
    with args -log tb_or_gate.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source tb_or_gate.tcl



****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source tb_or_gate.tcl -notrace
Command: synth_design -top tb_or_gate -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20500
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [C:/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 943.246 ; gain = 412.129
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'tb_or_gate' [C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_2/lab3_zad_6_2.srcs/sources_1/new/tb_or_gate.v:23]
WARNING: [Synth 8-6896] loop limit (65536) exceeded inside initial block, initial block items will be ignored [C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_2/lab3_zad_6_2.srcs/sources_1/new/tb_or_gate.v:33]
ERROR: [Synth 8-462] no clock signal specified in event control [C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_2/lab3_zad_6_2.srcs/sources_1/new/tb_or_gate.v:42]
ERROR: [Synth 8-6156] failed synthesizing module 'tb_or_gate' [C:/Users/Julia/Desktop/SR/Projekty/lab3_zad_6_2/lab3_zad_6_2.srcs/sources_1/new/tb_or_gate.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1089.449 ; gain = 558.332
---------------------------------------------------------------------------------
synthesize failed
INFO: [Common 17-83] Releasing license: Synthesis
7 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Vivado Synthesis failed
INFO: [Common 17-206] Exiting Vivado at Mon Mar 20 02:16:37 2023...
