****************************************
Report : timing
	-path_type full
	-delay_type max
	-input_pins
	-nets
	-max_paths 1
	-transition_time
	-capacitance
	-sort_by slack
Design : s15850
Version: L-2016.06-SP3-1
Date   : Wed Mar  1 18:51:58 2023
****************************************

Warning: There are 3 invalid end points for constrained paths. (UITE-416)

  Startpoint: DFF_302/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Endpoint: DFF_212/q_reg
               (rising edge-triggered flip-flop clocked by ideal_clock1)
  Path Group: ideal_clock1
  Path Type: max

  Point                       Fanout    Cap      Trans       Incr       Path
  -----------------------------------------------------------------------------
  clock ideal_clock1 (rise edge)                  0.10       0.00       0.00
  clock network delay (ideal)                                0.40       0.40
  DFF_302/q_reg/CLK (DFFX1_RVT)                   0.10       0.00       0.40 r
  DFF_302/q_reg/Q (DFFX1_RVT)                     0.03       0.17       0.57 r
  DFF_302/q (net)                3     1.49 
  U3166/A (INVX0_RVT)                             0.03       0.12       0.69 r
  U3166/Y (INVX0_RVT)                             0.05       0.05       0.74 f
  n2262 (net)                    6     3.31 
  U2367/A2 (NAND2X0_RVT)                          0.05       0.65       1.39 f
  U2367/Y (NAND2X0_RVT)                           0.05       0.06       1.45 r
  n380 (net)                     2     1.02 
  U3184/A (INVX0_RVT)                             0.05       0.05       1.50 r
  U3184/Y (INVX0_RVT)                             0.03       0.03       1.52 f
  n2266 (net)                    2     0.87 
  U3185/A2 (NAND2X0_RVT)                          0.03       0.04       1.57 f
  U3185/Y (NAND2X0_RVT)                           0.04       0.05       1.61 r
  n2049 (net)                    2     1.00 
  U1761/A (INVX0_RVT)                             0.04       0.05       1.66 r
  U1761/Y (INVX0_RVT)                             0.03       0.02       1.68 f
  n1904 (net)                    1     0.39 
  U1987/A3 (AND3X2_RVT)                           0.03       0.01       1.69 f
  U1987/Y (AND3X2_RVT)                            0.04       0.08       1.77 f
  n1310 (net)                    1     0.54 
  U2107/A1 (AND2X1_RVT)                           0.04       0.01       1.78 f
  U2107/Y (AND2X1_RVT)                            0.03       0.06       1.84 f
  n377 (net)                     2     0.98 
  U2318/A3 (AO21X1_RVT)                           0.03       0.05       1.89 f
  U2318/Y (AO21X1_RVT)                            0.03       0.05       1.94 f
  n309 (net)                     2     1.22 
  U1596/A (INVX1_RVT)                             0.03       0.06       2.00 f
  U1596/Y (INVX1_RVT)                             0.04       0.04       2.04 r
  n41 (net)                      8     3.91 
  U1597/A1 (NAND2X0_RVT)                          0.04       1.16       3.20 r
  U1597/Y (NAND2X0_RVT)                           0.11       0.09       3.29 f
  n311 (net)                     8     3.70 
  U1979/A (IBUFFX2_RVT)                           0.11       1.10       4.39 f
  U1979/Y (IBUFFX2_RVT)                           0.03       0.10       4.49 r
  n40 (net)                      4     2.22 
  U2317/A5 (AOI221X1_RVT)                         0.03       0.25       4.74 r
  U2317/Y (AOI221X1_RVT)                          0.03       0.09       4.83 f
  n1339 (net)                    1     0.96 
  U2017/A2 (XOR2X1_RVT)                           0.03       0.02       4.85 f
  U2017/Y (XOR2X1_RVT)                            0.03       0.11       4.96 r
  n314 (net)                     1     0.46 
  U56/A2 (AO21X2_RVT)                             0.03       0.01       4.97 r
  U56/Y (AO21X2_RVT)                              0.04       0.09       5.06 r
  g8944 (net)                    1     0.51 
  DFF_212/q_reg/D (DFFX1_RVT)                     0.04       0.01       5.08 r
  data arrival time                                                     5.08

  clock ideal_clock1 (rise edge)                  0.10       2.00       2.00
  clock network delay (ideal)                                0.40       2.40
  clock reconvergence pessimism                              0.00       2.40
  clock uncertainty                                         -0.05       2.35
  DFF_212/q_reg/CLK (DFFX1_RVT)                                         2.35 r
  library setup time                                        -0.05       2.30
  data required time                                                    2.30
  -----------------------------------------------------------------------------
  data required time                                                    2.30
  data arrival time                                                    -5.08
  -----------------------------------------------------------------------------
  slack (VIOLATED)                                                     -2.78


1
