<stg><name>pool<2u, 50u, 8u>_Pipeline_VITIS_LOOP_123_1</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_r, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_1, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_2, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buf_3, i64 666, i64 23, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:5 %store_ln123 = store i6 0, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:6 %br_ln0 = br void %VITIS_LOOP_124_2

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
VITIS_LOOP_124_2:0 %j_1 = load i6 %j

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_124_2:1 %icmp_ln123 = icmp_eq  i6 %j_1, i6 50

]]></Node>
<StgValue><ssdm name="icmp_ln123"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
VITIS_LOOP_124_2:2 %add_ln123 = add i6 %j_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln123"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
VITIS_LOOP_124_2:3 %br_ln123 = br i1 %icmp_ln123, void %VITIS_LOOP_124_2.split, void %for.inc58.exitStub

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="6">
<![CDATA[
VITIS_LOOP_124_2.split:0 %zext_ln123 = zext i6 %j_1

]]></Node>
<StgValue><ssdm name="zext_ln123"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:1 %specpipeline_ln123 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3

]]></Node>
<StgValue><ssdm name="specpipeline_ln123"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:2 %speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln123"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:3 %specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_38

]]></Node>
<StgValue><ssdm name="specloopname_ln123"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:4 %buf_addr = getelementptr i32 %buf_r, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:5 %buf_1_addr = getelementptr i32 %buf_1, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="buf_1_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:6 %buf_2_addr = getelementptr i32 %buf_2, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="buf_2_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
VITIS_LOOP_124_2.split:7 %buf_3_addr = getelementptr i32 %buf_3, i64 0, i64 %zext_ln123

]]></Node>
<StgValue><ssdm name="buf_3_addr"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_124_2.split:8 %store_ln126 = store i32 4293967297, i6 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_124_2.split:9 %store_ln126 = store i32 4293967297, i6 %buf_1_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_124_2.split:10 %store_ln126 = store i32 4293967297, i6 %buf_2_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM_2P_LUTRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
VITIS_LOOP_124_2.split:11 %store_ln126 = store i32 4293967297, i6 %buf_3_addr

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:12 %store_ln123 = store i6 %add_ln123, i6 %j

]]></Node>
<StgValue><ssdm name="store_ln123"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
VITIS_LOOP_124_2.split:13 %br_ln123 = br void %VITIS_LOOP_124_2

]]></Node>
<StgValue><ssdm name="br_ln123"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln123" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0">
<![CDATA[
for.inc58.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="buf_3" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_3"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="buf_2" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_2"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="buf_1" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_1"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="buf_r" dir="1" iftype="1">
<core>RAM_2P_LUTRAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="j" fromId="40" toId="4">
</dataflow>
<dataflow id="43" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="42" toId="5">
</dataflow>
<dataflow id="44" from="buf_r" to="specmemcore_ln0" fromId="39" toId="5">
</dataflow>
<dataflow id="46" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="5">
</dataflow>
<dataflow id="48" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="5">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="5">
</dataflow>
<dataflow id="51" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="42" toId="6">
</dataflow>
<dataflow id="52" from="buf_1" to="specmemcore_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="42" toId="7">
</dataflow>
<dataflow id="57" from="buf_2" to="specmemcore_ln0" fromId="37" toId="7">
</dataflow>
<dataflow id="58" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="7">
</dataflow>
<dataflow id="60" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="7">
</dataflow>
<dataflow id="61" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="42" toId="8">
</dataflow>
<dataflow id="62" from="buf_3" to="specmemcore_ln0" fromId="36" toId="8">
</dataflow>
<dataflow id="63" from="StgValue_45" to="specmemcore_ln0" fromId="45" toId="8">
</dataflow>
<dataflow id="64" from="StgValue_47" to="specmemcore_ln0" fromId="47" toId="8">
</dataflow>
<dataflow id="65" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_66" to="store_ln123" fromId="66" toId="9">
</dataflow>
<dataflow id="68" from="j" to="store_ln123" fromId="4" toId="9">
</dataflow>
<dataflow id="69" from="j" to="j_1" fromId="4" toId="11">
</dataflow>
<dataflow id="70" from="j_1" to="icmp_ln123" fromId="11" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_71" to="icmp_ln123" fromId="71" toId="12">
</dataflow>
<dataflow id="73" from="j_1" to="add_ln123" fromId="11" toId="13">
</dataflow>
<dataflow id="75" from="StgValue_74" to="add_ln123" fromId="74" toId="13">
</dataflow>
<dataflow id="76" from="icmp_ln123" to="br_ln123" fromId="12" toId="14">
</dataflow>
<dataflow id="77" from="j_1" to="zext_ln123" fromId="11" toId="15">
</dataflow>
<dataflow id="79" from="_ssdm_op_SpecPipeline" to="specpipeline_ln123" fromId="78" toId="16">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specpipeline_ln123" fromId="80" toId="16">
</dataflow>
<dataflow id="83" from="StgValue_82" to="specpipeline_ln123" fromId="82" toId="16">
</dataflow>
<dataflow id="84" from="StgValue_82" to="specpipeline_ln123" fromId="82" toId="16">
</dataflow>
<dataflow id="85" from="StgValue_82" to="specpipeline_ln123" fromId="82" toId="16">
</dataflow>
<dataflow id="87" from="empty_3" to="specpipeline_ln123" fromId="86" toId="16">
</dataflow>
<dataflow id="89" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln123" fromId="88" toId="17">
</dataflow>
<dataflow id="91" from="StgValue_90" to="speclooptripcount_ln123" fromId="90" toId="17">
</dataflow>
<dataflow id="92" from="StgValue_90" to="speclooptripcount_ln123" fromId="90" toId="17">
</dataflow>
<dataflow id="93" from="StgValue_90" to="speclooptripcount_ln123" fromId="90" toId="17">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopName" to="specloopname_ln123" fromId="94" toId="18">
</dataflow>
<dataflow id="97" from="empty_38" to="specloopname_ln123" fromId="96" toId="18">
</dataflow>
<dataflow id="98" from="buf_r" to="buf_addr" fromId="39" toId="19">
</dataflow>
<dataflow id="100" from="StgValue_99" to="buf_addr" fromId="99" toId="19">
</dataflow>
<dataflow id="101" from="zext_ln123" to="buf_addr" fromId="15" toId="19">
</dataflow>
<dataflow id="102" from="buf_1" to="buf_1_addr" fromId="38" toId="20">
</dataflow>
<dataflow id="103" from="StgValue_99" to="buf_1_addr" fromId="99" toId="20">
</dataflow>
<dataflow id="104" from="zext_ln123" to="buf_1_addr" fromId="15" toId="20">
</dataflow>
<dataflow id="105" from="buf_2" to="buf_2_addr" fromId="37" toId="21">
</dataflow>
<dataflow id="106" from="StgValue_99" to="buf_2_addr" fromId="99" toId="21">
</dataflow>
<dataflow id="107" from="zext_ln123" to="buf_2_addr" fromId="15" toId="21">
</dataflow>
<dataflow id="108" from="buf_3" to="buf_3_addr" fromId="36" toId="22">
</dataflow>
<dataflow id="109" from="StgValue_99" to="buf_3_addr" fromId="99" toId="22">
</dataflow>
<dataflow id="110" from="zext_ln123" to="buf_3_addr" fromId="15" toId="22">
</dataflow>
<dataflow id="112" from="StgValue_111" to="store_ln126" fromId="111" toId="23">
</dataflow>
<dataflow id="113" from="buf_addr" to="store_ln126" fromId="19" toId="23">
</dataflow>
<dataflow id="114" from="StgValue_111" to="store_ln126" fromId="111" toId="24">
</dataflow>
<dataflow id="115" from="buf_1_addr" to="store_ln126" fromId="20" toId="24">
</dataflow>
<dataflow id="116" from="StgValue_111" to="store_ln126" fromId="111" toId="25">
</dataflow>
<dataflow id="117" from="buf_2_addr" to="store_ln126" fromId="21" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_111" to="store_ln126" fromId="111" toId="26">
</dataflow>
<dataflow id="119" from="buf_3_addr" to="store_ln126" fromId="22" toId="26">
</dataflow>
<dataflow id="120" from="add_ln123" to="store_ln123" fromId="13" toId="27">
</dataflow>
<dataflow id="121" from="j" to="store_ln123" fromId="4" toId="27">
</dataflow>
<dataflow id="122" from="icmp_ln123" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
