#-----------------------------------------------------------
# Vivado v2021.1 (64-bit)
# SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
# IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
# Start of session at: Sat Dec 11 22:40:32 2021
# Process ID: 46959
# Current directory: /home/lqx/IdeaProjects/AIE
# Command line: vivado
# Log file: /home/lqx/IdeaProjects/AIE/vivado.log
# Journal file: /home/lqx/IdeaProjects/AIE/vivado.jou
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
create_project Axi4WriteOnlyMasterTest /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [Common 17-14] Message 'IP_Flow 19-3899' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
create_bd_design "Axi4WriteOnlyMasterTestBD"
Wrote  : </home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd> 
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi4stream_vip:1.1 axi4stream_vip_0
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_vip:1.1 axi_vip_0
endgroup
set_property location {0.5 -132 -150} [get_bd_cells axi4stream_vip_0]
set_property location {2.5 612 -155} [get_bd_cells axi_vip_0]
add_files -norecurse /home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v
update_compile_order -fileset sources_1
create_bd_cell -type module -reference TestAxi4WriteOnlyMaster TestAxi4WriteOnlyMas_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_aximm' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'reset' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-8018] Clock interface clk has no prefix in its name to identify associated interfaces. The interfaces might be inferred incorrectly. It is advised to review ASSOCIATED_BUSIF value for this interface.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'interface_aximm'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'reset'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
set_property location {2 278 -166} [get_bd_cells TestAxi4WriteOnlyMas_0]
set_property location {1 -161 -338} [get_bd_cells axi4stream_vip_0]
set_property location {2.5 454 -358} [get_bd_cells axi_vip_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:util_vector_logic:2.0 util_vector_logic_0
endgroup
set_property location {3 399 -389} [get_bd_cells util_vector_logic_0]
set_property -dict [list CONFIG.C_SIZE {1} CONFIG.C_OPERATION {not} CONFIG.LOGO_FILE {data/sym_notgate.png}] [get_bd_cells util_vector_logic_0]
startgroup
create_bd_port -dir I -type clk -freq_hz 100000000 aclk
connect_bd_net [get_bd_pins /axi4stream_vip_0/aclk] [get_bd_ports aclk]
endgroup
startgroup
create_bd_port -dir I -type rst aresetn
connect_bd_net [get_bd_pins /axi4stream_vip_0/aresetn] [get_bd_ports aresetn]
endgroup
connect_bd_net [get_bd_ports aresetn] [get_bd_pins util_vector_logic_0/Op1]
connect_bd_net [get_bd_pins util_vector_logic_0/Res] [get_bd_pins TestAxi4WriteOnlyMas_0/reset]
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property -dict [list CONFIG.INTERFACE_MODE {MASTER}] [get_bd_cells axi4stream_vip_0]
endgroup
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
set_property -dict [list CONFIG.READ_WRITE_MODE.VALUE_SRC USER] [get_bd_cells axi_vip_0]
WARNING: AXI VIP is in passthrough mode and all user parameters are in propogate mode. Change of READ_WRITE_MODE will be ignored in validation
set_property -dict [list CONFIG.READ_WRITE_MODE {WRITE_ONLY} CONFIG.INTERFACE_MODE {SLAVE}] [get_bd_cells axi_vip_0]
set_property location {3 791 -219} [get_bd_cells axi_vip_0]
connect_bd_intf_net [get_bd_intf_pins axi_vip_0/S_AXI] [get_bd_intf_pins TestAxi4WriteOnlyMas_0/interface_aximm]
connect_bd_net [get_bd_ports aresetn] [get_bd_pins axi_vip_0/aresetn]
connect_bd_net [get_bd_ports aclk] [get_bd_pins axi_vip_0/aclk]
connect_bd_net [get_bd_pins TestAxi4WriteOnlyMas_0/fifoReady] [get_bd_pins axi4stream_vip_0/m_axis_tready]
WARNING: [BD 41-1306] The connection to interface pin </axi4stream_vip_0/m_axis_tready> is being overridden by the user with net <TestAxi4WriteOnlyMas_0_fifoReady>. This pin will not be connected as a part of interface connection <M_AXIS>.
connect_bd_net [get_bd_pins TestAxi4WriteOnlyMas_0/fifoValid] [get_bd_pins axi4stream_vip_0/m_axis_tvalid]
WARNING: [BD 41-1306] The connection to interface pin </axi4stream_vip_0/m_axis_tvalid> is being overridden by the user with net <axi4stream_vip_0_m_axis_tvalid>. This pin will not be connected as a part of interface connection <M_AXIS>.
connect_bd_net [get_bd_pins axi4stream_vip_0/m_axis_tdata] [get_bd_pins TestAxi4WriteOnlyMas_0/fifoPayload]
WARNING: [BD 41-1306] The connection to interface pin </axi4stream_vip_0/m_axis_tdata> is being overridden by the user with net <axi4stream_vip_0_m_axis_tdata>. This pin will not be connected as a part of interface connection <M_AXIS>.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
startgroup
set_property -dict [list CONFIG.TDATA_NUM_BYTES {4}] [get_bd_cells axi4stream_vip_0]
endgroup
connect_bd_net [get_bd_ports aclk] [get_bd_pins TestAxi4WriteOnlyMas_0/clk]
assign_bd_address
Slave segment '/axi_vip_0/S_AXI/Reg' is being assigned into address space '/TestAxi4WriteOnlyMas_0/interface_aximm' at <0x44A0_0000 [ 64K ]>.
validate_bd_design
set_property offset 0x00000000 [get_bd_addr_segs {TestAxi4WriteOnlyMas_0/interface_aximm/SEG_axi_vip_0_Reg}]
validate_bd_design
open_bd_design {/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd}
make_wrapper -files [get_files /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd] -top
INFO: [BD 41-1662] The design 'Axi4WriteOnlyMasterTestBD.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd> 
Wrote  : </home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/ui/bd_8a05511f.ui> 
VHDL Output written to : /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/synth/Axi4WriteOnlyMasterTestBD.v
VHDL Output written to : /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/sim/Axi4WriteOnlyMasterTestBD.v
VHDL Output written to : /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/hdl/Axi4WriteOnlyMasterTestBD_wrapper.v
add_files -norecurse /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/hdl/Axi4WriteOnlyMasterTestBD_wrapper.v
update_compile_order -fileset sources_1
file mkdir /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
close [ open /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv w ]
add_files -fileset sim_1 /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv
update_compile_order -fileset sim_1
set_property top Axi4WriteOnlyMasterSimTop [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top_lib xil_defaultlib [get_filesets sim_1]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sim_1
generate_target Simulation [get_files /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd]
INFO: [BD 41-1662] The design 'Axi4WriteOnlyMasterTestBD.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : </home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd> 
VHDL Output written to : /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/synth/Axi4WriteOnlyMasterTestBD.v
VHDL Output written to : /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/sim/Axi4WriteOnlyMasterTestBD.v
VHDL Output written to : /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/hdl/Axi4WriteOnlyMasterTestBD_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TestAxi4WriteOnlyMas_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
Exporting to file /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/hw_handoff/Axi4WriteOnlyMasterTestBD.hwh
Generated Block Design Tcl file /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/hw_handoff/Axi4WriteOnlyMasterTestBD_bd.tcl
Generated Hardware Definition File /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/synth/Axi4WriteOnlyMasterTestBD.hwdef
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd] -directory /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Axi4WriteOnlyMasterSimTop'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Axi4WriteOnlyMasterSimTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_10 -L axi_vip_v1_1_10 -L xilinx_vip -prj Axi4WriteOnlyMasterSimTop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestFifo2Axi4WriteOnlyMaster
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module TestAxi4WriteOnlyMaster
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0/sim/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0/sim/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_axi_vip_0_0/sim/Axi4WriteOnlyMasterTestBD_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_axi_vip_0_0/sim/Axi4WriteOnlyMasterTestBD_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0/sim/Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0/sim/Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/sim/Axi4WriteOnlyMasterTestBD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/hdl/Axi4WriteOnlyMasterTestBD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'axi4Stream_vip_pkg' is not declared [/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv:25]
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterSimTop
ERROR: [VRFC 10-2865] module 'Axi4WriteOnlyMasterSimTop' ignored due to previous errors [/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv:28]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Axi4WriteOnlyMasterSimTop'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Axi4WriteOnlyMasterSimTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_10 -L axi_vip_v1_1_10 -L xilinx_vip -prj Axi4WriteOnlyMasterSimTop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv" into library xil_defaultlib
ERROR: [VRFC 10-2989] 'Axi4WriteOnlyMasterTestBD_axi_vip_0_0_pkg' is not declared [/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv:23]
ERROR: [VRFC 10-2989] 'axi4Stream_vip_pkg' is not declared [/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv:25]
ERROR: [VRFC 10-2989] 'Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0_pkg' is not declared [/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv:26]
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterSimTop
ERROR: [VRFC 10-2865] module 'Axi4WriteOnlyMasterSimTop' ignored due to previous errors [/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv:28]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Axi4WriteOnlyMasterSimTop'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Axi4WriteOnlyMasterSimTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_10 -L axi_vip_v1_1_10 -L xilinx_vip -prj Axi4WriteOnlyMasterSimTop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterSimTop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xelab -wto b0efe9bf33be41c7824d268bda3e60c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4WriteOnlyMasterSimTop_behav xil_defaultlib.Axi4WriteOnlyMasterSimTop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto b0efe9bf33be41c7824d268bda3e60c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4WriteOnlyMasterSimTop_behav xil_defaultlib.Axi4WriteOnlyMasterSimTop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Axi4WriteOnlyMasterSimTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot Axi4WriteOnlyMasterSimTop_behav

****** Webtalk v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim/xsim.dir/Axi4WriteOnlyMasterSimTop_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Dec 11 23:16:07 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Axi4WriteOnlyMasterSimTop_behav -key {Behavioral:sim_1:Functional:Axi4WriteOnlyMasterSimTop} -tclbatch {Axi4WriteOnlyMasterSimTop.tcl} -protoinst "protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst for the following reason(s):
There are no instances of module "Axi4WriteOnlyMasterTestBD" in the design.

Time resolution is 1 ps
source Axi4WriteOnlyMasterSimTop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
WARNING: [Simtcl 6-168] No object found for the given pattern.
WARNING: [Add_Wave-1] No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console.
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Axi4WriteOnlyMasterSimTop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 10161.777 ; gain = 0.000 ; free physical = 21996 ; free virtual = 40650
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Axi4WriteOnlyMasterSimTop'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Axi4WriteOnlyMasterSimTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_10 -L axi_vip_v1_1_10 -L xilinx_vip -prj Axi4WriteOnlyMasterSimTop_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TestFifo2Axi4WriteOnlyMaster
INFO: [VRFC 10-311] analyzing module StreamFifo
INFO: [VRFC 10-311] analyzing module TestAxi4WriteOnlyMaster
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0/sim/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0/sim/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_axi_vip_0_0/sim/Axi4WriteOnlyMasterTestBD_axi_vip_0_0_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_axi_vip_0_0/sim/Axi4WriteOnlyMasterTestBD_axi_vip_0_0.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_axi_vip_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0/sim/Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/ip/Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0/sim/Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/bd/Axi4WriteOnlyMasterTestBD/sim/Axi4WriteOnlyMasterTestBD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.gen/sources_1/bd/Axi4WriteOnlyMasterTestBD/hdl/Axi4WriteOnlyMasterTestBD_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterTestBD_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterSimTop
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xelab -wto b0efe9bf33be41c7824d268bda3e60c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_10 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L util_vector_logic_v2_0_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4WriteOnlyMasterSimTop_behav xil_defaultlib.Axi4WriteOnlyMasterSimTop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto b0efe9bf33be41c7824d268bda3e60c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_10 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L util_vector_logic_v2_0_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4WriteOnlyMasterSimTop_behav xil_defaultlib.Axi4WriteOnlyMasterSimTop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v" Line 269. Module TestAxi4WriteOnlyMaster doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v" Line 269. Module TestAxi4WriteOnlyMaster doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.TestAxi4WriteOnlyMaster
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_TestAx...
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_10.axi4stream_vip_v1_1_10_top(C_AXI...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_axi4st...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=1,C_A...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_axi_vi...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_util_v...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_wrappe...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterSimTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot Axi4WriteOnlyMasterSimTop_behav
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 10169.535 ; gain = 0.000 ; free physical = 21980 ; free virtual = 40642
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Axi4WriteOnlyMasterSimTop_behav -key {Behavioral:sim_1:Functional:Axi4WriteOnlyMasterSimTop} -tclbatch {Axi4WriteOnlyMasterSimTop.tcl} -protoinst "protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i//TestAxi4WriteOnlyMas_0/interface_aximm
INFO: [Wavedata 42-564]   Found protocol instance at /Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i//axi_vip_0/S_AXI
Time resolution is 1 ps
source Axi4WriteOnlyMasterSimTop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Xilinx AXI4STREAM VIP Found at Path: Axi4WriteOnlyMasterSimTop.dut.Axi4WriteOnlyMasterTestBD_i.axi4stream_vip_0.inst
XilinxAXIVIP: Found at Path: Axi4WriteOnlyMasterSimTop.dut.Axi4WriteOnlyMasterTestBD_i.axi_vip_0.inst
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Axi4WriteOnlyMasterSimTop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 10169.535 ; gain = 0.000 ; free physical = 21939 ; free virtual = 40602
run all
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 10169.535 ; gain = 0.000 ; free physical = 21959 ; free virtual = 40622
close_sim
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Axi4WriteOnlyMasterSimTop'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Axi4WriteOnlyMasterSimTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_10 -L axi_vip_v1_1_10 -L xilinx_vip -prj Axi4WriteOnlyMasterSimTop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterSimTop
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xelab -wto b0efe9bf33be41c7824d268bda3e60c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_10 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L util_vector_logic_v2_0_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4WriteOnlyMasterSimTop_behav xil_defaultlib.Axi4WriteOnlyMasterSimTop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto b0efe9bf33be41c7824d268bda3e60c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_10 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L util_vector_logic_v2_0_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4WriteOnlyMasterSimTop_behav xil_defaultlib.Axi4WriteOnlyMasterSimTop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v" Line 269. Module TestAxi4WriteOnlyMaster doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v" Line 269. Module TestAxi4WriteOnlyMaster doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.TestAxi4WriteOnlyMaster
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_TestAx...
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_10.axi4stream_vip_v1_1_10_top(C_AXI...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_axi4st...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=1,C_A...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_axi_vi...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_util_v...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_wrappe...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterSimTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot Axi4WriteOnlyMasterSimTop_behav
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 10189.551 ; gain = 0.000 ; free physical = 21965 ; free virtual = 40628
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Axi4WriteOnlyMasterSimTop_behav -key {Behavioral:sim_1:Functional:Axi4WriteOnlyMasterSimTop} -tclbatch {Axi4WriteOnlyMasterSimTop.tcl} -protoinst "protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i//TestAxi4WriteOnlyMas_0/interface_aximm
INFO: [Wavedata 42-564]   Found protocol instance at /Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i//axi_vip_0/S_AXI
Time resolution is 1 ps
source Axi4WriteOnlyMasterSimTop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Xilinx AXI4STREAM VIP Found at Path: Axi4WriteOnlyMasterSimTop.dut.Axi4WriteOnlyMasterTestBD_i.axi4stream_vip_0.inst
XilinxAXIVIP: Found at Path: Axi4WriteOnlyMasterSimTop.dut.Axi4WriteOnlyMasterTestBD_i.axi_vip_0.inst
ERROR: 5 ns Axi4WriteOnlyMasterSimTop.dut.Axi4WriteOnlyMasterTestBD_i.axi_vip_0.inst.IF  : ARESET_N can't be X/Z after 1 cycle of clock. To downgrade, use <hierarchy_path to VIP>.IF.set_enable_xchecks_to_warn(), or filter using clr_enable_xchecks.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Axi4WriteOnlyMasterSimTop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 10189.551 ; gain = 0.000 ; free physical = 21958 ; free virtual = 40622
run all
close_sim
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'Axi4WriteOnlyMasterSimTop'
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from '/tools/Xilinx/Vivado/2021.1/tps/boost_1_72_0'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File '/tools/Xilinx/Vivado/2021.1/data/xsim/xsim.ini' copied to run dir:'/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'Axi4WriteOnlyMasterSimTop' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xvlog --incr --relax -L uvm -L axi4stream_vip_v1_1_10 -L axi_vip_v1_1_10 -L xilinx_vip -prj Axi4WriteOnlyMasterSimTop_vlog.prj
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sim_1/new/Axi4WriteOnlyMasterSimTop.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Axi4WriteOnlyMasterSimTop
Waiting for jobs to finish...
No pending jobs, compilation finished.
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
xelab -wto b0efe9bf33be41c7824d268bda3e60c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_10 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L util_vector_logic_v2_0_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4WriteOnlyMasterSimTop_behav xil_defaultlib.Axi4WriteOnlyMasterSimTop xil_defaultlib.glbl -log elaborate.log
Vivado Simulator v2021.1
Copyright 1986-1999, 2001-2021 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2021.1/bin/unwrapped/lnx64.o/xelab -wto b0efe9bf33be41c7824d268bda3e60c8 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axis_infrastructure_v1_1_0 -L axi4stream_vip_v1_1_10 -L axi_infrastructure_v1_1_0 -L axi_vip_v1_1_10 -L util_vector_logic_v2_0_1 -L uvm -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot Axi4WriteOnlyMasterSimTop_behav xil_defaultlib.Axi4WriteOnlyMasterSimTop xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "/home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v" Line 269. Module TestAxi4WriteOnlyMaster doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "/home/lqx/IdeaProjects/AIE/simWorkspace/TestFifo2Axi4WriteOnlyMaster/rtl/TestFifo2Axi4WriteOnlyMaster.v" Line 269. Module TestAxi4WriteOnlyMaster doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xilinx_vip.axi4stream_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package xilinx_vip.axi_vip_pkg
Compiling package std.std
Compiling module xil_defaultlib.TestAxi4WriteOnlyMaster
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_TestAx...
Compiling module xilinx_vip.axi4stream_vip_axi4streampc(DEST...
Compiling module xilinx_vip.axi4stream_vip_if(C_AXI4STREAM_S...
Compiling module axi4stream_vip_v1_1_10.axi4stream_vip_v1_1_10_top(C_AXI...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_axi4st...
Compiling module xilinx_vip.axi_vip_axi4pc(WDATA_WIDTH=32,RD...
Compiling module xilinx_vip.cb
Compiling module xilinx_vip.axi_vip_if(C_AXI_WID_WIDTH=1,C_A...
Compiling module axi_vip_v1_1_10.axi_vip_v1_1_10_top(C_AXI_INTERF...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_axi_vi...
Compiling module util_vector_logic_v2_0_1.util_vector_logic_v2_0_1_util_ve...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_util_v...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD
Compiling module xil_defaultlib.Axi4WriteOnlyMasterTestBD_wrappe...
Compiling module xil_defaultlib.Axi4WriteOnlyMasterSimTop
Compiling module xil_defaultlib.glbl
Built simulation snapshot Axi4WriteOnlyMasterSimTop_behav
run_program: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 10241.566 ; gain = 0.000 ; free physical = 21933 ; free virtual = 40599
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "Axi4WriteOnlyMasterSimTop_behav -key {Behavioral:sim_1:Functional:Axi4WriteOnlyMasterSimTop} -tclbatch {Axi4WriteOnlyMasterSimTop.tcl} -protoinst "protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/Axi4WriteOnlyMasterTestBD.protoinst
INFO: [Wavedata 42-564]   Found protocol instance at /Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i//TestAxi4WriteOnlyMas_0/interface_aximm
INFO: [Wavedata 42-564]   Found protocol instance at /Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i//axi_vip_0/S_AXI
Time resolution is 1 ps
source Axi4WriteOnlyMasterSimTop.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Xilinx AXI4STREAM VIP Found at Path: Axi4WriteOnlyMasterSimTop.dut.Axi4WriteOnlyMasterTestBD_i.axi4stream_vip_0.inst
XilinxAXIVIP: Found at Path: Axi4WriteOnlyMasterSimTop.dut.Axi4WriteOnlyMasterTestBD_i.axi_vip_0.inst

Time: 15 ns Started: 5 ns Scope: /Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i/axi_vip_0/inst/IF/PC File: /tools/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line:1344
Fatal: AXI4_ERRM_AWVALID_RESET: The earliest point after reset that a master is permitted to begin driving AWVALID HIGH is at a rising ACLK edge after ARESETn is HIGH. Spec: Figure A3-1.
Time: 15 ns  Iteration: 0  Process: /Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i/axi_vip_0/inst/IF/PC//Axi4WriteOnlyMasterSimTop/dut/Axi4WriteOnlyMasterTestBD_i/axi_vip_0/inst/IF/PC  Scope: Axi4WriteOnlyMasterSimTop.dut.Axi4WriteOnlyMasterTestBD_i.axi_vip_0.inst.IF.PC.arm_amba4_pc_msg_err  File: /tools/Xilinx/Vivado/2021.1/data/xilinx_vip/hdl/axi_vip_axi4pc.sv Line: 727
$finish called at time : 15 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'Axi4WriteOnlyMasterSimTop_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:18 ; elapsed = 00:00:09 . Memory (MB): peak = 10241.566 ; gain = 0.000 ; free physical = 21930 ; free virtual = 40594
run all
run: Time (s): cpu = 00:00:39 ; elapsed = 00:00:45 . Memory (MB): peak = 10241.566 ; gain = 0.000 ; free physical = 21862 ; free virtual = 40572
close_sim
Executing Axi4 End Of Simulation checks
INFO: [Simtcl 6-16] Simulation closed
generate_target all [get_files  /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd]
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi4stream_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block TestAxi4WriteOnlyMas_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
catch { config_ip_cache -export [get_ips -all Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0] }
catch { config_ip_cache -export [get_ips -all Axi4WriteOnlyMasterTestBD_axi_vip_0_0] }
catch { config_ip_cache -export [get_ips -all Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0] }
catch { config_ip_cache -export [get_ips -all Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0] }
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd]
launch_runs Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0_synth_1 Axi4WriteOnlyMasterTestBD_axi_vip_0_0_synth_1 Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0_synth_1 Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0_synth_1 -jobs 24
[Sun Dec 12 13:10:35 2021] Launched Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0_synth_1, Axi4WriteOnlyMasterTestBD_axi_vip_0_0_synth_1, Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0_synth_1, Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0_synth_1...
Run output will be captured here:
Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0_synth_1: /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.runs/Axi4WriteOnlyMasterTestBD_axi4stream_vip_0_0_synth_1/runme.log
Axi4WriteOnlyMasterTestBD_axi_vip_0_0_synth_1: /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.runs/Axi4WriteOnlyMasterTestBD_axi_vip_0_0_synth_1/runme.log
Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0_synth_1: /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.runs/Axi4WriteOnlyMasterTestBD_TestAxi4WriteOnlyMas_0_0_synth_1/runme.log
Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0_synth_1: /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.runs/Axi4WriteOnlyMasterTestBD_util_vector_logic_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:12 ; elapsed = 00:00:06 . Memory (MB): peak = 10241.566 ; gain = 0.000 ; free physical = 20235 ; free virtual = 38997
export_simulation -of_objects [get_files /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.srcs/sources_1/bd/Axi4WriteOnlyMasterTestBD/Axi4WriteOnlyMasterTestBD.bd] -directory /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/Axi4WriteOnlyMasterTest/Axi4WriteOnlyMasterTest.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.1 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.2 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.2/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at /tools/Xilinx/Vivado/2021.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
close_project
create_project project_1 /home/lqx/vivadoProject/project_1 -part xc7vx485tffg1157-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
WARNING: [IP_Flow 19-4331] Invalid usage of property - Setting enabled property is not allowed in procedure init_gui
create_ip -name axi_vip -vendor xilinx.com -library ip -version 1.1 -module_name axi_vip_0
set_property -dict [list CONFIG.READ_WRITE_MODE {WRITE_ONLY} CONFIG.INTERFACE_MODE {SLAVE} CONFIG.HAS_LOCK {0} CONFIG.HAS_RRESP {0}] [get_ips axi_vip_0]
generate_target {instantiation_template} [get_files /home/lqx/vivadoProject/project_1/project_1.srcs/sources_1/ip/axi_vip_0/axi_vip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'axi_vip_0'...
generate_target all [get_files  /home/lqx/vivadoProject/project_1/project_1.srcs/sources_1/ip/axi_vip_0/axi_vip_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'axi_vip_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'axi_vip_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'axi_vip_0'...
catch { config_ip_cache -export [get_ips -all axi_vip_0] }
export_ip_user_files -of_objects [get_files /home/lqx/vivadoProject/project_1/project_1.srcs/sources_1/ip/axi_vip_0/axi_vip_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /home/lqx/vivadoProject/project_1/project_1.srcs/sources_1/ip/axi_vip_0/axi_vip_0.xci]
launch_runs axi_vip_0_synth_1 -jobs 24
[Sun Dec 12 13:16:46 2021] Launched axi_vip_0_synth_1...
Run output will be captured here: /home/lqx/vivadoProject/project_1/project_1.runs/axi_vip_0_synth_1/runme.log
export_simulation -of_objects [get_files /home/lqx/vivadoProject/project_1/project_1.srcs/sources_1/ip/axi_vip_0/axi_vip_0.xci] -directory /home/lqx/vivadoProject/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir /home/lqx/vivadoProject/project_1/project_1.ip_user_files -ipstatic_source_dir /home/lqx/vivadoProject/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/lqx/vivadoProject/project_1/project_1.cache/compile_simlib/modelsim} {questa=/home/lqx/vivadoProject/project_1/project_1.cache/compile_simlib/questa} {ies=/home/lqx/vivadoProject/project_1/project_1.cache/compile_simlib/ies} {xcelium=/home/lqx/vivadoProject/project_1/project_1.cache/compile_simlib/xcelium} {vcs=/home/lqx/vivadoProject/project_1/project_1.cache/compile_simlib/vcs} {riviera=/home/lqx/vivadoProject/project_1/project_1.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
open_example_project -force -dir /home/lqx/vivadoProject [get_ips  axi_vip_0]
INFO: [IP_Flow 19-1686] Generating 'Examples' target for IP 'axi_vip_0'...
open_example_project: Time (s): cpu = 00:00:01 ; elapsed = 00:00:29 . Memory (MB): peak = 10241.566 ; gain = 0.000 ; free physical = 20410 ; free virtual = 39283
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 12 13:26:26 2021...
