--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml led_brightness.twx led_brightness.ncd -o
led_brightness.twr led_brightness.pcf -ucf led_brightness.ucf

Design file:              led_brightness.ncd
Physical constraint file: led_brightness.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
LED_enable  |    3.485(R)|      SLOW  |   -0.163(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
led_out<0>  |         7.840(R)|      SLOW  |         4.102(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<1>  |         7.870(R)|      SLOW  |         4.125(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<2>  |         7.806(R)|      SLOW  |         4.073(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<3>  |         7.474(R)|      SLOW  |         3.876(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<4>  |         7.645(R)|      SLOW  |         3.976(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<5>  |         7.284(R)|      SLOW  |         3.755(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<6>  |         7.480(R)|      SLOW  |         3.854(R)|      FAST  |clk_BUFGP         |   0.000|
led_out<7>  |         7.320(R)|      SLOW  |         3.774(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.577|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Wed Jul 12 15:06:53 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4573 MB



