#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Sun May 12 16:06:51 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
W: Flow-4058: The device information PGL12G-5FBG256 of IP 'C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.idf' is not the same as the current project.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/fifo_ctrl_hdmi.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/fifo_ctrl_hdmi.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/fifo_ctrl_hdmi.v(line number: 2)] Analyzing module fifo_ctrl_hdmi (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/fifo_ctrl_hdmi.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v(line number: 6)] Analyzing module hdmi_top_revised (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v(line number: 23)] Analyzing module iic_dri (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 22)] Analyzing module ms72xx_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v(line number: 22)] Analyzing module ms7200_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v(line number: 22)] Analyzing module ms7210_ctl (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v(line number: 33)] Analyzing module sync_vg_revised (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 8)] Analyzing module hdmi_test_revised (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 3)] Analyzing module asyn_fifo (library work)
W: Verilog-2010: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 39)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 143)] Analyzing module dual_port_sync (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v successfully.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_row.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_row.v
W: Verilog-2005: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_row.v(line number: 22)] Macro UD is redefined
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_row.v(line number: 24)] Analyzing module pattern_vg_row (library work)
W: Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_row.v(line number: 55)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_row.v(line number: 56)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -work work -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_row.v successfully.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v
I: Verilog-0002: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised} C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v successfully.
I: Module "hdmi_top_revised" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.390s wall, 0.000s user + 0.016s system = 0.016s CPU (1.1%)

Start rtl-elaborate.
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v(line number: 6)] Elaborating module hdmi_top_revised
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v(line number: 44)] Elaborating instance pll_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 232)] Elaborating instance u_pll_e3
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 119)] Net clkfb in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 122)] Net pfden in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 123)] Net clkout0_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 124)] Net clkout0_2pad_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 125)] Net clkout1_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 126)] Net clkout2_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 127)] Net clkout3_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 128)] Net clkout4_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 129)] Net clkout5_gate in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 130)] Net dyn_idiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 133)] Net dyn_odiv2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 134)] Net dyn_odiv3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 135)] Net dyn_odiv4 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 136)] Net dyn_fdiv in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 137)] Net dyn_duty0 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 138)] Net dyn_duty1 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 139)] Net dyn_duty2 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 140)] Net dyn_duty3 in pll(original module pll) does not have a driver, tie it to 0
W: Verilog-2021: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/prj_file_test/prj_audio_hdmi_revised/ipcore/pll/pll.v(line number: 141)] Net dyn_duty4 in pll(original module pll) does not have a driver, tie it to 0
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v(line number: 55)] Elaborating instance fifo_ctrl_inst1
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/fifo_ctrl_hdmi.v(line number: 2)] Elaborating module fifo_ctrl_hdmi
I: Module instance {hdmi_top_revised.fifo_ctrl_inst1} parameter value:
    Transform_Length = 32'b00000000000000000000000100000000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v(line number: 81)] Elaborating instance asyn_fifo_inst1
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 3)] Elaborating module asyn_fifo
I: Module instance {hdmi_top_revised.asyn_fifo_inst1} parameter value:
    DATA_WIDTH = 32'b00000000000000000000000000100000
    FIFO_DEPTH_WIDTH = 32'b00000000000000000000000000001010
W: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 40)] Lvalue in procedural assign is not memory, ignore it.
W: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 41)] Lvalue in procedural assign is not memory, ignore it.
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 127)] Elaborating instance m0
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 143)] Elaborating module dual_port_sync
I: Module instance {hdmi_top_revised.asyn_fifo_inst1.m0} parameter value:
    ADDR_WIDTH = 32'b00000000000000000000000000001010
    DATA_WIDTH = 32'b00000000000000000000000000100000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_top_revised.v(line number: 99)] Elaborating instance hdmi_test_revised_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 8)] Elaborating module hdmi_test_revised
I: Module instance {hdmi_top_revised.hdmi_test_revised_inst} parameter value:
    X_WIDTH = 4'b1100
    Y_WIDTH = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
    HV_OFFSET = 12'b000000000000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 65)] Elaborating instance ms72xx_ctl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 22)] Elaborating module ms72xx_ctl
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 76)] Elaborating instance ms7200_ctl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7200_ctl.v(line number: 22)] Elaborating module ms7200_ctl
I: Module instance {hdmi_top_revised.hdmi_test_revised_inst.ms72xx_ctl.ms7200_ctl} parameter value:
    IDLE = 7'b0000001
    CONECT = 7'b0000010
    INIT = 7'b0000100
    WAIT = 7'b0001000
    STA_RD = 7'b0010000
    SETING = 7'b0100000
    RD_BAK = 7'b1000000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 91)] Elaborating instance ms7210_ctl
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms7210_ctl.v(line number: 22)] Elaborating module ms7210_ctl
I: Module instance {hdmi_top_revised.hdmi_test_revised_inst.ms72xx_ctl.ms7210_ctl} parameter value:
    IDLE = 6'b000001
    CONECT = 6'b000010
    INIT = 6'b000100
    WAIT = 6'b001000
    SETING = 6'b010000
    STA_RD = 6'b100000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 129)] Elaborating instance iic_dri_rx
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_top_revised.hdmi_test_revised_inst.ms72xx_ctl.iic_dri_rx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/ms72xx_ctl.v(line number: 164)] Elaborating instance iic_dri_tx
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/iic_dri.v(line number: 23)] Elaborating module iic_dri
I: Module instance {hdmi_top_revised.hdmi_test_revised_inst.ms72xx_ctl.iic_dri_tx} parameter value:
    CLK_FRE = 27'b000100110001001011010000000
    IIC_FREQ = 20'b01100001101010000000
    T_WR = 10'b0000000001
    ADDR_BYTE = 2'b10
    LEN_WIDTH = 8'b00000011
    DATA_BYTE = 2'b01
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 107)] Elaborating instance sync_vg
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/sync_vg_revised.v(line number: 33)] Elaborating module sync_vg_revised
I: Module instance {hdmi_top_revised.hdmi_test_revised_inst.sync_vg} parameter value:
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    V_TOTAL = 12'b010001100101
    V_FP = 12'b000000000100
    V_BP = 12'b000000100100
    V_SYNC = 12'b000000000101
    V_ACT = 12'b010000111000
    H_TOTAL = 12'b100010011000
    H_FP = 12'b000001011000
    H_BP = 12'b000010010100
    H_SYNC = 12'b000000101100
    H_ACT = 12'b011110000000
I: Verilog-0004: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/hdmi_test_revised.v(line number: 129)] Elaborating instance pattern_vg_row_inst
I: Verilog-0003: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/hdmi_top/src/pattern_vg_row.v(line number: 24)] Elaborating module pattern_vg_row
I: Module instance {hdmi_top_revised.hdmi_test_revised_inst.pattern_vg_row_inst} parameter value:
    COCLOR_DEPP = 32'b00000000000000000000000000001000
    X_BITS = 4'b1100
    Y_BITS = 4'b1100
    H_ACT = 12'b011110000000
    V_ACT = 12'b010000111000
    fft_point = 9'b100000000
    RED = 24'b111111110000000000000000
    WHITE = 24'b111111111111111111111111
Executing : rtl-elaborate successfully. Time elapsed: 0.040s wall, 0.016s user + 0.016s system = 0.031s CPU (77.8%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.063s wall, 0.062s user + 0.000s system = 0.062s CPU (99.3%)

Start rtl-infer.
Start DFF-inference.
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[0]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_w'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 15)] Feedback mux created for signal 'data_count_r'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[10]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[9]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[8]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[7]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[6]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[5]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[4]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[3]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[2]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
W: Sdm-2014: Feedback mux created for signal 'r_ptr_sync[1]'. It is possible a async set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value. 
Executing : DFF-inference successfully.
I: Sdm-0001: [C:/Users/86151/Desktop/auido_fft_fir/audio_top/src/fft_top/asyn_fifo.v(line number: 160)] Found Ram ram, depth=1024, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.256s wall, 0.203s user + 0.047s system = 0.250s CPU (97.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.004s wall, 0.016s user + 0.000s system = 0.016s CPU (373.9%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.023s wall, 0.016s user + 0.000s system = 0.016s CPU (69.1%)

Start FSM inference.
I: FSM rd_state_fsm[1:0] inferred.
I: FSM wr_state_fsm[1:0] inferred.
I: FSM state_fsm[6:0] inferred.
I: FSM state_fsm[5:0] inferred.
I: FSM state_fsm[2:0] inferred.
Executing : FSM inference successfully. Time elapsed: 0.045s wall, 0.031s user + 0.016s system = 0.047s CPU (104.6%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N153_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N136_10 (bmsREDXOR).
I: Constant propagation done on N11_10 (bmsREDXOR).
I: Constant propagation done on N3_10 (bmsREDXOR).
I: Constant propagation done on N128_10 (bmsREDXOR).
I: Constant propagation done on N36 (bmsREDXOR).
I: Constant propagation done on N43 (bmsREDXOR).
I: Constant propagation done on N50 (bmsREDXOR).
I: Constant propagation done on N57 (bmsREDXOR).
I: Constant propagation done on N64 (bmsREDXOR).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.043s wall, 0.047s user + 0.000s system = 0.047s CPU (109.9%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:4s
Action compile: CPU time elapsed is 0h:0m:1s
Action compile: Process CPU time elapsed is 0h:0m:1s
Current time: Sun May 12 16:06:53 2024
Action compile: Peak memory pool usage is 142 MB
