CONFIG := scanchain
FPGA_DIR := ../../../fpga/tiny/frac_k6_N2_8x8
<<<<<<< HEAD
COMPILER := vcs
=======
COMPILER := iverilog
>>>>>>> 426e3b57ab1411fed0fdf1ed43ad9f46c71b1db2

include ../Makefile.in
