<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) N-2018.03L-SP1-1, Build 443R, Apr  1 2019
#install: C:\lscc\diamond\3.11_x64\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-LI6GKLP

# Thu Oct 24 00:57:33 2024

#Implementation: impl1


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
Synopsys HDL Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
Synopsys Verilog Compiler, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v" (library work)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\diamond\3.11_x64\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\alberto\Lattice\FPGARX\NCO.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\test.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\top.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v" (library work)
@I::"C:\Users\alberto\Lattice\FPGARX\CIC.v" (library work)
Verilog syntax check successful!
Options changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":1793:7:1793:10|Synthesizing module OSCH in library work.
Running optimization stage 1 on OSCH .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":1032:7:1032:9|Synthesizing module PUR in library work.
Running optimization stage 1 on PUR .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":563:7:563:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":1173:7:1173:10|Synthesizing module XOR2 in library work.
Running optimization stage 1 on XOR2 .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":1051:7:1051:14|Synthesizing module ROM16X1A in library work.
Running optimization stage 1 on ROM16X1A .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":43:7:43:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":187:7:187:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":723:7:723:11|Synthesizing module MUX21 in library work.
Running optimization stage 1 on MUX21 .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":138:7:138:12|Synthesizing module FADD2B in library work.
Running optimization stage 1 on FADD2B .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":1062:7:1062:15|Synthesizing module ROM256X1A in library work.
Running optimization stage 1 on ROM256X1A .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":1120:7:1120:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":1124:7:1124:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
@N: CG364 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v":8:7:8:12|Synthesizing module SinCos in library work.
Running optimization stage 1 on SinCos .......
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v":8:43:8:46|*Output Sine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v":8:49:8:54|*Output Cosine has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL168 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\SinCos.v":271:8:271:12|Removing instance INV_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@N: CG364 :"C:\Users\alberto\Lattice\FPGARX\NCO.v":13:7:13:13|Synthesizing module nco_sig in library work.
Running optimization stage 1 on nco_sig .......
@N: CG364 :"C:\Users\alberto\Lattice\FPGARX\CIC.v":23:7:23:9|Synthesizing module CIC in library work.

	width=32'b00000000000000000000000000111100
	decimation_ratio=32'b00000000000000000000000100000000
   Generated name = CIC_60s_256s
Running optimization stage 1 on CIC_60s_256s .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":797:7:797:9|Synthesizing module ND2 in library work.
Running optimization stage 1 on ND2 .......
@N: CG364 :"C:\lscc\diamond\3.11_x64\synpbase\lib\lucent\machxo2.v":684:7:684:11|Synthesizing module MULT2 in library work.
Running optimization stage 1 on MULT2 .......
@N: CG364 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v":8:7:8:16|Synthesizing module Multiplier in library work.
Running optimization stage 1 on Multiplier .......
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\impl1\source\Multiplier.v":8:53:8:58|*Output Result has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@N: CG364 :"C:\Users\alberto\Lattice\FPGARX\top.v":45:7:45:9|Synthesizing module top in library work.
@W: CG360 :"C:\Users\alberto\Lattice\FPGARX\top.v":76:5:76:12|Removing wire o_Rx_DV1, as there is no assignment to it.
Running optimization stage 1 on top .......
@W: CL318 :"C:\Users\alberto\Lattice\FPGARX\top.v":49:17:49:21|*Output MYLED has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Running optimization stage 2 on top .......
@N: CL189 :"C:\Users\alberto\Lattice\FPGARX\top.v":230:0:230:5|Register bit CICGain[2] is always 0.
@N: CL189 :"C:\Users\alberto\Lattice\FPGARX\top.v":230:0:230:5|Register bit CICGain[3] is always 0.
@N: CL189 :"C:\Users\alberto\Lattice\FPGARX\top.v":230:0:230:5|Register bit CICGain[4] is always 0.
@N: CL189 :"C:\Users\alberto\Lattice\FPGARX\top.v":230:0:230:5|Register bit CICGain[5] is always 0.
@N: CL189 :"C:\Users\alberto\Lattice\FPGARX\top.v":230:0:230:5|Register bit CICGain[6] is always 0.
@N: CL189 :"C:\Users\alberto\Lattice\FPGARX\top.v":230:0:230:5|Register bit CICGain[7] is always 0.
@W: CL279 :"C:\Users\alberto\Lattice\FPGARX\top.v":230:0:230:5|Pruning register bits 7 to 2 of CICGain[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL156 :"C:\Users\alberto\Lattice\FPGARX\top.v":76:5:76:12|*Input o_Rx_DV1 to expression [dff] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\Users\alberto\Lattice\FPGARX\top.v":47:12:47:22|Input i_Rx_Serial is unused.
Running optimization stage 2 on Multiplier .......
Running optimization stage 2 on MULT2 .......
Running optimization stage 2 on ND2 .......
Running optimization stage 2 on CIC_60s_256s .......
Running optimization stage 2 on nco_sig .......
Running optimization stage 2 on SinCos .......
Running optimization stage 2 on VLO .......
Running optimization stage 2 on VHI .......
Running optimization stage 2 on ROM256X1A .......
Running optimization stage 2 on FADD2B .......
Running optimization stage 2 on MUX21 .......
Running optimization stage 2 on FD1P3DX .......
Running optimization stage 2 on AND2 .......
Running optimization stage 2 on ROM16X1A .......
Running optimization stage 2 on XOR2 .......
Running optimization stage 2 on INV .......
Running optimization stage 2 on PUR .......
Running optimization stage 2 on OSCH .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
@L: C:\Users\alberto\Lattice\FPGARX\impl1\synwork\layer0.rt.csv


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 96MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 24 00:57:34 2024

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 24 00:57:34 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: C:\Users\alberto\Lattice\FPGARX\impl1\synwork\FPGARX_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 24 00:57:34 2024

###########################################################]

Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Database state : C:\Users\alberto\Lattice\FPGARX\impl1\synwork\|impl1
Synopsys Synopsys Netlist Linker, Version comp2018q2p1, Build 461R, Built Apr  1 2019 09:17:43

@N|Running in 64-bit mode
Options changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 24 00:57:36 2024

###########################################################]
Premap Report

# Thu Oct 24 00:57:36 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

Reading constraint file: C:\Users\alberto\Lattice\FPGARX\sdc1.fdc
@N: MF284 |Setting synthesis effort to medium for the design
@L: C:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1_scck.rpt 
Printing clock  summary report in "C:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1_scck.rpt" file 
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 113MB peak: 114MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 114MB peak: 116MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MH105 |UMR3 is only supported for HAPS-80.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_1 (in view: work.top(verilog)) on net MYLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_2 (in view: work.top(verilog)) on net MYLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_3 (in view: work.top(verilog)) on net MYLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_4 (in view: work.top(verilog)) on net MYLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance d_clk (in view: work.CIC_60s_256s_1(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance d_clk (in view: work.CIC_60s_256s_0(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":59:2:59:7|Removing sequential instance d_clk_tmp (in view: work.CIC_60s_256s_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":59:2:59:7|Removing sequential instance d_clk_tmp (in view: work.CIC_60s_256s_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
syn_allowed_resources : blockrams=26  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 145MB peak: 146MB)



Clock Summary
******************

          Start                          Requested     Requested     Clock        Clock                   Clock
Level     Clock                          Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------
0 -       System                         100.0 MHz     10.000        system       system_clkgroup         0    
                                                                                                               
0 -       osc_clk                        2.5 MHz       400.000       virtual      default_clkgroup        0    
                                                                                                               
0 -       top|osc_clk_inferred_clock     88.7 MHz      11.278        inferred     Inferred_clkgroup_0     2329 
===============================================================================================================



Clock Load Summary
***********************

                               Clock     Source                  Clock Pin                      Non-clock Pin     Non-clock Pin
Clock                          Load      Pin                     Seq Example                    Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------------------------------------
System                         0         -                       -                              -                 -            
                                                                                                                               
osc_clk                        0         -                       -                              -                 -            
                                                                                                                               
top|osc_clk_inferred_clock     2329      OSCH_inst.OSC(OSCH)     phase_inc_carrGen1[63:0].C     -                 -            
===============================================================================================================================

@W: MT529 :"c:\users\alberto\lattice\fpgarx\impl1\source\sincos.v":273:12:273:16|Found inferred clock top|osc_clk_inferred_clock which controls 2329 sequential elements including SinCos1.FF_52. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

0 non-gated/non-generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2329 clock pin(s) of sequential element(s)
0 instances converted, 2329 sequential instances remain driven by gated/generated clocks

======================================================= Gated/Generated Clocks ========================================================
Clock Tree ID     Driving Element     Drive Element Type     Unconverted Fanout     Sample Instance             Explanation            
---------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_1       OSCH_inst.OSC       OSCH                   2329                   phase_inc_carrGen[63:0]     Black box on clock path
=======================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 146MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 147MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 62MB peak: 147MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 24 00:57:37 2024

###########################################################]
Map & Optimize Report

# Thu Oct 24 00:57:37 2024


Copyright (C) 1994-2018 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: N-2018.03L-SP1-1
Install: C:\lscc\diamond\3.11_x64\synpbase
OS: Windows 6.2

Hostname: DESKTOP-LI6GKLP

Implementation : impl1
Synopsys Lattice Technology Mapper, Version maplat2018q2p1, Build 055R, Built Apr  3 2019 09:51:54


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF284 |Setting synthesis effort to medium for the design
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 112MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 114MB)

@N: MF284 |Setting synthesis effort to medium for the design


Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)

@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_1 (in view: work.top(verilog)) on net MYLED[5] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_2 (in view: work.top(verilog)) on net MYLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_3 (in view: work.top(verilog)) on net MYLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_4 (in view: work.top(verilog)) on net MYLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@W: BN132 :"c:\users\alberto\lattice\fpgarx\top.v":230:0:230:5|Removing sequential instance phase_inc_carrGen1[63:0] because it is equivalent to instance phase_inc_carrGen[63:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 144MB peak: 146MB)

@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Sin.d_out[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[19] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[19] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[18] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[18] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[17] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[17] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[16] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[16] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[15] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[15] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[14] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[14] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[13] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[13] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[12] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[12] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[10] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[10] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[9] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[9] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[8] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[8] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[7] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[7] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[6] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[6] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[5] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[5] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[4] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[4] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[3] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[3] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[2] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[2] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[1] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[1] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d_out[0] (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Boundary register CIC1Cos.d_out[0] (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"c:\users\alberto\lattice\fpgarx\top.v":230:0:230:5|Removing sequential instance o_Rx_Byte[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\top.v":230:0:230:5|Removing sequential instance o_Rx_Byte[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\top.v":230:0:230:5|Removing sequential instance o_Rx_Byte[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\top.v":230:0:230:5|Removing sequential instance o_Rx_Byte[4] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\top.v":230:0:230:5|Removing sequential instance o_Rx_Byte[3] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\top.v":230:0:230:5|Removing sequential instance o_Rx_Byte[2] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[30] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[29] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[28] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[27] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[26] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[25] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[24] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[23] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[22] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[21] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[20] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[19] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[18] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[17] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[16] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[15] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[14] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[13] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[12] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[11] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[10] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[9] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[8] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Sin.d10[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[42] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[41] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[40] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[39] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[38] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[37] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[36] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[35] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[34] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[33] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[32] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[31] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\users\alberto\lattice\fpgarx\cic.v":94:2:94:7|Removing sequential instance CIC1Cos.d10[30] (in view: work.top(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log C:\Users\alberto\Lattice\FPGARX\impl1\synlog\FPGARX_impl1_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 148MB peak: 149MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 149MB peak: 149MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 155MB peak: 157MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 155MB peak: 157MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 154MB peak: 157MB)


Finished preparing to map (Real Time elapsed 0h:00m:09s; CPU Time elapsed 0h:00m:09s; Memory used current: 154MB peak: 157MB)


Finished technology mapping (Real Time elapsed 0h:00m:10s; CPU Time elapsed 0h:00m:10s; Memory used current: 153MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:10s		     0.20ns		  38 /      1838
   2		0h:00m:10s		     0.20ns		  38 /      1838

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:11s; CPU Time elapsed 0h:00m:10s; Memory used current: 153MB peak: 157MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_obuft_2_.un1[0] (in view: work.top(verilog)) on net MYLED[2] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_obuft_3_.un1[0] (in view: work.top(verilog)) on net MYLED[3] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_obuft_4_.un1[0] (in view: work.top(verilog)) on net MYLED[4] (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\users\alberto\lattice\fpgarx\top.v":49:17:49:21|Tristate driver MYLED_obuft_5_.un1[0] (in view: work.top(verilog)) on net MYLED[5] (in view: work.top(verilog)) has its enable tied to GND.

Finished restoring hierarchy (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 154MB peak: 157MB)


Start Writing Netlists (Real Time elapsed 0h:00m:13s; CPU Time elapsed 0h:00m:12s; Memory used current: 111MB peak: 157MB)

Writing Analyst data base C:\Users\alberto\Lattice\FPGARX\impl1\synwork\FPGARX_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:14s; CPU Time elapsed 0h:00m:13s; Memory used current: 148MB peak: 157MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: C:\Users\alberto\Lattice\FPGARX\impl1\FPGARX_impl1.edi
N-2018.03L-SP1-1
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:15s; CPU Time elapsed 0h:00m:14s; Memory used current: 153MB peak: 157MB)


Start final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 154MB peak: 157MB)

@W: MT246 :"c:\users\alberto\lattice\fpgarx\impl1\source\multiplier.v":285:8:285:13|Blackbox ND2 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT420 |Found inferred clock top|osc_clk_inferred_clock with period 11.28ns. Please declare a user-defined clock on net osc_clk.


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 24 00:57:53 2024
#


Top view:               top
Requested Frequency:    2.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    C:\Users\alberto\Lattice\FPGARX\sdc1.fdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 0.200

                               Requested     Estimated     Requested     Estimated               Clock        Clock              
Starting Clock                 Frequency     Frequency     Period        Period        Slack     Type         Group              
---------------------------------------------------------------------------------------------------------------------------------
osc_clk                        2.5 MHz       NA            400.000       NA            NA        virtual      default_clkgroup   
top|osc_clk_inferred_clock     88.7 MHz      117.8 MHz     11.278        8.488         2.790     inferred     Inferred_clkgroup_0
System                         100.0 MHz     384.4 MHz     10.000        2.602         7.398     system       system_clkgroup    
=================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                  |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------
Starting                    Ending                      |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------
System                      System                      |  10.000      7.398  |  No paths    -      |  No paths    -      |  No paths    -    
System                      top|osc_clk_inferred_clock  |  11.278      0.200  |  No paths    -      |  No paths    -      |  No paths    -    
top|osc_clk_inferred_clock  System                      |  11.278      6.001  |  No paths    -      |  No paths    -      |  No paths    -    
top|osc_clk_inferred_clock  top|osc_clk_inferred_clock  |  11.278      2.790  |  No paths    -      |  No paths    -      |  No paths    -    
==============================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|osc_clk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                  Starting                                                    Arrival          
Instance          Reference                      Type        Pin     Net      Time        Slack
                  Clock                                                                        
-----------------------------------------------------------------------------------------------
CIC1Sin.d1[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d1_1     1.148       2.790
CIC1Cos.d1[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d1_1     1.148       2.790
CIC1Cos.d2[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d2_1     1.148       2.790
CIC1Sin.d2[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d2_1     1.148       2.790
CIC1Sin.d3[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d3_1     1.148       2.790
CIC1Cos.d3[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d3_1     1.148       2.790
CIC1Sin.d4[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d4_1     1.148       2.790
CIC1Cos.d4[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d4_1     1.148       2.790
CIC1Sin.d5[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d5_1     1.108       2.830
CIC1Cos.d5[0]     top|osc_clk_inferred_clock     FD1S3AX     Q       d5_1     1.108       2.830
===============================================================================================


Ending Points with Worst Slack
******************************

                   Starting                                                        Required          
Instance           Reference                      Type        Pin     Net          Time         Slack
                   Clock                                                                             
-----------------------------------------------------------------------------------------------------
CIC1Sin.d1[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d1_1[59]     11.172       2.790
CIC1Cos.d1[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d1_1[59]     11.172       2.790
CIC1Cos.d2[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d2_1[59]     11.172       2.790
CIC1Sin.d2[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d2_1[59]     11.172       2.790
CIC1Sin.d3[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d3_1[59]     11.172       2.790
CIC1Cos.d3[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d3_1[59]     11.172       2.790
CIC1Sin.d4[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d4_1[59]     11.172       2.790
CIC1Cos.d4[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d4_1[59]     11.172       2.790
CIC1Sin.d5[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d5_1[59]     11.172       2.790
CIC1Cos.d5[59]     top|osc_clk_inferred_clock     FD1S3AX     D       d5_1[59]     11.172       2.790
=====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.278
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.172

    - Propagation time:                      8.383
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 2.790

    Number of logic level(s):                31
    Starting point:                          CIC1Sin.d1[0] / Q
    Ending point:                            CIC1Sin.d1[59] / D
    The start point is clocked by            top|osc_clk_inferred_clock [rising] on pin CK
    The end   point is clocked by            top|osc_clk_inferred_clock [rising] on pin CK

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                      Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
CIC1Sin.d1[0]             FD1S3AX     Q        Out     1.148     1.148       -         
d1_1                      Net         -        -       -         -           4         
CIC1Sin.d1_1_cry_0_0      CCU2D       A1       In      0.000     1.148       -         
CIC1Sin.d1_1_cry_0_0      CCU2D       COUT     Out     1.544     2.692       -         
d1_1_cry_0                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_1_0      CCU2D       CIN      In      0.000     2.692       -         
CIC1Sin.d1_1_cry_1_0      CCU2D       COUT     Out     0.143     2.835       -         
d1_1_cry_2                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_3_0      CCU2D       CIN      In      0.000     2.835       -         
CIC1Sin.d1_1_cry_3_0      CCU2D       COUT     Out     0.143     2.978       -         
d1_1_cry_4                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_5_0      CCU2D       CIN      In      0.000     2.978       -         
CIC1Sin.d1_1_cry_5_0      CCU2D       COUT     Out     0.143     3.121       -         
d1_1_cry_6                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_7_0      CCU2D       CIN      In      0.000     3.121       -         
CIC1Sin.d1_1_cry_7_0      CCU2D       COUT     Out     0.143     3.264       -         
d1_1_cry_8                Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_9_0      CCU2D       CIN      In      0.000     3.264       -         
CIC1Sin.d1_1_cry_9_0      CCU2D       COUT     Out     0.143     3.406       -         
d1_1_cry_10               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_11_0     CCU2D       CIN      In      0.000     3.406       -         
CIC1Sin.d1_1_cry_11_0     CCU2D       COUT     Out     0.143     3.549       -         
d1_1_cry_12               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_13_0     CCU2D       CIN      In      0.000     3.549       -         
CIC1Sin.d1_1_cry_13_0     CCU2D       COUT     Out     0.143     3.692       -         
d1_1_cry_14               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_15_0     CCU2D       CIN      In      0.000     3.692       -         
CIC1Sin.d1_1_cry_15_0     CCU2D       COUT     Out     0.143     3.835       -         
d1_1_cry_16               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_17_0     CCU2D       CIN      In      0.000     3.835       -         
CIC1Sin.d1_1_cry_17_0     CCU2D       COUT     Out     0.143     3.978       -         
d1_1_cry_18               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_19_0     CCU2D       CIN      In      0.000     3.978       -         
CIC1Sin.d1_1_cry_19_0     CCU2D       COUT     Out     0.143     4.120       -         
d1_1_cry_20               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_21_0     CCU2D       CIN      In      0.000     4.120       -         
CIC1Sin.d1_1_cry_21_0     CCU2D       COUT     Out     0.143     4.263       -         
d1_1_cry_22               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_23_0     CCU2D       CIN      In      0.000     4.263       -         
CIC1Sin.d1_1_cry_23_0     CCU2D       COUT     Out     0.143     4.406       -         
d1_1_cry_24               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_25_0     CCU2D       CIN      In      0.000     4.406       -         
CIC1Sin.d1_1_cry_25_0     CCU2D       COUT     Out     0.143     4.549       -         
d1_1_cry_26               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_27_0     CCU2D       CIN      In      0.000     4.549       -         
CIC1Sin.d1_1_cry_27_0     CCU2D       COUT     Out     0.143     4.691       -         
d1_1_cry_28               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_29_0     CCU2D       CIN      In      0.000     4.691       -         
CIC1Sin.d1_1_cry_29_0     CCU2D       COUT     Out     0.143     4.834       -         
d1_1_cry_30               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_31_0     CCU2D       CIN      In      0.000     4.834       -         
CIC1Sin.d1_1_cry_31_0     CCU2D       COUT     Out     0.143     4.977       -         
d1_1_cry_32               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_33_0     CCU2D       CIN      In      0.000     4.977       -         
CIC1Sin.d1_1_cry_33_0     CCU2D       COUT     Out     0.143     5.120       -         
d1_1_cry_34               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_35_0     CCU2D       CIN      In      0.000     5.120       -         
CIC1Sin.d1_1_cry_35_0     CCU2D       COUT     Out     0.143     5.263       -         
d1_1_cry_36               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_37_0     CCU2D       CIN      In      0.000     5.263       -         
CIC1Sin.d1_1_cry_37_0     CCU2D       COUT     Out     0.143     5.405       -         
d1_1_cry_38               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_39_0     CCU2D       CIN      In      0.000     5.405       -         
CIC1Sin.d1_1_cry_39_0     CCU2D       COUT     Out     0.143     5.548       -         
d1_1_cry_40               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_41_0     CCU2D       CIN      In      0.000     5.548       -         
CIC1Sin.d1_1_cry_41_0     CCU2D       COUT     Out     0.143     5.691       -         
d1_1_cry_42               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_43_0     CCU2D       CIN      In      0.000     5.691       -         
CIC1Sin.d1_1_cry_43_0     CCU2D       COUT     Out     0.143     5.834       -         
d1_1_cry_44               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_45_0     CCU2D       CIN      In      0.000     5.834       -         
CIC1Sin.d1_1_cry_45_0     CCU2D       COUT     Out     0.143     5.977       -         
d1_1_cry_46               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_47_0     CCU2D       CIN      In      0.000     5.977       -         
CIC1Sin.d1_1_cry_47_0     CCU2D       COUT     Out     0.143     6.120       -         
d1_1_cry_48               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_49_0     CCU2D       CIN      In      0.000     6.120       -         
CIC1Sin.d1_1_cry_49_0     CCU2D       COUT     Out     0.143     6.262       -         
d1_1_cry_50               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_51_0     CCU2D       CIN      In      0.000     6.262       -         
CIC1Sin.d1_1_cry_51_0     CCU2D       COUT     Out     0.143     6.405       -         
d1_1_cry_52               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_53_0     CCU2D       CIN      In      0.000     6.405       -         
CIC1Sin.d1_1_cry_53_0     CCU2D       COUT     Out     0.143     6.548       -         
d1_1_cry_54               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_55_0     CCU2D       CIN      In      0.000     6.548       -         
CIC1Sin.d1_1_cry_55_0     CCU2D       COUT     Out     0.143     6.691       -         
d1_1_cry_56               Net         -        -       -         -           1         
CIC1Sin.d1_1_cry_57_0     CCU2D       CIN      In      0.000     6.691       -         
CIC1Sin.d1_1_cry_57_0     CCU2D       COUT     Out     0.143     6.833       -         
d1_1_cry_58               Net         -        -       -         -           1         
CIC1Sin.d1_1_s_59_0       CCU2D       CIN      In      0.000     6.833       -         
CIC1Sin.d1_1_s_59_0       CCU2D       S0       Out     1.549     8.383       -         
d1_1[59]                  Net         -        -       -         -           1         
CIC1Sin.d1[59]            FD1S3AX     D        In      0.000     8.383       -         
=======================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                                Arrival          
Instance                         Reference     Type      Pin     Net                     Time        Slack
                                 Clock                                                                    
----------------------------------------------------------------------------------------------------------
MixerQ.Multiplier_0_mult_0_4     System        MULT2     CO      mfco                    0.000       0.200
MixerI.Multiplier_0_mult_0_4     System        MULT2     CO      mfco                    0.000       0.200
MixerQ.Multiplier_0_mult_2_4     System        MULT2     CO      mfco_1                  0.000       0.343
MixerI.Multiplier_0_mult_2_4     System        MULT2     CO      mfco_1                  0.000       0.343
MixerQ.AND2_t19                  System        AND2      Z       Multiplier_0_pp_1_2     0.000       1.035
MixerI.AND2_t19                  System        AND2      Z       Multiplier_0_pp_1_2     0.000       1.035
MixerI.Multiplier_0_mult_0_0     System        MULT2     P1      Multiplier_0_pp_0_2     0.000       1.035
MixerQ.Multiplier_0_mult_0_0     System        MULT2     P1      Multiplier_0_pp_0_2     0.000       1.035
MixerQ.Multiplier_0_mult_0_1     System        MULT2     P0      Multiplier_0_pp_0_3     0.000       1.178
MixerI.Multiplier_0_mult_0_1     System        MULT2     P0      Multiplier_0_pp_0_3     0.000       1.178
==========================================================================================================


Ending Points with Worst Slack
******************************

                Starting                                        Required          
Instance        Reference     Type        Pin     Net           Time         Slack
                Clock                                                             
----------------------------------------------------------------------------------
MixerQ.FF_0     System        FD1P3DX     D       rego_o_19     11.172       0.200
MixerI.FF_0     System        FD1P3DX     D       rego_o_19     11.172       0.200
MixerQ.FF_1     System        FD1P3DX     D       rego_o_18     11.172       0.343
MixerI.FF_1     System        FD1P3DX     D       rego_o_18     11.172       0.343
MixerQ.FF_2     System        FD1P3DX     D       rego_o_17     11.172       0.343
MixerI.FF_2     System        FD1P3DX     D       rego_o_17     11.172       0.343
MixerI.FF_3     System        FD1P3DX     D       rego_o_16     11.172       1.320
MixerQ.FF_3     System        FD1P3DX     D       rego_o_16     11.172       1.320
MixerI.FF_4     System        FD1P3DX     D       rego_o_15     11.172       1.320
MixerQ.FF_4     System        FD1P3DX     D       rego_o_15     11.172       1.320
==================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.278
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.172

    - Propagation time:                      10.972
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (critical) :                     0.200

    Number of logic level(s):                8
    Starting point:                          MixerQ.Multiplier_0_mult_0_4 / CO
    Ending point:                            MixerQ.FF_0 / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            top|osc_clk_inferred_clock [rising] on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                              Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
MixerQ.Multiplier_0_mult_0_4      MULT2       CO       Out     0.000     0.000       -         
mfco                              Net         -        -       -         -           1         
MixerQ.Multiplier_0_Cadd_0_5      FADD2B      CI       In      0.000     0.000       -         
MixerQ.Multiplier_0_Cadd_0_5      FADD2B      S0       Out     1.549     1.549       -         
Multiplier_0_pp_0_11              Net         -        -       -         -           1         
MixerQ.Multiplier_0_add_0_6       FADD2B      A0       In      0.000     1.549       -         
MixerQ.Multiplier_0_add_0_6       FADD2B      COUT     Out     1.544     3.094       -         
co_Multiplier_0_0_6               Net         -        -       -         -           1         
MixerQ.Multiplier_0_add_0_7       FADD2B      CI       In      0.000     3.094       -         
MixerQ.Multiplier_0_add_0_7       FADD2B      S1       Out     1.549     4.643       -         
s_Multiplier_0_0_14               Net         -        -       -         -           1         
MixerQ.Multiplier_0_add_2_6       FADD2B      A1       In      0.000     4.643       -         
MixerQ.Multiplier_0_add_2_6       FADD2B      COUT     Out     1.544     6.187       -         
co_Multiplier_0_2_6               Net         -        -       -         -           1         
MixerQ.Multiplier_0_add_2_7       FADD2B      CI       In      0.000     6.187       -         
MixerQ.Multiplier_0_add_2_7       FADD2B      S1       Out     1.549     7.736       -         
s_Multiplier_0_2_16               Net         -        -       -         -           1         
MixerQ.t_Multiplier_0_add_3_5     FADD2B      A1       In      0.000     7.736       -         
MixerQ.t_Multiplier_0_add_3_5     FADD2B      COUT     Out     1.544     9.280       -         
co_t_Multiplier_0_3_5             Net         -        -       -         -           1         
MixerQ.t_Multiplier_0_add_3_6     FADD2B      CI       In      0.000     9.280       -         
MixerQ.t_Multiplier_0_add_3_6     FADD2B      COUT     Out     0.143     9.423       -         
co_t_Multiplier_0_3_6             Net         -        -       -         -           1         
MixerQ.t_Multiplier_0_add_3_7     FADD2B      CI       In      0.000     9.423       -         
MixerQ.t_Multiplier_0_add_3_7     FADD2B      S0       Out     1.549     10.972      -         
rego_o_19                         Net         -        -       -         -           1         
MixerQ.FF_0                       FD1P3DX     D        In      0.000     10.972      -         
===============================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 154MB peak: 157MB)


Finished timing report (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 154MB peak: 157MB)

---------------------------------------
Resource Usage Report
Part: lcmxo2_7000he-4

Register bits: 1971 of 6864 (29%)
PIC Latch:       0
I/O cells:       19


Details:
AND2:           11
CCU2D:          638
FADD2B:         90
FD1P3AX:        1202
FD1P3DX:        133
FD1S3AX:        632
FD1S3IX:        2
FSUB2B:         11
GSR:            1
IB:             10
INV:            9
MULT2:          50
MUX21:          48
ND2:            36
OB:             5
OBZ:            4
OFS1P3DX:       2
ORCALUT4:       36
OSCH:           1
PUR:            1
ROM16X1A:       3
ROM256X1A:      20
VHI:            6
VLO:            6
XOR2:           1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:15s; Memory used current: 36MB peak: 157MB)

Process took 0h:00m:16s realtime, 0h:00m:15s cputime
# Thu Oct 24 00:57:54 2024

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
