#! /home/shay/a/ece270/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1556-g542da1166)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/home/shay/a/ece270/lib/ivl/system.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/vhdl_sys.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/vhdl_textio.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/v2005_math.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/va_math.vpi";
:vpi_module "/home/shay/a/ece270/lib/ivl/v2009.vpi";
S_0x55ad6cad4260 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x55ad6cad3e90 .scope module, "t04_datapath_tb" "t04_datapath_tb" 3 3;
 .timescale -9 -12;
v0x55ad6cb5dd10_0 .var "clk", 0 0;
v0x55ad6cb5ddd0_0 .var "d_ack", 0 0;
v0x55ad6cb5de90_0 .net "final_address", 31 0, v0x55ad6cb5b170_0;  1 drivers
v0x55ad6cb5df80_0 .var "i_ack", 0 0;
v0x55ad6cb5e020_0 .var "instruction", 31 0;
v0x55ad6cb5e160_0 .net "mem_store", 31 0, v0x55ad6cb5b770_0;  1 drivers
v0x55ad6cb5e250_0 .var "memload", 31 0;
v0x55ad6cb5e2f0_0 .var "rst", 0 0;
E_0x55ad6c97bc30 .event posedge, v0x55ad6cb593c0_0;
S_0x55ad6caeffd0 .scope autotask, "apply_instr" "apply_instr" 3 30, 3 30 0, S_0x55ad6cad3e90;
 .timescale -9 -12;
v0x55ad6c9b14f0_0 .var "instr", 31 0;
v0x55ad6cb49d30_0 .var/2u "is_loadstore", 0 0;
v0x55ad6cb370b0_0 .var/str "label";
v0x55ad6cb37150_0 .var "load_val", 31 0;
TD_t04_datapath_tb.apply_instr ;
    %vpi_call/w 3 31 "$display", "\012[Cycle %0t] --- %s ---", $time, v0x55ad6cb370b0_0 {0 0 0};
    %vpi_call/w 3 32 "$display", "  PC    = %0d", v0x55ad6cb5c8a0_0 {0 0 0};
    %load/vec4 v0x55ad6c9b14f0_0;
    %store/vec4 v0x55ad6cb5e020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb5df80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5df80_0, 0, 1;
    %load/vec4 v0x55ad6cb49d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb5ddd0_0, 0, 1;
    %load/vec4 v0x55ad6cb37150_0;
    %store/vec4 v0x55ad6cb5e250_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5ddd0_0, 0, 1;
T_0.0 ;
    %delay 10000, 0;
    %vpi_call/w 3 47 "$display", "  RegD  = x%0d", v0x55ad6cb5ce60_0 {0 0 0};
    %vpi_call/w 3 48 "$display", "  WB    = %0d", v0x55ad6cb5db30_0 {0 0 0};
    %vpi_call/w 3 49 "$display", "  Freeze= %0b", v0x55ad6cb5c0c0_0 {0 0 0};
    %vpi_call/w 3 50 "$display", "is branch taken from pc_module = %0d", v0x55ad6cb59000_0 {0 0 0};
    %vpi_call/w 3 51 "$display", "ALU output of branch condition = %0d", v0x55ad6ca2f310_0 {0 0 0};
    %vpi_call/w 3 52 "$display", "sub result = %0d", v0x55ad6ca38470_0 {0 0 0};
    %vpi_call/w 3 53 "$display", "src A = %0d", v0x55ad6ca382f0_0 {0 0 0};
    %vpi_call/w 3 54 "$display", "src B = %0d", v0x55ad6ca383b0_0 {0 0 0};
    %vpi_call/w 3 55 "$display", "ALU SOURCE = %0d", v0x55ad6cb5bba0_0 {0 0 0};
    %vpi_call/w 3 56 "$display", "reg1 coming from control= %0d", v0x55ad6cb5cc40_0 {0 0 0};
    %vpi_call/w 3 57 "$display", "reg2 coming from control = %0d", v0x55ad6cb5cd50_0 {0 0 0};
    %vpi_call/w 3 58 "$display", "reg1 coming from regFile= %0d", v0x55ad6cb5d960_0 {0 0 0};
    %vpi_call/w 3 59 "$display", "reg2 coming from regFile = %0d", v0x55ad6cb5da20_0 {0 0 0};
    %vpi_call/w 3 60 "$display", "imm = %0d", v0x55ad6c990550_0 {0 0 0};
    %vpi_call/w 3 61 "$display", "immediate from PC = %0d", v0x55ad6cb59460_0 {0 0 0};
    %vpi_call/w 3 62 "$display", "  PC    = %0d", v0x55ad6cb5c8a0_0 {0 0 0};
    %vpi_call/w 3 63 "$display", " NEXT PC    = %0d", v0x55ad6cb59500_0 {0 0 0};
    %end;
S_0x55ad6caf0800 .scope autotask, "check_pc" "check_pc" 3 66, 3 66 0, S_0x55ad6cad3e90;
 .timescale -9 -12;
v0x55ad6cacb240_0 .var "expected_pc", 31 0;
v0x55ad6cacb2e0_0 .var/str "label";
TD_t04_datapath_tb.check_pc ;
    %load/vec4 v0x55ad6cb5c8a0_0;
    %load/vec4 v0x55ad6cacb240_0;
    %cmp/ne;
    %jmp/0xz  T_1.2, 6;
    %vpi_call/w 3 68 "$display", "  [FAIL] %s: PC = %0d (expected %0d)", v0x55ad6cacb2e0_0, v0x55ad6cb5c8a0_0, v0x55ad6cacb240_0 {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call/w 3 70 "$display", "  [PASS] %s: PC = %0d", v0x55ad6cacb2e0_0, v0x55ad6cb5c8a0_0 {0 0 0};
T_1.3 ;
    %end;
S_0x55ad6caed080 .scope module, "dut" "t04_datapath" 3 15, 4 1 0, S_0x55ad6cad3e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_ack";
    .port_info 3 /INPUT 1 "d_ack";
    .port_info 4 /INPUT 32 "instruction";
    .port_info 5 /INPUT 32 "memload";
    .port_info 6 /OUTPUT 32 "final_address";
    .port_info 7 /OUTPUT 32 "mem_store";
    .port_info 8 /OUTPUT 1 "MemRead_O";
    .port_info 9 /OUTPUT 1 "MemWrite_O";
L_0x55ad6c9afcf0 .functor OR 1, v0x55ad6c97dea0_0, v0x55ad6c990690_0, C4<0>, C4<0>;
L_0x55ad6cb87300 .functor BUFZ 32, v0x55ad6ca2f230_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ad6cb87450 .functor OR 1, v0x55ad6c9905f0_0, v0x55ad6c990690_0, C4<0>, C4<0>;
L_0x55ad6cb877d0 .functor BUFZ 1, v0x55ad6c990750_0, C4<0>, C4<0>, C4<0>;
L_0x55ad6cb87840 .functor BUFZ 1, v0x55ad6c9abb60_0, C4<0>, C4<0>, C4<0>;
v0x55ad6cb5bba0_0 .net "ALUSrc", 0 0, v0x55ad6c97dea0_0;  1 drivers
v0x55ad6cb5bc60_0 .net "ALU_control", 0 0, v0x55ad6c97df80_0;  1 drivers
v0x55ad6cb5bd50_0 .net "ALU_input_B", 31 0, L_0x55ad6cb6ef40;  1 drivers
v0x55ad6cb5bdf0_0 .net "ALU_result", 31 0, v0x55ad6ca2f230_0;  1 drivers
v0x55ad6cb5be90_0 .net "Branch", 0 0, v0x55ad6c97e170_0;  1 drivers
v0x55ad6cb5bfd0_0 .net "BranchConditionFlag", 0 0, v0x55ad6ca2f310_0;  1 drivers
v0x55ad6cb5c0c0_0 .net "Freeze", 0 0, v0x55ad6cb5b210_0;  1 drivers
v0x55ad6cb5c1b0_0 .net "Imm", 31 0, v0x55ad6c990550_0;  1 drivers
v0x55ad6cb5c2a0_0 .net "Jal", 0 0, v0x55ad6c9905f0_0;  1 drivers
v0x55ad6cb5c3d0_0 .net "Jalr", 0 0, v0x55ad6c990690_0;  1 drivers
v0x55ad6cb5c4c0_0 .net "MemRead", 0 0, v0x55ad6c990750_0;  1 drivers
v0x55ad6cb5c5b0_0 .net "MemRead_O", 0 0, L_0x55ad6cb877d0;  1 drivers
v0x55ad6cb5c670_0 .net "MemToReg", 0 0, v0x55ad6c9908a0_0;  1 drivers
v0x55ad6cb5c710_0 .net "MemWrite", 0 0, v0x55ad6c9abb60_0;  1 drivers
v0x55ad6cb5c800_0 .net "MemWrite_O", 0 0, L_0x55ad6cb87840;  1 drivers
v0x55ad6cb5c8a0_0 .net "PC", 31 0, v0x55ad6cb59280_0;  1 drivers
v0x55ad6cb5c9b0_0 .net "PC_Jalr", 31 0, L_0x55ad6cb87300;  1 drivers
v0x55ad6cb5cb80_0 .net "PC_plus4", 31 0, L_0x55ad6cb6e430;  1 drivers
v0x55ad6cb5cc40_0 .net "Reg1", 4 0, L_0x55ad6cb6ec80;  1 drivers
v0x55ad6cb5cd50_0 .net "Reg2", 4 0, L_0x55ad6cb6edb0;  1 drivers
v0x55ad6cb5ce60_0 .net "RegD", 4 0, L_0x55ad6cb6ebe0;  1 drivers
v0x55ad6cb5cf70_0 .net "RegWrite", 0 0, v0x55ad6c9abec0_0;  1 drivers
L_0x7fcb157ca018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x55ad6cb5d060_0 .net/2u *"_ivl_0", 31 0, L_0x7fcb157ca018;  1 drivers
v0x55ad6cb5d140_0 .net *"_ivl_11", 0 0, L_0x55ad6cb87450;  1 drivers
v0x55ad6cb5d200_0 .net *"_ivl_5", 0 0, L_0x55ad6c9afcf0;  1 drivers
v0x55ad6cb5d2c0_0 .net "clk", 0 0, v0x55ad6cb5dd10_0;  1 drivers
v0x55ad6cb5d360_0 .net "d_ack", 0 0, v0x55ad6cb5ddd0_0;  1 drivers
v0x55ad6cb5d400_0 .net "final_address", 31 0, v0x55ad6cb5b170_0;  alias, 1 drivers
v0x55ad6cb5d4a0_0 .net "i_ack", 0 0, v0x55ad6cb5df80_0;  1 drivers
v0x55ad6cb5d540_0 .net "instruction", 31 0, v0x55ad6cb5e020_0;  1 drivers
v0x55ad6cb5d5e0_0 .net "instruction_out", 31 0, v0x55ad6cb5b4c0_0;  1 drivers
v0x55ad6cb5d680_0 .net "mem_store", 31 0, v0x55ad6cb5b770_0;  alias, 1 drivers
v0x55ad6cb5d720_0 .net "memload", 31 0, v0x55ad6cb5e250_0;  1 drivers
v0x55ad6cb5d7e0_0 .net "result_or_pc4", 31 0, L_0x55ad6cb87550;  1 drivers
v0x55ad6cb5d8c0_0 .net "rst", 0 0, v0x55ad6cb5e2f0_0;  1 drivers
v0x55ad6cb5d960_0 .net "src_A", 31 0, L_0x55ad6cb36f90;  1 drivers
v0x55ad6cb5da20_0 .net "src_B", 31 0, L_0x55ad6cacb120;  1 drivers
v0x55ad6cb5db30_0 .net "write_back_data", 31 0, L_0x55ad6cb875f0;  1 drivers
L_0x55ad6cb6e430 .arith/sum 32, v0x55ad6cb59280_0, L_0x7fcb157ca018;
L_0x55ad6cb6ef40 .functor MUXZ 32, L_0x55ad6cacb120, v0x55ad6c990550_0, L_0x55ad6c9afcf0, C4<>;
L_0x55ad6cb87550 .functor MUXZ 32, v0x55ad6ca2f230_0, L_0x55ad6cb6e430, L_0x55ad6cb87450, C4<>;
L_0x55ad6cb875f0 .functor MUXZ 32, L_0x55ad6cb87550, v0x55ad6cb5e250_0, v0x55ad6c9908a0_0, C4<>;
S_0x55ad6caed8b0 .scope module, "alu" "t04_ALU" 4 73, 5 1 0, S_0x55ad6caed080;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "src_A";
    .port_info 1 /INPUT 32 "src_B";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "ALU_control";
    .port_info 4 /OUTPUT 32 "ALU_result";
    .port_info 5 /OUTPUT 1 "BranchConditionFlag";
L_0x55ad6cb87290 .functor NOT 32, L_0x55ad6cb6ef40, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ad6ca2f150_0 .net "ALU_control", 0 0, v0x55ad6c97df80_0;  alias, 1 drivers
v0x55ad6ca2f230_0 .var "ALU_result", 31 0;
v0x55ad6ca2f310_0 .var "BranchConditionFlag", 0 0;
v0x55ad6ca2f3b0_0 .net "funct3", 2 0, L_0x55ad6cb6f070;  1 drivers
v0x55ad6ca2f490_0 .net "funct7", 6 0, L_0x55ad6cb6f110;  1 drivers
v0x55ad6ca38130_0 .net "instruction", 31 0, v0x55ad6cb5b4c0_0;  alias, 1 drivers
v0x55ad6ca38210_0 .net "opcode", 6 0, L_0x55ad6cb6f1b0;  1 drivers
v0x55ad6ca382f0_0 .net "src_A", 31 0, L_0x55ad6cb36f90;  alias, 1 drivers
v0x55ad6ca383b0_0 .net "src_B", 31 0, L_0x55ad6cb6ef40;  alias, 1 drivers
v0x55ad6ca38470_0 .net "sub_result", 31 0, L_0x55ad6cb868e0;  1 drivers
E_0x55ad6cb57a30/0 .event anyedge, v0x55ad6ca2f150_0, v0x55ad6ca41fa0_0, v0x55ad6ca2f3b0_0, v0x55ad6ca41fa0_0;
E_0x55ad6cb57a30/1 .event anyedge, v0x55ad6ca17a60_0, v0x55ad6ca383b0_0, v0x55ad6ca38210_0, v0x55ad6ca2f490_0;
E_0x55ad6cb57a30/2 .event anyedge, v0x55ad6ca383b0_0;
E_0x55ad6cb57a30 .event/or E_0x55ad6cb57a30/0, E_0x55ad6cb57a30/1, E_0x55ad6cb57a30/2;
L_0x55ad6cb6f070 .part v0x55ad6cb5b4c0_0, 12, 3;
L_0x55ad6cb6f110 .part v0x55ad6cb5b4c0_0, 25, 7;
L_0x55ad6cb6f1b0 .part v0x55ad6cb5b4c0_0, 0, 7;
S_0x55ad6caea130 .scope module, "subtractor" "t04_fa32" 5 17, 6 1 0, S_0x55ad6caed8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 1 "Cin";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 32 "S";
v0x55ad6ca17a60_0 .net "A", 31 0, L_0x55ad6cb36f90;  alias, 1 drivers
v0x55ad6ca41c90_0 .net "B", 31 0, L_0x55ad6cb87290;  1 drivers
v0x55ad6ca41d70_0 .net "C", 30 0, L_0x55ad6cb847e0;  1 drivers
L_0x7fcb157ca2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x55ad6ca41e30_0 .net "Cin", 0 0, L_0x7fcb157ca2e8;  1 drivers
v0x55ad6ca41f00_0 .net "Cout", 0 0, L_0x55ad6cb85490;  1 drivers
v0x55ad6ca41fa0_0 .net "S", 31 0, L_0x55ad6cb868e0;  alias, 1 drivers
L_0x55ad6cb6f680 .part L_0x55ad6cb36f90, 0, 1;
L_0x55ad6cb6f7b0 .part L_0x55ad6cb87290, 0, 1;
L_0x55ad6cb6fe50 .part L_0x55ad6cb847e0, 0, 1;
L_0x55ad6cb6ff80 .part L_0x55ad6cb36f90, 1, 1;
L_0x55ad6cb700e0 .part L_0x55ad6cb87290, 1, 1;
L_0x55ad6cb707a0 .part L_0x55ad6cb847e0, 1, 1;
L_0x55ad6cb70910 .part L_0x55ad6cb36f90, 2, 1;
L_0x55ad6cb70a40 .part L_0x55ad6cb87290, 2, 1;
L_0x55ad6cb71120 .part L_0x55ad6cb847e0, 2, 1;
L_0x55ad6cb71250 .part L_0x55ad6cb36f90, 3, 1;
L_0x55ad6cb714f0 .part L_0x55ad6cb87290, 3, 1;
L_0x55ad6cb71a90 .part L_0x55ad6cb847e0, 3, 1;
L_0x55ad6cb71cc0 .part L_0x55ad6cb36f90, 4, 1;
L_0x55ad6cb71df0 .part L_0x55ad6cb87290, 4, 1;
L_0x55ad6cb723f0 .part L_0x55ad6cb847e0, 4, 1;
L_0x55ad6cb72520 .part L_0x55ad6cb36f90, 5, 1;
L_0x55ad6cb726e0 .part L_0x55ad6cb87290, 5, 1;
L_0x55ad6cb72d20 .part L_0x55ad6cb847e0, 5, 1;
L_0x55ad6cb72ef0 .part L_0x55ad6cb36f90, 6, 1;
L_0x55ad6cb72f90 .part L_0x55ad6cb87290, 6, 1;
L_0x55ad6cb72e50 .part L_0x55ad6cb847e0, 6, 1;
L_0x55ad6cb73740 .part L_0x55ad6cb36f90, 7, 1;
L_0x55ad6cb73930 .part L_0x55ad6cb87290, 7, 1;
L_0x55ad6cb740b0 .part L_0x55ad6cb847e0, 7, 1;
L_0x55ad6cb74330 .part L_0x55ad6cb36f90, 8, 1;
L_0x55ad6cb743d0 .part L_0x55ad6cb87290, 8, 1;
L_0x55ad6cb74af0 .part L_0x55ad6cb847e0, 8, 1;
L_0x55ad6cb74c20 .part L_0x55ad6cb36f90, 9, 1;
L_0x55ad6cb74e40 .part L_0x55ad6cb87290, 9, 1;
L_0x55ad6cb754b0 .part L_0x55ad6cb847e0, 9, 1;
L_0x55ad6cb756e0 .part L_0x55ad6cb36f90, 10, 1;
L_0x55ad6cb75810 .part L_0x55ad6cb87290, 10, 1;
L_0x55ad6cb75f60 .part L_0x55ad6cb847e0, 10, 1;
L_0x55ad6cb76090 .part L_0x55ad6cb36f90, 11, 1;
L_0x55ad6cb764f0 .part L_0x55ad6cb87290, 11, 1;
L_0x55ad6cb76b60 .part L_0x55ad6cb847e0, 11, 1;
L_0x55ad6cb763d0 .part L_0x55ad6cb36f90, 12, 1;
L_0x55ad6cb76e50 .part L_0x55ad6cb87290, 12, 1;
L_0x55ad6cb77560 .part L_0x55ad6cb847e0, 12, 1;
L_0x55ad6cb77690 .part L_0x55ad6cb36f90, 13, 1;
L_0x55ad6cb77910 .part L_0x55ad6cb87290, 13, 1;
L_0x55ad6cb77f80 .part L_0x55ad6cb847e0, 13, 1;
L_0x55ad6cb78210 .part L_0x55ad6cb36f90, 14, 1;
L_0x55ad6cb78340 .part L_0x55ad6cb87290, 14, 1;
L_0x55ad6cb78b20 .part L_0x55ad6cb847e0, 14, 1;
L_0x55ad6cb78c50 .part L_0x55ad6cb36f90, 15, 1;
L_0x55ad6cb78f00 .part L_0x55ad6cb87290, 15, 1;
L_0x55ad6cb79750 .part L_0x55ad6cb847e0, 15, 1;
L_0x55ad6cb79c20 .part L_0x55ad6cb36f90, 16, 1;
L_0x55ad6cb79d50 .part L_0x55ad6cb87290, 16, 1;
L_0x55ad6cb7a560 .part L_0x55ad6cb847e0, 16, 1;
L_0x55ad6cb7a690 .part L_0x55ad6cb36f90, 17, 1;
L_0x55ad6cb7a970 .part L_0x55ad6cb87290, 17, 1;
L_0x55ad6cb7afe0 .part L_0x55ad6cb847e0, 17, 1;
L_0x55ad6cb7b2d0 .part L_0x55ad6cb36f90, 18, 1;
L_0x55ad6cb7b400 .part L_0x55ad6cb87290, 18, 1;
L_0x55ad6cb7bc10 .part L_0x55ad6cb847e0, 18, 1;
L_0x55ad6cb7bd40 .part L_0x55ad6cb36f90, 19, 1;
L_0x55ad6cb7c050 .part L_0x55ad6cb87290, 19, 1;
L_0x55ad6cb7c6c0 .part L_0x55ad6cb847e0, 19, 1;
L_0x55ad6cb7c9e0 .part L_0x55ad6cb36f90, 20, 1;
L_0x55ad6cb7cb10 .part L_0x55ad6cb87290, 20, 1;
L_0x55ad6cb7d350 .part L_0x55ad6cb847e0, 20, 1;
L_0x55ad6cb7d480 .part L_0x55ad6cb36f90, 21, 1;
L_0x55ad6cb7d7c0 .part L_0x55ad6cb87290, 21, 1;
L_0x55ad6cb7de00 .part L_0x55ad6cb847e0, 21, 1;
L_0x55ad6cb7e150 .part L_0x55ad6cb36f90, 22, 1;
L_0x55ad6cb7e280 .part L_0x55ad6cb87290, 22, 1;
L_0x55ad6cb7eaf0 .part L_0x55ad6cb847e0, 22, 1;
L_0x55ad6cb7ec20 .part L_0x55ad6cb36f90, 23, 1;
L_0x55ad6cb7ef90 .part L_0x55ad6cb87290, 23, 1;
L_0x55ad6cb7f510 .part L_0x55ad6cb847e0, 23, 1;
L_0x55ad6cb7f890 .part L_0x55ad6cb36f90, 24, 1;
L_0x55ad6cb7f9c0 .part L_0x55ad6cb87290, 24, 1;
L_0x55ad6cb80240 .part L_0x55ad6cb847e0, 24, 1;
L_0x55ad6cb80370 .part L_0x55ad6cb36f90, 25, 1;
L_0x55ad6cb80710 .part L_0x55ad6cb87290, 25, 1;
L_0x55ad6cb80ce0 .part L_0x55ad6cb847e0, 25, 1;
L_0x55ad6cb81090 .part L_0x55ad6cb36f90, 26, 1;
L_0x55ad6cb811c0 .part L_0x55ad6cb87290, 26, 1;
L_0x55ad6cb81a20 .part L_0x55ad6cb847e0, 26, 1;
L_0x55ad6cb81b50 .part L_0x55ad6cb36f90, 27, 1;
L_0x55ad6cb81f20 .part L_0x55ad6cb87290, 27, 1;
L_0x55ad6cb824f0 .part L_0x55ad6cb847e0, 27, 1;
L_0x55ad6cb828d0 .part L_0x55ad6cb36f90, 28, 1;
L_0x55ad6cb82a00 .part L_0x55ad6cb87290, 28, 1;
L_0x55ad6cb83290 .part L_0x55ad6cb847e0, 28, 1;
L_0x55ad6cb833c0 .part L_0x55ad6cb36f90, 29, 1;
L_0x55ad6cb837c0 .part L_0x55ad6cb87290, 29, 1;
L_0x55ad6cb83e80 .part L_0x55ad6cb847e0, 29, 1;
L_0x55ad6cb84290 .part L_0x55ad6cb36f90, 30, 1;
L_0x55ad6cb843c0 .part L_0x55ad6cb87290, 30, 1;
LS_0x55ad6cb847e0_0_0 .concat8 [ 1 1 1 1], L_0x55ad6cb6f400, L_0x55ad6cb6fbd0, L_0x55ad6cb70520, L_0x55ad6cb70ea0;
LS_0x55ad6cb847e0_0_4 .concat8 [ 1 1 1 1], L_0x55ad6cb71810, L_0x55ad6cb72170, L_0x55ad6cb72aa0, L_0x55ad6cb73430;
LS_0x55ad6cb847e0_0_8 .concat8 [ 1 1 1 1], L_0x55ad6cb73e30, L_0x55ad6cb74870, L_0x55ad6cb75230, L_0x55ad6cb75ce0;
LS_0x55ad6cb847e0_0_12 .concat8 [ 1 1 1 1], L_0x55ad6cb768e0, L_0x55ad6cb772e0, L_0x55ad6cb77d00, L_0x55ad6cb788a0;
LS_0x55ad6cb847e0_0_16 .concat8 [ 1 1 1 1], L_0x55ad6cb794d0, L_0x55ad6cb7a2e0, L_0x55ad6cb7ad60, L_0x55ad6cb7b990;
LS_0x55ad6cb847e0_0_20 .concat8 [ 1 1 1 1], L_0x55ad6cb7c440, L_0x55ad6cb7d0d0, L_0x55ad6cb7db80, L_0x55ad6cb7e870;
LS_0x55ad6cb847e0_0_24 .concat8 [ 1 1 1 1], L_0x55ad6cb7f2d0, L_0x55ad6cb80000, L_0x55ad6cb80aa0, L_0x55ad6cb817e0;
LS_0x55ad6cb847e0_0_28 .concat8 [ 1 1 1 0], L_0x55ad6cb822b0, L_0x55ad6cb83050, L_0x55ad6cb83c40;
LS_0x55ad6cb847e0_1_0 .concat8 [ 4 4 4 4], LS_0x55ad6cb847e0_0_0, LS_0x55ad6cb847e0_0_4, LS_0x55ad6cb847e0_0_8, LS_0x55ad6cb847e0_0_12;
LS_0x55ad6cb847e0_1_4 .concat8 [ 4 4 4 3], LS_0x55ad6cb847e0_0_16, LS_0x55ad6cb847e0_0_20, LS_0x55ad6cb847e0_0_24, LS_0x55ad6cb847e0_0_28;
L_0x55ad6cb847e0 .concat8 [ 16 15 0 0], LS_0x55ad6cb847e0_1_0, LS_0x55ad6cb847e0_1_4;
L_0x55ad6cb85720 .part L_0x55ad6cb847e0, 30, 1;
L_0x55ad6cb85f60 .part L_0x55ad6cb36f90, 31, 1;
L_0x55ad6cb86090 .part L_0x55ad6cb87290, 31, 1;
LS_0x55ad6cb868e0_0_0 .concat8 [ 1 1 1 1], L_0x55ad6cb6f5c0, L_0x55ad6cb6fd90, L_0x55ad6cb706e0, L_0x55ad6cb71060;
LS_0x55ad6cb868e0_0_4 .concat8 [ 1 1 1 1], L_0x55ad6cb719d0, L_0x55ad6cb72330, L_0x55ad6cb72c60, L_0x55ad6cb735f0;
LS_0x55ad6cb868e0_0_8 .concat8 [ 1 1 1 1], L_0x55ad6cb73ff0, L_0x55ad6cb74a30, L_0x55ad6cb753f0, L_0x55ad6cb75ea0;
LS_0x55ad6cb868e0_0_12 .concat8 [ 1 1 1 1], L_0x55ad6cb76aa0, L_0x55ad6cb774a0, L_0x55ad6cb77ec0, L_0x55ad6cb78a60;
LS_0x55ad6cb868e0_0_16 .concat8 [ 1 1 1 1], L_0x55ad6cb79690, L_0x55ad6cb7a4a0, L_0x55ad6cb7af20, L_0x55ad6cb7bb50;
LS_0x55ad6cb868e0_0_20 .concat8 [ 1 1 1 1], L_0x55ad6cb7c600, L_0x55ad6cb7d290, L_0x55ad6cb7dd40, L_0x55ad6cb7ea30;
LS_0x55ad6cb868e0_0_24 .concat8 [ 1 1 1 1], L_0x55ad6cb7f450, L_0x55ad6cb80180, L_0x55ad6cb80c20, L_0x55ad6cb81960;
LS_0x55ad6cb868e0_0_28 .concat8 [ 1 1 1 1], L_0x55ad6cb82430, L_0x55ad6cb831d0, L_0x55ad6cb83dc0, L_0x55ad6cb85660;
LS_0x55ad6cb868e0_1_0 .concat8 [ 4 4 4 4], LS_0x55ad6cb868e0_0_0, LS_0x55ad6cb868e0_0_4, LS_0x55ad6cb868e0_0_8, LS_0x55ad6cb868e0_0_12;
LS_0x55ad6cb868e0_1_4 .concat8 [ 4 4 4 4], LS_0x55ad6cb868e0_0_16, LS_0x55ad6cb868e0_0_20, LS_0x55ad6cb868e0_0_24, LS_0x55ad6cb868e0_0_28;
L_0x55ad6cb868e0 .concat8 [ 16 16 0 0], LS_0x55ad6cb868e0_1_0, LS_0x55ad6cb868e0_1_4;
S_0x55ad6caea960 .scope module, "fa0" "t04_fa" 6 11, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6ca24660 .functor AND 1, L_0x55ad6cb6f680, L_0x55ad6cb6f7b0, C4<1>, C4<1>;
L_0x55ad6c9f6300 .functor AND 1, L_0x7fcb157ca2e8, L_0x55ad6cb6f680, C4<1>, C4<1>;
L_0x55ad6cb3fc70 .functor OR 1, L_0x55ad6ca24660, L_0x55ad6c9f6300, C4<0>, C4<0>;
L_0x55ad6cb3fce0 .functor AND 1, L_0x7fcb157ca2e8, L_0x55ad6cb6f7b0, C4<1>, C4<1>;
L_0x55ad6cb6f400 .functor OR 1, L_0x55ad6cb3fc70, L_0x55ad6cb3fce0, C4<0>, C4<0>;
L_0x55ad6cb6f510 .functor XOR 1, L_0x55ad6cb6f680, L_0x55ad6cb6f7b0, C4<0>, C4<0>;
L_0x55ad6cb6f5c0 .functor XOR 1, L_0x55ad6cb6f510, L_0x7fcb157ca2e8, C4<0>, C4<0>;
v0x55ad6cacdc60_0 .net "A", 0 0, L_0x55ad6cb6f680;  1 drivers
v0x55ad6cacd720_0 .net "B", 0 0, L_0x55ad6cb6f7b0;  1 drivers
v0x55ad6caccff0_0 .net "Cin", 0 0, L_0x7fcb157ca2e8;  alias, 1 drivers
v0x55ad6cacd090_0 .net "Cout", 0 0, L_0x55ad6cb6f400;  1 drivers
v0x55ad6caccbe0_0 .net "S", 0 0, L_0x55ad6cb6f5c0;  1 drivers
v0x55ad6cacb7d0_0 .net *"_ivl_0", 0 0, L_0x55ad6ca24660;  1 drivers
v0x55ad6cad4630_0 .net *"_ivl_10", 0 0, L_0x55ad6cb6f510;  1 drivers
v0x55ad6caf3e80_0 .net *"_ivl_2", 0 0, L_0x55ad6c9f6300;  1 drivers
v0x55ad6caf1c00_0 .net *"_ivl_4", 0 0, L_0x55ad6cb3fc70;  1 drivers
v0x55ad6caf1310_0 .net *"_ivl_6", 0 0, L_0x55ad6cb3fce0;  1 drivers
S_0x55ad6cae71e0 .scope module, "fa1" "t04_fa" 6 12, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb6f8e0 .functor AND 1, L_0x55ad6cb6ff80, L_0x55ad6cb700e0, C4<1>, C4<1>;
L_0x55ad6cb6f950 .functor AND 1, L_0x55ad6cb6fe50, L_0x55ad6cb6ff80, C4<1>, C4<1>;
L_0x55ad6cb6fa20 .functor OR 1, L_0x55ad6cb6f8e0, L_0x55ad6cb6f950, C4<0>, C4<0>;
L_0x55ad6cb6fa90 .functor AND 1, L_0x55ad6cb6fe50, L_0x55ad6cb700e0, C4<1>, C4<1>;
L_0x55ad6cb6fbd0 .functor OR 1, L_0x55ad6cb6fa20, L_0x55ad6cb6fa90, C4<0>, C4<0>;
L_0x55ad6cb6fce0 .functor XOR 1, L_0x55ad6cb6ff80, L_0x55ad6cb700e0, C4<0>, C4<0>;
L_0x55ad6cb6fd90 .functor XOR 1, L_0x55ad6cb6fce0, L_0x55ad6cb6fe50, C4<0>, C4<0>;
v0x55ad6cad94b0_0 .net "A", 0 0, L_0x55ad6cb6ff80;  1 drivers
v0x55ad6cad9570_0 .net "B", 0 0, L_0x55ad6cb700e0;  1 drivers
v0x55ad6caf0f30_0 .net "Cin", 0 0, L_0x55ad6cb6fe50;  1 drivers
v0x55ad6caeecb0_0 .net "Cout", 0 0, L_0x55ad6cb6fbd0;  1 drivers
v0x55ad6caeed70_0 .net "S", 0 0, L_0x55ad6cb6fd90;  1 drivers
v0x55ad6caee3c0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb6f8e0;  1 drivers
v0x55ad6caedfe0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb6fce0;  1 drivers
v0x55ad6caebd60_0 .net *"_ivl_2", 0 0, L_0x55ad6cb6f950;  1 drivers
v0x55ad6caeb470_0 .net *"_ivl_4", 0 0, L_0x55ad6cb6fa20;  1 drivers
v0x55ad6caeb090_0 .net *"_ivl_6", 0 0, L_0x55ad6cb6fa90;  1 drivers
S_0x55ad6cae7a10 .scope module, "fa10" "t04_fa" 6 21, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb74f70 .functor AND 1, L_0x55ad6cb756e0, L_0x55ad6cb75810, C4<1>, C4<1>;
L_0x55ad6cb74fe0 .functor AND 1, L_0x55ad6cb754b0, L_0x55ad6cb756e0, C4<1>, C4<1>;
L_0x55ad6cb75080 .functor OR 1, L_0x55ad6cb74f70, L_0x55ad6cb74fe0, C4<0>, C4<0>;
L_0x55ad6cb750f0 .functor AND 1, L_0x55ad6cb754b0, L_0x55ad6cb75810, C4<1>, C4<1>;
L_0x55ad6cb75230 .functor OR 1, L_0x55ad6cb75080, L_0x55ad6cb750f0, C4<0>, C4<0>;
L_0x55ad6cb75340 .functor XOR 1, L_0x55ad6cb756e0, L_0x55ad6cb75810, C4<0>, C4<0>;
L_0x55ad6cb753f0 .functor XOR 1, L_0x55ad6cb75340, L_0x55ad6cb754b0, C4<0>, C4<0>;
v0x55ad6cae8e10_0 .net "A", 0 0, L_0x55ad6cb756e0;  1 drivers
v0x55ad6cae8520_0 .net "B", 0 0, L_0x55ad6cb75810;  1 drivers
v0x55ad6cae85e0_0 .net "Cin", 0 0, L_0x55ad6cb754b0;  1 drivers
v0x55ad6cad71d0_0 .net "Cout", 0 0, L_0x55ad6cb75230;  1 drivers
v0x55ad6cad7290_0 .net "S", 0 0, L_0x55ad6cb753f0;  1 drivers
v0x55ad6cae8140_0 .net *"_ivl_0", 0 0, L_0x55ad6cb74f70;  1 drivers
v0x55ad6cae5ec0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb75340;  1 drivers
v0x55ad6cae55d0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb74fe0;  1 drivers
v0x55ad6cae51f0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb75080;  1 drivers
v0x55ad6cae2f70_0 .net *"_ivl_6", 0 0, L_0x55ad6cb750f0;  1 drivers
S_0x55ad6cae4290 .scope module, "fa11" "t04_fa" 6 22, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb75a50 .functor AND 1, L_0x55ad6cb76090, L_0x55ad6cb764f0, C4<1>, C4<1>;
L_0x55ad6cb75ac0 .functor AND 1, L_0x55ad6cb75f60, L_0x55ad6cb76090, C4<1>, C4<1>;
L_0x55ad6cb75b30 .functor OR 1, L_0x55ad6cb75a50, L_0x55ad6cb75ac0, C4<0>, C4<0>;
L_0x55ad6cb75ba0 .functor AND 1, L_0x55ad6cb75f60, L_0x55ad6cb764f0, C4<1>, C4<1>;
L_0x55ad6cb75ce0 .functor OR 1, L_0x55ad6cb75b30, L_0x55ad6cb75ba0, C4<0>, C4<0>;
L_0x55ad6cb75df0 .functor XOR 1, L_0x55ad6cb76090, L_0x55ad6cb764f0, C4<0>, C4<0>;
L_0x55ad6cb75ea0 .functor XOR 1, L_0x55ad6cb75df0, L_0x55ad6cb75f60, C4<0>, C4<0>;
v0x55ad6cae2680_0 .net "A", 0 0, L_0x55ad6cb76090;  1 drivers
v0x55ad6cae2740_0 .net "B", 0 0, L_0x55ad6cb764f0;  1 drivers
v0x55ad6cad6dc0_0 .net "Cin", 0 0, L_0x55ad6cb75f60;  1 drivers
v0x55ad6cae22a0_0 .net "Cout", 0 0, L_0x55ad6cb75ce0;  1 drivers
v0x55ad6cae2360_0 .net "S", 0 0, L_0x55ad6cb75ea0;  1 drivers
v0x55ad6cae0020_0 .net *"_ivl_0", 0 0, L_0x55ad6cb75a50;  1 drivers
v0x55ad6cb31340_0 .net *"_ivl_10", 0 0, L_0x55ad6cb75df0;  1 drivers
v0x55ad6cb30d10_0 .net *"_ivl_2", 0 0, L_0x55ad6cb75ac0;  1 drivers
v0x55ad6cb30a20_0 .net *"_ivl_4", 0 0, L_0x55ad6cb75b30;  1 drivers
v0x55ad6cadf730_0 .net *"_ivl_6", 0 0, L_0x55ad6cb75ba0;  1 drivers
S_0x55ad6cae4ac0 .scope module, "fa12" "t04_fa" 6 23, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb76620 .functor AND 1, L_0x55ad6cb763d0, L_0x55ad6cb76e50, C4<1>, C4<1>;
L_0x55ad6cb76690 .functor AND 1, L_0x55ad6cb76b60, L_0x55ad6cb763d0, C4<1>, C4<1>;
L_0x55ad6cb76730 .functor OR 1, L_0x55ad6cb76620, L_0x55ad6cb76690, C4<0>, C4<0>;
L_0x55ad6cb767a0 .functor AND 1, L_0x55ad6cb76b60, L_0x55ad6cb76e50, C4<1>, C4<1>;
L_0x55ad6cb768e0 .functor OR 1, L_0x55ad6cb76730, L_0x55ad6cb767a0, C4<0>, C4<0>;
L_0x55ad6cb769f0 .functor XOR 1, L_0x55ad6cb763d0, L_0x55ad6cb76e50, C4<0>, C4<0>;
L_0x55ad6cb76aa0 .functor XOR 1, L_0x55ad6cb769f0, L_0x55ad6cb76b60, C4<0>, C4<0>;
v0x55ad6cb2f4a0_0 .net "A", 0 0, L_0x55ad6cb763d0;  1 drivers
v0x55ad6cad6b00_0 .net "B", 0 0, L_0x55ad6cb76e50;  1 drivers
v0x55ad6cad6bc0_0 .net "Cin", 0 0, L_0x55ad6cb76b60;  1 drivers
v0x55ad6cb2f0c0_0 .net "Cout", 0 0, L_0x55ad6cb768e0;  1 drivers
v0x55ad6cb2f180_0 .net "S", 0 0, L_0x55ad6cb76aa0;  1 drivers
v0x55ad6cb2ce40_0 .net *"_ivl_0", 0 0, L_0x55ad6cb76620;  1 drivers
v0x55ad6cb2c550_0 .net *"_ivl_10", 0 0, L_0x55ad6cb769f0;  1 drivers
v0x55ad6cadf350_0 .net *"_ivl_2", 0 0, L_0x55ad6cb76690;  1 drivers
v0x55ad6cb2c170_0 .net *"_ivl_4", 0 0, L_0x55ad6cb76730;  1 drivers
v0x55ad6cb29ef0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb767a0;  1 drivers
S_0x55ad6cae1340 .scope module, "fa13" "t04_fa" 6 24, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb76470 .functor AND 1, L_0x55ad6cb77690, L_0x55ad6cb77910, C4<1>, C4<1>;
L_0x55ad6cb770c0 .functor AND 1, L_0x55ad6cb77560, L_0x55ad6cb77690, C4<1>, C4<1>;
L_0x55ad6cb77130 .functor OR 1, L_0x55ad6cb76470, L_0x55ad6cb770c0, C4<0>, C4<0>;
L_0x55ad6cb771a0 .functor AND 1, L_0x55ad6cb77560, L_0x55ad6cb77910, C4<1>, C4<1>;
L_0x55ad6cb772e0 .functor OR 1, L_0x55ad6cb77130, L_0x55ad6cb771a0, C4<0>, C4<0>;
L_0x55ad6cb773f0 .functor XOR 1, L_0x55ad6cb77690, L_0x55ad6cb77910, C4<0>, C4<0>;
L_0x55ad6cb774a0 .functor XOR 1, L_0x55ad6cb773f0, L_0x55ad6cb77560, C4<0>, C4<0>;
v0x55ad6cb29600_0 .net "A", 0 0, L_0x55ad6cb77690;  1 drivers
v0x55ad6cb296c0_0 .net "B", 0 0, L_0x55ad6cb77910;  1 drivers
v0x55ad6cb29220_0 .net "Cin", 0 0, L_0x55ad6cb77560;  1 drivers
v0x55ad6cb26fa0_0 .net "Cout", 0 0, L_0x55ad6cb772e0;  1 drivers
v0x55ad6cb27040_0 .net "S", 0 0, L_0x55ad6cb774a0;  1 drivers
v0x55ad6cb266b0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb76470;  1 drivers
v0x55ad6cb262d0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb773f0;  1 drivers
v0x55ad6cb24050_0 .net *"_ivl_2", 0 0, L_0x55ad6cb770c0;  1 drivers
v0x55ad6cb23760_0 .net *"_ivl_4", 0 0, L_0x55ad6cb77130;  1 drivers
v0x55ad6cadd0d0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb771a0;  1 drivers
S_0x55ad6cae1b70 .scope module, "fa14" "t04_fa" 6 25, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb77a40 .functor AND 1, L_0x55ad6cb78210, L_0x55ad6cb78340, C4<1>, C4<1>;
L_0x55ad6cb77ab0 .functor AND 1, L_0x55ad6cb77f80, L_0x55ad6cb78210, C4<1>, C4<1>;
L_0x55ad6cb77b50 .functor OR 1, L_0x55ad6cb77a40, L_0x55ad6cb77ab0, C4<0>, C4<0>;
L_0x55ad6cb77bc0 .functor AND 1, L_0x55ad6cb77f80, L_0x55ad6cb78340, C4<1>, C4<1>;
L_0x55ad6cb77d00 .functor OR 1, L_0x55ad6cb77b50, L_0x55ad6cb77bc0, C4<0>, C4<0>;
L_0x55ad6cb77e10 .functor XOR 1, L_0x55ad6cb78210, L_0x55ad6cb78340, C4<0>, C4<0>;
L_0x55ad6cb77ec0 .functor XOR 1, L_0x55ad6cb77e10, L_0x55ad6cb77f80, C4<0>, C4<0>;
v0x55ad6cb23380_0 .net "A", 0 0, L_0x55ad6cb78210;  1 drivers
v0x55ad6cb21100_0 .net "B", 0 0, L_0x55ad6cb78340;  1 drivers
v0x55ad6cb211c0_0 .net "Cin", 0 0, L_0x55ad6cb77f80;  1 drivers
v0x55ad6cb20810_0 .net "Cout", 0 0, L_0x55ad6cb77d00;  1 drivers
v0x55ad6cb208d0_0 .net "S", 0 0, L_0x55ad6cb77ec0;  1 drivers
v0x55ad6cb20430_0 .net *"_ivl_0", 0 0, L_0x55ad6cb77a40;  1 drivers
v0x55ad6cb1e1b0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb77e10;  1 drivers
v0x55ad6cb1d8c0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb77ab0;  1 drivers
v0x55ad6cb1d4e0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb77b50;  1 drivers
v0x55ad6cb1b260_0 .net *"_ivl_6", 0 0, L_0x55ad6cb77bc0;  1 drivers
S_0x55ad6cb1aff0 .scope module, "fa15" "t04_fa" 6 26, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb785e0 .functor AND 1, L_0x55ad6cb78c50, L_0x55ad6cb78f00, C4<1>, C4<1>;
L_0x55ad6cb78650 .functor AND 1, L_0x55ad6cb78b20, L_0x55ad6cb78c50, C4<1>, C4<1>;
L_0x55ad6cb786f0 .functor OR 1, L_0x55ad6cb785e0, L_0x55ad6cb78650, C4<0>, C4<0>;
L_0x55ad6cb78760 .functor AND 1, L_0x55ad6cb78b20, L_0x55ad6cb78f00, C4<1>, C4<1>;
L_0x55ad6cb788a0 .functor OR 1, L_0x55ad6cb786f0, L_0x55ad6cb78760, C4<0>, C4<0>;
L_0x55ad6cb789b0 .functor XOR 1, L_0x55ad6cb78c50, L_0x55ad6cb78f00, C4<0>, C4<0>;
L_0x55ad6cb78a60 .functor XOR 1, L_0x55ad6cb789b0, L_0x55ad6cb78b20, C4<0>, C4<0>;
v0x55ad6cb1a970_0 .net "A", 0 0, L_0x55ad6cb78c50;  1 drivers
v0x55ad6cb1a590_0 .net "B", 0 0, L_0x55ad6cb78f00;  1 drivers
v0x55ad6cb1a650_0 .net "Cin", 0 0, L_0x55ad6cb78b20;  1 drivers
v0x55ad6cb18310_0 .net "Cout", 0 0, L_0x55ad6cb788a0;  1 drivers
v0x55ad6cb183d0_0 .net "S", 0 0, L_0x55ad6cb78a60;  1 drivers
v0x55ad6cb17a20_0 .net *"_ivl_0", 0 0, L_0x55ad6cb785e0;  1 drivers
v0x55ad6cb17640_0 .net *"_ivl_10", 0 0, L_0x55ad6cb789b0;  1 drivers
v0x55ad6cb153c0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb78650;  1 drivers
v0x55ad6cb14ad0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb786f0;  1 drivers
v0x55ad6cadc7e0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb78760;  1 drivers
S_0x55ad6cb2e160 .scope module, "fa16" "t04_fa" 6 27, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb79240 .functor AND 1, L_0x55ad6cb79c20, L_0x55ad6cb79d50, C4<1>, C4<1>;
L_0x55ad6cb792b0 .functor AND 1, L_0x55ad6cb79750, L_0x55ad6cb79c20, C4<1>, C4<1>;
L_0x55ad6cb79320 .functor OR 1, L_0x55ad6cb79240, L_0x55ad6cb792b0, C4<0>, C4<0>;
L_0x55ad6cb79390 .functor AND 1, L_0x55ad6cb79750, L_0x55ad6cb79d50, C4<1>, C4<1>;
L_0x55ad6cb794d0 .functor OR 1, L_0x55ad6cb79320, L_0x55ad6cb79390, C4<0>, C4<0>;
L_0x55ad6cb795e0 .functor XOR 1, L_0x55ad6cb79c20, L_0x55ad6cb79d50, C4<0>, C4<0>;
L_0x55ad6cb79690 .functor XOR 1, L_0x55ad6cb795e0, L_0x55ad6cb79750, C4<0>, C4<0>;
v0x55ad6cb146f0_0 .net "A", 0 0, L_0x55ad6cb79c20;  1 drivers
v0x55ad6cb147b0_0 .net "B", 0 0, L_0x55ad6cb79d50;  1 drivers
v0x55ad6cb12470_0 .net "Cin", 0 0, L_0x55ad6cb79750;  1 drivers
v0x55ad6cb11b80_0 .net "Cout", 0 0, L_0x55ad6cb794d0;  1 drivers
v0x55ad6cb11c40_0 .net "S", 0 0, L_0x55ad6cb79690;  1 drivers
v0x55ad6cb117a0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb79240;  1 drivers
v0x55ad6cb0f520_0 .net *"_ivl_10", 0 0, L_0x55ad6cb795e0;  1 drivers
v0x55ad6cb0ec30_0 .net *"_ivl_2", 0 0, L_0x55ad6cb792b0;  1 drivers
v0x55ad6cadc400_0 .net *"_ivl_4", 0 0, L_0x55ad6cb79320;  1 drivers
v0x55ad6cb0e850_0 .net *"_ivl_6", 0 0, L_0x55ad6cb79390;  1 drivers
S_0x55ad6cb2e990 .scope module, "fa17" "t04_fa" 6 28, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7a020 .functor AND 1, L_0x55ad6cb7a690, L_0x55ad6cb7a970, C4<1>, C4<1>;
L_0x55ad6cb7a090 .functor AND 1, L_0x55ad6cb7a560, L_0x55ad6cb7a690, C4<1>, C4<1>;
L_0x55ad6cb7a130 .functor OR 1, L_0x55ad6cb7a020, L_0x55ad6cb7a090, C4<0>, C4<0>;
L_0x55ad6cb7a1a0 .functor AND 1, L_0x55ad6cb7a560, L_0x55ad6cb7a970, C4<1>, C4<1>;
L_0x55ad6cb7a2e0 .functor OR 1, L_0x55ad6cb7a130, L_0x55ad6cb7a1a0, C4<0>, C4<0>;
L_0x55ad6cb7a3f0 .functor XOR 1, L_0x55ad6cb7a690, L_0x55ad6cb7a970, C4<0>, C4<0>;
L_0x55ad6cb7a4a0 .functor XOR 1, L_0x55ad6cb7a3f0, L_0x55ad6cb7a560, C4<0>, C4<0>;
v0x55ad6cb0c5d0_0 .net "A", 0 0, L_0x55ad6cb7a690;  1 drivers
v0x55ad6cb0c690_0 .net "B", 0 0, L_0x55ad6cb7a970;  1 drivers
v0x55ad6cb0bce0_0 .net "Cin", 0 0, L_0x55ad6cb7a560;  1 drivers
v0x55ad6cb0b900_0 .net "Cout", 0 0, L_0x55ad6cb7a2e0;  1 drivers
v0x55ad6cb0b9c0_0 .net "S", 0 0, L_0x55ad6cb7a4a0;  1 drivers
v0x55ad6cb09680_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7a020;  1 drivers
v0x55ad6cb08d90_0 .net *"_ivl_10", 0 0, L_0x55ad6cb7a3f0;  1 drivers
v0x55ad6cb089b0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7a090;  1 drivers
v0x55ad6cb06730_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7a130;  1 drivers
v0x55ad6cb05e40_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7a1a0;  1 drivers
S_0x55ad6cade3f0 .scope module, "fa18" "t04_fa" 6 29, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7aaa0 .functor AND 1, L_0x55ad6cb7b2d0, L_0x55ad6cb7b400, C4<1>, C4<1>;
L_0x55ad6cb7ab10 .functor AND 1, L_0x55ad6cb7afe0, L_0x55ad6cb7b2d0, C4<1>, C4<1>;
L_0x55ad6cb7abb0 .functor OR 1, L_0x55ad6cb7aaa0, L_0x55ad6cb7ab10, C4<0>, C4<0>;
L_0x55ad6cb7ac20 .functor AND 1, L_0x55ad6cb7afe0, L_0x55ad6cb7b400, C4<1>, C4<1>;
L_0x55ad6cb7ad60 .functor OR 1, L_0x55ad6cb7abb0, L_0x55ad6cb7ac20, C4<0>, C4<0>;
L_0x55ad6cb7ae70 .functor XOR 1, L_0x55ad6cb7b2d0, L_0x55ad6cb7b400, C4<0>, C4<0>;
L_0x55ad6cb7af20 .functor XOR 1, L_0x55ad6cb7ae70, L_0x55ad6cb7afe0, C4<0>, C4<0>;
v0x55ad6cada180_0 .net "A", 0 0, L_0x55ad6cb7b2d0;  1 drivers
v0x55ad6cb05a60_0 .net "B", 0 0, L_0x55ad6cb7b400;  1 drivers
v0x55ad6cb05b20_0 .net "Cin", 0 0, L_0x55ad6cb7afe0;  1 drivers
v0x55ad6cb037e0_0 .net "Cout", 0 0, L_0x55ad6cb7ad60;  1 drivers
v0x55ad6cb038a0_0 .net "S", 0 0, L_0x55ad6cb7af20;  1 drivers
v0x55ad6cb02ef0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7aaa0;  1 drivers
v0x55ad6cb02b10_0 .net *"_ivl_10", 0 0, L_0x55ad6cb7ae70;  1 drivers
v0x55ad6cb00890_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7ab10;  1 drivers
v0x55ad6cafffa0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7abb0;  1 drivers
v0x55ad6caffbc0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7ac20;  1 drivers
S_0x55ad6cadec20 .scope module, "fa19" "t04_fa" 6 30, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7b700 .functor AND 1, L_0x55ad6cb7bd40, L_0x55ad6cb7c050, C4<1>, C4<1>;
L_0x55ad6cb7b770 .functor AND 1, L_0x55ad6cb7bc10, L_0x55ad6cb7bd40, C4<1>, C4<1>;
L_0x55ad6cb7b7e0 .functor OR 1, L_0x55ad6cb7b700, L_0x55ad6cb7b770, C4<0>, C4<0>;
L_0x55ad6cb7b850 .functor AND 1, L_0x55ad6cb7bc10, L_0x55ad6cb7c050, C4<1>, C4<1>;
L_0x55ad6cb7b990 .functor OR 1, L_0x55ad6cb7b7e0, L_0x55ad6cb7b850, C4<0>, C4<0>;
L_0x55ad6cb7baa0 .functor XOR 1, L_0x55ad6cb7bd40, L_0x55ad6cb7c050, C4<0>, C4<0>;
L_0x55ad6cb7bb50 .functor XOR 1, L_0x55ad6cb7baa0, L_0x55ad6cb7bc10, C4<0>, C4<0>;
v0x55ad6cafd940_0 .net "A", 0 0, L_0x55ad6cb7bd40;  1 drivers
v0x55ad6cafda00_0 .net "B", 0 0, L_0x55ad6cb7c050;  1 drivers
v0x55ad6cafd050_0 .net "Cin", 0 0, L_0x55ad6cb7bc10;  1 drivers
v0x55ad6cafcc70_0 .net "Cout", 0 0, L_0x55ad6cb7b990;  1 drivers
v0x55ad6cafcd30_0 .net "S", 0 0, L_0x55ad6cb7bb50;  1 drivers
v0x55ad6cafa9f0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7b700;  1 drivers
v0x55ad6cafa100_0 .net *"_ivl_10", 0 0, L_0x55ad6cb7baa0;  1 drivers
v0x55ad6caf9d20_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7b770;  1 drivers
v0x55ad6caf7aa0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7b7e0;  1 drivers
v0x55ad6caf71b0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7b850;  1 drivers
S_0x55ad6cb2b210 .scope module, "fa2" "t04_fa" 6 13, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb70210 .functor AND 1, L_0x55ad6cb70910, L_0x55ad6cb70a40, C4<1>, C4<1>;
L_0x55ad6cb70280 .functor AND 1, L_0x55ad6cb707a0, L_0x55ad6cb70910, C4<1>, C4<1>;
L_0x55ad6cb70320 .functor OR 1, L_0x55ad6cb70210, L_0x55ad6cb70280, C4<0>, C4<0>;
L_0x55ad6cb703e0 .functor AND 1, L_0x55ad6cb707a0, L_0x55ad6cb70a40, C4<1>, C4<1>;
L_0x55ad6cb70520 .functor OR 1, L_0x55ad6cb70320, L_0x55ad6cb703e0, C4<0>, C4<0>;
L_0x55ad6cb70630 .functor XOR 1, L_0x55ad6cb70910, L_0x55ad6cb70a40, C4<0>, C4<0>;
L_0x55ad6cb706e0 .functor XOR 1, L_0x55ad6cb70630, L_0x55ad6cb707a0, C4<0>, C4<0>;
v0x55ad6cad9890_0 .net "A", 0 0, L_0x55ad6cb70910;  1 drivers
v0x55ad6caf6dd0_0 .net "B", 0 0, L_0x55ad6cb70a40;  1 drivers
v0x55ad6caf6e90_0 .net "Cin", 0 0, L_0x55ad6cb707a0;  1 drivers
v0x55ad6caf4b50_0 .net "Cout", 0 0, L_0x55ad6cb70520;  1 drivers
v0x55ad6caf4c10_0 .net "S", 0 0, L_0x55ad6cb706e0;  1 drivers
v0x55ad6caf4260_0 .net *"_ivl_0", 0 0, L_0x55ad6cb70210;  1 drivers
v0x55ad6cad6770_0 .net *"_ivl_10", 0 0, L_0x55ad6cb70630;  1 drivers
v0x55ad6cb38680_0 .net *"_ivl_2", 0 0, L_0x55ad6cb70280;  1 drivers
v0x55ad6cabed30_0 .net *"_ivl_4", 0 0, L_0x55ad6cb70320;  1 drivers
v0x55ad6cb2ba40_0 .net *"_ivl_6", 0 0, L_0x55ad6cb703e0;  1 drivers
S_0x55ad6cb282c0 .scope module, "fa20" "t04_fa" 6 31, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7c180 .functor AND 1, L_0x55ad6cb7c9e0, L_0x55ad6cb7cb10, C4<1>, C4<1>;
L_0x55ad6cb7c1f0 .functor AND 1, L_0x55ad6cb7c6c0, L_0x55ad6cb7c9e0, C4<1>, C4<1>;
L_0x55ad6cb7c290 .functor OR 1, L_0x55ad6cb7c180, L_0x55ad6cb7c1f0, C4<0>, C4<0>;
L_0x55ad6cb7c300 .functor AND 1, L_0x55ad6cb7c6c0, L_0x55ad6cb7cb10, C4<1>, C4<1>;
L_0x55ad6cb7c440 .functor OR 1, L_0x55ad6cb7c290, L_0x55ad6cb7c300, C4<0>, C4<0>;
L_0x55ad6cb7c550 .functor XOR 1, L_0x55ad6cb7c9e0, L_0x55ad6cb7cb10, C4<0>, C4<0>;
L_0x55ad6cb7c600 .functor XOR 1, L_0x55ad6cb7c550, L_0x55ad6cb7c6c0, C4<0>, C4<0>;
v0x55ad6cb28af0_0 .net "A", 0 0, L_0x55ad6cb7c9e0;  1 drivers
v0x55ad6cb28bd0_0 .net "B", 0 0, L_0x55ad6cb7cb10;  1 drivers
v0x55ad6cb25370_0 .net "Cin", 0 0, L_0x55ad6cb7c6c0;  1 drivers
v0x55ad6cb25440_0 .net "Cout", 0 0, L_0x55ad6cb7c440;  1 drivers
v0x55ad6cb25ba0_0 .net "S", 0 0, L_0x55ad6cb7c600;  1 drivers
v0x55ad6cb22420_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7c180;  1 drivers
v0x55ad6cb22500_0 .net *"_ivl_10", 0 0, L_0x55ad6cb7c550;  1 drivers
v0x55ad6cb22c50_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7c1f0;  1 drivers
v0x55ad6cb22d10_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7c290;  1 drivers
v0x55ad6cb1f4d0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7c300;  1 drivers
S_0x55ad6cb1fd00 .scope module, "fa21" "t04_fa" 6 32, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7ce40 .functor AND 1, L_0x55ad6cb7d480, L_0x55ad6cb7d7c0, C4<1>, C4<1>;
L_0x55ad6cb7ceb0 .functor AND 1, L_0x55ad6cb7d350, L_0x55ad6cb7d480, C4<1>, C4<1>;
L_0x55ad6cb7cf20 .functor OR 1, L_0x55ad6cb7ce40, L_0x55ad6cb7ceb0, C4<0>, C4<0>;
L_0x55ad6cb7cf90 .functor AND 1, L_0x55ad6cb7d350, L_0x55ad6cb7d7c0, C4<1>, C4<1>;
L_0x55ad6cb7d0d0 .functor OR 1, L_0x55ad6cb7cf20, L_0x55ad6cb7cf90, C4<0>, C4<0>;
L_0x55ad6cb7d1e0 .functor XOR 1, L_0x55ad6cb7d480, L_0x55ad6cb7d7c0, C4<0>, C4<0>;
L_0x55ad6cb7d290 .functor XOR 1, L_0x55ad6cb7d1e0, L_0x55ad6cb7d350, C4<0>, C4<0>;
v0x55ad6cb1c580_0 .net "A", 0 0, L_0x55ad6cb7d480;  1 drivers
v0x55ad6cb1c640_0 .net "B", 0 0, L_0x55ad6cb7d7c0;  1 drivers
v0x55ad6cb1cdb0_0 .net "Cin", 0 0, L_0x55ad6cb7d350;  1 drivers
v0x55ad6cb1ce80_0 .net "Cout", 0 0, L_0x55ad6cb7d0d0;  1 drivers
v0x55ad6cb19630_0 .net "S", 0 0, L_0x55ad6cb7d290;  1 drivers
v0x55ad6cb19e60_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7ce40;  1 drivers
v0x55ad6cb19f40_0 .net *"_ivl_10", 0 0, L_0x55ad6cb7d1e0;  1 drivers
v0x55ad6cb166e0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7ceb0;  1 drivers
v0x55ad6cb167c0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7cf20;  1 drivers
v0x55ad6cb16f10_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7cf90;  1 drivers
S_0x55ad6cb13790 .scope module, "fa22" "t04_fa" 6 33, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7d8f0 .functor AND 1, L_0x55ad6cb7e150, L_0x55ad6cb7e280, C4<1>, C4<1>;
L_0x55ad6cb7d960 .functor AND 1, L_0x55ad6cb7de00, L_0x55ad6cb7e150, C4<1>, C4<1>;
L_0x55ad6cb7d9d0 .functor OR 1, L_0x55ad6cb7d8f0, L_0x55ad6cb7d960, C4<0>, C4<0>;
L_0x55ad6cb7da40 .functor AND 1, L_0x55ad6cb7de00, L_0x55ad6cb7e280, C4<1>, C4<1>;
L_0x55ad6cb7db80 .functor OR 1, L_0x55ad6cb7d9d0, L_0x55ad6cb7da40, C4<0>, C4<0>;
L_0x55ad6cb7dc90 .functor XOR 1, L_0x55ad6cb7e150, L_0x55ad6cb7e280, C4<0>, C4<0>;
L_0x55ad6cb7dd40 .functor XOR 1, L_0x55ad6cb7dc90, L_0x55ad6cb7de00, C4<0>, C4<0>;
v0x55ad6cb13fc0_0 .net "A", 0 0, L_0x55ad6cb7e150;  1 drivers
v0x55ad6cb14080_0 .net "B", 0 0, L_0x55ad6cb7e280;  1 drivers
v0x55ad6cb10840_0 .net "Cin", 0 0, L_0x55ad6cb7de00;  1 drivers
v0x55ad6cb10910_0 .net "Cout", 0 0, L_0x55ad6cb7db80;  1 drivers
v0x55ad6cb11070_0 .net "S", 0 0, L_0x55ad6cb7dd40;  1 drivers
v0x55ad6cadb4a0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7d8f0;  1 drivers
v0x55ad6cadb580_0 .net *"_ivl_10", 0 0, L_0x55ad6cb7dc90;  1 drivers
v0x55ad6cadbcd0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7d960;  1 drivers
v0x55ad6cadbdb0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7d9d0;  1 drivers
v0x55ad6cb0d8f0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7da40;  1 drivers
S_0x55ad6cb0e120 .scope module, "fa23" "t04_fa" 6 34, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7e5e0 .functor AND 1, L_0x55ad6cb7ec20, L_0x55ad6cb7ef90, C4<1>, C4<1>;
L_0x55ad6cb7e650 .functor AND 1, L_0x55ad6cb7eaf0, L_0x55ad6cb7ec20, C4<1>, C4<1>;
L_0x55ad6cb7e6c0 .functor OR 1, L_0x55ad6cb7e5e0, L_0x55ad6cb7e650, C4<0>, C4<0>;
L_0x55ad6cb7e730 .functor AND 1, L_0x55ad6cb7eaf0, L_0x55ad6cb7ef90, C4<1>, C4<1>;
L_0x55ad6cb7e870 .functor OR 1, L_0x55ad6cb7e6c0, L_0x55ad6cb7e730, C4<0>, C4<0>;
L_0x55ad6cb7e980 .functor XOR 1, L_0x55ad6cb7ec20, L_0x55ad6cb7ef90, C4<0>, C4<0>;
L_0x55ad6cb7ea30 .functor XOR 1, L_0x55ad6cb7e980, L_0x55ad6cb7eaf0, C4<0>, C4<0>;
v0x55ad6cb0a9a0_0 .net "A", 0 0, L_0x55ad6cb7ec20;  1 drivers
v0x55ad6cb0aa60_0 .net "B", 0 0, L_0x55ad6cb7ef90;  1 drivers
v0x55ad6cb0b1d0_0 .net "Cin", 0 0, L_0x55ad6cb7eaf0;  1 drivers
v0x55ad6cb0b2a0_0 .net "Cout", 0 0, L_0x55ad6cb7e870;  1 drivers
v0x55ad6cb07a50_0 .net "S", 0 0, L_0x55ad6cb7ea30;  1 drivers
v0x55ad6cb08280_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7e5e0;  1 drivers
v0x55ad6cb08360_0 .net *"_ivl_10", 0 0, L_0x55ad6cb7e980;  1 drivers
v0x55ad6cb04b00_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7e650;  1 drivers
v0x55ad6cb04be0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7e6c0;  1 drivers
v0x55ad6cb05330_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7e730;  1 drivers
S_0x55ad6cb01bb0 .scope module, "fa24" "t04_fa" 6 35, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7f0c0 .functor AND 1, L_0x55ad6cb7f890, L_0x55ad6cb7f9c0, C4<1>, C4<1>;
L_0x55ad6cb7f130 .functor AND 1, L_0x55ad6cb7f510, L_0x55ad6cb7f890, C4<1>, C4<1>;
L_0x55ad6cb7f1a0 .functor OR 1, L_0x55ad6cb7f0c0, L_0x55ad6cb7f130, C4<0>, C4<0>;
L_0x55ad6cb7f210 .functor AND 1, L_0x55ad6cb7f510, L_0x55ad6cb7f9c0, C4<1>, C4<1>;
L_0x55ad6cb7f2d0 .functor OR 1, L_0x55ad6cb7f1a0, L_0x55ad6cb7f210, C4<0>, C4<0>;
L_0x55ad6cb7f3e0 .functor XOR 1, L_0x55ad6cb7f890, L_0x55ad6cb7f9c0, C4<0>, C4<0>;
L_0x55ad6cb7f450 .functor XOR 1, L_0x55ad6cb7f3e0, L_0x55ad6cb7f510, C4<0>, C4<0>;
v0x55ad6cb023e0_0 .net "A", 0 0, L_0x55ad6cb7f890;  1 drivers
v0x55ad6cb024c0_0 .net "B", 0 0, L_0x55ad6cb7f9c0;  1 drivers
v0x55ad6cafec60_0 .net "Cin", 0 0, L_0x55ad6cb7f510;  1 drivers
v0x55ad6cafed30_0 .net "Cout", 0 0, L_0x55ad6cb7f2d0;  1 drivers
v0x55ad6caff490_0 .net "S", 0 0, L_0x55ad6cb7f450;  1 drivers
v0x55ad6cafbd10_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7f0c0;  1 drivers
v0x55ad6cafbdf0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb7f3e0;  1 drivers
v0x55ad6cafc540_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7f130;  1 drivers
v0x55ad6cafc600_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7f1a0;  1 drivers
v0x55ad6caf8dc0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7f210;  1 drivers
S_0x55ad6caf95f0 .scope module, "fa25" "t04_fa" 6 36, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb7fd50 .functor AND 1, L_0x55ad6cb80370, L_0x55ad6cb80710, C4<1>, C4<1>;
L_0x55ad6cb7fdc0 .functor AND 1, L_0x55ad6cb80240, L_0x55ad6cb80370, C4<1>, C4<1>;
L_0x55ad6cb7fe30 .functor OR 1, L_0x55ad6cb7fd50, L_0x55ad6cb7fdc0, C4<0>, C4<0>;
L_0x55ad6cb7fef0 .functor AND 1, L_0x55ad6cb80240, L_0x55ad6cb80710, C4<1>, C4<1>;
L_0x55ad6cb80000 .functor OR 1, L_0x55ad6cb7fe30, L_0x55ad6cb7fef0, C4<0>, C4<0>;
L_0x55ad6cb80110 .functor XOR 1, L_0x55ad6cb80370, L_0x55ad6cb80710, C4<0>, C4<0>;
L_0x55ad6cb80180 .functor XOR 1, L_0x55ad6cb80110, L_0x55ad6cb80240, C4<0>, C4<0>;
v0x55ad6caf5e70_0 .net "A", 0 0, L_0x55ad6cb80370;  1 drivers
v0x55ad6caf5f30_0 .net "B", 0 0, L_0x55ad6cb80710;  1 drivers
v0x55ad6caca000_0 .net "Cin", 0 0, L_0x55ad6cb80240;  1 drivers
v0x55ad6caca0d0_0 .net "Cout", 0 0, L_0x55ad6cb80000;  1 drivers
v0x55ad6caf1700_0 .net "S", 0 0, L_0x55ad6cb80180;  1 drivers
v0x55ad6caf1810_0 .net *"_ivl_0", 0 0, L_0x55ad6cb7fd50;  1 drivers
v0x55ad6caee7b0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb80110;  1 drivers
v0x55ad6caee890_0 .net *"_ivl_2", 0 0, L_0x55ad6cb7fdc0;  1 drivers
v0x55ad6caeb860_0 .net *"_ivl_4", 0 0, L_0x55ad6cb7fe30;  1 drivers
v0x55ad6caeb940_0 .net *"_ivl_6", 0 0, L_0x55ad6cb7fef0;  1 drivers
S_0x55ad6cae8910 .scope module, "fa26" "t04_fa" 6 37, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb80840 .functor AND 1, L_0x55ad6cb81090, L_0x55ad6cb811c0, C4<1>, C4<1>;
L_0x55ad6cb808b0 .functor AND 1, L_0x55ad6cb80ce0, L_0x55ad6cb81090, C4<1>, C4<1>;
L_0x55ad6cb80920 .functor OR 1, L_0x55ad6cb80840, L_0x55ad6cb808b0, C4<0>, C4<0>;
L_0x55ad6cb80990 .functor AND 1, L_0x55ad6cb80ce0, L_0x55ad6cb811c0, C4<1>, C4<1>;
L_0x55ad6cb80aa0 .functor OR 1, L_0x55ad6cb80920, L_0x55ad6cb80990, C4<0>, C4<0>;
L_0x55ad6cb80bb0 .functor XOR 1, L_0x55ad6cb81090, L_0x55ad6cb811c0, C4<0>, C4<0>;
L_0x55ad6cb80c20 .functor XOR 1, L_0x55ad6cb80bb0, L_0x55ad6cb80ce0, C4<0>, C4<0>;
v0x55ad6cae59c0_0 .net "A", 0 0, L_0x55ad6cb81090;  1 drivers
v0x55ad6cae5a80_0 .net "B", 0 0, L_0x55ad6cb811c0;  1 drivers
v0x55ad6cae2a70_0 .net "Cin", 0 0, L_0x55ad6cb80ce0;  1 drivers
v0x55ad6cae2b40_0 .net "Cout", 0 0, L_0x55ad6cb80aa0;  1 drivers
v0x55ad6cadfb20_0 .net "S", 0 0, L_0x55ad6cb80c20;  1 drivers
v0x55ad6cadfbe0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb80840;  1 drivers
v0x55ad6cb310b0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb80bb0;  1 drivers
v0x55ad6cb31190_0 .net *"_ivl_2", 0 0, L_0x55ad6cb808b0;  1 drivers
v0x55ad6cb2f890_0 .net *"_ivl_4", 0 0, L_0x55ad6cb80920;  1 drivers
v0x55ad6cb2c940_0 .net *"_ivl_6", 0 0, L_0x55ad6cb80990;  1 drivers
S_0x55ad6cb299f0 .scope module, "fa27" "t04_fa" 6 38, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb81580 .functor AND 1, L_0x55ad6cb81b50, L_0x55ad6cb81f20, C4<1>, C4<1>;
L_0x55ad6cb815f0 .functor AND 1, L_0x55ad6cb81a20, L_0x55ad6cb81b50, C4<1>, C4<1>;
L_0x55ad6cb81660 .functor OR 1, L_0x55ad6cb81580, L_0x55ad6cb815f0, C4<0>, C4<0>;
L_0x55ad6cb816d0 .functor AND 1, L_0x55ad6cb81a20, L_0x55ad6cb81f20, C4<1>, C4<1>;
L_0x55ad6cb817e0 .functor OR 1, L_0x55ad6cb81660, L_0x55ad6cb816d0, C4<0>, C4<0>;
L_0x55ad6cb818f0 .functor XOR 1, L_0x55ad6cb81b50, L_0x55ad6cb81f20, C4<0>, C4<0>;
L_0x55ad6cb81960 .functor XOR 1, L_0x55ad6cb818f0, L_0x55ad6cb81a20, C4<0>, C4<0>;
v0x55ad6cb26aa0_0 .net "A", 0 0, L_0x55ad6cb81b50;  1 drivers
v0x55ad6cb26b80_0 .net "B", 0 0, L_0x55ad6cb81f20;  1 drivers
v0x55ad6cb23b50_0 .net "Cin", 0 0, L_0x55ad6cb81a20;  1 drivers
v0x55ad6cb23bf0_0 .net "Cout", 0 0, L_0x55ad6cb817e0;  1 drivers
v0x55ad6cadcbd0_0 .net "S", 0 0, L_0x55ad6cb81960;  1 drivers
v0x55ad6cadcc90_0 .net *"_ivl_0", 0 0, L_0x55ad6cb81580;  1 drivers
v0x55ad6cb20c00_0 .net *"_ivl_10", 0 0, L_0x55ad6cb818f0;  1 drivers
v0x55ad6cb20ce0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb815f0;  1 drivers
v0x55ad6cb1dcb0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb81660;  1 drivers
v0x55ad6cb1ad60_0 .net *"_ivl_6", 0 0, L_0x55ad6cb816d0;  1 drivers
S_0x55ad6cb17e10 .scope module, "fa28" "t04_fa" 6 39, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb82050 .functor AND 1, L_0x55ad6cb828d0, L_0x55ad6cb82a00, C4<1>, C4<1>;
L_0x55ad6cb820c0 .functor AND 1, L_0x55ad6cb824f0, L_0x55ad6cb828d0, C4<1>, C4<1>;
L_0x55ad6cb82130 .functor OR 1, L_0x55ad6cb82050, L_0x55ad6cb820c0, C4<0>, C4<0>;
L_0x55ad6cb821a0 .functor AND 1, L_0x55ad6cb824f0, L_0x55ad6cb82a00, C4<1>, C4<1>;
L_0x55ad6cb822b0 .functor OR 1, L_0x55ad6cb82130, L_0x55ad6cb821a0, C4<0>, C4<0>;
L_0x55ad6cb823c0 .functor XOR 1, L_0x55ad6cb828d0, L_0x55ad6cb82a00, C4<0>, C4<0>;
L_0x55ad6cb82430 .functor XOR 1, L_0x55ad6cb823c0, L_0x55ad6cb824f0, C4<0>, C4<0>;
v0x55ad6cb14ec0_0 .net "A", 0 0, L_0x55ad6cb828d0;  1 drivers
v0x55ad6cb14fa0_0 .net "B", 0 0, L_0x55ad6cb82a00;  1 drivers
v0x55ad6cb11f70_0 .net "Cin", 0 0, L_0x55ad6cb824f0;  1 drivers
v0x55ad6cb12010_0 .net "Cout", 0 0, L_0x55ad6cb822b0;  1 drivers
v0x55ad6cb0f020_0 .net "S", 0 0, L_0x55ad6cb82430;  1 drivers
v0x55ad6cb0f0e0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb82050;  1 drivers
v0x55ad6cb0c0d0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb823c0;  1 drivers
v0x55ad6cb0c1b0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb820c0;  1 drivers
v0x55ad6cb09180_0 .net *"_ivl_4", 0 0, L_0x55ad6cb82130;  1 drivers
v0x55ad6cb06230_0 .net *"_ivl_6", 0 0, L_0x55ad6cb821a0;  1 drivers
S_0x55ad6cad9c80 .scope module, "fa29" "t04_fa" 6 40, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb82df0 .functor AND 1, L_0x55ad6cb833c0, L_0x55ad6cb837c0, C4<1>, C4<1>;
L_0x55ad6cb82e60 .functor AND 1, L_0x55ad6cb83290, L_0x55ad6cb833c0, C4<1>, C4<1>;
L_0x55ad6cb82ed0 .functor OR 1, L_0x55ad6cb82df0, L_0x55ad6cb82e60, C4<0>, C4<0>;
L_0x55ad6cb82f40 .functor AND 1, L_0x55ad6cb83290, L_0x55ad6cb837c0, C4<1>, C4<1>;
L_0x55ad6cb83050 .functor OR 1, L_0x55ad6cb82ed0, L_0x55ad6cb82f40, C4<0>, C4<0>;
L_0x55ad6cb83160 .functor XOR 1, L_0x55ad6cb833c0, L_0x55ad6cb837c0, C4<0>, C4<0>;
L_0x55ad6cb831d0 .functor XOR 1, L_0x55ad6cb83160, L_0x55ad6cb83290, C4<0>, C4<0>;
v0x55ad6cb032e0_0 .net "A", 0 0, L_0x55ad6cb833c0;  1 drivers
v0x55ad6cb033c0_0 .net "B", 0 0, L_0x55ad6cb837c0;  1 drivers
v0x55ad6cb00390_0 .net "Cin", 0 0, L_0x55ad6cb83290;  1 drivers
v0x55ad6cb00430_0 .net "Cout", 0 0, L_0x55ad6cb83050;  1 drivers
v0x55ad6cafd440_0 .net "S", 0 0, L_0x55ad6cb831d0;  1 drivers
v0x55ad6cafd500_0 .net *"_ivl_0", 0 0, L_0x55ad6cb82df0;  1 drivers
v0x55ad6cafa4f0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb83160;  1 drivers
v0x55ad6cafa5d0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb82e60;  1 drivers
v0x55ad6caf75a0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb82ed0;  1 drivers
v0x55ad6caf4650_0 .net *"_ivl_6", 0 0, L_0x55ad6cb82f40;  1 drivers
S_0x55ad6cac9190 .scope module, "fa3" "t04_fa" 6 14, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb70bc0 .functor AND 1, L_0x55ad6cb71250, L_0x55ad6cb714f0, C4<1>, C4<1>;
L_0x55ad6cb70c30 .functor AND 1, L_0x55ad6cb71120, L_0x55ad6cb71250, C4<1>, C4<1>;
L_0x55ad6cb70ca0 .functor OR 1, L_0x55ad6cb70bc0, L_0x55ad6cb70c30, C4<0>, C4<0>;
L_0x55ad6cb70d60 .functor AND 1, L_0x55ad6cb71120, L_0x55ad6cb714f0, C4<1>, C4<1>;
L_0x55ad6cb70ea0 .functor OR 1, L_0x55ad6cb70ca0, L_0x55ad6cb70d60, C4<0>, C4<0>;
L_0x55ad6cb70fb0 .functor XOR 1, L_0x55ad6cb71250, L_0x55ad6cb714f0, C4<0>, C4<0>;
L_0x55ad6cb71060 .functor XOR 1, L_0x55ad6cb70fb0, L_0x55ad6cb71120, C4<0>, C4<0>;
v0x55ad6cb319a0_0 .net "A", 0 0, L_0x55ad6cb71250;  1 drivers
v0x55ad6cb31a80_0 .net "B", 0 0, L_0x55ad6cb714f0;  1 drivers
v0x55ad6cb31b40_0 .net "Cin", 0 0, L_0x55ad6cb71120;  1 drivers
v0x55ad6c9d46f0_0 .net "Cout", 0 0, L_0x55ad6cb70ea0;  1 drivers
v0x55ad6c9d47b0_0 .net "S", 0 0, L_0x55ad6cb71060;  1 drivers
v0x55ad6c9d4870_0 .net *"_ivl_0", 0 0, L_0x55ad6cb70bc0;  1 drivers
v0x55ad6c9d4950_0 .net *"_ivl_10", 0 0, L_0x55ad6cb70fb0;  1 drivers
v0x55ad6c9d4a30_0 .net *"_ivl_2", 0 0, L_0x55ad6cb70c30;  1 drivers
v0x55ad6c9be000_0 .net *"_ivl_4", 0 0, L_0x55ad6cb70ca0;  1 drivers
v0x55ad6c9be170_0 .net *"_ivl_6", 0 0, L_0x55ad6cb70d60;  1 drivers
S_0x55ad6c9be2f0 .scope module, "fa30" "t04_fa" 6 41, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb838f0 .functor AND 1, L_0x55ad6cb84290, L_0x55ad6cb843c0, C4<1>, C4<1>;
L_0x55ad6cb83990 .functor AND 1, L_0x55ad6cb83e80, L_0x55ad6cb84290, C4<1>, C4<1>;
L_0x55ad6cb83a60 .functor OR 1, L_0x55ad6cb838f0, L_0x55ad6cb83990, C4<0>, C4<0>;
L_0x55ad6cb83b00 .functor AND 1, L_0x55ad6cb83e80, L_0x55ad6cb843c0, C4<1>, C4<1>;
L_0x55ad6cb83c40 .functor OR 1, L_0x55ad6cb83a60, L_0x55ad6cb83b00, C4<0>, C4<0>;
L_0x55ad6cb83d50 .functor XOR 1, L_0x55ad6cb84290, L_0x55ad6cb843c0, C4<0>, C4<0>;
L_0x55ad6cb83dc0 .functor XOR 1, L_0x55ad6cb83d50, L_0x55ad6cb83e80, C4<0>, C4<0>;
v0x55ad6c9cf4c0_0 .net "A", 0 0, L_0x55ad6cb84290;  1 drivers
v0x55ad6c9cf5a0_0 .net "B", 0 0, L_0x55ad6cb843c0;  1 drivers
v0x55ad6c9cf660_0 .net "Cin", 0 0, L_0x55ad6cb83e80;  1 drivers
v0x55ad6c9cf700_0 .net "Cout", 0 0, L_0x55ad6cb83c40;  1 drivers
v0x55ad6c9cf7c0_0 .net "S", 0 0, L_0x55ad6cb83dc0;  1 drivers
v0x55ad6c9efb00_0 .net *"_ivl_0", 0 0, L_0x55ad6cb838f0;  1 drivers
v0x55ad6c9efbe0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb83d50;  1 drivers
v0x55ad6c9efcc0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb83990;  1 drivers
v0x55ad6c9efda0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb83a60;  1 drivers
v0x55ad6c9e2b80_0 .net *"_ivl_6", 0 0, L_0x55ad6cb83b00;  1 drivers
S_0x55ad6c9e2d00 .scope module, "fa31" "t04_fa" 6 42, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb85140 .functor AND 1, L_0x55ad6cb85f60, L_0x55ad6cb86090, C4<1>, C4<1>;
L_0x55ad6cb851b0 .functor AND 1, L_0x55ad6cb85720, L_0x55ad6cb85f60, C4<1>, C4<1>;
L_0x55ad6cb85270 .functor OR 1, L_0x55ad6cb85140, L_0x55ad6cb851b0, C4<0>, C4<0>;
L_0x55ad6cb85380 .functor AND 1, L_0x55ad6cb85720, L_0x55ad6cb86090, C4<1>, C4<1>;
L_0x55ad6cb85490 .functor OR 1, L_0x55ad6cb85270, L_0x55ad6cb85380, C4<0>, C4<0>;
L_0x55ad6cb855f0 .functor XOR 1, L_0x55ad6cb85f60, L_0x55ad6cb86090, C4<0>, C4<0>;
L_0x55ad6cb85660 .functor XOR 1, L_0x55ad6cb855f0, L_0x55ad6cb85720, C4<0>, C4<0>;
v0x55ad6c9e2e90_0 .net "A", 0 0, L_0x55ad6cb85f60;  1 drivers
v0x55ad6c9eb610_0 .net "B", 0 0, L_0x55ad6cb86090;  1 drivers
v0x55ad6c9eb6d0_0 .net "Cin", 0 0, L_0x55ad6cb85720;  1 drivers
v0x55ad6c9eb770_0 .net "Cout", 0 0, L_0x55ad6cb85490;  alias, 1 drivers
v0x55ad6c9eb830_0 .net "S", 0 0, L_0x55ad6cb85660;  1 drivers
v0x55ad6c9eb940_0 .net *"_ivl_0", 0 0, L_0x55ad6cb85140;  1 drivers
v0x55ad6c9559f0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb855f0;  1 drivers
v0x55ad6c955ad0_0 .net *"_ivl_2", 0 0, L_0x55ad6cb851b0;  1 drivers
v0x55ad6c955bb0_0 .net *"_ivl_4", 0 0, L_0x55ad6cb85270;  1 drivers
v0x55ad6c955c90_0 .net *"_ivl_6", 0 0, L_0x55ad6cb85380;  1 drivers
S_0x55ad6c9fb940 .scope module, "fa4" "t04_fa" 6 15, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb71620 .functor AND 1, L_0x55ad6cb71cc0, L_0x55ad6cb71df0, C4<1>, C4<1>;
L_0x55ad6cb71690 .functor AND 1, L_0x55ad6cb71a90, L_0x55ad6cb71cc0, C4<1>, C4<1>;
L_0x55ad6cb71700 .functor OR 1, L_0x55ad6cb71620, L_0x55ad6cb71690, C4<0>, C4<0>;
L_0x55ad6cb71770 .functor AND 1, L_0x55ad6cb71a90, L_0x55ad6cb71df0, C4<1>, C4<1>;
L_0x55ad6cb71810 .functor OR 1, L_0x55ad6cb71700, L_0x55ad6cb71770, C4<0>, C4<0>;
L_0x55ad6cb71920 .functor XOR 1, L_0x55ad6cb71cc0, L_0x55ad6cb71df0, C4<0>, C4<0>;
L_0x55ad6cb719d0 .functor XOR 1, L_0x55ad6cb71920, L_0x55ad6cb71a90, C4<0>, C4<0>;
v0x55ad6c9fbad0_0 .net "A", 0 0, L_0x55ad6cb71cc0;  1 drivers
v0x55ad6c9fbbb0_0 .net "B", 0 0, L_0x55ad6cb71df0;  1 drivers
v0x55ad6c9fbc70_0 .net "Cin", 0 0, L_0x55ad6cb71a90;  1 drivers
v0x55ad6c9fbd10_0 .net "Cout", 0 0, L_0x55ad6cb71810;  1 drivers
v0x55ad6c9f34a0_0 .net "S", 0 0, L_0x55ad6cb719d0;  1 drivers
v0x55ad6c9f3590_0 .net *"_ivl_0", 0 0, L_0x55ad6cb71620;  1 drivers
v0x55ad6c9f3670_0 .net *"_ivl_10", 0 0, L_0x55ad6cb71920;  1 drivers
v0x55ad6c9f3750_0 .net *"_ivl_2", 0 0, L_0x55ad6cb71690;  1 drivers
v0x55ad6c9f3830_0 .net *"_ivl_4", 0 0, L_0x55ad6cb71700;  1 drivers
v0x55ad6ca28160_0 .net *"_ivl_6", 0 0, L_0x55ad6cb71770;  1 drivers
S_0x55ad6ca282e0 .scope module, "fa5" "t04_fa" 6 16, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb71c50 .functor AND 1, L_0x55ad6cb72520, L_0x55ad6cb726e0, C4<1>, C4<1>;
L_0x55ad6cb71fa0 .functor AND 1, L_0x55ad6cb723f0, L_0x55ad6cb72520, C4<1>, C4<1>;
L_0x55ad6cb72010 .functor OR 1, L_0x55ad6cb71c50, L_0x55ad6cb71fa0, C4<0>, C4<0>;
L_0x55ad6cb72080 .functor AND 1, L_0x55ad6cb723f0, L_0x55ad6cb726e0, C4<1>, C4<1>;
L_0x55ad6cb72170 .functor OR 1, L_0x55ad6cb72010, L_0x55ad6cb72080, C4<0>, C4<0>;
L_0x55ad6cb72280 .functor XOR 1, L_0x55ad6cb72520, L_0x55ad6cb726e0, C4<0>, C4<0>;
L_0x55ad6cb72330 .functor XOR 1, L_0x55ad6cb72280, L_0x55ad6cb723f0, C4<0>, C4<0>;
v0x55ad6ca28470_0 .net "A", 0 0, L_0x55ad6cb72520;  1 drivers
v0x55ad6ca299c0_0 .net "B", 0 0, L_0x55ad6cb726e0;  1 drivers
v0x55ad6ca29a80_0 .net "Cin", 0 0, L_0x55ad6cb723f0;  1 drivers
v0x55ad6ca29b50_0 .net "Cout", 0 0, L_0x55ad6cb72170;  1 drivers
v0x55ad6ca29c10_0 .net "S", 0 0, L_0x55ad6cb72330;  1 drivers
v0x55ad6ca29cd0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb71c50;  1 drivers
v0x55ad6ca43f40_0 .net *"_ivl_10", 0 0, L_0x55ad6cb72280;  1 drivers
v0x55ad6ca44020_0 .net *"_ivl_2", 0 0, L_0x55ad6cb71fa0;  1 drivers
v0x55ad6ca44100_0 .net *"_ivl_4", 0 0, L_0x55ad6cb72010;  1 drivers
v0x55ad6ca441e0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb72080;  1 drivers
S_0x55ad6ca7b500 .scope module, "fa6" "t04_fa" 6 17, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb72810 .functor AND 1, L_0x55ad6cb72ef0, L_0x55ad6cb72f90, C4<1>, C4<1>;
L_0x55ad6cb72880 .functor AND 1, L_0x55ad6cb72d20, L_0x55ad6cb72ef0, C4<1>, C4<1>;
L_0x55ad6cb728f0 .functor OR 1, L_0x55ad6cb72810, L_0x55ad6cb72880, C4<0>, C4<0>;
L_0x55ad6cb72960 .functor AND 1, L_0x55ad6cb72d20, L_0x55ad6cb72f90, C4<1>, C4<1>;
L_0x55ad6cb72aa0 .functor OR 1, L_0x55ad6cb728f0, L_0x55ad6cb72960, C4<0>, C4<0>;
L_0x55ad6cb72bb0 .functor XOR 1, L_0x55ad6cb72ef0, L_0x55ad6cb72f90, C4<0>, C4<0>;
L_0x55ad6cb72c60 .functor XOR 1, L_0x55ad6cb72bb0, L_0x55ad6cb72d20, C4<0>, C4<0>;
v0x55ad6ca7b690_0 .net "A", 0 0, L_0x55ad6cb72ef0;  1 drivers
v0x55ad6ca7b770_0 .net "B", 0 0, L_0x55ad6cb72f90;  1 drivers
v0x55ad6ca7b830_0 .net "Cin", 0 0, L_0x55ad6cb72d20;  1 drivers
v0x55ad6ca6fab0_0 .net "Cout", 0 0, L_0x55ad6cb72aa0;  1 drivers
v0x55ad6ca6fb70_0 .net "S", 0 0, L_0x55ad6cb72c60;  1 drivers
v0x55ad6ca6fc80_0 .net *"_ivl_0", 0 0, L_0x55ad6cb72810;  1 drivers
v0x55ad6ca6fd60_0 .net *"_ivl_10", 0 0, L_0x55ad6cb72bb0;  1 drivers
v0x55ad6ca6fe40_0 .net *"_ivl_2", 0 0, L_0x55ad6cb72880;  1 drivers
v0x55ad6ca64230_0 .net *"_ivl_4", 0 0, L_0x55ad6cb728f0;  1 drivers
v0x55ad6ca643a0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb72960;  1 drivers
S_0x55ad6ca64520 .scope module, "fa7" "t04_fa" 6 18, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb73170 .functor AND 1, L_0x55ad6cb73740, L_0x55ad6cb73930, C4<1>, C4<1>;
L_0x55ad6cb731e0 .functor AND 1, L_0x55ad6cb72e50, L_0x55ad6cb73740, C4<1>, C4<1>;
L_0x55ad6cb73280 .functor OR 1, L_0x55ad6cb73170, L_0x55ad6cb731e0, C4<0>, C4<0>;
L_0x55ad6cb732f0 .functor AND 1, L_0x55ad6cb72e50, L_0x55ad6cb73930, C4<1>, C4<1>;
L_0x55ad6cb73430 .functor OR 1, L_0x55ad6cb73280, L_0x55ad6cb732f0, C4<0>, C4<0>;
L_0x55ad6cb73540 .functor XOR 1, L_0x55ad6cb73740, L_0x55ad6cb73930, C4<0>, C4<0>;
L_0x55ad6cb735f0 .functor XOR 1, L_0x55ad6cb73540, L_0x55ad6cb72e50, C4<0>, C4<0>;
v0x55ad6ca8c5f0_0 .net "A", 0 0, L_0x55ad6cb73740;  1 drivers
v0x55ad6ca8c6d0_0 .net "B", 0 0, L_0x55ad6cb73930;  1 drivers
v0x55ad6ca8c790_0 .net "Cin", 0 0, L_0x55ad6cb72e50;  1 drivers
v0x55ad6ca8c860_0 .net "Cout", 0 0, L_0x55ad6cb73430;  1 drivers
v0x55ad6ca8c920_0 .net "S", 0 0, L_0x55ad6cb735f0;  1 drivers
v0x55ad6ca626d0_0 .net *"_ivl_0", 0 0, L_0x55ad6cb73170;  1 drivers
v0x55ad6ca627b0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb73540;  1 drivers
v0x55ad6ca62890_0 .net *"_ivl_2", 0 0, L_0x55ad6cb731e0;  1 drivers
v0x55ad6ca62970_0 .net *"_ivl_4", 0 0, L_0x55ad6cb73280;  1 drivers
v0x55ad6ca4e0f0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb732f0;  1 drivers
S_0x55ad6ca4e270 .scope module, "fa8" "t04_fa" 6 19, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb73b70 .functor AND 1, L_0x55ad6cb74330, L_0x55ad6cb743d0, C4<1>, C4<1>;
L_0x55ad6cb73be0 .functor AND 1, L_0x55ad6cb740b0, L_0x55ad6cb74330, C4<1>, C4<1>;
L_0x55ad6cb73c80 .functor OR 1, L_0x55ad6cb73b70, L_0x55ad6cb73be0, C4<0>, C4<0>;
L_0x55ad6cb73cf0 .functor AND 1, L_0x55ad6cb740b0, L_0x55ad6cb743d0, C4<1>, C4<1>;
L_0x55ad6cb73e30 .functor OR 1, L_0x55ad6cb73c80, L_0x55ad6cb73cf0, C4<0>, C4<0>;
L_0x55ad6cb73f40 .functor XOR 1, L_0x55ad6cb74330, L_0x55ad6cb743d0, C4<0>, C4<0>;
L_0x55ad6cb73ff0 .functor XOR 1, L_0x55ad6cb73f40, L_0x55ad6cb740b0, C4<0>, C4<0>;
v0x55ad6ca4e400_0 .net "A", 0 0, L_0x55ad6cb74330;  1 drivers
v0x55ad6ca804a0_0 .net "B", 0 0, L_0x55ad6cb743d0;  1 drivers
v0x55ad6ca80560_0 .net "Cin", 0 0, L_0x55ad6cb740b0;  1 drivers
v0x55ad6ca80630_0 .net "Cout", 0 0, L_0x55ad6cb73e30;  1 drivers
v0x55ad6ca806f0_0 .net "S", 0 0, L_0x55ad6cb73ff0;  1 drivers
v0x55ad6ca80800_0 .net *"_ivl_0", 0 0, L_0x55ad6cb73b70;  1 drivers
v0x55ad6ca853b0_0 .net *"_ivl_10", 0 0, L_0x55ad6cb73f40;  1 drivers
v0x55ad6ca85490_0 .net *"_ivl_2", 0 0, L_0x55ad6cb73be0;  1 drivers
v0x55ad6ca85570_0 .net *"_ivl_4", 0 0, L_0x55ad6cb73c80;  1 drivers
v0x55ad6ca85650_0 .net *"_ivl_6", 0 0, L_0x55ad6cb73cf0;  1 drivers
S_0x55ad6ca212d0 .scope module, "fa9" "t04_fa" 6 20, 7 2 0, S_0x55ad6caea130;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "Cin";
    .port_info 1 /INPUT 1 "A";
    .port_info 2 /INPUT 1 "B";
    .port_info 3 /OUTPUT 1 "Cout";
    .port_info 4 /OUTPUT 1 "S";
L_0x55ad6cb745e0 .functor AND 1, L_0x55ad6cb74c20, L_0x55ad6cb74e40, C4<1>, C4<1>;
L_0x55ad6cb74650 .functor AND 1, L_0x55ad6cb74af0, L_0x55ad6cb74c20, C4<1>, C4<1>;
L_0x55ad6cb746c0 .functor OR 1, L_0x55ad6cb745e0, L_0x55ad6cb74650, C4<0>, C4<0>;
L_0x55ad6cb74730 .functor AND 1, L_0x55ad6cb74af0, L_0x55ad6cb74e40, C4<1>, C4<1>;
L_0x55ad6cb74870 .functor OR 1, L_0x55ad6cb746c0, L_0x55ad6cb74730, C4<0>, C4<0>;
L_0x55ad6cb74980 .functor XOR 1, L_0x55ad6cb74c20, L_0x55ad6cb74e40, C4<0>, C4<0>;
L_0x55ad6cb74a30 .functor XOR 1, L_0x55ad6cb74980, L_0x55ad6cb74af0, C4<0>, C4<0>;
v0x55ad6ca21460_0 .net "A", 0 0, L_0x55ad6cb74c20;  1 drivers
v0x55ad6ca21540_0 .net "B", 0 0, L_0x55ad6cb74e40;  1 drivers
v0x55ad6ca21600_0 .net "Cin", 0 0, L_0x55ad6cb74af0;  1 drivers
v0x55ad6ca043a0_0 .net "Cout", 0 0, L_0x55ad6cb74870;  1 drivers
v0x55ad6ca04460_0 .net "S", 0 0, L_0x55ad6cb74a30;  1 drivers
v0x55ad6ca04570_0 .net *"_ivl_0", 0 0, L_0x55ad6cb745e0;  1 drivers
v0x55ad6ca04650_0 .net *"_ivl_10", 0 0, L_0x55ad6cb74980;  1 drivers
v0x55ad6ca04730_0 .net *"_ivl_2", 0 0, L_0x55ad6cb74650;  1 drivers
v0x55ad6ca17770_0 .net *"_ivl_4", 0 0, L_0x55ad6cb746c0;  1 drivers
v0x55ad6ca178e0_0 .net *"_ivl_6", 0 0, L_0x55ad6cb74730;  1 drivers
S_0x55ad6c915fc0 .scope module, "cu" "t04_control_unit" 4 51, 8 1 0, S_0x55ad6caed080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "BranchConditionFlag";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /INPUT 32 "ALU_result";
    .port_info 3 /OUTPUT 1 "RegWrite";
    .port_info 4 /OUTPUT 1 "ALUSrc";
    .port_info 5 /OUTPUT 1 "Branch";
    .port_info 6 /OUTPUT 1 "MemRead";
    .port_info 7 /OUTPUT 1 "MemWrite";
    .port_info 8 /OUTPUT 1 "MemToReg";
    .port_info 9 /OUTPUT 1 "Jal";
    .port_info 10 /OUTPUT 1 "Jalr";
    .port_info 11 /OUTPUT 32 "Imm";
    .port_info 12 /OUTPUT 1 "ALU_control";
    .port_info 13 /OUTPUT 5 "RegD";
    .port_info 14 /OUTPUT 5 "Reg2";
    .port_info 15 /OUTPUT 5 "Reg1";
v0x55ad6c97dea0_0 .var "ALUSrc", 0 0;
v0x55ad6c97df80_0 .var "ALU_control", 0 0;
v0x55ad6c97e070_0 .net "ALU_result", 31 0, v0x55ad6ca2f230_0;  alias, 1 drivers
v0x55ad6c97e170_0 .var "Branch", 0 0;
v0x55ad6c97e210_0 .net "BranchConditionFlag", 0 0, v0x55ad6ca2f310_0;  alias, 1 drivers
v0x55ad6c990550_0 .var/s "Imm", 31 0;
v0x55ad6c9905f0_0 .var "Jal", 0 0;
v0x55ad6c990690_0 .var "Jalr", 0 0;
v0x55ad6c990750_0 .var "MemRead", 0 0;
v0x55ad6c9908a0_0 .var "MemToReg", 0 0;
v0x55ad6c9abb60_0 .var "MemWrite", 0 0;
v0x55ad6c9abc20_0 .net "Reg1", 4 0, L_0x55ad6cb6ec80;  alias, 1 drivers
v0x55ad6c9abd00_0 .net "Reg2", 4 0, L_0x55ad6cb6edb0;  alias, 1 drivers
v0x55ad6c9abde0_0 .net "RegD", 4 0, L_0x55ad6cb6ebe0;  alias, 1 drivers
v0x55ad6c9abec0_0 .var "RegWrite", 0 0;
L_0x7fcb157ca0f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0x55ad6c97b3c0_0 .net "b", 6 0, L_0x7fcb157ca0f0;  1 drivers
L_0x7fcb157ca180 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0x55ad6c97b4a0_0 .net "i", 6 0, L_0x7fcb157ca180;  1 drivers
v0x55ad6c97b580_0 .net "instruction", 31 0, v0x55ad6cb5b4c0_0;  alias, 1 drivers
L_0x7fcb157ca2a0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0x55ad6c97b670_0 .net "jal", 6 0, L_0x7fcb157ca2a0;  1 drivers
L_0x7fcb157ca258 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0x55ad6c97b730_0 .net "jalr", 6 0, L_0x7fcb157ca258;  1 drivers
L_0x7fcb157ca1c8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0x55ad6cb58bf0_0 .net "l", 6 0, L_0x7fcb157ca1c8;  1 drivers
v0x55ad6cb58c90_0 .net "opcode", 6 0, L_0x55ad6cb6ea80;  1 drivers
L_0x7fcb157ca138 .functor BUFT 1, C4<0110011>, C4<0>, C4<0>, C4<0>;
v0x55ad6cb58d30_0 .net "r", 6 0, L_0x7fcb157ca138;  1 drivers
L_0x7fcb157ca210 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0x55ad6cb58dd0_0 .net "s", 6 0, L_0x7fcb157ca210;  1 drivers
E_0x55ad6c93a3c0/0 .event anyedge, v0x55ad6cb58c90_0, v0x55ad6c97b670_0, v0x55ad6c97b730_0, v0x55ad6c97b3c0_0;
E_0x55ad6c93a3c0/1 .event anyedge, v0x55ad6ca2f310_0, v0x55ad6c97b4a0_0, v0x55ad6cb58bf0_0, v0x55ad6cb58dd0_0;
E_0x55ad6c93a3c0/2 .event anyedge, v0x55ad6cb58d30_0, v0x55ad6ca38130_0, v0x55ad6ca38130_0, v0x55ad6ca38130_0;
E_0x55ad6c93a3c0/3 .event anyedge, v0x55ad6ca38130_0, v0x55ad6ca38130_0, v0x55ad6ca38130_0, v0x55ad6ca38130_0;
E_0x55ad6c93a3c0 .event/or E_0x55ad6c93a3c0/0, E_0x55ad6c93a3c0/1, E_0x55ad6c93a3c0/2, E_0x55ad6c93a3c0/3;
L_0x55ad6cb6ea80 .part v0x55ad6cb5b4c0_0, 0, 7;
L_0x55ad6cb6ebe0 .part v0x55ad6cb5b4c0_0, 7, 5;
L_0x55ad6cb6ec80 .part v0x55ad6cb5b4c0_0, 15, 5;
L_0x55ad6cb6edb0 .part v0x55ad6cb5b4c0_0, 20, 5;
S_0x55ad6cb58e70 .scope module, "pc_module" "t04_PC" 4 89, 9 1 0, S_0x55ad6caed080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PC_Jalr";
    .port_info 3 /INPUT 1 "Jalr";
    .port_info 4 /INPUT 1 "Jal";
    .port_info 5 /INPUT 1 "Branch";
    .port_info 6 /INPUT 1 "Freeze";
    .port_info 7 /INPUT 32 "imm";
    .port_info 8 /OUTPUT 32 "PC";
v0x55ad6cb59000_0 .net "Branch", 0 0, v0x55ad6c97e170_0;  alias, 1 drivers
v0x55ad6cb590a0_0 .net "Freeze", 0 0, v0x55ad6cb5b210_0;  alias, 1 drivers
v0x55ad6cb59140_0 .net "Jal", 0 0, v0x55ad6c9905f0_0;  alias, 1 drivers
v0x55ad6cb591e0_0 .net "Jalr", 0 0, v0x55ad6c990690_0;  alias, 1 drivers
v0x55ad6cb59280_0 .var "PC", 31 0;
v0x55ad6cb59320_0 .net "PC_Jalr", 31 0, L_0x55ad6cb87300;  alias, 1 drivers
v0x55ad6cb593c0_0 .net "clk", 0 0, v0x55ad6cb5dd10_0;  alias, 1 drivers
v0x55ad6cb59460_0 .net "imm", 31 0, v0x55ad6c990550_0;  alias, 1 drivers
v0x55ad6cb59500_0 .var "n_PC", 31 0;
v0x55ad6cb595a0_0 .net "rst", 0 0, v0x55ad6cb5e2f0_0;  alias, 1 drivers
E_0x55ad6cb57de0/0 .event anyedge, v0x55ad6cb59280_0, v0x55ad6cb590a0_0, v0x55ad6c990690_0, v0x55ad6cb59320_0;
E_0x55ad6cb57de0/1 .event anyedge, v0x55ad6c97e170_0, v0x55ad6c9905f0_0, v0x55ad6c990550_0;
E_0x55ad6cb57de0 .event/or E_0x55ad6cb57de0/0, E_0x55ad6cb57de0/1;
E_0x55ad6cb57da0 .event posedge, v0x55ad6cb595a0_0, v0x55ad6cb593c0_0;
S_0x55ad6cb59640 .scope module, "rf" "t04_register_file" 4 39, 10 1 0, S_0x55ad6caed080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write";
    .port_info 3 /INPUT 5 "reg1";
    .port_info 4 /INPUT 5 "reg2";
    .port_info 5 /INPUT 5 "regd";
    .port_info 6 /INPUT 32 "write_data";
    .port_info 7 /OUTPUT 32 "read_data1";
    .port_info 8 /OUTPUT 32 "read_data2";
L_0x55ad6cb36f90 .functor BUFZ 32, L_0x55ad6cb6e4d0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x55ad6cacb120 .functor BUFZ 32, L_0x55ad6cb6e740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x55ad6cb59ae0_0 .net *"_ivl_0", 31 0, L_0x55ad6cb6e4d0;  1 drivers
v0x55ad6cb59b80_0 .net *"_ivl_10", 6 0, L_0x55ad6cb6e7e0;  1 drivers
L_0x7fcb157ca0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ad6cb59c20_0 .net *"_ivl_13", 1 0, L_0x7fcb157ca0a8;  1 drivers
v0x55ad6cb59ce0_0 .net *"_ivl_2", 6 0, L_0x55ad6cb6e570;  1 drivers
L_0x7fcb157ca060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55ad6cb59dc0_0 .net *"_ivl_5", 1 0, L_0x7fcb157ca060;  1 drivers
v0x55ad6cb59ef0_0 .net *"_ivl_8", 31 0, L_0x55ad6cb6e740;  1 drivers
v0x55ad6cb59fd0_0 .net "clk", 0 0, v0x55ad6cb5dd10_0;  alias, 1 drivers
v0x55ad6cb5a0a0_0 .net "read_data1", 31 0, L_0x55ad6cb36f90;  alias, 1 drivers
v0x55ad6cb5a190_0 .net "read_data2", 31 0, L_0x55ad6cacb120;  alias, 1 drivers
v0x55ad6cb5a300_0 .net "reg1", 4 0, L_0x55ad6cb6ec80;  alias, 1 drivers
v0x55ad6cb5a3c0_0 .net "reg2", 4 0, L_0x55ad6cb6edb0;  alias, 1 drivers
v0x55ad6cb5a490_0 .net "reg_write", 0 0, v0x55ad6c9abec0_0;  alias, 1 drivers
v0x55ad6cb5a560_0 .net "regd", 4 0, L_0x55ad6cb6ebe0;  alias, 1 drivers
v0x55ad6cb5a630 .array "registers", 0 31, 31 0;
v0x55ad6cb5a6d0_0 .net "rst", 0 0, v0x55ad6cb5e2f0_0;  alias, 1 drivers
v0x55ad6cb5a7a0_0 .net "write_data", 31 0, L_0x55ad6cb875f0;  alias, 1 drivers
L_0x55ad6cb6e4d0 .array/port v0x55ad6cb5a630, L_0x55ad6cb6e570;
L_0x55ad6cb6e570 .concat [ 5 2 0 0], L_0x55ad6cb6ec80, L_0x7fcb157ca060;
L_0x55ad6cb6e740 .array/port v0x55ad6cb5a630, L_0x55ad6cb6e7e0;
L_0x55ad6cb6e7e0 .concat [ 5 2 0 0], L_0x55ad6cb6edb0, L_0x7fcb157ca0a8;
S_0x55ad6cb598b0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 11, 10 11 0, S_0x55ad6cb59640;
 .timescale -9 -12;
v0x55ad6cb59a40_0 .var/2s "i", 31 0;
S_0x55ad6cb5a980 .scope module, "ru" "t04_request_unit" 4 101, 11 1 0, S_0x55ad6caed080;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "i_ack";
    .port_info 3 /INPUT 1 "d_ack";
    .port_info 4 /INPUT 32 "instruction_in";
    .port_info 5 /INPUT 32 "PC";
    .port_info 6 /INPUT 32 "mem_address";
    .port_info 7 /INPUT 32 "stored_data";
    .port_info 8 /INPUT 1 "MemRead";
    .port_info 9 /INPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 32 "final_address";
    .port_info 11 /OUTPUT 32 "instruction_out";
    .port_info 12 /OUTPUT 32 "mem_store";
    .port_info 13 /OUTPUT 1 "freeze";
v0x55ad6cb5ad30_0 .net "MemRead", 0 0, v0x55ad6c990750_0;  alias, 1 drivers
v0x55ad6cb5adf0_0 .net "MemWrite", 0 0, v0x55ad6c9abb60_0;  alias, 1 drivers
v0x55ad6cb5ae90_0 .net "PC", 31 0, v0x55ad6cb59280_0;  alias, 1 drivers
v0x55ad6cb5af90_0 .net "clk", 0 0, v0x55ad6cb5dd10_0;  alias, 1 drivers
v0x55ad6cb5b080_0 .net "d_ack", 0 0, v0x55ad6cb5ddd0_0;  alias, 1 drivers
v0x55ad6cb5b170_0 .var "final_address", 31 0;
v0x55ad6cb5b210_0 .var "freeze", 0 0;
v0x55ad6cb5b2b0_0 .net "i_ack", 0 0, v0x55ad6cb5df80_0;  alias, 1 drivers
v0x55ad6cb5b350_0 .net "instruction_in", 31 0, v0x55ad6cb5e020_0;  alias, 1 drivers
v0x55ad6cb5b4c0_0 .var "instruction_out", 31 0;
v0x55ad6cb5b580_0 .var "latched_instruction", 31 0;
v0x55ad6cb5b660_0 .net "mem_address", 31 0, v0x55ad6ca2f230_0;  alias, 1 drivers
v0x55ad6cb5b770_0 .var "mem_store", 31 0;
v0x55ad6cb5b850_0 .net "rst", 0 0, v0x55ad6cb5e2f0_0;  alias, 1 drivers
v0x55ad6cb5b940_0 .net "stored_data", 31 0, L_0x55ad6cacb120;  alias, 1 drivers
E_0x55ad6ca21710/0 .event anyedge, v0x55ad6c990750_0, v0x55ad6c9abb60_0, v0x55ad6cb5b580_0, v0x55ad6cb5b350_0;
E_0x55ad6ca21710/1 .event anyedge, v0x55ad6ca2f230_0, v0x55ad6cb59280_0, v0x55ad6cb5a190_0, v0x55ad6cb5b2b0_0;
E_0x55ad6ca21710/2 .event anyedge, v0x55ad6cb5b080_0;
E_0x55ad6ca21710 .event/or E_0x55ad6ca21710/0, E_0x55ad6ca21710/1, E_0x55ad6ca21710/2;
    .scope S_0x55ad6cb59640;
T_2 ;
    %wait E_0x55ad6cb57da0;
    %load/vec4 v0x55ad6cb5a6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %fork t_1, S_0x55ad6cb598b0;
    %jmp t_0;
    .scope S_0x55ad6cb598b0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb59a40_0, 0, 32;
T_2.2 ;
    %load/vec4 v0x55ad6cb59a40_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0x55ad6cb59a40_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad6cb5a630, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x55ad6cb59a40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x55ad6cb59a40_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %end;
    .scope S_0x55ad6cb59640;
t_0 %join;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x55ad6cb5a490_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v0x55ad6cb5a7a0_0;
    %load/vec4 v0x55ad6cb5a560_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x55ad6cb5a630, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x55ad6c915fc0;
T_3 ;
Ewait_0 .event/or E_0x55ad6c93a3c0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6c97b670_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ad6c9905f0_0, 0, 1;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6c97b730_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ad6c990690_0, 0, 1;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6c97b3c0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_3.0, 4;
    %load/vec4 v0x55ad6c97e210_0;
    %and;
T_3.0;
    %store/vec4 v0x55ad6c97e170_0, 0, 1;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6c97b4a0_0;
    %cmp/e;
    %jmp/1 T_3.2, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6cb58bf0_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.2;
    %flag_get/vec4 4;
    %jmp/1 T_3.1, 4;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6cb58dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.1;
    %store/vec4 v0x55ad6c97dea0_0, 0, 1;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6cb58bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ad6c990750_0, 0, 1;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6cb58bf0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ad6c9908a0_0, 0, 1;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6cb58dd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ad6c9abb60_0, 0, 1;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6c97b670_0;
    %cmp/e;
    %jmp/1 T_3.6, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6c97b730_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.6;
    %jmp/1 T_3.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6cb58bf0_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.5;
    %jmp/1 T_3.4, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6cb58d30_0;
    %cmp/e;
    %flag_or 4, 8;
T_3.4;
    %flag_get/vec4 4;
    %jmp/1 T_3.3, 4;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6c97b4a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
T_3.3;
    %store/vec4 v0x55ad6c9abec0_0, 0, 1;
    %load/vec4 v0x55ad6cb58c90_0;
    %load/vec4 v0x55ad6c97b3c0_0;
    %cmp/e;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6c97df80_0, 0, 1;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6c97df80_0, 0, 1;
T_3.8 ;
    %load/vec4 v0x55ad6cb58c90_0;
    %dup/vec4;
    %load/vec4 v0x55ad6c97b4a0_0;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %load/vec4 v0x55ad6cb58bf0_0;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %load/vec4 v0x55ad6c97b730_0;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %load/vec4 v0x55ad6cb58dd0_0;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %load/vec4 v0x55ad6c97b3c0_0;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %load/vec4 v0x55ad6c97b670_0;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6c990550_0, 0, 32;
    %jmp T_3.16;
T_3.9 ;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad6c990550_0, 0, 32;
    %jmp T_3.16;
T_3.10 ;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad6c990550_0, 0, 32;
    %jmp T_3.16;
T_3.11 ;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 12, 20, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad6c990550_0, 0, 32;
    %jmp T_3.16;
T_3.12 ;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 7, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 5, 7, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x55ad6c990550_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 8, 0, 32;
    %store/vec4 v0x55ad6c990550_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x55ad6c97b580_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0x55ad6c990550_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x55ad6caed8b0;
T_4 ;
Ewait_1 .event/or E_0x55ad6cb57a30, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6ca2f310_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %load/vec4 v0x55ad6ca2f150_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v0x55ad6ca38470_0;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %load/vec4 v0x55ad6ca2f3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6ca2f310_0, 0, 1;
    %jmp T_4.9;
T_4.2 ;
    %load/vec4 v0x55ad6ca38470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x55ad6ca2f310_0, 0, 1;
    %jmp T_4.9;
T_4.3 ;
    %load/vec4 v0x55ad6ca38470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %store/vec4 v0x55ad6ca2f310_0, 0, 1;
    %jmp T_4.9;
T_4.4 ;
    %load/vec4 v0x55ad6ca38470_0;
    %parti/s 1, 31, 6;
    %store/vec4 v0x55ad6ca2f310_0, 0, 1;
    %jmp T_4.9;
T_4.5 ;
    %load/vec4 v0x55ad6ca38470_0;
    %parti/s 1, 31, 6;
    %inv;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_4.10, 8;
    %load/vec4 v0x55ad6ca38470_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.10;
    %store/vec4 v0x55ad6ca2f310_0, 0, 1;
    %jmp T_4.9;
T_4.6 ;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x55ad6ca2f310_0, 0, 1;
    %jmp T_4.9;
T_4.7 ;
    %load/vec4 v0x55ad6ca383b0_0;
    %load/vec4 v0x55ad6ca382f0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x55ad6ca2f310_0, 0, 1;
    %jmp T_4.9;
T_4.9 ;
    %pop/vec4 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x55ad6ca38210_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_4.11, 4;
    %load/vec4 v0x55ad6ca2f3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.15, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.16, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_4.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_4.20, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.13 ;
    %load/vec4 v0x55ad6ca2f490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.23, 8;
    %load/vec4 v0x55ad6ca38470_0;
    %jmp/1 T_4.24, 8;
T_4.23 ; End of true expr.
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %add;
    %jmp/0 T_4.24, 8;
 ; End of false expr.
    %blend;
T_4.24;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.14 ;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %and;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.15 ;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %or;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.16 ;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %xor;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.17 ;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.18 ;
    %load/vec4 v0x55ad6ca2f490_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_4.25, 8;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/1 T_4.26, 8;
T_4.25 ; End of true expr.
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %jmp/0 T_4.26, 8;
 ; End of false expr.
    %blend;
T_4.26;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.19 ;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_4.27, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.28, 8;
T_4.27 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.28, 8;
 ; End of false expr.
    %blend;
T_4.28;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.20 ;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.29, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.30, 8;
T_4.29 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.30, 8;
 ; End of false expr.
    %blend;
T_4.30;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
    %jmp T_4.22;
T_4.22 ;
    %pop/vec4 1;
    %jmp T_4.12;
T_4.11 ;
    %load/vec4 v0x55ad6ca382f0_0;
    %load/vec4 v0x55ad6ca383b0_0;
    %add;
    %store/vec4 v0x55ad6ca2f230_0, 0, 32;
T_4.12 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x55ad6cb58e70;
T_5 ;
    %wait E_0x55ad6cb57da0;
    %load/vec4 v0x55ad6cb595a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 855638016, 0, 32;
    %assign/vec4 v0x55ad6cb59280_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x55ad6cb59500_0;
    %assign/vec4 v0x55ad6cb59280_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55ad6cb58e70;
T_6 ;
Ewait_2 .event/or E_0x55ad6cb57de0, E_0x0;
    %wait Ewait_2;
    %load/vec4 v0x55ad6cb59280_0;
    %addi 4, 0, 32;
    %store/vec4 v0x55ad6cb59500_0, 0, 32;
    %load/vec4 v0x55ad6cb590a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x55ad6cb59280_0;
    %store/vec4 v0x55ad6cb59500_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x55ad6cb591e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0x55ad6cb59320_0;
    %store/vec4 v0x55ad6cb59500_0, 0, 32;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x55ad6cb59000_0;
    %flag_set/vec4 8;
    %jmp/1 T_6.6, 8;
    %load/vec4 v0x55ad6cb59140_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_6.6;
    %jmp/0xz  T_6.4, 8;
    %load/vec4 v0x55ad6cb59280_0;
    %load/vec4 v0x55ad6cb59460_0;
    %add;
    %store/vec4 v0x55ad6cb59500_0, 0, 32;
T_6.4 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x55ad6cb5a980;
T_7 ;
    %wait E_0x55ad6cb57da0;
    %load/vec4 v0x55ad6cb5b850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ad6cb5b580_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x55ad6cb5ad30_0;
    %flag_set/vec4 8;
    %jmp/1 T_7.4, 8;
    %load/vec4 v0x55ad6cb5adf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_7.4;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0x55ad6cb5b350_0;
    %assign/vec4 v0x55ad6cb5b580_0, 0;
    %jmp T_7.3;
T_7.2 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55ad6cb5b580_0, 0;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x55ad6cb5a980;
T_8 ;
Ewait_3 .event/or E_0x55ad6ca21710, E_0x0;
    %wait Ewait_3;
    %load/vec4 v0x55ad6cb5b210_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.2, 9;
    %load/vec4 v0x55ad6cb5ad30_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_8.3, 9;
    %load/vec4 v0x55ad6cb5adf0_0;
    %or;
T_8.3;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0 T_8.0, 8;
    %load/vec4 v0x55ad6cb5b580_0;
    %jmp/1 T_8.1, 8;
T_8.0 ; End of true expr.
    %load/vec4 v0x55ad6cb5b350_0;
    %jmp/0 T_8.1, 8;
 ; End of false expr.
    %blend;
T_8.1;
    %store/vec4 v0x55ad6cb5b4c0_0, 0, 32;
    %load/vec4 v0x55ad6cb5ad30_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.6, 8;
    %load/vec4 v0x55ad6cb5adf0_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.6;
    %jmp/0 T_8.4, 8;
    %load/vec4 v0x55ad6cb5b660_0;
    %jmp/1 T_8.5, 8;
T_8.4 ; End of true expr.
    %load/vec4 v0x55ad6cb5ae90_0;
    %jmp/0 T_8.5, 8;
 ; End of false expr.
    %blend;
T_8.5;
    %store/vec4 v0x55ad6cb5b170_0, 0, 32;
    %load/vec4 v0x55ad6cb5b940_0;
    %store/vec4 v0x55ad6cb5b770_0, 0, 32;
    %load/vec4 v0x55ad6cb5b2b0_0;
    %flag_set/vec4 8;
    %jmp/1 T_8.9, 8;
    %load/vec4 v0x55ad6cb5b080_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_8.9;
    %jmp/0xz  T_8.7, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5b210_0, 0, 1;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x55ad6cb5ad30_0;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_8.10, 8;
    %load/vec4 v0x55ad6cb5adf0_0;
    %or;
T_8.10;
    %store/vec4 v0x55ad6cb5b210_0, 0, 1;
T_8.8 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x55ad6cad3e90;
T_9 ;
    %delay 10000, 0;
    %load/vec4 v0x55ad6cb5dd10_0;
    %inv;
    %store/vec4 v0x55ad6cb5dd10_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x55ad6cad3e90;
T_10 ;
    %vpi_call/w 3 75 "$dumpfile", "t04_datapath.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55ad6cad3e90 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5dd10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb5e2f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5df80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5ddd0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb5e020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb5e250_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5e2f0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad6cb5a630, 4, 0;
    %pushi/vec4 20, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad6cb5a630, 4, 0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 2130355, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "ADD x3 = x1 + x2";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 1074856755, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "SUB x6 = x2 - x1";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 2159539, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "AND x7 = x1 & x2";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 2155571, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "OR x8 = x1 | x2";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 5276819, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "ADDI x9 = x1 + 5";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 2139443, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "SLT x10 = (x1 < x2)";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 2143667, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "SLTU x11 = (x1 < x2 unsigned)";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 3153955, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "SW x3 \342\206\222 mem[0]";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 8707, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 30, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "LW x4 \342\206\220 mem[0]";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 4195055, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "JAL x5, 4";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 8554087, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "JALR x12, x5, 8";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %vpi_call/w 3 109 "$display", "\012--- Simulating Multi-Cycle LW (MMIO-Style) ---" {0 0 0};
    %pushi/vec4 42627, 0, 32;
    %store/vec4 v0x55ad6cb5e020_0, 0, 32;
    %pushi/vec4 42627, 0, 32;
    %store/vec4 v0x55ad6cb5e250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb5df80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5df80_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 121 "$display", "  [MMIO DEBUG] src_A        = %0d (should be x1 = 10)", v0x55ad6cb5d960_0 {0 0 0};
    %vpi_call/w 3 122 "$display", "  [MMIO DEBUG] ALU_input_B  = %0d (should be imm = 0)", v0x55ad6cb5bd50_0 {0 0 0};
    %vpi_call/w 3 123 "$display", "  [MMIO DEBUG] ALU_result   = %0d", v0x55ad6cb5bdf0_0 {0 0 0};
    %vpi_call/w 3 124 "$display", "  [MMIO DEBUG] ALU_control   = %0d", v0x55ad6cb5bc60_0 {0 0 0};
    %vpi_call/w 3 125 "$display", "  [MMIO DEBUG] branch_condition   = %0d", v0x55ad6ca2f310_0 {0 0 0};
    %vpi_call/w 3 126 "$display", "  [MMIO DEBUG] funct3   = %b", v0x55ad6ca2f3b0_0 {0 0 0};
    %vpi_call/w 3 127 "$display", "  [MMIO DEBUG] final_address= %0d", v0x55ad6cb5de90_0 {0 0 0};
    %vpi_call/w 3 128 "$display", "  [MMIO DEBUG] MemRead      = %b", v0x55ad6cb5c5b0_0 {0 0 0};
    %vpi_call/w 3 129 "$display", "  [MMIO DEBUG] RegD         = x%0d", v0x55ad6cb5ce60_0 {0 0 0};
    %vpi_call/w 3 130 "$display", "  [MMIO DEBUG] ALUSrc         = %d", v0x55ad6cb5bba0_0 {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x55ad6cb5e020_0, 0, 32;
    %load/vec4 v0x55ad6cb5de90_0;
    %cmpi/e 10, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %vpi_call/w 3 136 "$display", "  final_address matched!!!!!!!!!: %0d", v0x55ad6cb5de90_0 {0 0 0};
    %pushi/vec4 42, 0, 32;
    %store/vec4 v0x55ad6cb5e250_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb5ddd0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5ddd0_0, 0, 1;
    %jmp T_10.1;
T_10.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb5e250_0, 0, 32;
    %vpi_call/w 3 143 "$display", "  ERROR: Unexpected address: %0d (expected 10)", v0x55ad6cb5de90_0 {0 0 0};
    %vpi_call/w 3 144 "$display", "  ALU_result    = %0d", v0x55ad6cb5bdf0_0 {0 0 0};
T_10.1 ;
    %delay 10000, 0;
    %vpi_call/w 3 150 "$display", "\012--- Simulating Multi-Cycle SW (MMIO-Style) ---" {0 0 0};
    %pushi/vec4 3186723, 0, 32;
    %store/vec4 v0x55ad6cb5e020_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb5df80_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5df80_0, 0, 1;
    %delay 50000, 0;
    %vpi_call/w 3 162 "$display", "  [MMIO DEBUG] src_A        = %0d (should be x1 = 10)", v0x55ad6cb5d960_0 {0 0 0};
    %vpi_call/w 3 163 "$display", "  [MMIO DEBUG] ALU_input_B  = %0d (should be imm = 0)", v0x55ad6cb5bd50_0 {0 0 0};
    %vpi_call/w 3 164 "$display", "  [MMIO DEBUG] ALU_result   = %0d", v0x55ad6cb5bdf0_0 {0 0 0};
    %vpi_call/w 3 165 "$display", "  [MMIO DEBUG] ALU_control   = %0d", v0x55ad6cb5bc60_0 {0 0 0};
    %vpi_call/w 3 166 "$display", "  [MMIO DEBUG] final_address= %0d", v0x55ad6cb5de90_0 {0 0 0};
    %vpi_call/w 3 167 "$display", "  [MMIO DEBUG] MemWrite     = %b", v0x55ad6cb5c800_0 {0 0 0};
    %vpi_call/w 3 168 "$display", "  [MMIO DEBUG] mem_store    = %0d (should be x3 = 30)", v0x55ad6cb5e160_0 {0 0 0};
    %load/vec4 v0x55ad6cb5de90_0;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_10.4, 4;
    %load/vec4 v0x55ad6cb5e160_0;
    %pushi/vec4 30, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_10.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %vpi_call/w 3 172 "$display", "  SW address/data matched correctly!" {0 0 0};
    %jmp T_10.3;
T_10.2 ;
    %vpi_call/w 3 174 "$display", "  ERROR: Unexpected SW address or value" {0 0 0};
    %vpi_call/w 3 175 "$display", "    final_address = %0d (expected 10)", v0x55ad6cb5de90_0 {0 0 0};
    %vpi_call/w 3 176 "$display", "    mem_store     = %0d (expected 30)", v0x55ad6cb5e160_0 {0 0 0};
T_10.3 ;
    %wait E_0x55ad6c97bc30;
    %vpi_call/w 3 183 "$display", "  PC    = %0d", v0x55ad6cb5c8a0_0 {0 0 0};
    %vpi_call/w 3 184 "$display", "  memload    = %0d", v0x55ad6cb5d720_0 {0 0 0};
    %vpi_call/w 3 185 "$display", "  RegD  = x%0d", v0x55ad6cb5ce60_0 {0 0 0};
    %vpi_call/w 3 186 "$display", "  WB    = %0d", v0x55ad6cb5db30_0 {0 0 0};
    %vpi_call/w 3 187 "$display", "  x13   = %0d (expect 42)", &A<v0x55ad6cb5a630, 13> {0 0 0};
    %wait E_0x55ad6c97bc30;
    %vpi_call/w 3 193 "$display", "\012--- FINAL REGISTER FILE CHECKS ---" {0 0 0};
    %vpi_call/w 3 194 "$display", "x3  = %0d (expect 30)", &A<v0x55ad6cb5a630, 3> {0 0 0};
    %vpi_call/w 3 195 "$display", "x4  = %0d (expect 30)", &A<v0x55ad6cb5a630, 4> {0 0 0};
    %vpi_call/w 3 196 "$display", "x5  = %0d (expect PC + 4)", &A<v0x55ad6cb5a630, 5> {0 0 0};
    %vpi_call/w 3 197 "$display", "x6  = %0d (expect 10)", &A<v0x55ad6cb5a630, 6> {0 0 0};
    %vpi_call/w 3 198 "$display", "x7  = %0d (expect 0)", &A<v0x55ad6cb5a630, 7> {0 0 0};
    %vpi_call/w 3 199 "$display", "x8  = %0d (expect 30)", &A<v0x55ad6cb5a630, 8> {0 0 0};
    %vpi_call/w 3 200 "$display", "x9  = %0d (expect 15)", &A<v0x55ad6cb5a630, 9> {0 0 0};
    %vpi_call/w 3 201 "$display", "x10 = %0d (expect 1)", &A<v0x55ad6cb5a630, 10> {0 0 0};
    %vpi_call/w 3 202 "$display", "x11 = %0d (expect 1)", &A<v0x55ad6cb5a630, 11> {0 0 0};
    %vpi_call/w 3 203 "$display", "x12 = %0d (expect PC + 4 from jalr)", &A<v0x55ad6cb5a630, 12> {0 0 0};
    %vpi_call/w 3 205 "$display", "\012--- DATAPATH OUTPUTS ---" {0 0 0};
    %vpi_call/w 3 206 "$display", "final_address = %0d", v0x55ad6cb5de90_0 {0 0 0};
    %vpi_call/w 3 207 "$display", "mem_store     = %0d", v0x55ad6cb5e160_0 {0 0 0};
    %vpi_call/w 3 208 "$display", "Freeze        = %0b", v0x55ad6cb5c0c0_0 {0 0 0};
    %vpi_call/w 3 209 "$display", "write_back_data = %0d", v0x55ad6cb5db30_0 {0 0 0};
    %vpi_call/w 3 210 "$display", "desitination reg = %0d", v0x55ad6cb5ce60_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55ad6cb5e2f0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb5e2f0_0, 0, 1;
    %vpi_call/w 3 220 "$display", "Reset PC = %0d", v0x55ad6cb5c8a0_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call/w 3 222 "$display", "Reset PC inside module = %0d", v0x55ad6cb59280_0 {0 0 0};
    %vpi_call/w 3 223 "$display", "n_PC inside module = %0d", v0x55ad6cb59500_0 {0 0 0};
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad6cb5a630, 4, 0;
    %pushi/vec4 50, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad6cb5a630, 4, 0;
    %pushi/vec4 30, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad6cb5a630, 4, 0;
    %pushi/vec4 40, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x55ad6cb5a630, 4, 0;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 6455523, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "BEQ x5 == x6 \342\206\222 PC += 8";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %delay 10000, 0;
    %alloc S_0x55ad6caf0800;
    %pushi/vec4 855638024, 0, 32;
    %store/vec4 v0x55ad6cacb240_0, 0, 32;
    %pushi/str "BEQ Taken";
    %store/str v0x55ad6cacb2e0_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55ad6caf0800;
    %join;
    %free S_0x55ad6caf0800;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 8622435, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "BNE x7 != x8 \342\206\222 PC += 8";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %delay 10000, 0;
    %alloc S_0x55ad6caf0800;
    %pushi/vec4 855638032, 0, 32;
    %store/vec4 v0x55ad6cacb240_0, 0, 32;
    %pushi/str "BNE Taken";
    %store/str v0x55ad6cacb2e0_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55ad6caf0800;
    %join;
    %free S_0x55ad6caf0800;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 7504355, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "BEQ x5 != x7 \342\206\222 PC += 4";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %delay 10000, 0;
    %alloc S_0x55ad6caf0800;
    %pushi/vec4 855638036, 0, 32;
    %store/vec4 v0x55ad6cacb240_0, 0, 32;
    %pushi/str "BEQ Not Taken";
    %store/str v0x55ad6cacb2e0_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55ad6caf0800;
    %join;
    %free S_0x55ad6caf0800;
    %alloc S_0x55ad6caeffd0;
    %pushi/vec4 6460003, 0, 32;
    %store/vec4 v0x55ad6c9b14f0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55ad6cb49d30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55ad6cb37150_0, 0, 32;
    %pushi/str "BNE x5 == x6 \342\206\222 PC += 4";
    %store/str v0x55ad6cb370b0_0;
    %fork TD_t04_datapath_tb.apply_instr, S_0x55ad6caeffd0;
    %join;
    %free S_0x55ad6caeffd0;
    %delay 10000, 0;
    %alloc S_0x55ad6caf0800;
    %pushi/vec4 855638040, 0, 32;
    %store/vec4 v0x55ad6cacb240_0, 0, 32;
    %pushi/str "BNE Not Taken";
    %store/str v0x55ad6cacb2e0_0;
    %fork TD_t04_datapath_tb.check_pc, S_0x55ad6caf0800;
    %join;
    %free S_0x55ad6caf0800;
    %vpi_call/w 3 253 "$display", "\012--- BRANCH INSTRUCTION TESTS COMPLETE ---" {0 0 0};
    %vpi_call/w 3 254 "$display", "Final PC = %0d", v0x55ad6cb5c8a0_0 {0 0 0};
    %delay 50000, 0;
    %vpi_call/w 3 257 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "t04_datapath_tb.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_datapath.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_ALU.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa32.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_fa.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_control_unit.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_PC.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_register_file.sv";
    "/home/shay/a/ohabli/nebula-iii/verilog/rtl/team_projects/team_04/src/t04_request_unit.sv";
