
---------- Begin Simulation Statistics ----------
final_tick                               1718333358000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  92490                       # Simulator instruction rate (inst/s)
host_mem_usage                                 856860                       # Number of bytes of host memory used
host_op_rate                                    98786                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 11352.61                       # Real time elapsed on the host
host_tick_rate                              151360178                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1050000013                       # Number of instructions simulated
sim_ops                                    1121479365                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.718333                       # Number of seconds simulated
sim_ticks                                1718333358000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                    2                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect                 1                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted                 1                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.lookups                       4                       # Number of BP lookups
system.cpu.branchPred.usedRAS                       1                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                         6                       # number of cc regfile reads
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.commitSquashedInsts              15                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                    4                       # Number of instructions committed
system.cpu.commit.committedOps                      4                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples           57                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.070175                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.416604                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           55     96.49%     96.49% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      1.75%     98.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            0      0.00%     98.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            1      1.75%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            3                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           57                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.int_insts                         4                       # Number of committed integer instructions.
system.cpu.commit.loads                             1                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                3     75.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     75.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               1     25.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 4                       # Class of committed instruction
system.cpu.commit.refs                              1                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                           4                       # Number of Instructions Simulated
system.cpu.committedOps                             4                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                              91.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                        91.000000                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                     1                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                     1                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                    1                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                     19                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                       53                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                         4                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                      2                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                     6                       # Number of squashed instructions handled by decode
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                           4                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                         4                       # Number of cache lines fetched
system.cpu.fetch.Cycles                             4                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                     2                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                             25                       # Number of instructions fetch has processed
system.cpu.fetch.PendingDrainCycles                 6                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.SquashCycles                       5                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.010989                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles                 48                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches                  1                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.068681                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples                 60                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.416667                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.660015                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       56     93.33%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%     93.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        1      1.67%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                        0      0.00%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                        0      0.00%     95.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                        1      1.67%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                        0      0.00%     96.67% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                        2      3.33%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   60                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                             304                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                        1                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.052198                       # Inst execution rate
system.cpu.iew.exec_refs                            1                       # number of memory reference insts executed
system.cpu.iew.exec_stores                          0                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                       1                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                     1                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                    0                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts                  19                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                     1                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 0                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                    19                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                      2                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                     0                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                         8                       # num instructions consuming a value
system.cpu.iew.wb_count                            19                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                            1                       # average fanout of values written-back
system.cpu.iew.wb_producers                         8                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.052198                       # insts written-back per cycle
system.cpu.iew.wb_sent                             19                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                       57                       # number of integer regfile reads
system.cpu.int_regfile_writes                      19                       # number of integer regfile writes
system.cpu.ipc                               0.010989                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.010989                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                    18     94.74%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     94.74% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    1      5.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     19                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                     19                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads                 98                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses           19                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes                34                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                         19                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        19                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsExamined              15                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.issued_per_cycle::samples            60                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.316667                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.065510                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  52     86.67%     86.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   3      5.00%     91.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   3      5.00%     96.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   1      1.67%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%     98.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   1      1.67%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            7                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              60                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.052198                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            2                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                    1                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   0                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                      23                       # number of misc regfile reads
system.cpu.numCycles                              364                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                       1                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                     4                       # Number of HB maps that are committed
system.cpu.rename.IdleCycles                       54                       # Number of cycles rename is idle
system.cpu.rename.RenameLookups                    14                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                     19                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  19                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                         3                       # Number of cycles rename is running
system.cpu.rename.SquashCycles                      2                       # Number of cycles rename is squashing
system.cpu.rename.UndoneMaps                       15                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups               14                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                           75                       # The number of ROB reads
system.cpu.rob.rob_writes                          40                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                       44                       # number of vector regfile reads
system.cpu.workload.numSyscalls                   412                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     40318101                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      80669380                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                  11180976                       # Number of branches fetched
system.switch_cpus.committedInsts            50000002                       # Number of instructions committed
system.switch_cpus.committedOps              56583736                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction             0.000005                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    2                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction         0.999995                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                174053833                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles       174053016.584554                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads     23525358                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes     22321149                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts      8996220                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls             1072753                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles         816.415445                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses      49109939                       # Number of integer alu accesses
system.switch_cpus.num_int_insts             49109939                       # number of integer instructions
system.switch_cpus.num_int_register_reads     66479556                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes     37867294                       # number of times the integer registers were written
system.switch_cpus.num_load_insts             8598635                       # Number of load instructions
system.switch_cpus.num_mem_refs              17384589                       # number of memory refs
system.switch_cpus.num_store_insts            8785954                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses        961981                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts               961981                       # number of vector instructions
system.switch_cpus.num_vec_register_reads      1168621                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes       484768                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass         40382      0.07%      0.07% # Class of executed instruction
system.switch_cpus.op_class::IntAlu          38483746     68.01%     68.08% # Class of executed instruction
system.switch_cpus.op_class::IntMult           302658      0.53%     68.62% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 3      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     68.62% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd            92087      0.16%     68.78% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     68.78% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu            92085      0.16%     68.94% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp            80772      0.14%     69.08% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     69.08% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          109995      0.19%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     69.28% # Class of executed instruction
system.switch_cpus.op_class::MemRead          8598635     15.20%     84.47% # Class of executed instruction
system.switch_cpus.op_class::MemWrite         8785954     15.53%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total           56586317                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct    99.959419                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits     179672824                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups    179745767                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           13                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     12088765                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    373057398                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits      1104177                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups      1104372                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses          195                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     404038672                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       5775348                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted           53                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       654888387                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      620096895                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     12088437                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches        232643586                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     52480721                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls       363125                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts    500289154                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts   1007753388                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps   1072649006                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   3181459166                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.337156                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.281149                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   2837136837     89.18%     89.18% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1    138205265      4.34%     93.52% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     67153337      2.11%     95.63% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27055537      0.85%     96.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4     25380532      0.80%     97.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5     14741509      0.46%     97.74% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6     11242981      0.35%     98.10% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      8062447      0.25%     98.35% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     52480721      1.65%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   3181459166                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      4764145                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       899494197                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads           266229178                       # Number of loads committed
system.switch_cpus_1.commit.membars            362770                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       266328      0.02%      0.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    702684782     65.51%     65.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult      2387316      0.22%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd       622484      0.06%     65.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     65.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu       622494      0.06%     65.87% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp       532666      0.05%     65.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     65.92% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc       719540      0.07%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     65.99% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead    266229178     24.82%     90.81% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     98584218      9.19%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total   1072649006                       # Class of committed instruction
system.switch_cpus_1.commit.refs            364813396                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts         6198280                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts        1000000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps          1064895625                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     3.262597                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               3.262597                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   2720952123                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.BranchMispred          506                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.BranchResolved    163171327                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DecodedInsts   1668061145                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles      225123786                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       241453736                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     12123410                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.SquashedInsts          484                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.UnblockCycles     55629365                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.accesses                   0                       # DTB accesses
system.switch_cpus_1.dtb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.hits                       0                       # DTB hits
system.switch_cpus_1.dtb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.dtb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.dtb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.dtb.misses                     0                       # DTB misses
system.switch_cpus_1.dtb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.dtb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.dtb.read_misses                0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.dtb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.dtb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.dtb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.dtb.write_misses               0                       # DTB write misses
system.switch_cpus_1.fetch.Branches         404038672                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       237693946                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          2923648548                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2906413                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles           65                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts           1755998320                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          558                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1213                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      24247820                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.123840                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    319508127                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches    186552349                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.538221                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   3255282421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.568678                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     1.776104                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     2846065301     87.43%     87.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       63277846      1.94%     89.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       78741336      2.42%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       40046896      1.23%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       36139966      1.11%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       26424057      0.81%     94.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6       28320800      0.87%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       26427982      0.81%     96.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      109838237      3.37%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   3255282421                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               7314342                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts     14399962                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      276488234                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop             9992827                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.474528                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          688400150                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores        109697259                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    2060922368                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    413391750                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts       363410                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      5062240                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts    122180604                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1571598958                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    578702891                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     14876905                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1548192257                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents     26527463                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    210239126                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     12123410                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    250964608                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     29162512                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      5791704                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses       234264                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        33281                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads      5263563                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    147162569                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     23596386                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        33281                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      6018141                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      8381821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers      1534636365                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count          1277561793                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.494366                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       758671689                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.391578                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent           1283113139                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1798051168                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     911684011                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.306504                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.306504                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass       272354      0.02%      0.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    861976114     55.15%     55.16% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult      2551208      0.16%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            2      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     55.33% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd       639998      0.04%     55.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     55.37% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu       640011      0.04%     55.41% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp       544374      0.03%     55.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     55.44% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc       731262      0.05%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     55.49% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    585032420     37.43%     92.92% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite    110681419      7.08%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1563069162                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          52484011                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.033578                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       2793505      5.32%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            1      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            1      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%      5.32% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     45950955     87.55%     92.87% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite      3739549      7.13%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1608537724                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   6437549948                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses   1271287493                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   2051826837                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1561242721                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1563069162                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded       363410                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined    496710494                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     16950222                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved          285                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined    490952753                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   3255282421                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.480164                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.270492                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   2683832731     82.45%     82.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1    195440383      6.00%     88.45% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2    107502521      3.30%     91.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     84429781      2.59%     94.35% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     91928595      2.82%     97.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     47239714      1.45%     98.62% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     25718892      0.79%     99.41% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     12410340      0.38%     99.79% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6779464      0.21%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   3255282421                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.479087                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses      6743095                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads     13305030                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses      6274300                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes      6522688                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.accesses                   0                       # DTB accesses
system.switch_cpus_1.itb.align_faults               0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.domain_faults              0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.flush_entries              0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.flush_tlb                  0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.flush_tlb_asid             0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.flush_tlb_mva              0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.hits                       0                       # DTB hits
system.switch_cpus_1.itb.inst_accesses              0                       # ITB inst accesses
system.switch_cpus_1.itb.inst_hits                  0                       # ITB inst hits
system.switch_cpus_1.itb.inst_misses                0                       # ITB inst misses
system.switch_cpus_1.itb.misses                     0                       # DTB misses
system.switch_cpus_1.itb.perms_faults               0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus_1.itb.walker.walks               0                       # Table walker walks requested
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads     18387911                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     24972525                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    413391750                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores    122180604                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     979248468                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes      1451081                       # number of misc regfile writes
system.switch_cpus_1.numCycles             3262596763                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    2415966977                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps   1249828765                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    144083092                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      245312021                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    152696508                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      3569648                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   2778020536                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1625878811                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1972417376                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       264209775                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents      6292614                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     12123410                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    269919949                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps      722588568                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1876465548                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles     47750279                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts      1273998                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       317733597                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts       363427                       # count of temporary serializing insts renamed
system.switch_cpus_1.rename.vec_rename_lookups      7908285                       # Number of vector rename lookups
system.switch_cpus_1.rob.rob_reads         4701864943                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        3219938944                       # The number of ROB writes
system.switch_cpus_1.timesIdled               1934126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_1.vec_regfile_reads        7735240                       # number of vector regfile reads
system.switch_cpus_1.vec_regfile_writes       3281326                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     61942049                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          841                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    123885532                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            841                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           39529294                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10226066                       # Transaction distribution
system.membus.trans_dist::CleanEvict         30092035                       # Transaction distribution
system.membus.trans_dist::ReadExReq            821969                       # Transaction distribution
system.membus.trans_dist::ReadExResp           821969                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      39529294                       # Transaction distribution
system.membus.trans_dist::InvalidateReq            16                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    121020643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              121020643                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   3236949056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              3236949056                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          40351279                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                40351279    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            40351279                       # Request fanout histogram
system.membus.reqLayer0.occupancy        129933255000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               7.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy       217933658750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             12.7                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1718333358000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          60193846                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     24945970                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      3789203                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        73525783                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1749621                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1749621                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       3789613                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     56404233                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq           16                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp           16                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     11368429                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side    174460586                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             185829015                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    485044224                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   4663920512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             5148964736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        40318907                       # Total snoops (count)
system.tol2bus.snoopTraffic                 654468224                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        102262390                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000008                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.002869                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              102261548    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    842      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          102262390                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        80451873000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       87230789000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        5684430478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.3                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus.inst       524048                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data         7328                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.inst      3264907                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data     17795921                       # number of demand (read+write) hits
system.l2.demand_hits::total                 21592204                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       524048                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data         7328                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.inst      3264907                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data     17795921                       # number of overall hits
system.l2.overall_hits::total                21592204                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          436                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       163826                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.inst          219                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     40186778                       # number of demand (read+write) misses
system.l2.demand_misses::total               40351263                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 3                       # number of overall misses
system.l2.overall_misses::.cpu.data                 1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          436                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       163826                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.inst          219                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     40186778                       # number of overall misses
system.l2.overall_misses::total              40351263                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst       239500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data        83500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.inst     33533000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  12924419500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.inst     22359000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 3875853695500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     3888834330000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst       239500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data        83500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     33533000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  12924419500                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst     22359000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 3875853695500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    3888834330000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst       524484                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       171154                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.inst      3265126                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     57982699                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             61943467                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       524484                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       171154                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst      3265126                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     57982699                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            61943467                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.000831                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.957185                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.000067                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.693082                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.651421                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.000831                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.957185                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.000067                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.693082                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.651421                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79833.333333                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data        83500                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.inst 76910.550459                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 78891.137548                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 102095.890411                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 96445.992647                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 96374.538016                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79833.333333                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data        83500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 76910.550459                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 78891.137548                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 102095.890411                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 96445.992647                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 96374.538016                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks            10226066                       # number of writebacks
system.l2.writebacks::total                  10226066                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst             3                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data             1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.inst          436                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       163826                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.inst          219                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     40186778                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          40351263                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          436                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       163826                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst          219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     40186778                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         40351263                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst       209500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data        73500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     29173000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  11286159500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst     20169000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 3473985915500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 3485321700000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst       209500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data        73500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     29173000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  11286159500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst     20169000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 3473985915500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 3485321700000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.000831                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.957185                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000067                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.693082                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.651421                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.000831                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.957185                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000067                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.693082                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.651421                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data        73500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 66910.550459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 68891.137548                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 92095.890411                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86445.992647                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 86374.538016                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data        73500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 66910.550459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 68891.137548                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 92095.890411                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86445.992647                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 86374.538016                       # average overall mshr miss latency
system.l2.replacements                       40318907                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14719904                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14719904                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     14719904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14719904                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      3789202                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          3789202                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks      3789202                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      3789202                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            35                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           77                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.switch_cpus_1.data       927575                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                927652                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data       142343                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.switch_cpus_1.data       679626                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              821969                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data  11294119000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  62541690000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   73835809000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data       142420                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.switch_cpus_1.data      1607201                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1749621                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.999459                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.422863                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.469798                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 79344.393472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92023.686557                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 89827.972831                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data       142343                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       679626                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         821969                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   9870689000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  55745430000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  65616119000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.999459                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.422863                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.469798                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 69344.393472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82023.686557                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 79827.972831                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       524048                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst      3264907                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            3788955                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            3                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          436                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst          219                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              658                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst       239500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     33533000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst     22359000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     56131500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       524484                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst      3265126                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        3789613                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.000831                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.000067                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000174                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79833.333333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 76910.550459                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 102095.890411                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85306.231003                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst            3                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          436                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst          219                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          658                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst       209500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     29173000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst     20169000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     49551500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.000831                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.000067                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000174                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69833.333333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 66910.550459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 92095.890411                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75306.231003                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data         7251                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.switch_cpus_1.data     16868346                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16875597                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            1                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        21483                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus_1.data     39507152                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total        39528636                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data        83500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   1630300500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data 3813312005500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 3814942389500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        28734                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data     56375498                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      56404233                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.747651                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.700786                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.700810                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data        83500                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 75887.934646                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 96522.067840                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 96510.853284                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data            1                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        21483                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data     39507152                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total     39528636                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data        73500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   1415470500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data 3418240485500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 3419656029500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.747651                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.700786                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.700810                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        73500                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 65887.934646                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 86522.067840                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 86510.853284                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_misses::.switch_cpus.data           13                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.switch_cpus_1.data            3                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total              16                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.switch_cpus.data           13                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.switch_cpus_1.data            3                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total            16                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.switch_cpus.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.switch_cpus_1.data            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.switch_cpus.data           13                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.switch_cpus_1.data            3                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total           16                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus.data       253500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.switch_cpus_1.data        57000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total       310500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.switch_cpus_1.data            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total            1                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus.data        19500                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.switch_cpus_1.data        19000                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19406.250000                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 32626.885781                       # Cycle average of tags in use
system.l2.tags.total_refs                   123885480                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  40351675                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.070145                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       1.675412                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.025678                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.008820                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     5.779191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1706.167703                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst     0.441863                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 30912.787115                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000051                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.000176                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.052068                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.000013                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.943383                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.995694                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1886                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2        17797                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        12809                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1031435923                       # Number of tag accesses
system.l2.tags.data_accesses               1031435923                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data             64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        27904                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     10484864                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.inst        14016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   2571953792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         2582480832                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        27904                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst        14016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         42112                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    654468224                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       654468224                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          436                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       163826                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst          219                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     40186778                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            40351263                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10226066                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10226066                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst               112                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data                37                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst        16239                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data      6101764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.inst         8157                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1496772311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1502898620                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst          112                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst        16239                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst         8157                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            24507                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      380873840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            380873840                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      380873840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst              112                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data               37                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst        16239                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data      6101764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst         8157                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1496772311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1883772459                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples  10226066.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples         3.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       436.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    163826.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples       219.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  40181659.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003892059750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       636125                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       636125                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            85004255                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9608564                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    40351263                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10226066                       # Number of write requests accepted
system.mem_ctrls.readBursts                  40351263                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10226066                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   5119                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           2533053                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           2550931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           2563883                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           2530720                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           2526045                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           2554490                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           2510672                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           2508451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           2486099                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           2499101                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          2492870                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          2517867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          2513413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          2534088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          2510002                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          2514459                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            637977                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            642054                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            640042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            639088                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            642006                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            652643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            633722                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            632170                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            631109                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            637695                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           632683                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           639426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           635778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           647460                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           639030                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           643153                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.35                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.65                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 1056029537000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               201730720000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            1812519737000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26174.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44924.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 18928311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4197111                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 46.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                41.04                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              40351263                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10226066                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                12929234                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                15452347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                10305823                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1658724                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  19316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  20688                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 401422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 570742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 623890                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 644258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 648347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 650097                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 650377                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 652984                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 652932                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 655073                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 655941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 679537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 701457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 670490                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 681141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 639689                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                   2507                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    697                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    262                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    257                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    195                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    180                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    176                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    189                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    216                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    151                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     27446751                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    117.923578                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    82.976364                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   177.235672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     22043230     80.31%     80.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3420471     12.46%     92.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       454058      1.65%     94.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       253431      0.92%     95.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       205174      0.75%     96.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767       172488      0.63%     96.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       139390      0.51%     97.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       115604      0.42%     97.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       642905      2.34%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     27446751                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       636125                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      63.424808                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     45.700303                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    111.487253                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023       634824     99.80%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047         1236      0.19%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071           62      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            2      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::31744-32767            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        636125                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       636125                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.075513                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.070666                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.413551                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           613891     96.50%     96.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1845      0.29%     96.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            15861      2.49%     99.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             3689      0.58%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              817      0.13%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               10      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                7      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        636125                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             2582153216                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  327616                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               654466304                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              2582480832                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            654468224                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1502.71                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       380.87                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1502.90                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    380.87                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        14.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.74                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1718332419500                       # Total gap between requests
system.mem_ctrls.avgGap                      33974.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst          192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data           64                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        27904                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     10484864                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst        14016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   2571626176                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    654466304                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 111.736176863535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 37.245392287845                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.inst 16238.991037500420                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 6101763.636948495172                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 8156.740911038055                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1496581652.231417655945                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 380872722.369625329971                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst            3                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data            1                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          436                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       163826                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst          219                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     40186778                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10226066                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst        86000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data        32500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     11365250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   4589612750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     11087000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 1807907553500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 41941436141750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28666.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     26067.09                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     28015.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     50625.57                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     44987.62                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4101424.35                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    45.73                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          98220603180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          52205477280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        143284798860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        26655063480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     135643672320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     695338378440                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      74291901600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1225639895160                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        713.272480                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 183314840750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  57378880000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 1477639637250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          97749248940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          51954942765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        144786669300                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        26724844440                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     135643672320.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     696077017500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      73669889760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1226606285025                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        713.834879                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 182023918000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  57378880000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1478930560000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.switch_cpus.inst     49478099                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    234378924                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        283857023                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst     49478099                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    234378924                       # number of overall hits
system.cpu.icache.overall_hits::total       283857023                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            4                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst       524484                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst      3315020                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        3839508                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            4                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst       524484                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst      3315020                       # number of overall misses
system.cpu.icache.overall_misses::total       3839508                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst       334500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   6847251500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst  45639551000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  52487137000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst       334500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   6847251500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst  45639551000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  52487137000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst            4                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     50002583                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    237693944                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    287696531                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst            4                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     50002583                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    237693944                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    287696531                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst            1                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.010489                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.013947                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.013346                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst            1                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.010489                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.013947                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.013346                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst        83625                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13055.215221                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13767.503967                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13670.276765                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst        83625                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13055.215221                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13767.503967                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13670.276765                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1254                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                14                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    89.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks      3789203                       # number of writebacks
system.cpu.icache.writebacks::total           3789203                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst            1                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        49894                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        49895                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            1                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        49894                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        49895                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst            3                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       524484                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst      3265126                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      3789613                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst            3                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       524484                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst      3265126                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      3789613                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst       244000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   6322767500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst  42025208500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  48348220000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst       244000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   6322767500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst  42025208500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  48348220000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.010489                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.013737                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.013172                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.010489                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.013737                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.013172                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12055.215221                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12870.930096                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12758.089019                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12055.215221                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12870.930096                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12758.089019                       # average overall mshr miss latency
system.cpu.icache.replacements                3789203                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     49478099                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    234378924                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       283857023                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            4                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       524484                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst      3315020                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       3839508                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst       334500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   6847251500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst  45639551000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  52487137000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst            4                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     50002583                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    237693944                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    287696531                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst            1                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.010489                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.013947                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.013346                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst        83625                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13055.215221                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13767.503967                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13670.276765                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            1                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        49894                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        49895                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst            3                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       524484                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst      3265126                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      3789613                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst       244000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   6322767500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst  42025208500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  48348220000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.750000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.010489                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.013737                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.013172                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 81333.333333                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12055.215221                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12870.930096                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12758.089019                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           399.750025                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           287646636                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs           3789613                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             75.903961                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000056                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   212.960621                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst   186.789348                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.415939                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.364823                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.780762                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          410                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          410                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.800781                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         579182675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        579182675                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.switch_cpus.data     17164273                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    307604627                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        324768900                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data     17197025                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    307797455                       # number of overall hits
system.cpu.dcache.overall_hits::total       324994480                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            1                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       171165                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data    120844605                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      121015771                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            1                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       171167                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data    120853373                       # number of overall misses
system.cpu.dcache.overall_misses::total     121024541                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data        86000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  13429503500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 8424418059214                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 8437847648714                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data        86000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  13429503500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 8424418059214                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 8437847648714                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            1                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     17335438                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    428449232                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    445784671                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            1                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     17368192                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    428650828                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    446019021                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.009874                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.282051                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.271467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.009855                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.281939                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.271344                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data        86000                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 78459.401747                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 69712.818865                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69725.190188                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data        86000                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 78458.484988                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 69707.761150                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69720.137577                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    960848043                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          291                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          29589936                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              13                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.472123                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    22.384615                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     14719904                       # number of writebacks
system.cpu.dcache.writebacks::total          14719904                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     62861904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     62861905                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data            1                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     62861904                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     62861905                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       171164                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     57982701                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     58153866                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       171166                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     57982701                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     58153868                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data        85000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  13258262500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 4158268096943                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 4171526444443                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data        85000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  13258432500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 4158268096943                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 4171526614443                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.009874                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.135332                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.130453                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.009855                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.135268                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.130384                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data        85000                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 77459.410273                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 71715.667350                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71732.573109                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data        85000                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 77459.498382                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 71715.667350                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71732.573566                       # average overall mshr miss latency
system.cpu.dcache.replacements               58152846                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      8581529                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data    212329128                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       220910657                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            1                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        28732                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data    117898657                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     117927390                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data        86000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   1778108000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 8303429315000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 8305207509000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            1                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      8610261                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    330227785                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    338838047                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data            1                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.003337                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.357022                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.348035                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data        86000                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 61885.980788                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 70428.531811                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 70426.450624                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data            1                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     61523082                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     61523083                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data            1                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        28731                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     56375575                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     56404307                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data        85000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   1749300000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 4083003650000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 4084753035000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.003337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.170717                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.166464                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data        85000                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 60885.454735                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 72425.046662                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 72419.168894                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      8582744                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     95275499                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      103858243                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       142420                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      2945948                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3088368                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  11650978500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 120988744214                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 132639722714                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      8725164                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     98221447                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    106946611                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.016323                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.029993                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.028878                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 81807.179469                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 41069.545088                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42948.159906                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data      1338822                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1338822                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       142420                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      1607126                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1749546                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  11508558500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data  75264446943                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  86773005443                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.016323                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.016362                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.016359                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 80807.179469                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 46831.702644                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49597.441532                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        32752                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::.switch_cpus_1.data       192828                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total        225580                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::.switch_cpus_1.data         8768                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         8770                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        32754                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus_1.data       201596                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total       234350                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.000061                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus_1.data     0.043493                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.037423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data       170000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       170000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.000061                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data        85000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        85000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.switch_cpus.data           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total           13                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.switch_cpus.data       417000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total       417000                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.switch_cpus.data           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total           13                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.switch_cpus.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.switch_cpus.data 32076.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32076.923077                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.switch_cpus.data           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total           13                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.switch_cpus.data       404000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total       404000                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.switch_cpus.data 31076.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31076.923077                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data        58257                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus_1.data       363036                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total       421293                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus_1.data           10                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           11                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus_1.data       441500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       527500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data        58258                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus_1.data       363046                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total       421304                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000017                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus_1.data     0.000028                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000026                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus_1.data        44150                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 47954.545455                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_hits::.switch_cpus_1.data            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus_1.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus_1.data       103500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       188500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000017                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus_1.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus_1.data       103500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        94250                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data        58258                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus_1.data       362770                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total       421028                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data        58258                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus_1.data       362770                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total       421028                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1023.859940                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           383990671                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          58153870                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.603011                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000351                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    52.669433                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   971.190157                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.051435                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.948428                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999863                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          463                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          542                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         951876576                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        951876576                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1718333358000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON      8060000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1718325298000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
