// Seed: 1511962930
module module_0;
  assign id_1[1'b0] = 1;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = 1;
  wire id_2 = 1 !=? 1'd0 - -id_2;
  assign id_1 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 ();
  tri1 id_1 = 1'b0 * 1 - 1'b0;
  assign id_1 = (id_1) - 1;
  module_0 modCall_1 ();
endmodule
module module_3 (
    input tri id_0
);
  assign id_2 = 1;
  module_0 modCall_1 ();
  assign id_2 = 1;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
endmodule
