.comment from next-pnr
.device 8k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 0
000000000000000000
000100000000000000
000001110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 4 0
000000011000000000
000100001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 5 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000000000000000000
000001010000000001
000000000000000010
000000000000000000

.io_tile 6 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010111000100010
000010010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000011001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 12 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000010000000000

.io_tile 13 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011010000000000

.io_tile 14 0
001000000000000000
000000000000000000
000000000000000000
000100000000000001
001000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000000
000100000000000000
001000000000000000
000100000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 16 0
000000000000000000
000100000000000000
000101011000000000
000000000000000000
001000000000001100
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000010000
000010000000000000
000010010000000001
000000000000000010
000011010000000000

.io_tile 18 0
001000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000111000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000110000
001010000000000000
000010010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 0
000010000000000010
000100110000011000
000000011000000000
000000000000000001
000001110000000110
000000001000010100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 21 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000000
000000000000000000
000010000000000000
000000110000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 22 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 23 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000010000000010010
000000010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
000010110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 24 0
000010000000000010
000000110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 25 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 0
000000000000000010
000000000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 28 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000000110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 0
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 30 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000001000000011100111001010000010100000000000
000000000000000001000000000000100000000010100000000000
101000000000000000000000001000001110010100000100000000
100000000000000000000000001011000000101000000100000000
110000000000000000000110000111001100010000100000000000
100000000000001101000000001111011110010100000000000000
000000000000000001100000000000001010001100000100000000
000000000000000111000000000000011001001100000100000000
000000000000001001000110000011101101001001000000000000
000000000000000101000000000011001111001010000000000000
000000000000000001100010001101100000000000000100000000
000000000000000000000000000101000000101001010100000000
000000000000000001100010010000000000000000000000000000
000000000000000001000110000000000000000000000000000000
110000000000001101100010001001011111110110010001000100
100000000000000001000011110111001111110110100000000001

.logic_tile 2 1
000000000000001000000010000101100000000000000100000000
000000000000000001000010110001000000010110100100000000
101000000000001000000000000001101001100011010010100000
100000000000000001000000001101011110110011110000000000
110000000000000000000110010011001111000000010000000000
100000000000000000000010000111111111000010110000000000
000000000001000000000000001101000000000000000100000000
000000000000101001000000000011100000101001010100000000
000000000000000000000011100111001111100000010000000000
000000000010000000000000001111101101101000000000000000
000000000000001001000000010101011100110000010000000000
000000000000000101000010001011101111100000000000000000
000011000000001101100011100011111110010100000100000000
000000000000000101000010000000010000010100000100000000
110000000000000000000110010000011110001100000100000000
100000000000000001000010000000011001001100000100000000

.logic_tile 3 1
000000000000000000000000000000011010000001010100000000
000000000000000000000000000011010000000010100100000000
101000000000001000000000000101011100000001010100000000
100000000000001111000000000000000000000001010100000000
110000000000000001100110000000000000000000000000000000
100000000000000000000011100000000000000000000000000000
000000000000001000000000000101011100000001010100000000
000000000000000001000011100000100000000001010100000000
000000000000001000000111000101111010000001010100000000
000000000000000001000000000000010000000001010100000000
000001000000001001100000000000000001010000100100000000
000000100000000011000000001011001100100000010100000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101011001010000000000000100
100000000000000000000000001101101100100001010000000000

.logic_tile 4 1
000001000000000000000110011011111000100000010000000000
000000000000001101000010000101101111100000100000000000
101000000000000001000111100101011110010111110000000000
100000000000000000100110110111111001110101110000000000
110001000000000000000010000001100000000000000100000000
100000000000000111000000001001100000010110100100000000
000000000000000101000110000001001101101111010000000000
000000000000001101100000000011001111011101000010000000
000000000000001011100111000011011010010000100000000000
000000000000000001000100000111101001010100000000000000
000000000000000000000110000101011110011110110010000000
000000000000000000000000001001111110000111100000000000
000000000000001111100111000111100001000110000000000000
000000000000000011000100000000001001000110000000000000
110000000000001000000111010000011010010100000100000000
100000000000000001000110000101010000101000000100000000

.logic_tile 5 1
000000000000000000000110001001011001101011110000000000
000000000000000000000000000111111010010001110010000000
101000000000000111100010110111011100000001010100000000
100000000000000000000110000000000000000001010100000000
110011000000000000000011110101000000001001000100000000
100000000000000000000010000000101011001001000100000000
000000000000000001100000000111111100101000000000000000
000000000000000000000000001101111100100100000000000000
000000001000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000011100000001001101111000100000000000000
000000000000000001000010001111101100101000010000000000
000000000000000001100000000000011111000000110100000000
000000000000000000000000000000001001000000110100000000
110000000000000001000110001111100000000000000100000000
100000000000000001000010000001100000101001010100000000

.logic_tile 6 1
000000000000001001100000000000000000000000000000000000
000010000000000101000000000000000000000000000000000000
101000000000001000000000000011111111000100000000000000
100000000000001011000000001011011100010100100000000000
110010000000000000000000001101111100011010010000000000
100000000000000000000000000101111000011111010000000000
000000000000000001000010100000000001001001000100000000
000000000000000111100111111011001010000110000100000000
000001000000000000000110001101111100101011010000000000
000000000000000000000000000101111000011111000000000000
000000000000000111000011000000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001001011111100011010000000000
000000000000000000000000001101011101110011110010000000
110000000000000000000110010001111110010100000100000000
100000000000000000000011010000010000010100000100000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000001111101010101011000000000000
000000000000000000000000000111011110101111110000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000

.ramb_tile 8 1
000000000000000000000000000000000000000000
000000000001010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000001011101001111100010000000000
000000000000000000000000000101011000011111110000000000

.logic_tile 11 1
000000000000000000000000000111011111011110110000000000
000000000000000000000000000011101011000111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111011111011111010000000000
000000000000000000000000000011101011010111110000000001
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000001111101111110011010000000000
000000000000001111000011101101001100011111110000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000001101111110011010110000000000
000000000000000000000000001011111010011110010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000

.logic_tile 18 1
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 1
000000000000000000000000000001111011100011110000000000
000000000010000000000000000111101110110010110000000010
000000000000000000000111101111011111001111110010000000
000000000000000000000000000101001001011110110000000000
000000000000000000000000001101101101000111110000000000
000000000000000000000000000111001011101111000010000000
000000000000001000000111100101111111111111010000000000
000000000000001111000000000011101010001110110000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000001101101101110011100000000000
000000000000000000100000001101001110110110110000000000
000000000000000011100000001101111110111101100010000000
000000000000000000000000000101101100110101110000000000

.logic_tile 20 1
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000010100110000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000111111000111101110000000000
000000000000000111000000000001101100101101100001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000011100000001001001101010011110000000000
000000000000000000100000000001001111111110000000000000
000000000000000000000000000111111000101011000000000000
000000000000000000000000000011101000101111110001000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000111000111111000111110010000000000
000000000000000000000000000001101100101001010000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 1
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 1
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 1
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001111101111110111000000000000
000000000000000011000000000001101110111101110000000000
000000100000000111100000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.io_tile 33 1
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000010010000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000001011011111100001010000000000
000000000000000000000000001001001110100000000000000000
101000000000000000000000011101001111000000010000000000
100000000000000000000010001101101010000001110000000000
110000000000000000000110000000000000000000000000000000
100000000000000000000010000000000000000000000000000000
000000000000001000000000000101000000000000000100000000
000000000000000001000010011101100000101001010100000000
000000100000001111000000000101100000000000000100000000
000001000000000111100000000011000000101001010100000000
000000000000000001100000000011100001010000100100000000
000000000000001111000011110000101100010000100100000000
000000100000000111000000001000000001001001000100000000
000001000000000000100000001001001100000110000100000000
110000000000000001100000000000000000000000000000000000
100000000000001001000000000000000000000000000000000000

.logic_tile 2 2
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000110001111111011000000010000000000
100000000000000000000011111111011011000001110000000000
110000000001000101100010000011000000010110100000000000
100000000000100000000010000101100000000000000000000000
000000000000001000000010011101111101101001000000000000
000000000000000001000010001001101110100000000000000000
000001000000000000000110000000011010001100000100000000
000000000000000000000010000000001011001100000100000000
000000000000001000000000010001111110010100000100000000
000000000000000001000010000000100000010100000100000000
000000000000000000000000000101000001010000100100000000
000000000110000000000000000000101101010000100100000000
110000000000000001100000011000001100000001010100000000
100000000000000111000011001001010000000010100100000000

.logic_tile 3 2
000011100000110000000000000000000000000000000000000000
000000000000001111000011110000000000000000000000000000
101000001110001000000000000001100000000000000100000000
100000000000001011000000000011000000010110100100000000
110000100000000000000011100000011110001001110100000000
100011000000000000000100001011011000000110110100000000
000000001110000000000011100011111010000001110000000000
000000000000000000000100001111011100000000010000000000
000010000100000001100000011000000000001001000100000000
000000000100000000000010000011001001000110000100000000
000001000000101001100000001000001011010100110100000000
000010100001010001000000001111011100101000110100000000
000011000001000000000000010111011101110000010000000000
000000000100100000000011011011101011010000000000000100
110000000000000000000000010000000000000000000000000000
100000000000000000000011010000000000000000000000000000

.logic_tile 4 2
000000000000000111100111110101001110000000100000000000
000000000000000111000010001001101011010100100000000000
101000000000000000000110001000001110010100000100000000
100000000000000000000000001101000000101000000100000000
110000000000011000000110010000000000010000100100000000
100000000000000111000011110001001001100000010100000000
000000000000001111000000000101101010010100000100000000
000000000000000001000011110000010000010100000100000000
000000000000000000000000000101011010010100000100000000
000010000000010000000000000000000000010100000100000000
000000000000000000000000000000011110001100000100000000
000000000000000000000000000000001000001100000100000000
000001000010100001100010000101011000100000010000000000
000000000000000001000000001111111110101000000000000000
110000000000000001100000001000000000001001000100000000
100000000000000000000000001001001001000110000100000000

.logic_tile 5 2
000000000000000000000111110011001111001000000000000000
000000000000000111000110000001111111001101000000000000
101000000000000000000000010000000000000000000000000000
100000000000000000000011110000000000000000000000000000
110000000000000000000000010000000001001001000100000000
100000000000011101000011101001001010000110000100000000
000000000000000111000000000000000000010000100100000000
000000000000000000100000001101001101100000010100000000
000010000000000000000110000001011110010100000100000000
000000000000000000000000000000100000010100000100000000
000000000000000001100000001001011111100000000000000000
000000000000000000000000001111011110110100000000000000
000000000100000000000000011000011110010100000100000000
000000000000000000000010001001010000101000000100000000
110000000000001000000011111000000000000110000000000000
100000000000000001000110000011001010001001000000000000

.logic_tile 6 2
000000000100000111000000000000000000000000000000000000
000000000100010000100000000000000000000000000000000000
101000000000001001100000000111000000001001000100000000
100000000000000001000000000000001100001001000100000000
110010000000000000000110000111001111000000100000000000
100000000000000000000011111101101000010100100000000000
000000000000000000000000000101000000001001000100000000
000000000000000000000000000000101011001001000100000000
000000000001001111100000010001000001010000100100000000
000000000000101011000011100000001000010000100100000000
000000000000000000000000001011000000000000000100000000
000000000000000000000000000001100000010110100100000000
000010000001011001100000010000000000000000000000000000
000000000000001011000011110000000000000000000000000000
110000000000000000000000001111001100100000010000000000
100000000000000000000000000001001111010000010000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 2
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 2
000000000000000000
000100000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 3
000000000000000000
000100000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 3
000000000000000001100010110011111100101000000000000000
000000000000000000000110001001011111100100000000000000
101000000000000000000000000111100000000000000100000000
100000000000000000000000000001000000010110100100000000
110000000000000111100000000000001110010100000100000000
100000000000000000100000001011010000101000000100000000
000000000000000000000000010111000000000000000100000000
000000000000000000000010001011000000010110100100000000
000000000000000000000110000001011011111110110001000000
000000000000000000000011100101111100010100100000000000
000001000000001001100010001000000001010000100100000000
000000100000000101000111110111001100100000010100000000
000000000000000111100010010001001101100000000000000000
000000000000000000000010001111011101110000010000000000
110000000000001011100000000000000000000000000000000000
100000000000001011100000000000000000000000000000000000

.logic_tile 2 3
000000000000000101000000000000000000010000100100000000
000000000000000000000000000111001100100000010100000000
101000000000000000000000010101000001001001000100000000
100000000000000000000010000000001010001001000100000000
110000000000001001100010001111111111101111010000000000
100000000000000101000000001101011110101110000010000000
000000000000000000000110000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001011100000000111001101010000000000000000
000000000000000001100000000101101001010010100000000000
000000000000000000000000000000000000000110000000000000
000000000000000000000000000101001000001001000000000000
000000000000001001000000001000000000001001000100000000
000000000000000101100010011001001011000110000100000000
110000000000000001100010000111101100101000000000000000
100000000000001001000010001111101110010000100000000000

.logic_tile 3 3
000000000000000000000010110000001011001100000100000000
000000001010000000000010000000001110001100000100000000
101000000000000001100011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110010000000001000000000000011100000000000000100000000
100000001010010001000000001001100000010110100100000000
000000000000000000000000001000001110010100000100000000
000000000000000000000000000011010000101000000100000000
000000000000000000000110000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000001000000000011100011100011001001101000010000000000
000010100000000000100000001011111001001000000000000000
000000000100000000000110000001101000000010100000000000
000000000000000000000000000000010000000010100000000000
110001000000000111000000000000000000000000000000000000
100000100000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000100001111000110001001011011101011110000100000
000000000100001111100000000111011100100010110010000000
101000000000000000000110010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000101000000000111101000000000010000100100000000
100000000000110000000000000101001101100000010100000000
000000001110000111000011110101100000000000000100000000
000000000000000000100110101001100000010110100100000000
000001000011110001000000010001101101100001010000000000
000000000000000000000010000001101001010000000000000000
000000000000001000000000000011001010000001010000000000
000000000000000001000000001001111100000001100000000000
000000000100110000000000001000001110000001010100000000
000000000000000111000000001001000000000010100100000000
110000000000000001100110000000011111001100000100000000
100000000000000111000000000000011110001100000100000000

.logic_tile 5 3
000000000000100000000111101001101100010000000000000000
000000000000000101000100000111011010101001000000000000
101000000000000001100111110000000000000000000000000000
100000000000000000000110000000000000000000000000000000
110000000001010111100010111101111010101000000000000000
100000000000000000000110001001011010100100000000000000
000000000000001111100000010000000000010000100100000000
000000000000000001100011111001001101100000010100000000
000000100000100000000110010101100001001001000100000000
000001000000000000000011100000001010001001000100000000
000000000000000000000000000011000001010000100100000000
000000000000000000000000000000101000010000100100000000
000011000010000000000011100000000001010000100100000000
000000000000000000000000001111001001100000010100000000
110000000000000111000000000001001011100011010000000001
100000000000000000100000001101011001110011110000000000

.logic_tile 6 3
000000000000000101000000000011011011100001010000000000
000000000000001101100010101111101001010000000000000000
101000000000000000000000010011111111100001010000000000
100000000000000000000010001101101100100000000000000000
110000000000100001100000010011100000010000100100000000
100000000000000000000010000000101101010000100100000000
000000000000001000000000000111000000000000000100000000
000000000000001111000000001011000000010110100100000000
000000000110001111000110010001001100111010100001000001
000000000000000111100010001001001010110110100000000000
000000000000000001100010010000001101000000110100000000
000000000000000000000111010000001100000000110100000000
000000000000101001000111100000011111000000110100000000
000000000000000001100000000000001001000000110100000000
110000000000000001000000000001000000000110000000000000
100000000000001111000000000000001110000110000000100000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 3
000000000000000000000000000000000000000000
000010010000000000000011110000000000000000
101000000000000000000000000000000000000000
100000000000000000000000000111000000000000
010000000000000111100000001000000000000000
010000000000001111000000000111000000000000
000000000000000111000000001000000000000000
000000000000000000100000001111000000000000
000000000000000000000111000000000000001000
000000000001010000000000001111000000000000
000000000000000111000111100000000001000000
000000000000000000100000001011001100000000
000001000000001000000111100000000001000000
000000000000001011000000000101001111000000
010000000000000111100111111000000000000000
110000000000000000100111001011001010000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000001011000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 3
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 3
000010000000000000000011100000000000000000000000000000
000001000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000011100000000000000000000000000000
000001000000000000000000001001011110111101010000000000
000010000000000000000000001001101110011011110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000

.io_tile 33 3
000000000000000010
000000000000000000
000010000000000000
000010010000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 4
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 4
000000000000000000000111010101101110010010110000000000
000000000000000000000110011001001101111111110000000100
101000000000000000000110001000000000010000100100000000
100000000000000101000000001101001100100000010100000000
110000000000000001100000001101011110100000010000000000
100000000000000000000010010011101100101000000000000000
000000000000000000000000001000000000000110000000000000
000000000000000101000010011001001111001001000000000000
000000000000001001100000000111111100000001010100000000
000000000000000101000010000000010000000001010100000000
000000000000001101100111000001101000000111100000000000
000000000000001111000000000111011001110011110000000000
000000000000000000000000010101101110110111000000000000
000000000000000001000010001011001001111101110000000000
110000000000001000000000000011101011010100000000000000
100000000000000001000000001101001100100000010000000000

.logic_tile 2 4
000000000000000000000000000000000000001001000100000000
000000000000000001000010000011001000000110000100000000
101000000000000001100000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000
110000000000001000000000011101000000011001100100000000
100000000000000111000010001111101001101001010100000000
000000000000000000000010001111011111000000010100000000
000000000000000001000110011111111011101001110100000000
000000100000001000000000000000000000000000000000000000
000001000000010001000000000000000000000000000000000000
000000000000000000000000001000001000000001010100000000
000000000000000000000000000001010000000010100100000000
000000000000000000000110000101001011001000000000000000
000000000000000000000000001111011011001110000000000000
110001000000000000000110111000011000000010100000000000
100010100000000000000011000101010000000001010000000000

.logic_tile 3 4
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000100100000000
000000000000000000100000000000001010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000110000000000010000000000000000000000000000000
000000000000000000000000000000001010000010100000000000
000000000000000000000000001111000000000001010000100000

.logic_tile 4 4
000000000000000000000010100101111100000010100000000000
000000000000001001000100000000100000000010100000000000
101000000000001001100110000011011100111010100000100000
100000000000000001000000000111101001111001010010000000
110000000010000000000110001001101101110000010000000000
100000000000000000000000001101111101100000000000000000
000000000000000000000111110101000000000000000100000000
000000000000000000000010000011100000101001010100000000
000000000000000011100110011000000000001001000100000000
000000000000000000100010000001001000000110000100000000
000000000000001101100000001000001110000001010100000000
000000000000001011000011100001010000000010100100000000
000000000000001000000111001111111001010000100000000000
000000000000000001000000001011001000101000000000000000
110000000000000011100000001111100000000000000100000000
100000000000001001000000001001000000010110100100000000

.logic_tile 5 4
000000000000000101000010000000000000010000100100000000
000000000000000000100000001111001100100000010100000000
101000000000000000000000011111000000000000000100000000
100000000000000000000010001011000000101001010100000000
110000000000001000000000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000
000000000000000000000000000111100000000110000000000000
000000000000000000000000000000101000000110000000000000
000000000000001000000000000111000001010000100100000000
000000000000000001000011110000101100010000100100000000
000000000000001000000010101001101110110000010000000000
000000000000000001000100000111101001100000000000000000
000000000000000001100111001000001110000001010100000000
000000000000001101000110111001000000000010100100000000
110000000000000000000110000011101100000000100000000000
100000000000000111000000001001011010101000010000000000

.logic_tile 6 4
000000000000000000000000001011011101000000100000000000
000000000000000000000000001101011100010100100000000000
101000000000000000000000001000000000000110000000000000
100000000000000000000000000101001111001001000000000000
110000000000000000000000001101101100001101000000000000
100000000000000000000000001111111111001000000000000000
000000000000000000000110010000000000001001000100000000
000000000000001101000010001011001110000110000100000000
000000000000010001000110000111000001010000100100000000
000000000000100000100000000000001100010000100100000000
000000000000001000000111100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001000000111010111111010010100000100000000
000000000000000011000010000000010000010100000100000000
110000000000000000000111101101100000000000000100000000
100000000000001111000000000111100000101001010100000000

.logic_tile 7 4
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 4
000000000000000000000000000000000000000000
000000010001000000000011100000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000001000
000000000000000000000000000000000000000000
000000000000001000000000000000000000000000
000000000000001011000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.io_tile 33 4
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000001100000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000001010000000000

.logic_tile 1 5
000000000000000000000000000011111111010000000000000000
000000000000000001000000001011111101010110000000000000
101000000000000101000011110000000000000000000000000000
100000000000000000100011010000000000000000000000000000
110000000000001000000011101111011000000001010100000000
100000000000000111000000001001100000101011110100000000
000000000000000101000000000101101111010100000100000000
000000000000000000100000001011011001111000100100000000
000000000000000000000010110111011101000001010000000000
000000000000000000000010101111111101000010010000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000110010111111000000001010100000000
000000000000000000010010001101100000101011110100000000
110000000000000000000000010001000000101001010000000000
100000000000000000000010000101000000000000000000000100

.logic_tile 2 5
000000000000001000000000001111000000010000100100000000
000000000000000001000000001101101000111001110100000000
101000000000001000000010100011111010000001010100000000
100000000000000001000000000011010000010111110100000000
110000000000000000000110000000011111001101010100000000
100000000000001001000000001011011110001110100100000000
000000000000000000000110010001011100101000010000000000
000000000000000000000110000101011100000000100000000000
000001000000000001100000011101011011010000000000000000
000000000000000000000010001111011101010110000000000000
000000000000000000000010111101011001101111010000000100
000000000000000101000011010111101001011101000010000100
000000100000000000000000001101111100010101010100000000
000001000000000000000010101101110000101001010100000000
110000000000000101000110000111111011001001110100000000
100000001100000001100010100000111111001001110100000000

.logic_tile 3 5
000000000000000000000000000101111100101000000100000000
000000000000000000000000000000100000101000000101000000
101000000000000000000110000000000001100000010000000000
100000000000000000000000000011001001010000100000000010
000000000000000000000000000000001101001111110000000000
000000000000000000000000000000001100001111110000000000
000000000000000111100000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000001100000000111000000001000011010101000000100000000
000001000000000000000010000101010000010100000100000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000001000000000000011010110000000100000000
000000000110000000000000000000011110110000000100000000
110000000000000000000000001011000000101001010100000000
100000000000000000010000001101100000000000000100000000

.logic_tile 4 5
000010000000000101000000000111000000000000000000000000
000000000000000000100000000000000000000001000000000000
101000000000001000000000000001101110111010100000000000
100000000000000001000000000001001111110110100010000010
110000000000000000000000000011000000000000000000000000
100000000000000000000000000000000000000001000000000000
000000000000000001100000010011111011010100000000000000
000000000000001101000010001011101011100000010000000000
000000000000000101000111000101100000010110100000000000
000000000000010000100100001111000000000000000000000000
000000000000000000000010101000011010010100000100000000
000000000000000000000111111111000000101000000100000000
000000000000000011100110100101111100000001010100000000
000000000010001101000010100000110000000001010100000000
110000000000000101000000000000011110000100000000000000
100000000000000000100010110000000000000000000000000000

.logic_tile 5 5
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000001100110011111011011100000000000000000
100000000000000000000010001001001110110100000000000000
110000000000000000000000010000011100000000110100000000
100000000000000000000010000000001001000000110100000000
000000000000000111100110100101111000010000100000000000
000000000000000000100000000011011011010100000000000000
000000000000000011100000000111111110010100000100000000
000000000000000000100000000000100000010100000100000000
000000000000000001000000000011100001010000100100000000
000000000000000001000000000000001000010000100100000000
000000000000000011100000001000001110000001010100000000
000000000000000000100010001001010000000010100100000000
110000000000001000000000000000011011000000110100000000
100000000000000001000010000000011001000000110100000000

.logic_tile 6 5
000000000000000000000000010011100000010000100100000000
000000000000000000000010000000101100010000100100000000
101000000000000001100110011101001101110000010000000000
100000000000000000000010000011001110010000000000000000
110010000010000111100000010000001010001100000100000000
100001000000000111000010000000011111001100000100000000
000000000000000101100010100001111010100011010000100000
000000000000000111000111110011111010110011110000000000
000000000000001001100000000111111011101000010000000000
000000100000010001000000001001011111000000010000000000
000000000000000101100010001000000001001001000100000000
000000000001010000000010000001001010000110000100000000
000001000000000001000010001001111011000000100000000000
000010000000000000000000001011011010101000010000000000
110000000000000000000110000000001111000000110100000000
100000000000000001000000000000001001000000110100000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
101000000000000001100011100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000001010000100100000000
000000000000000000000000001001001000100000010100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.ramb_tile 8 5
000000000000000000000111000000000000000000
000000010001000000000010010000000000000000
101000000000000000000000000000000000000000
100000000000000000000000000101000000000000
010000100000001000000000001000000000000000
010001000000000111000000000101000000000000
000000000000000111100000001000000000000000
000000001100010000000011111101000000000000
000011000000111000000111010000000000000000
000000001000000111000011010011000000010000
000000000000001000000111000000000000000000
000000001110000011000000001001001101000000
000000000000000011100000000000000000000000
000000000000000000100000000111001101000000
110000000000000000000000001000000001000000
010000000000001111000000000111001101000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000100000000000000000000000000000000000000
000100000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 5
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000001100010
000000000000000000000000000000000000000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 5
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000001001101010011011110000000000
000000001000001111000000001011001110011010010000100000
000000001000000011100000000000000000000000000000000000
000000001100000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111011010111111010000000100
000000000000000011000000000011001010001110100000000000
000000000000000000000000000001101100101111000000000000
000000000000000000000000000111001000111110000000000000

.io_tile 33 5
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000

.io_tile 0 6
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000001110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
000000000000000000000000000000001011000011000000000000
000001000010000101000000000000011000000011000000000000
101010100010000000000010100000000000000000000000000000
100001000000000101000000000000000000000000000000000000
000000100000001000000110000101011110110110010000000010
000000000000000001000010110001011100110110100000000000
000000000001010000000000000000000001000000100100000000
000000001110100000000000000000001001000000000000000000
000000000000000000000000000000000000000000000000000000
000001000010001111000000000000000000000000000000000000
000010100000010000000000000000001011000011000000000000
000001000000100000000000000000011001000011000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000

.logic_tile 2 6
000000000000010000000000010011000000000000001000000000
000000000000000000000010010000100000000000000000001000
101010100000001101100010100001001110001100111000000000
100001001110000001000100000000110000110011000000000000
110000000010000000000000000101101000001100111000000000
100000000000000000000000000000100000110011000000000000
000010100000000000000010000011001000111100001010100001
000001000000000000000010110000100000111100000010000101
000000000000000000000110101000001000000001010100000000
000000000000000000000011010001000000000010100110000000
000000000000001001100000000111100001001001000100000000
000000001110000101000000001111001000101111010100000000
000000000000000000000110111011111001101000010000000000
000000000000000000000010101101011111000000100000000000
110000000000000001100110000011111111011101000100000000
100000000000000000000000000000011000011101000100000000

.logic_tile 3 6
000000000000000101100110100000001010000100000010100011
000000000000000000000000001111011010001000000011100111
000011000001010000000000000111000000000000000010100011
000011100000100000000010101101101000010000100011000011
000000000000000101100000010001001010000010000010100011
000000000000000000000010100000011111000010000010100111
000000000000000000000000000011011000010111110000000000
000000000000000000000000000000010000010111110000000000
000010100000000000000000000101001000000000000010000101
000000001010001101000000001111110000000010100010100111
000000000000000000000000000111001010101000000010000111
000000000000000000000000001101100000000000000010100011
000000100000000000000110000001000000010000100010000111
000011000000000000000000000101101111000000000010100011
000000000000000000000000000000001110000001000010000111
000000000000000000000000000001011011000010000010100011

.logic_tile 4 6
000000000000001101100000000111001010000001010100000000
000001000000000001000000000000010000000001010100000000
101000000000001000000000000001011101100000010000000000
100000000100000101000000001111011010100000100000000000
110000000000001000000000010000001111001100000100000000
100000000010000101000010100000011000001100000100000000
000000000001011101100110000111011010000001010100000000
000000000000001111000011100000100000000001010100000000
000000000000001000000000000101111111100001010000000000
000000000000000111000000001111101011100000000000000000
000000000000000000000000000111100000000000000100000000
000000000110000000000010000001000000101001010100000000
000000000000001000000110011101111110000000100000000001
000000000000000001000010000111101100010100100000000000
110000000000000001100000000000011010001100000100000000
100000000000000001000000000000011010001100000100000000

.logic_tile 5 6
000010100000001000000000000011000000010000100100000000
000001000000000001000000000000101000010000100100000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000000001101101101000000010000000000
100000000000000000000000000011001101000010110000000000
000000100000000000000110010001011011010000000000000000
000000000010000111000010000011011010101001000000000000
000010100000000111100111100000011111000000110100000000
000001000000000000000100000000001100000000110100000000
000000000000001000000000010000000000000000000000000000
000000000010000001000010000000000000000000000000000000
000000000000010000000000000111111010010100000100000000
000000001110100000000011110000110000010100000100000000
110000000000001000000000010000011010001100000100000000
100000000000100111000011100000011111001100000100000000

.logic_tile 6 6
000010100000000000000000000101011100000001010100000000
000001001100000000000000000000010000000001010100000000
101000100000000000000011101011111011010000000000000000
100000001000001111000100000111001001010110000000000000
110010000110011000000110101000000000010000100100000000
100000000000000001000000000111001101100000010100000000
000000000000000001100000000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000001000110000000000000011000011110010100000100000000
000010001100000000000010000001000000101000000100000000
000000000001001000000111110101100001001001000100000000
000000001000001111000110000000001011001001000100000000
000010100001010000000000001001101010100000010000000000
000001000000100000000000000011101101010100000000000000
110000000001001111100000000101011100000010100000000000
100001000010000001000000000000110000000010100000000000

.logic_tile 7 6
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001001110000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 6
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101001010000001000000000000000000000000000
000000010000001011000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000011100000000000100000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
010000000000100000000000000000000000000000
010000000000010000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000111000001001001000100000000
000000000000000000000010110011101010011111100100000000
101000000000010000000000011001111100100000000000000000
100000000000100000000010001011101100110000010010000000
110000000000000000000000000011101101111000000000000000
100000000000000000000000000011101111010000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100011100111100000011001100100000000
000000000000000001000011111001001101101001010100000000
000000000000001101100110100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000010111101100010101010100000000
000000000000000000000011101001110000101001010100000000
110000000001011000000110010111111011001001110100000000
100000000000100001000010000000101100001001110100000000

.logic_tile 2 7
000000000000001000000110001000000000000000000110100001
000000000000000001000000001001000000000010000110000100
101010000000001001100000000001111000101000000100000000
100001000000000111100010010000100000101000000100000000
000000000000000001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000001000000000000000000011000101000000100000000
000000000000100000000000000101010000010100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000001000000011111100000000000
000000000000000001000000000000101000011111100000000000
110000000000000000000000000101000000101001010000000110
100000000000000000000000000111000000000000000011100110

.logic_tile 3 7
000000100000000000000000000000000000000000001000000000
000001000000000000000010110000001001000000000000001000
101000100000000000000000000000001000001100111100000000
100001000000010000000000000000011100110011000100000000
010000001110000000000010100000001000001100111100000000
110000000000000000000100000000001101110011000100000000
000000000000001000000110000111001000001100111100000000
000000000010000001000000000000100000110011000100000000
000000000000000001100000010101101000001100111100000000
000000000000000000000010000000000000110011000100000000
000010100000000001100000010000001001001100111100000100
000000000000000000000010000000001100110011000100000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000100000000
110001000010000000000000000101101000001100111100000001
100000100000000000000000000000100000110011000100000000

.logic_tile 4 7
000000000000100000000110110000000000000000000000000000
000000001011011101000010100000000000000000000000000000
101010000000010000000000000000000001000000100100000000
100000000000000000000000000000001010000000000100000000
000000000000100101100110000011011110110000110000000000
000000000000000000000000000001011011110000100010000011
000000000000001000000000010000001010000100000100000000
000000000110000101000010100000000000000000000100000000
000000000000100011100000000000011010000100000100000000
000000000000000000000010110000010000000000000100000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000100000000001000100000000
000000001111000000000000000000000000000000000100000000
000000000100100000000000001001000000000010000100000000
110000100000000000000000000000000000000000000100000000
100001000000000000000011101001000000000010000100000000

.logic_tile 5 7
000000000000001000000000000000000000010000100100000000
000000000000000001000000001011001000100000010100000000
101010101010000101100110100011011111110000110000100000
100001000000000000000011110101001001110000010010000101
110010000000001101100000000001101011101001010010000000
100001000000001111000000000011001110100001010010000110
000000000000001111100111110001111011100000000000000000
000001000000000101100110100111101110110100000000000000
000001000001000000000000000111100001001001000100000000
000010000000101101000011100000001011001001000100000000
000000000001000111000000001111101100101001010010000001
000000000000000000000000000101001010010110000000000110
000010100010001000000000001101011010111100000000000100
000001000000000001000000000111011100110100000010000000
110000000000001111000000001011001010101100000000000000
100000000000000001000000000011001010111100000010000100

.logic_tile 6 7
000000000000000000000110100000001110000001010100000000
000000000000000000000000000011010000000010100100000000
101000000000000000000000001011101011000000100000000000
100000000000000000000000000101111100010100100000000000
110000000000000101000111100111011011101011110000000000
100000000000000000000100000101011111100010110000000010
000000000000001000000000010000011110000000110100000000
000000000000000001000010000000001101000000110100000000
000000000000001001100110000000000001010000100100000000
000000000000000001000011101011001100100000010100000000
000000000000001001100000010000001111000000110100000000
000000000000000001000011010000001100000000110100000000
000000000000000111100000000001001100000010100000000000
000000000000000111100011110000100000000010100000000000
110000000000000001000110011101001100101000000000000000
100000000000000000100011011111101101010000100000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 7
000000000000001111100000010000000000000000
000000011000001111000011010000000000000000
101000000001000000000000000000000000000000
100000000000001111000000001111000000000000
010010100000000011100011101000000000000000
110001001000000000100100001111000000000000
000000000000000000000000001000000000000000
000001001000000000000000001111000000000000
000000000000000111100000000000000000100000
000000001110000000100000000001000000000000
000000100001000000000111100000000000000000
000000000000000000000000000111001100000000
000010100000001000000000010000000000000000
000011101110000011000011000101001001000000
010000000000000000000111111000000000000000
010000000000000000000111001011001000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 7
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 7
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 8
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000010100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000000000000000001111100000010100000000000
000000000000000000000000000000100000000010100000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000000000000001000000100100000000
000000010000000000000000000000001001000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000

.logic_tile 3 8
000001000000001001100000010000001000001100111100000000
000000100000000001000011010000001000110011000100010000
101010000000000000000000000000001000001100110100000000
100000000000000000000000000000001000110011000100000000
010000000000000000000000010101000000010110100100000000
010000000000000000000010000000100000010110100100000000
000000000000010000000000000000000000000000100000000000
000000000000100000000000000000001110000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000
000000010000010000000000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000001000000000000000000000000000000000000000
000000010010000101000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010110000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000001000000000010011011010001000000111000000
000000000000000001000011110000101000001000000100100000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010001000000000000000000000000000000000000000000000000
010010100000000000000000000000000000000000000000000000
000010000001011001000000000000000000000000000000000000
000000001010001011000000000000000000000000000000000000
000000011110000000000111010000000000000000000000000000
000000010000000000000110100000000000000000000000000000
000000010000000000000000000101101100000010100010000000
000000010110000000000000000000010000000010100000000000
000001010000100000000000000000000000000000000000000000
000010110001010000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000011010000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000010000000001011001100000100000000
000000000000000000000000000000001001001100000100000000
101000000000001001100110010000000000001001000100000000
100000000000001111000011110011001011000110000100000000
110000000000001000000000011001101001100000000000000000
100000000000000001000011110111111101111000000000000000
000000000000000000000000010011111111100001010000000000
000000000000000000000011101001001000010000000000000000
000000010000000001100000001000000001010000100100000000
000000010000000000000000000001001100100000010100000000
000000010000001000000000011000000001010000100100000000
000000010000000001000010001101001000100000010100000000
000000010000000000000000000101111110010100000100000000
000000010000000000000000000000110000010100000100000000
110000010000000111000000010000011001000000110100000000
100000010000000000000010000000001001000000110100000000

.logic_tile 6 8
000000000000001101100000011011011011101011000000000100
000000000000000101000010000111011000111111000000000010
101000000000001000000110001001001111000000010000000000
100000100000000001000000000011011001000001110000000000
110000000000000000000110000000011100000000110100000000
100000000000000000000000000000011001000000110100000000
000000000000000000000010101001001111000001010000000000
000000000000000000000110011111111100000010010000000000
000000010000000001100111001000000000000110000000000000
000000010000000000000100001101001011001001000000000000
000000010000000111100111001111001110101000000000000000
000000010010000000100000000011101000100000010000000000
000000010000001101100111000111101100000001010100000000
000000010000001011000000000000110000000001010100000000
110000010000000001100000010000000001010000100100000000
100000010000000000000010000111001001100000010100000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000000111000000001001000100000000
100001000000000000000000000000001100001001000100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000011100000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000011010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.ramt_tile 8 8
000000000000000000000000000000000000000000
000000010000000000000011100000000000000000
101000010000001000000000000000000000000000
000000010000001111000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000010000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000010000000000000000000000000000000000
010000010000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010001000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001010000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 8
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100010000
001000000100000000
000000000100000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 9
000010000101000010
000000110100000000
000000000100000000
000000000100000001
000000000100000010
000000000100010000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000111101100000010100000000001
000000000000000000000000000000000000000010100010000010
101010000000000000000000000000000001000000100100000000
100001000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000001101100000010110100000000000
000000000000000001100011110101000000000000000000000001
000000010000000001100000000000000001000000100100000000
000000010000000001000000000000001010000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000001011000000101001010000000010
000000010000000101000000001101000000000000000000000000

.logic_tile 2 9
000000000000000000000110001111001011010100000000000000
000000000000000000000000001001111010010000100000000000
101000000001010000000000000011111000101000010000000000
100000000000000000000011101111111001000000100000000000
110000000000001000000110110101001100010101010100000000
100000000000001011000010001101100000101001010100000000
000010000000000001100010000011011010010101010100000000
000000001010000000000000001001110000010110100100000000
000001010000000001000010010111101010101000000010000000
000000110000000000000010010000000000101000000000000000
000000010000000001000000010101011010010100000100000000
000000010000000000000010001011100000111110100100000000
000000010000000000000000000011100001010000100100000000
000000010000000000000010101011001101111001110100000000
110000010000001000000110000011011110011100100100000000
100000010100000101000000000000111100011100100100000000

.logic_tile 3 9
000000000000001101000000000000001010000100000100000000
000000000000001001000000000000000000000000000100000000
101000000000010000000000000000000000000000100100000000
100000000110000000000000000000001000000000000100000000
000010000000100000000110000101000000000000000100000000
000000000001000101000011100000100000000001000100000000
000000000001010101000010010111011100000010100000100000
000000000000000000100011100000110000000010100000000000
000000011110000000000000000000011010110000000100000000
000000010000000000000000000000011011110000000100000000
000000010000000000000000010101100000000000000100000000
000000010000000000000010000000100000000001000100000000
000000010000000000000011101000000000011111100000000000
000000010000000000000000000101001000101111010000000000
110010110000000001000000000111101010101000000110000000
100000011010000000000000000000010000101000000100000000

.logic_tile 4 9
000000000000001011100000011001011001111100000000000000
000000001010001011000010100101001110110100000010000000
101000000000000101100110000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000101100001101100000010000001010010100000100000000
100001000000000101000010000001010000101000000100000000
000000100000000011100000000101101001111100000000000000
000001000000000000000000000001011100111000000010000000
000000010000000000000000000001011101101000010000000000
000000010000000000000000000101001010010110100010000000
000010010000000101000000000000000000000000000000000000
000000010000000000100000000000000000000000000000000000
000000011100000000000000001001001011111100000000000001
000000010000000000000000000111001010110100000010000000
110000010000000101000000000001000001010000100100000000
100000010000000000100000000000001001010000100110000000

.logic_tile 5 9
000001000000101111100010100000011100000000110100000000
000010100001000001100000000000001000000000110100000000
101000000000000000000111110101100000010110100000000000
100000000000000000000110001001000000000000000000000000
110000001110000001100000011011001011010100000000000000
100000000000000000000010101011111001100000010000000000
000000000000000001100010100111000000001001000100000000
000000000000000000000100000000101000001001000100000000
000000010000000000000111001111001110101111010001000010
000000010000000000000000001101011010101110000000000000
000000010000000001000110001001011100000001010000000000
000000010000000000000010001011011101000010010000000000
000000010000000000000110010001100001010000100100000000
000000010000000001000010000000101001010000100100000000
110000010000000000000000001000000001010000100100000000
100000010000000000000010001111001101100000010100000000

.logic_tile 6 9
000000000000000001100000000011100000000000000100000000
000000000001010000000011110011000000010110100100000000
101000000000000111000000011101001000100001010000000000
100000000000000000000010001101111011010000000000000000
110000000000000000000110110111101010010100000100000000
100000000000000000000010000000010000010100000100000000
000001000000000000000000010000011100000000110100000000
000010000000000000000011010000011101000000110100000000
000000010000001000000110000001001111101011110001000000
000000010000000001000000001111011110010001110000000000
000000010000000001000000001001011001001000000000000000
000000010000000000000010001111111011001110000000000000
000000010000000000000010000000011001000000110100000000
000000010000000000000011100000001001000000110100000000
110000010001000001100000010011001001100000010000000000
100000010000000001000011101011011011100000100000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000

.ramb_tile 8 9
000010100001010000000000000000000000000000
000001110000100000000000000000000000000000
101000000000001000000000000000000000000000
100000000010001111000000001101000000000000
110000000000000000000000011000000000000000
010000000000001111000011000001000000000000
000000000001000000000000000000000000000000
000000000000000000000011110101000000000000
000010110000010111100000011000000000000000
000001110000100000100011011111000000010000
000000010000001000000000001000000000000000
000001011010000011000000001101001111000000
000000010000000000000111010000000001000000
000000010000000000000011001111001100000000
110000010000000011100111110000000001000000
110000010000000000000011000011001111000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 9
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 10
000000000000001001100000010111101011000001110000000000
000000000000000011100011100111001011000000010000000000
101000000000011000000111010101011011001001010100000000
100000001110100011000111101101001010000101010100000000
110000000000000001100110001101100000010000100100000000
100000000000000011000011110001001101110110110100000000
000000000000001011100110000101001100001000000000000000
000000000110001011000111101011011010001101000000000000
000000000000000000000010010101111110010100000100000000
000000000010000000000010000001000000111110100100000000
000000000000000000000000011001000000101001010000000010
000000000000000000000010001101100000000000000000000000
000000000000001111100000000001000000010110100000000000
000000000000000001100000001101000000000000000000000000
110000000000001000000000000001111101101011110000000110
100000000000000001000000000111111001100010110000000000

.logic_tile 2 10
000000000001001000000110011111011110010000000000000000
000000000000000011000010001011101110010110000000000000
101010100000000011100110001000000001100000010010000000
100000000000000000100000001111001000010000100000000000
110000000000100011100111000011001010010101010100000000
100000000001010101000010001001110000010110100100000000
000010100011010101000000010011001001100000010000000000
000001000000100000100010000011111001101000000000000000
000000000000000011000110010011011110010100000100000000
000000000000000000000110100101100000111110100100000000
000000000000000000000000010101101110111010100000000100
000000000000000000000010000101011001110110100000000000
000000000000000011000110110101101101000000010100000000
000000000000000000000010100001111110101001110100000000
110000000000001101100000011101000000001001000100000000
100000001010000001000010101001101101011111100100000000

.logic_tile 3 10
000000000000001000000010100111101000101000000100000000
000000000000000001000000000000110000101000000100000000
101000000000001000000000001000000000100000010100000000
100000000000000001000010101101001001010000100101000000
000000000000000000000000001000011100101000000011100001
000000000000000000000010000001010000010100000000100001
000000000000000000000000001001000000101001010010100001
000000000000000000000010001011000000000000000011000100
000000000000000000000000000001001010101000000100000000
000000000000000000000000000000110000101000000100000000
000000000000000000000111000001100000000000000111000100
000000000000000001000000000000100000000001000100100010
000000000000000000000000000001000001100000010100000000
000000000000000000000000000000101100100000010100000000
110000000000000000000000000000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 4 10
000000000000000001100000010101011000000001010100000000
000000000000100000000010100000000000000001010100000000
101000000000001011100110001011101001100000000000000000
100000000000000001000000001001111011110100000000000000
110000000000001011100000010101100000010000100100000000
100000000000000001000010100000001101010000100100000000
000000000000000000000111010111100000010110100000000000
000000000000000111000010000001000000000000000000000000
000000000000000000000010010000001101000000110100000000
000001000000100000000010000000011000000000110100000000
000000000000000111000000001011011000001101000000000000
000000000000000000100010000011101011001000000000000000
000000000000000000000000000101100000001001000100000000
000000000000000000000000000000101010001001000100000000
110000000000000001100000001101100000000000000100000000
100000000000000000000000001001100000010110100100000000

.logic_tile 5 10
000000000000000000000000000000001100000000110100000000
000000000000000000000000000000001100000000110100000000
101010100000000111000111011011111001010000000000000000
100000000000000000000010001111011000010110000000000000
110000000000001001100000000011100000000110000000000000
100000000000000101000000000000001010000110000000000000
000010100000000000000010000000000001001001000100000000
000000000000000000000000001011001001000110000100000000
000001001111011001000110000000011110001100000100000000
000010100000100001000010000000001101001100000100000000
000000000000001001100000001111011101100000000000000000
000000000000001111000000000001101110111000000000000000
000001000000001000000110001000000001010000100100000000
000000100000001111000000001101001001100000010100000000
110000000001011000000000010011101100101000000000000000
100000000000000001000010100111001010100000010000000000

.logic_tile 6 10
000000000000001000000111000000000000001001000100000000
000000000000001011000110110011001000000110000100000000
101000000001000000000000011001001110101011000000000000
100000000100100000000010000011111011111111000000000001
110010100001011011100111010000000000001001000100000000
100001000000100111000010101011001010000110000100000000
000010100000000000000000000000000000000000000000000000
000000001010100000000000000000000000000000000000000000
000000000000101000000000010000000000000000000000000000
000000000000010001000010000000000000000000000000000000
000000000000000001100000000101001100010000100000000000
000000000000000000000000000101101111010100000000000000
000000000000000000000111111000001000000001010100000000
000000000000000000000110001001010000000010100100000000
110000000001000000000000000000000000000000000000000000
100001000100100000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 10
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000100000000000000000000000000000
000000010001010000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000011100000000000100000
000001000000000000000000000000000000000000
000010100001000001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000

.io_tile 33 10
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 11
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000000000000000111100000000110000000000000
100000000000000000000000000000001000000110000000000011
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000111101100011010010000000000
000000000000000000000000001011101011101111100000000000
000000000000000000000011000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000001101001100111110010000000000
000000000000000000000000001111111100010110100000000000
000000000000000001100010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000011110011101000100000010000000000
000000000000000101000010011101111001100000100000000000
101000000000000000000111000000001000000100000000000000
100000000000000000000100000000010000000000000000000000
110000000000000000000110010000011001001001110100000000
100000000000000001000010011011011100000110110100000000
000000000000010000000000000101000001001001000100000000
000000000000000000000000000000101100001001000100000000
000000000000000000000000010001001011100000000000000000
000000000000000000000010001011111101110100000000000000
000000000000000001000110011001000000010110100000000000
000000000000000001000010000111000000000000000000000000
000000000000000000000000001001100001010000100100000000
000000000000000000000000000111101101110110110100000000
110000000001011001000110000000011110001100000100000000
100000000000000001000000000000011010001100000100000000

.logic_tile 3 11
000000000000000000000000000101000000001001000100000000
000000000000000000010010100000001111001001000100000000
101000000000001001100011100000000000010000100100000000
100000000000000011000000001111001100100000010100000000
110000000000001001110000000000000000000000000000000000
100000000000000001000010100000000000000000000000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000001100000001101011000001001000000000000
000000000000000000000000001101011001000101000000000000
000000000000000000000000001000000001010000100100000000
000000000000000000000000001101001000100000010100000000
000001000000000000000110101101011000010100000000000000
000000100000000000000110000001101010010000100000000000
110000000000000101100000000111111010010100000100000000
100000000000000000100000000000010000010100000100000000

.logic_tile 4 11
000001000000100000000000001011001010100000010000000000
000000100011000000000000000111001101010000010000000000
101000000000001000000110000000001010000000110100000000
100000001010000011000000000000001100000000110100000000
110000001111000111000000000000001100000100000000000000
100000000000100001000000000000010000000000000000000000
000000100000000000000000001011001101101000010000000000
000001000110000000000000000111101111000000010000000100
000000000000000001100110010111100001001001000100000000
000000000000000001000110010000001000001001000100000000
000000000000000000000000000001111110010100000100000000
000000000000000000000000000000000000010100000100000000
000000000001000000000000000000011110001100000100000000
000000000000000000000000000000011010001100000100000000
110000000000001001100000011000001010000001010100000000
100000000110000001000010001001000000000010100100000000

.logic_tile 5 11
000000000000001111100000000001100000000000000100000000
000000000000000001100000000001100000010110100100000000
101000000000000111100111100000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000101000000111000000000000000000000000000000
100000000001000101000000000000000000000000000000000000
000000000000000000000000000111011110110110010000000010
000000000000000000000000000101101000110110100000000000
000000000000100111100000000111111000000001010100000000
000000000001000000000000000000000000000001010100000000
000000000000010000000000001001001010001001000000000000
000000000000000000000000001111011100001010000000000000
000000000000000000000110000111111000000001010100000000
000000000000000000000100000000100000000001010100000000
110000000001001001100000010000000000000000000000000000
100000000000100001000010000000000000000000000000000000

.logic_tile 6 11
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
110000000000000000000110001111111111101000000000000000
100000000000000000000000001101101010011000000000000000
000000000000000111100110001101000000000000000100000000
000000000000000000100000000011100000101001010100000000
000000000000000000000000000000011101000000110100000001
000000000000000000000000000000001100000000110100000000
000000000000001001000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000111111100000001010100000000
000000000000000000000000000000100000000001010100000000
110000000000000000000000010001011010010100000100000000
100000000000000111000010000000010000010100000100000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 11
000000000000001000000000010000000000000000
000000010000001011000011110000000000000000
101000000000001000000000000000000000000000
100000000000000011000000000011000000000000
010000000000000000000011100000000000000000
110000000000100000000110000011000000000000
000000000000000111000000011000000000000000
000000000000000001100011000011000000000000
000000000000001011100000000000000000000000
000000000000001111000000001001000000100000
000001000000000011100000001000000001000000
000010100001000000000000001111001010000000
000000000000000000000000000000000001000000
000000000010000000000000000001001000000000
010000000000000000000000010000000001000000
110000000000000000000011001101001011000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 11
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
000000000000000000000000000011011000110010110000000000
000000000000000000000000001101001000110110100000000000
000000000000001000000000001101001110111111010000000000
000000000000000111000000000001101100001101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 11
000000000000000010
000100000000000000
000000011000000000
000000001000000001
000010000000010010
000010010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 12
000000000000001101000010010001100000010000100100000000
000000000000000001000011110111001000110110110100000000
101000000000000011100110011001001011101000000000000000
100000000000000000100011101111001101100100000000000000
110000000000000001100110001011011001110110010000000000
100000000000000000100000000011011010111001010000000100
000000000000000001000111111101101010010100000100000000
000000000000000000100110000001110000111101010100000000
000000000000000001100000000001011111011100100100000000
000000000000000011000010000000001001011100100100000000
000000000000000000000010000011001100111011100000000000
000000000000000101000000001111101110101001110000000000
000000000000001111100000010001011010011100100100000000
000000000000000101000010000000011001011100100100000000
110000000000001101100000010111101011010000000000000000
100000000000000001000010101001011101101001000000000000

.logic_tile 2 12
000001000000000111000000001101101010101111010000000000
000000000000000000000000001011001010011101000000000100
101000000000000000000000011000000000000110000000000000
100000000000000000000010001101001111001001000000000000
110000000000000001100000000111111101100001010000000000
100000000000000101000000001111001011010000000000000000
000000000000001000000110010000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000000000000001000011110010100000100000000
000000000000000001000000001111000000101000000100000000
000000000000000101100110000111100000011001100100000000
000000000000000001100010000001001110101001010100000000
000000000000000000000111011001000001010000100100000000
000000000000000001000010000011001001110110110100000000
110000000000001001100010000000001101000000110100000000
100000000000000001000000000000001101000000110100000000

.logic_tile 3 12
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000000011100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000001110000000000110000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
000000000000000111100000001101101010101111110100100001
000000000000000000000000000001011011011110100100000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100010000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000001101101100000000000000000
000000000000000000000000000101101010110000010000000001
101000000000000011100010100000001111001100000100000000
100000000000000000000000000000001011001100000100000000
110000001110100111100011110101001010000001010100000000
100000000001001001100010000000100000000001010100000000
000001000000000011100111010101000000000000000100000000
000000000000000000100011011011100000010110100100000000
000000000000000001100110000000011111001100000100000000
000000000000000000000000000000001011001100000100000000
000000000100000000000110001101101111101000010000000000
000000000000000000000000001011011111001000000000000000
000001000000000001100110000101011111001000000000000000
000010100000000000000000000101101010001101000000000000
110000000100001000000000001000000001001001000100000000
100000000000000001000010011011001000000110000100000000

.logic_tile 5 12
000000000000000111100000010000000001000110000000000000
000000000000000000100010000111001001001001000000000000
101000000000000000000110010101101000101000000000000000
100000000000000101000010100011011101010000100000000000
110000000000001000000000000000001010000000110100000000
100000000000001111000000000000001001000000110100000000
000000000000001001000000010000000001001001000100000000
000000000000001111100010001011001010000110000100000000
000000000000000001000110010000000000000000000000000000
000000000000000000100010010000000000000000000000000000
000000000000000000000000010111001101111010100001000000
000000000000000000000010000111111001111001010000000000
000000000000001001100110100001011010010100000100000000
000000000000000001000000000000010000010100000100000000
110000000000000000000000000001111101010000000000000000
100000000000000000000010000011011111101001000000000000

.logic_tile 6 12
000000000000000001100010101001011110100000000000000000
000000000000000000000000001001101110110000010000000000
101000000000000000000000000000000000001001000100000000
100000000000000000000011100001001111000110000100000000
110000000000000001100000010101000000001001000100000000
100000000000000000000010000000101111001001000100000000
000000000000000000000000011101001111101000000000000000
000000000000000000000010001101001100100100000000000000
000000000000000000000000000111101110000001010100000000
000000000000000000000000000000010000000001010100000000
000000000000001011100000000111111100000001010100000000
000000000000000011000000000000000000000001010100000000
000100000000000011100111000101100001001001000100000000
000000000000000000100110000000101111001001000100000000
110000000000001001100010001111011110010100000000000000
100000000000000001000000000011001011010000100000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 12
000000000000000000000000000000000000000000
000000010000000000000011100000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
010000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000001000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000001001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 29 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000001110001101000100000000000000000000000000000000
000000000000000000000000000101001111011011110000000000
000000001000000000000000000101101000011111100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 12
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 13
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000011010000000000
000000011000100010
000000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 13
000000000000000000000000000101111010000010100000000000
000000000000000000000010100000100000000010100000000000
101000000000000001100000001111111010101000000000000000
100000000000000101000010101111101011100100000000000000
110000000000001111000010001111001100001001010100000000
100000000000001001000010001101111011001001100100000000
000000000000001111100111011001001100101101100000000000
000000000000000001000110001011111010111110110000000000
000000000000000111100010001101011001100000000000000000
000000000000000000000010000001101010110000100000000000
000000000000000000000110100101000001010000100100000000
000000000110000000000100001011001000111001110100000000
000000000000000000000000011101001111001101000000000000
000000000000000000000010001001111010000100000000000000
110000000000000000000110010000011110011100100100000000
100000001100000000000010101011011100101100010100000000

.logic_tile 2 13
000000000000100000000111010101011000000001010100000000
000000000001000000000010001011000000101011110100000000
101000000000000011100110011101101110001100000100000000
100000000000000000100011010001101001101100010100000000
110000000000001001000111000011111000010001110100000000
100000000000000001000100000000001001010001110100000000
000000000000000000000010000001011000101000000000000000
000000000000000000000000000101111111100100000000000000
000000000000000000000110000000001101000011000000000000
000000000000000000000010000000011110000011000000000000
000000000000000001000000001001101110000100000000000000
000000000100000000000010001001101111010100100000000000
000000000000000001100000010000011110011100100100000000
000000000000000000000010111101011010101100010100000000
110000000000000001100000011000011101001101010100000000
100000000000000000000010001001011000001110100100000000

.logic_tile 3 13
000000000000100000010111010111000001000110000000000000
000000000001000000010011010000101110000110000000000000
101000000000001000000110010011111100101111010000000000
100000000000000001010010001001011110011101000001000000
110000000000000000000000011101011001000100000000000000
100000000000000001000011001001011011010100100000000000
000000000000000000000111100001000000010000100100000000
000000000000000000000000000000101101010000100100000000
000000000000000000000110000000000001010000100100000000
000000000000000000000000001111001000100000010100000000
000000000000000101100000000001111010100000010000000000
000000000000001101100010001011011010100000100000000000
000000000000001000000110110000011101000000110100000000
000000000000000001000110000000001001000000110100000000
110001000000000001100000000000000001010000100100000000
100000000000000000000000001101001001100000010100000000

.logic_tile 4 13
000001000000001000000000000101000001001001000100000000
000000100000000011000000000000001001001001000100000000
101001000000001000000111111000001010010100000100000000
100000000000000001000011001111000000101000000100000000
110000000000001001100000010111101110000000100000000000
100000000000000001000010000001011111101000010000000000
000000000000000101000000000111000001001001000100000000
000000000000000000000000000000101001001001000100000000
000001000000000000000000000000011111000000110100000000
000000100000000000000000000000011000000000110100000000
000000000000000000000110000001001011010000100000000000
000000000000000000000000001111001101010100000000000000
000000000000000000000110001000001010000010100000000000
000000000000000000000011110101010000000001010010000000
110000000000001000000110000000011111001100000100000000
100000000000000001000010000000011001001100000100000000

.logic_tile 5 13
000000000000000000000111110011111111001000000000000000
000000000000000000000110001111001010001101000000000000
101000000000000000000000000111101010010100000100000000
100000000000000000000000000000100000010100000100000000
110000000000001001100000000001000000000000000100000000
100000000000000001000000001001100000010110100100000000
000100000000000111100110010000011010000011000000000000
000000000000000000000010000000011010000011000000000000
000000000000000001100000000111100001001001000100000000
000000000000000000000000000000001101001001000100000000
000000000000000001100010001000000001010000100100000000
000000000000000000000010001011001100100000010100000000
000000000000000000000111000101100001001001000100000000
000000000000000001000100000000101101001001000100000000
110000000000001000000010000101101000101000010000000000
100000000000000001000000000011011110001000000000000000

.logic_tile 6 13
000000000000000001100110100011101110010100000100000000
000000000000000101000000000000000000010100000100000000
101000000000000000000110000101001100100000000000000000
100000000000000000000000000101001110111000000000000000
110000000000000001000000000001101011010000000000000000
100000000000000111000000000011101110100001010000000000
000000000000001000000010101001011010101111010000000010
000000000000001011000011101111011001011101000010000000
000000000000000000000000011001011110111010100001000000
000000000000001111000010000011011101111001010000000001
000000000000001001000000011111100000000000000100000000
000000000000000111000010001101000000101001010100000000
000000000000001001000000001000000000001001000100000000
000000000000000001000000001011001110000110000100000000
110000000000000001100000001000000001010000100100000000
100000000000000000000010000101001001100000010100000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 13
000000000000000011100000010000000000000000
000000010000000000000011110000000000000000
101000000000001011100000000000000000000000
100000000000000111000000000001000000000000
010000000000000000000111100000000000000000
010000000000000000000100001101000000000000
000000000000000001000010011000000000000000
000000000000000000000011000001000000000000
000000000000000001000000001000000000001000
000000000000000000000000001101000000000000
000000000000000000000000001000000000000000
000000000000000000000000001101001111000000
000000000000000000000010001000000000000000
000000000000000000000010000101001111000000
010000000000000000000000000000000001000000
010000000000000001000000000011001110000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 13
000000000000000000000000000000000000000000000000000000
000110100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 13
000000100000000000000000000000000001000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011111001000111100000000000
000000001100001101000000000111001010111111000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 13
000000000000000000
000100000000000000
000000000000010000
000000000000000001
000000011000000000
000000001000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 14
000000011000100010
000100001000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000011000100000
000000001000000001
000000000000000010
000000000000000000

.logic_tile 1 14
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000001011111000111011110000000000
000000000000001011000000000011001110001101110000000000
000000000000000000000000001111011101010111110000000000
000000000000000101000000000011001000110101110001000000
000000000000001001000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001111100000001011101100001111100000000000
000010000000001101100000000101001110010011110000000000
000000000000000000000000001001001011101011110000000110
000000000000000001000000000101001110010001110000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000001100000000101011010010001110100000000
000000000000000000000000000000111100010001110100000000
101000000000000000000000000111001011001101010100000000
100000000000000000000000000000001011001101010100000000
110000000000000001000111010000001010000000110100000000
100000000000000000000011010000011101000000110100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001101100000010011011110001000000000000000
000000000000000001100010001011011011001110000000000000
000000000000100000000000000011001010000000010000000000
000000000000000000000000000011011000000001110000000000
000100000000000001100000000000011110001100000100000000
000100000000000000000000000000011010001100000100000000
110000000000000000000000010000000000000000000000000000
100000000000000000000010000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000111000000000111000000001001000100000000
000000000000000101000000000000001011001001000100000000
101000000000001101000011110111011111000000100000000000
100000000000001011000011010001101101101000010000000000
110000000000000000000110100000000000000000000000000000
100000000000000000000100000000000000000000000000000000
000000000000000101100000000000001111001100000100000000
000000000000000000100000000000011001001100000100000000
000000000000000001000000000001001111101001000000000000
000000000000000000000000000001001010100000000000000000
000000000000001000000110001111011000111010100000000000
000000000000000001000000001111001100111001010010000000
000000000000001001100110000001100001000110000000000000
000000000000000001000000000000001100000110000000000000
110000000000000001000110010001111110010100000100000000
100000000000000000000010000000110000010100000100000000

.logic_tile 5 14
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
101000000000000001100000000000000000000000000000000000
100000000000000000000010100000000000000000000000000000
110000000000000000000111000000000000010000100100000000
100000000000000000000010001101001001100000010100000000
000000000000000000000000000001111101000100000000000000
000000000000000000000011100011111011101000010000000000
000000000000000001000110001011011010101000010000000000
000000000000000000000010000111011001000000010000000000
000000000000001000000000011011000000000000000100000000
000000000000000001000010000001100000010110100100000000
000000000000000000000000000000001011000000110100000000
000000000000000000000000000000011101000000110100000000
110000000000000001100000000000011100000011000000000000
100000000000000000000000000000001101000011000000000000

.logic_tile 6 14
000000000000000011100110000111000000000000000100000000
000000000000000000100000001101000000101001010100000000
101000000000001000000000000000000000000000000000000000
100000000000000011000010100000000000000000000000000000
110000000000000011100111011001011011101000000000000000
100000000000000001100110000101001001100000010000000000
000000000000001011100110100001100000000000000100000000
000000000000000001000000001001000000010110100100000000
000000000000000000000010000101101010000001010100000000
000000000000000000000000000000000000000001010100000000
000000000000000000000000000101101010000001110000000000
000000000000000000000000000111001001000000100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110000000000000001100000000101111110111110110001000000
100000000000000000000000001011101011010100100000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 14
000000000110000000000000000000000000000000
000000010000000000000000000000000000000000
101000010000000000000000000000000000000000
000000010000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000010110000000000000100
000000000000000000000000000000000000000000
000000000000000001000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
110000000000000000000000000000000000000000
010000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 14
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 14
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001000000000000000000000000
000000000000000000000000000000000000000001000000000111
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000110010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
101000000000001000000000000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
010000000000000000000000011000000001101111010000000000
010000000000000000000010000001001011011111100000000000
000000000000000011100110000001111010010100000100000000
000000000000000000100000001001010000000010100100000000
000000000000001000000000000001001010000001010100000000
000000000000000011000000000000110000000001010100000000
000000000000000000000000000001100000010110100000000000
000000000000000000000000000000000000010110100010000000
000000000000000000000000001000000001101111010000000000
000000000000000000000000000101001000011111100000000010
010100000000000000000000000000000000000000000100000000
110000000000000000000000001101000000000010000100000000

.logic_tile 2 15
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000001000
011000000000001000000000000000001100001100111100000000
100000000000000001000000000000001100110011000000000000
000000000000000000000000010101001000001100111100000000
000000000000000000000010000000100000110011000000000000
000000000000000000000000010000001000001100111100000000
000000000000000000000010000000001101110011000000000000
000100000000001001100110000000001001001100111100000000
000100000000000101000000000000001000110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000101000000000000100000110011000000000000
110000000000000001100000000000001001001100111100000000
000000000000000000000000000000001101110011000000000000

.logic_tile 3 15
000000000000000101100110110000000000001111000100000000
000000000000000000000010100000001100001111000000000000
011000000000000101100000010000000000000000000000000000
100000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000110101101111001000000000000000000
000000000000000101000000000101111000010000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000001001100000010000000000000
000000000000000000000000001001101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 15
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000001100110000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000000011110000011111000000000
000000000000000000000000000000011000000011110000000000
000000000000000000000000000111011100000011111000000000
000000000000000000000000000000100000000011110000000000
000000000000000001100110010000001100000011111000000000
000000000000000000000011010000011001000011110000000000
000000000000001101000000000111101100000011111000000000
000000000000001011000010100000000000000011110000000000
000000000000000101000110100101111110000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000010111111010000011111000000000
000000000000000000000010000000110000000011110000000000
000000000000001101100010110101101100000011111000000000
000000000000000001000010000000100000000011110000000000

.logic_tile 19 15
000000000000000000000000000101100000000000001000000000
000000000000000000000010110000100000000000000000001000
001100000000000000000010100111000001000010101001000001
000100000000000000000100000000001001000001010001100111
010000000000000101000000000011001001001100111000000000
000000000000001101100000000000001010110011000000000000
000000000000000101000000000001001000001100111000000000
000000000000000000100010110000101100110011000000000000
000000000000000001100000000011001000001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000111101000100001001100000000
000000000000000000000000000101001100000100100000000000
000000000000000001100000000000001000111100001000000000
000000000000000000000000000000000000111100000000000010
000000000000000001100000000000000001001111000000000000
000000000000000000000000000000001011001111000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001100000011110000000000
000000000000000000000000000000010000000011110000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 16
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000011110
000000000000111100
001100000000000000
000010110000000000
000000000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000001010000000000

.logic_tile 1 16
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000000000110011000000010000
011000000000000000000000000101001000001100111100000000
100000000000000000000000000000000000110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000000000110000111101000001100111100000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000100000110011000000000000
110000000000001000000110010111101000001100110100000000
000000000000000001000010000000100000110011000000000000

.logic_tile 3 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000000000000001001111001000000000000000000
000000000000000000000000000001011001000001000000000000
000000000000000000000000000101001010000000000000000000
000000000000000000000000001101101010100000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101011000100000000000000010
000000000000000000000000000011101101000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 16
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000001001100000000000000000000000001000000000
000000000000001111000000000000001000000000000000001000
001000000000000000000000010001111010001100111100000000
000000000000000000000011110000101000110011000000000010
010000000000000000000000000111001001001100111100000001
000000000000000000000000000000101001110011000000000000
000000000000001111100000010001101000001100111100000000
000000000000000001000011110000101101110011000000000000
000000000000000000000110000101101001001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000001001100110010001101001001100111100000000
000000000000001111000010000000101100110011000000000000
000000000000000000000000010101101001001100111100000000
000000000000000000000010000000101101110011000000000000
110000000000000000000000000001101001001100111100000000
010000000000000000000000000000101101110011000000000000

.logic_tile 18 16
000000000000001000000110110000001000000011111000000000
000000000000000001000010000000011000000011110000010000
000000000000001101100110110101011000000011111000000000
000000000000000101000010100000000000000011110000000000
000000000000000001100110000000011000000011111000000000
000000000000000000000000000000001001000011110000000000
000000000000001000000000010101011000000011111000000000
000000000000000001000010000000110000000011110000000000
000000000000000101000000000101111000000011111000000000
000000000000001101100010110000010000000011110000000000
000000000000000000000000000111101100000011111000000000
000000000000000000000000000000000000000011110000000000
000000000000000000000000000101101100000011111000000000
000000000000000000000000000000100000000011110000000000
000001000000000001100110000111101100000011111000000000
000010100000000000000000000000110000000011110000000000

.logic_tile 19 16
000000000000000101000000000011111000000001010000000000
000000000000000000000010100000110000000001010000000000
001000000000000000000010110000011000011111000100000000
000000000000000101000110001011001110101111000000000000
010000000000000000000010100111001100010111110100000000
000000000000000000000000001101010000010110100000000000
000000000000000000000000000111111000001100110000000000
000000000000000000000000000001110000110011000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000010100000001000011110100100000000
000000000000000000000100000111011101101101010000000000
000000001000001000000110001111001100010110100100000000
000000000000000001000000001001010000010111110000000000
000000000000000000000110000111000000011111100100000000
000000000000000000000000000111101101101001010000000000

.logic_tile 20 16
000000000000000001100000010000001110000100000100000000
000000000000000000000010000000010000000000000000000000
001001000000000001100000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
110000000000001000000000000001000000000000000100000000
010000000000000001000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000010000011110000100000100000100
000000000000000000000011000000010000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000000010000000010000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 16
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 16
000001001000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 16
000000000000000111100111100001001001111011100000000000
000000000000000000100111101001011010010110110000000000
000010100000000000000000000101101010011111010000000000
000000000000000000000000001101001000011010010010000000
000000000000000111000000000101011011111001110000000000
000000000000000000000011100101101010101111100000000100
000000000000001111100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 17
000010000000000010
000010010000000000
000000000000000000
000000000000000001
000000000000000110
000000000000011100
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000000000

.logic_tile 1 17
000000100000000011100000010001001101101011010000000000
000000000000000000100011011001001011011111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 3 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
011000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001000000000010110100100000100
000000000000000000000000000011000000101001010001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000001100110000101101000001100111100000000
000000000000000000000000000000101100110011000000010000
001000000000011001100000000101001000001100111100000000
000000000000100001000000000000001000110011000000000000
010000000000000111100000000111001000001100111100000000
000000000000000000100000000000101010110011000000000000
000000000000000011000000010101001000001100111100000000
000000000000000000000011110000001001110011000000000000
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000101000110011000000000000
000000000000000000000000001101001000001100110100000000
000000000000000000000000000001000000110011000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000110100101001000000011111000000000
000000000000000000000000000000010000000011110000010000
000000000000001101100000000101011000000011111000000000
000000000000000101000000000000000000000011110000000000
000000000000001001100000000111011000000011111000000000
000000000000000001000000000000100000000011110000000000
000000000000000000000000000011001000111100001001000000
000000000000000000000000000000100000111100000000000100
000000000000000000000000000011101000010100000011000000
000000000000000000000010000000000000010100000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000000010000000000000

.logic_tile 19 17
000000000000000000000110110111100000000000001000000000
000000000000000000000011010000100000000000000000001000
001000000000001000000000000001100000000000001000000000
000000000000000001000000000000001101000000000000000000
010000000000000000000110110101001000001100111100000000
110000000000000000000110000000101001110011000000000000
000000000000000001100000000111001000001100110100000000
000000000000000000000000001011100000110011001000000000
000000000000000000000010001000011110001100110100000000
000000000000000000000000000001011001110011000000000000
000000000000000000000000000111011001000010000010000000
000000000000000000000000001101101111000000000000000000
000000000000000000000110000000011110000011110100000000
000000000000000000000000000000010000000011111000000000
010000000000000000000000010111011000110000010000000000
110000000000000000000010001101101001110000110000100010

.logic_tile 20 17
000000000000000000000110100000000000000000000000000000
000000000000001101000000000000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010001000000000000000011110001001011010100100100000000
110010000000000000000110100001111000101001011000000001
000000000010000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 17
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000111000000100
000000000000000100
001000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 18
000000000000000010
000011010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000110000000001001001111110000000010
000000000000000000000100000000011111001111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000000011100000000000000100000000
000000000000000000000000000000100000000001001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000110110000000000000000100100000000
000000000000000111000011000000001000000000000000000000
001000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000100000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 18
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 19
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000111100000011011101101011111010000000000
000000000000000000100011110001101100010111110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 19
000000000000000010
000000000000000000
000000000001100000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 20
000000000000100010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000001100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000100000
000000001000000000
000000000000000000
000000000000000000

.logic_tile 1 20
000000000000000000000011100111001011111111010000000000
000000000000000000000000001101011111001110100000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011101101001000110111110000000000
000000000000000000000011101111111100101100110000000100
000000000000000000000000000111101010011110110000000000
000000000000000000000000001101111110001011010010000000
000000000000001000000000000101001110011111100010000000
000000000000001101000000000011111011111101100000000000
000000000000000000000000000111101100111101110000000000
000000100000000000000000001001101011011110010000000000
000000100000001000000000000000000000000000000000000000
000001000000001101000010000000000000000000000000000000
000000000000000000000010000011001010001111000000000000
000000000000000000000000001101011111110101110000000000

.logic_tile 2 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 5 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 20
000010000000000010
000010110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 21
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000000000000000

.logic_tile 1 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 6 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 21
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 21
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000001011011111111000000000000
000000000000000000000000001111011010101110110000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.io_tile 33 21
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 22
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 30 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100000000000
000000000000000000000000000000001010000000000000000001
000000000000000101100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 22
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000001010000000000
000000001000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 23
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000011010000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000101100000010110100010000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000

.ramb_tile 25 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 23
000000000000000000000000000111001110111101110000000000
000000000000000000000000000101101110100101110000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000111100010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 23
000010000000000010
000010010000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 24
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 8 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 25 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
001000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 24
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 24
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100000010000000000000000000000000000
000000000000000000100011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000001111111110010110000000000
000000000000000000000000000001101000111001010000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000011100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 24
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100100010
000000000100110000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 25
000000000100000010
000000000100000000
000000000100000000
000000000100000001
000000000100110010
000000000100110000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.logic_tile 1 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 6 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 8 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 9 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 19 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 25 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 26 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 27 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 28 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000110000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 29 25
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 30 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 31 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 32 25
000000000000000000000011101001111100111110100000000000
000000000000000111000100000011101000101100110000000100
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000011100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000001011001011110110000000000
000000010000000000000000000001111110001011010000000100
000000010000000111100000000000000000000000000000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000001111101001111000000000000
000000010000000000000000000001101100110101110000100000
000000010000000111100000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.io_tile 33 25
000000000100000000
000000000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
001000000100000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 26
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 26
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 26
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 27
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 27
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 27
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000010000000000010
000000110000000000

.io_tile 0 28
000000000000000010
000100000000000000
000001010000000000
000011011000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000110000
000000000000100000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000100000000
100000000000000000000000001011000000000010000100100000

.logic_tile 4 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 28
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 28
000010000000000010
000000110000000000
000000000000000000
000000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011110010111110100000000
000000000000000000000000000000010000010111110100000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010000000000000000000000000000000
100000000000000000000100000000000000000000000000000000

.logic_tile 5 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 29
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 30
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 30
000000000000000010
000000000000000000
000010000000000000
000010110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 31
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000

.logic_tile 1 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 8 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 25 31
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 31
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 31
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 31
000000000000000010
000000000000000000
000010000000000000
000000110000000001
000000000000000010
000000000000110000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000001111100100000000000000000
000000000000001011000000000000001110100000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000010110000000000000000000000000000
000000000000000000000000000101111011000010000000000000
000000000000000101000000000011011100000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000010110000000000000000000000000000
000000000000000000000000000011101100000010000000000000
000000000000000000000000000111111011000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000111000010110000000000000000000000000000
000000000000000000000000001011001010100000000000000000
000000000000000000000010101001011010000000000000100000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 32
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 7 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 8 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 9 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001011111000000010000000000000
000000000000001101000000000101001010000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011011001000010000010000000
000000000000000000000000001101101010000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 13 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000001101101011000010000010000000
000000000000000000000000000011101000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 19 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 20 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 25 32
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 26 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 27 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 28 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 29 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 30 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 31 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 32 32
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 33 32
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 33
000000000000000000
000000000000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 33
000000000000011000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 4 33
000000000000001000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 5 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 6 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 7 33
000000000001000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
010000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 8 33
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 33
000000000000011000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 33
000000000000011000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 33
000000000001000000
000100000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 12 33
000000000000000000
000000000000000000
000000000000000000
100000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 33
000000000000000000
000000000000000000
000000000000000000
001000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 14 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 33
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 33
000000000000000000
000000000000000000
100000000000000000
000000000000000001
000000110000000100
000000000000000100
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 33
000000000000000000
000000000000000000
000000110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 33
000000000000011000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 19 33
000000000000000000
000000000001000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 33
000000000000000000
000000000000000000
010000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 33
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 23 33
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 24 33
000001110000000000
000100001000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 25 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 26 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 27 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001110000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 28 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 29 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 30 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 31 33
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000110000010000
001000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 32 33
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 8 3
0000000000000000000000000000000000000000000000000000000000000410
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 7
0000000000000000000000000000000000000000000000000000000000005042
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 9
0000000000000000000000000000000000000000000000000000000000000542
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 13
0000000000000000000000000000000000000000000000000000000000000244
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 11
0000000000000000000000000000000000000000000000000000000000000202
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 8 5
0000000000000000000000000000000000000000000000000000000000001407
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 serclk_$glb_clk
.sym 2 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]_$glb_ce
.sym 3 $PACKER_GND_NET_$glb_clk
.sym 4 top_inst.strobe_$glb_clk
.sym 5 ctr_SB_DFFSR_Q_R_$glb_sr
.sym 6 hwclk$SB_IO_IN_$glb_clk
.sym 7 reset_$glb_sr
.sym 8 left[7]$SB_IO_OUT_$glb_ce
.sym 39 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[3]
.sym 40 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[1]
.sym 41 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2_SB_LUT4_I0_O[1]
.sym 42 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[0]
.sym 43 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[2]
.sym 44 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[0]
.sym 46 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 47 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2_SB_LUT4_I0_O[0]
.sym 48 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2_SB_LUT4_I0_O[1]
.sym 50 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[1]
.sym 51 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[0]
.sym 52 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[0]
.sym 53 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]
.sym 74 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 90 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 177 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_I0_O[0]
.sym 178 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[1]
.sym 179 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]
.sym 180 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[0]
.sym 181 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 182 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[0]
.sym 183 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[1]
.sym 213 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 218 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 220 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 223 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 269 right[5]$SB_IO_OUT
.sym 278 right[5]$SB_IO_OUT
.sym 291 ss2[2]$SB_IO_OUT
.sym 292 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 293 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_I0_O[0]
.sym 294 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[3]
.sym 295 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]
.sym 296 ss2[1]$SB_IO_OUT
.sym 297 ss2[0]$SB_IO_OUT
.sym 298 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_I0_O[1]
.sym 334 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 336 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 357 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 361 right[5]$SB_IO_OUT
.sym 383 ss2[1]$SB_IO_OUT
.sym 394 ss2[1]$SB_IO_OUT
.sym 405 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 407 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_I0[0]
.sym 408 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[0]
.sym 409 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 411 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[0]
.sym 412 right[5]$SB_IO_OUT
.sym 464 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 497 ss2[0]$SB_IO_OUT
.sym 517 ss2[0]$SB_IO_OUT
.sym 519 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 521 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 522 top_inst.core0.reg_write_flipflop[5]
.sym 524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 552 $PACKER_GND_NET
.sym 599 $PACKER_GND_NET
.sym 606 ss2[2]$SB_IO_OUT
.sym 621 ss2[2]$SB_IO_OUT
.sym 633 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[0]
.sym 634 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 635 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 637 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[1]
.sym 639 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[0]
.sym 640 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[1]
.sym 670 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 695 ss2[2]$SB_IO_OUT
.sym 749 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 752 top_inst.core0.reg_write_flipflop[2]
.sym 786 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 792 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 794 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 795 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 861 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 862 top_inst.core0.reg_write_flipflop[4]
.sym 864 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 865 top_inst.core0.reg_write_flipflop[0]
.sym 868 right[2]$SB_IO_OUT
.sym 869 left[2]$SB_IO_OUT
.sym 948 right[4]$SB_IO_OUT
.sym 959 right[4]$SB_IO_OUT
.sym 975 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[2]
.sym 976 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[0]
.sym 977 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0[0]
.sym 978 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 979 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[0]
.sym 980 right[0]$SB_IO_OUT
.sym 981 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[3]
.sym 982 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 1007 right[4]$SB_IO_OUT
.sym 1055 $PACKER_GND_NET
.sym 1062 ss1[4]$SB_IO_OUT
.sym 1079 ss1[4]$SB_IO_OUT
.sym 1090 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 1092 ss1[3]$SB_IO_OUT
.sym 1094 top_inst.core0.reg_write_flipflop[1]
.sym 1095 ss1[4]$SB_IO_OUT
.sym 1118 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 1142 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 1144 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 1176 ss1[3]$SB_IO_OUT
.sym 1198 ss1[3]$SB_IO_OUT
.sym 1203 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[1]
.sym 1204 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[1]
.sym 1205 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 1206 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[0]
.sym 1207 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[1]
.sym 1208 ss1[5]$SB_IO_OUT
.sym 1209 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[0]
.sym 1210 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[2]
.sym 1290 ss1[5]$SB_IO_OUT
.sym 1314 ss1[5]$SB_IO_OUT
.sym 1317 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[3]
.sym 1318 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 1319 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0[1]
.sym 1320 ss1[6]$SB_IO_OUT
.sym 1321 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 1322 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[0]
.sym 1323 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 1324 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[1]
.sym 1351 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 1362 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 1372 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 1394 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 1404 ss1[6]$SB_IO_OUT
.sym 1409 $PACKER_GND_NET
.sym 1423 $PACKER_GND_NET
.sym 1426 ss1[6]$SB_IO_OUT
.sym 1432 ss1[0]$SB_IO_OUT
.sym 1433 ss1[2]$SB_IO_OUT
.sym 1436 ss1[1]$SB_IO_OUT
.sym 1437 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 1463 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 1476 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 1518 ss1[1]$SB_IO_OUT
.sym 1523 ss1[0]$SB_IO_OUT
.sym 1530 ss1[0]$SB_IO_OUT
.sym 1542 ss1[1]$SB_IO_OUT
.sym 1547 ros.manual_SB_DFFER_R_1_Q[1]
.sym 1548 ros.manual_SB_DFFER_R_1_Q[0]
.sym 1549 ros.manual_SB_DFFER_R_Q[1]
.sym 1550 ros.manual_SB_DFFER_R_E
.sym 1551 reset
.sym 1552 ros.manual_SB_DFFER_R_Q[0]
.sym 1595 ss1[2]$SB_IO_OUT
.sym 1603 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 1615 right[1]$SB_IO_OUT
.sym 1625 ss1[2]$SB_IO_OUT
.sym 1628 right[1]$SB_IO_OUT
.sym 1742 reset
.sym 1745 right[2]$SB_IO_OUT
.sym 1748 hwclk$SB_IO_IN
.sym 1762 right[2]$SB_IO_OUT
.sym 1770 reset
.sym 1772 ss0[4]$SB_IO_OUT
.sym 1795 right[2]$SB_IO_OUT
.sym 1798 hwclk$SB_IO_IN
.sym 1856 top_inst.strobe
.sym 1859 ss0[4]$SB_IO_OUT
.sym 1870 ss0[4]$SB_IO_OUT
.sym 1882 top_inst.strobe
.sym 1931 top_inst.strobe
.sym 1973 ss1[2]$SB_IO_OUT
.sym 1984 ss1[2]$SB_IO_OUT
.sym 2083 right[1]$SB_IO_OUT
.sym 2114 ss0[5]$SB_IO_OUT
.sym 2116 ss0[0]$SB_IO_OUT
.sym 2117 ss0[1]$SB_IO_OUT
.sym 2118 ss0[2]$SB_IO_OUT
.sym 2119 ss0[6]$SB_IO_OUT
.sym 2121 ss0[3]$SB_IO_OUT
.sym 2201 ss0[6]$SB_IO_OUT
.sym 2225 ss0[6]$SB_IO_OUT
.sym 2265 ss0[2]$SB_IO_OUT
.sym 2278 ss0[5]$SB_IO_OUT
.sym 2298 ss0[1]$SB_IO_OUT
.sym 2308 ss0[5]$SB_IO_OUT
.sym 2310 ss0[2]$SB_IO_OUT
.sym 2311 ss0[1]$SB_IO_OUT
.sym 2315 ss0[3]$SB_IO_OUT
.sym 2341 ss0[3]$SB_IO_OUT
.sym 2539 right[1]$SB_IO_OUT
.sym 2543 ss0[5]$SB_IO_OUT
.sym 2558 ss0[5]$SB_IO_OUT
.sym 2766 ss0[2]$SB_IO_OUT
.sym 2767 ss0[1]$SB_IO_OUT
.sym 2771 right[1]$SB_IO_OUT
.sym 2797 right[1]$SB_IO_OUT
.sym 2999 ss0[0]$SB_IO_OUT
.sym 3021 ss0[0]$SB_IO_OUT
.sym 3096 ss0[0]$SB_IO_OUT
.sym 3113 ss0[2]$SB_IO_OUT
.sym 3118 ss0[1]$SB_IO_OUT
.sym 3126 ss0[2]$SB_IO_OUT
.sym 3127 ss0[1]$SB_IO_OUT
.sym 3210 right[0]$SB_IO_OUT
.sym 3223 right[0]$SB_IO_OUT
.sym 3334 pb[0]$SB_IO_IN
.sym 3455 right[0]$SB_IO_OUT
.sym 3481 right[0]$SB_IO_OUT
.sym 3703 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[1]
.sym 3704 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 3705 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[2]
.sym 3706 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[0]
.sym 3707 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[1]
.sym 3708 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[1]
.sym 3709 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[0]
.sym 3710 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[0]
.sym 3750 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 3752 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 3780 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 3793 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[3]
.sym 3796 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 3801 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2_SB_LUT4_I0_O[0]
.sym 3804 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[0]
.sym 3805 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 3806 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[0]
.sym 3809 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[1]
.sym 3810 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 3812 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[0]
.sym 3814 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[0]
.sym 3816 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 3817 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 3818 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[1]
.sym 3819 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2_SB_LUT4_I0_O[1]
.sym 3820 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 3821 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[2]
.sym 3822 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[1]
.sym 3823 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 3824 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 3827 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2_SB_LUT4_I0_O[1]
.sym 3829 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2_SB_LUT4_I0_O[0]
.sym 3832 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 3835 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[1]
.sym 3838 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 3839 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 3840 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[1]
.sym 3841 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[0]
.sym 3846 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 3847 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[0]
.sym 3850 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[1]
.sym 3851 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[0]
.sym 3852 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 3853 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 3856 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 3857 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[0]
.sym 3868 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[2]
.sym 3869 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[3]
.sym 3870 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 3871 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[1]
.sym 3872 left[7]$SB_IO_OUT_$glb_ce
.sym 3873 top_inst.strobe_$glb_clk
.sym 3874 reset_$glb_sr
.sym 3888 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_I0_O[1]
.sym 3889 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[3]
.sym 3890 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2_SB_LUT4_I0_O[0]
.sym 3891 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[0]
.sym 3892 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[1]
.sym 3893 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[0]
.sym 3894 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]
.sym 3908 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 3918 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 3919 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 3923 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 3927 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 3949 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 3953 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 3956 ss5[1]$SB_IO_OUT
.sym 3958 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 3982 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]
.sym 3986 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 3987 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[1]
.sym 3988 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[0]
.sym 3990 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 3992 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 3993 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 3996 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 3997 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[0]
.sym 3998 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4001 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4004 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4005 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[0]
.sym 4009 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]
.sym 4010 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4011 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[0]
.sym 4012 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4015 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4016 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[1]
.sym 4017 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[0]
.sym 4018 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4027 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4028 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[1]
.sym 4033 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 4034 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[0]
.sym 4040 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4041 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[0]
.sym 4045 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]
.sym 4047 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4055 left[7]$SB_IO_OUT_$glb_ce
.sym 4056 top_inst.strobe_$glb_clk
.sym 4057 reset_$glb_sr
.sym 4058 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[0]
.sym 4059 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[1]
.sym 4060 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 4062 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[2]
.sym 4063 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[3]
.sym 4064 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[0]
.sym 4065 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[1]
.sym 4086 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4090 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4094 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4095 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 4096 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 4100 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4101 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 4103 ss2[2]$SB_IO_OUT
.sym 4105 left[1]$SB_IO_OUT
.sym 4112 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[1]
.sym 4113 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]
.sym 4114 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[3]
.sym 4120 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 4125 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[1]
.sym 4129 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4130 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[0]
.sym 4131 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[2]
.sym 4132 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[0]
.sym 4133 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4134 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4136 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 4137 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]
.sym 4138 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4139 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4140 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 4144 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]
.sym 4145 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[0]
.sym 4146 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4147 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4150 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[1]
.sym 4151 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 4156 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4159 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]
.sym 4162 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[0]
.sym 4163 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 4168 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 4169 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[3]
.sym 4170 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[2]
.sym 4171 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[1]
.sym 4174 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4176 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[0]
.sym 4180 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4181 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[1]
.sym 4182 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4183 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[0]
.sym 4190 left[7]$SB_IO_OUT_$glb_ce
.sym 4191 top_inst.strobe_$glb_clk
.sym 4192 reset_$glb_sr
.sym 4193 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[0]
.sym 4195 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[0]
.sym 4196 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 4198 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 4199 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 4200 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[3]
.sym 4201 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 4203 right[0]$SB_IO_OUT
.sym 4220 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4224 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4236 right[5]$SB_IO_OUT
.sym 4248 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 4249 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 4250 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 4253 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_I0_O[1]
.sym 4255 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 4256 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4258 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 4260 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4262 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[0]
.sym 4263 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 4264 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 4266 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4267 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 4269 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4270 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4272 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_I0_O[0]
.sym 4274 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]
.sym 4279 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 4280 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 4281 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 4282 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4285 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4287 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 4291 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4292 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4293 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[0]
.sym 4294 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]
.sym 4297 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_I0_O[1]
.sym 4299 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_I0_O[0]
.sym 4304 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]
.sym 4306 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4309 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4310 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 4311 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 4312 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 4315 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 4316 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 4317 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 4318 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4321 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4322 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4323 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 4324 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 4325 left[7]$SB_IO_OUT_$glb_ce
.sym 4326 top_inst.strobe_$glb_clk
.sym 4327 reset_$glb_sr
.sym 4328 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[0]
.sym 4329 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[1]
.sym 4330 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[1]
.sym 4331 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[1]
.sym 4332 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[2]
.sym 4333 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4334 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[0]
.sym 4335 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[1]
.sym 4338 right[2]$SB_IO_OUT
.sym 4339 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 4353 right_SB_LUT4_O_2_I2[1]
.sym 4355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4381 right_SB_LUT4_O_2_I2[1]
.sym 4386 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 4387 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 4388 left[1]$SB_IO_OUT
.sym 4389 right_SB_LUT4_O_I3[0]
.sym 4392 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 4394 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 4399 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[1]
.sym 4400 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4403 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4404 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4407 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_I0[0]
.sym 4408 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[0]
.sym 4411 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[0]
.sym 4414 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[1]
.sym 4415 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4416 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4417 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[0]
.sym 4426 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 4427 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_I0[0]
.sym 4429 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 4432 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4433 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 4434 left[1]$SB_IO_OUT
.sym 4435 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[0]
.sym 4438 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[0]
.sym 4439 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_I0[0]
.sym 4440 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4441 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4450 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 4451 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[0]
.sym 4453 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 4456 right_SB_LUT4_O_I3[0]
.sym 4457 right_SB_LUT4_O_2_I2[1]
.sym 4460 left[7]$SB_IO_OUT_$glb_ce
.sym 4461 top_inst.strobe_$glb_clk
.sym 4462 reset_$glb_sr
.sym 4464 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 4465 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 4466 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4467 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 4468 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[1]
.sym 4469 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4470 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[0]
.sym 4471 $PACKER_GND_NET
.sym 4473 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 4485 right_SB_LUT4_O_I3[0]
.sym 4489 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4491 top_inst.data_in_BUS[9]
.sym 4493 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4516 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 4520 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 4523 right[5]$SB_IO_OUT
.sym 4524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 4526 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 4527 top_inst.core0.reg_write_flipflop[5]
.sym 4532 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 4546 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4551 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 4552 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 4561 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 4562 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 4563 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 4564 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 4569 right[5]$SB_IO_OUT
.sym 4581 right[5]$SB_IO_OUT
.sym 4582 top_inst.core0.reg_write_flipflop[5]
.sym 4596 top_inst.strobe_$glb_clk
.sym 4598 right_SB_LUT4_O_2_I2[1]
.sym 4599 right_SB_LUT4_O_I3_SB_LUT4_I3_4_I2[0]
.sym 4601 right_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0]
.sym 4603 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4604 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 4605 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4610 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 4612 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 4613 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4614 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4616 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 4618 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 4620 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4622 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 4624 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4629 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4631 right_SB_LUT4_O_2_I2[1]
.sym 4633 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4635 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 4638 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4639 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 4640 left[1]$SB_IO_OUT
.sym 4641 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 4643 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4653 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 4657 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[0]
.sym 4664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 4667 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[0]
.sym 4668 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4669 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 4670 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 4671 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[1]
.sym 4672 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4674 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4677 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4679 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[1]
.sym 4681 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[0]
.sym 4682 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[1]
.sym 4684 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[0]
.sym 4685 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 4686 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 4690 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4691 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[0]
.sym 4692 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4693 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[1]
.sym 4696 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[0]
.sym 4697 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4698 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[1]
.sym 4699 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4708 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 4709 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[1]
.sym 4710 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 4720 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 4721 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[0]
.sym 4723 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 4727 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[1]
.sym 4728 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 4729 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 4730 left[7]$SB_IO_OUT_$glb_ce
.sym 4731 top_inst.strobe_$glb_clk
.sym 4732 reset_$glb_sr
.sym 4746 top_inst.data_in_BUS[15]
.sym 4749 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 4750 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4752 right_SB_LUT4_O_2_I2[1]
.sym 4757 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 4758 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 4759 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 4760 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 4762 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 4763 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 4767 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 4769 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 4772 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 4779 right_SB_LUT4_O_2_I2[1]
.sym 4793 right[2]$SB_IO_OUT
.sym 4807 top_inst.core0.reg_write_flipflop[2]
.sym 4832 right[2]$SB_IO_OUT
.sym 4834 top_inst.core0.reg_write_flipflop[2]
.sym 4851 right[2]$SB_IO_OUT
.sym 4866 top_inst.strobe_$glb_clk
.sym 4868 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[2]
.sym 4869 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 4870 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]
.sym 4871 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[1]
.sym 4872 right[4]$SB_IO_OUT
.sym 4873 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]
.sym 4874 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[0]
.sym 4875 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[1]
.sym 4879 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 4893 right_SB_LUT4_O_2_I2[1]
.sym 4894 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 4896 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 4933 top_inst.core0.reg_write_flipflop[0]
.sym 4934 right[0]$SB_IO_OUT
.sym 4935 right_SB_LUT4_O_3_I2[0]
.sym 4937 right_SB_LUT4_O_2_I2[1]
.sym 4938 top_inst.core0.reg_write_flipflop[4]
.sym 4949 right[4]$SB_IO_OUT
.sym 4955 right[4]$SB_IO_OUT
.sym 4957 top_inst.core0.reg_write_flipflop[4]
.sym 4962 right[4]$SB_IO_OUT
.sym 4972 top_inst.core0.reg_write_flipflop[0]
.sym 4973 right[0]$SB_IO_OUT
.sym 4980 right[0]$SB_IO_OUT
.sym 4996 right_SB_LUT4_O_3_I2[0]
.sym 4997 right_SB_LUT4_O_2_I2[1]
.sym 5001 top_inst.strobe_$glb_clk
.sym 5003 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 5004 right[1]$SB_IO_OUT
.sym 5005 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[0]
.sym 5006 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[1]
.sym 5007 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0]
.sym 5008 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5009 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O[0]
.sym 5010 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[1]
.sym 5015 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 5023 right_SB_LUT4_O_3_I2[0]
.sym 5030 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 5034 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5038 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5040 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 5049 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 5056 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 5057 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 5058 right_SB_LUT4_O_5_I2[0]
.sym 5060 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 5062 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5063 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 5064 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5065 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[0]
.sym 5066 left[1]$SB_IO_OUT
.sym 5067 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 5068 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 5069 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 5070 right_SB_LUT4_O_2_I2[1]
.sym 5071 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[1]
.sym 5074 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0[0]
.sym 5075 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5078 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[3]
.sym 5080 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[2]
.sym 5081 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5084 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[0]
.sym 5089 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5090 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[0]
.sym 5091 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[1]
.sym 5092 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5095 left[1]$SB_IO_OUT
.sym 5096 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[0]
.sym 5097 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 5098 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 5101 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 5102 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 5103 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0[0]
.sym 5107 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5108 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[0]
.sym 5109 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5110 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0[0]
.sym 5113 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 5114 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 5116 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[0]
.sym 5119 right_SB_LUT4_O_2_I2[1]
.sym 5120 right_SB_LUT4_O_5_I2[0]
.sym 5125 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 5126 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 5131 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[2]
.sym 5132 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5133 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 5134 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[3]
.sym 5135 left[7]$SB_IO_OUT_$glb_ce
.sym 5136 top_inst.strobe_$glb_clk
.sym 5137 reset_$glb_sr
.sym 5138 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 5139 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5140 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0]
.sym 5141 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 5142 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 5143 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[3]
.sym 5144 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0]
.sym 5145 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 5152 right_SB_LUT4_O_5_I2[0]
.sym 5154 left[1]$SB_IO_OUT
.sym 5159 right[1]$SB_IO_OUT
.sym 5164 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 5165 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5167 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 5168 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5172 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5173 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5174 right[1]$SB_IO_OUT
.sym 5177 left[1]$SB_IO_OUT
.sym 5179 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 5192 right[1]$SB_IO_OUT
.sym 5201 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5207 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5210 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5220 top_inst.core0.reg_write_flipflop[1]
.sym 5222 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5231 top_inst.core0.reg_write_flipflop[1]
.sym 5232 right[1]$SB_IO_OUT
.sym 5242 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5243 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5244 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5245 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5256 right[1]$SB_IO_OUT
.sym 5260 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5261 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5262 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5263 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5271 top_inst.strobe_$glb_clk
.sym 5273 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5274 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 5275 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 5277 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 5278 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[1]
.sym 5279 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[0]
.sym 5280 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 5298 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 5299 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5301 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5306 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5308 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 5309 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5326 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[1]
.sym 5327 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5328 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 5329 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5331 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 5332 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 5333 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[2]
.sym 5335 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5337 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[0]
.sym 5339 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5340 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[0]
.sym 5341 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 5342 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5343 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[1]
.sym 5344 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5346 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[3]
.sym 5349 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5350 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5351 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 5352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5354 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[1]
.sym 5355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[1]
.sym 5356 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[0]
.sym 5359 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 5360 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 5361 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[1]
.sym 5365 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[0]
.sym 5366 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[1]
.sym 5367 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5368 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5371 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[3]
.sym 5372 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[1]
.sym 5373 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5374 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[2]
.sym 5377 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 5378 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 5380 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[0]
.sym 5384 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5385 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 5386 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[1]
.sym 5389 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5390 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5391 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5392 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5396 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5397 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 5398 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[0]
.sym 5401 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5402 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[1]
.sym 5403 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5404 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[0]
.sym 5405 left[7]$SB_IO_OUT_$glb_ce
.sym 5406 top_inst.strobe_$glb_clk
.sym 5407 reset_$glb_sr
.sym 5408 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[1]
.sym 5409 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0[1]
.sym 5410 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[0]
.sym 5411 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 5412 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[3]
.sym 5413 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 5414 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[0]
.sym 5415 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[0]
.sym 5436 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5442 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5445 ros.manual
.sym 5463 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5465 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[1]
.sym 5466 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[0]
.sym 5467 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[0]
.sym 5469 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5470 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 5471 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5472 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 5473 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 5474 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5475 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 5476 left[1]$SB_IO_OUT
.sym 5478 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 5479 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5480 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5484 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5487 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0[1]
.sym 5491 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[0]
.sym 5492 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[1]
.sym 5495 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 5497 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 5500 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[0]
.sym 5501 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[1]
.sym 5502 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5503 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5506 left[1]$SB_IO_OUT
.sym 5507 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0[1]
.sym 5508 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 5509 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5512 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5513 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5514 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5515 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5518 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[1]
.sym 5519 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5520 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5521 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[0]
.sym 5524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5525 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 5526 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[0]
.sym 5530 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[0]
.sym 5531 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 5532 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 5533 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0[1]
.sym 5536 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 5538 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 5539 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[1]
.sym 5540 left[7]$SB_IO_OUT_$glb_ce
.sym 5541 top_inst.strobe_$glb_clk
.sym 5542 reset_$glb_sr
.sym 5543 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[1]
.sym 5544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[0]
.sym 5545 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 5547 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 5548 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[2]
.sym 5549 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 5557 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5568 reset
.sym 5580 hz100
.sym 5585 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 5587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 5590 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 5597 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 5600 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5604 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[3]
.sym 5608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5609 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5612 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5616 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5617 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5620 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5625 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[2]
.sym 5635 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5636 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5637 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5638 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5641 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5642 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5643 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5644 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5659 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 5660 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 5661 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 5662 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 5665 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 5666 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 5667 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[2]
.sym 5668 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[3]
.sym 5679 ctr[1]
.sym 5680 ctr[2]
.sym 5681 ctr[3]
.sym 5682 ctr[4]
.sym 5683 ctr[5]
.sym 5684 ctr[6]
.sym 5685 ctr[7]
.sym 5708 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 5733 ros.manual_SB_DFFER_R_E
.sym 5734 ros.manual_SB_DFFER_R_1_Q[0]
.sym 5735 ros.manual_SB_DFFER_R_Q[1]
.sym 5741 ros.manual_SB_DFFER_R_1_Q[1]
.sym 5744 ros.manual
.sym 5746 ros.manual_SB_DFFER_R_Q[0]
.sym 5747 hz100
.sym 5776 ros.manual_SB_DFFER_R_Q[1]
.sym 5778 ros.manual_SB_DFFER_R_Q[0]
.sym 5782 ros.manual_SB_DFFER_R_1_Q[0]
.sym 5783 ros.manual_SB_DFFER_R_Q[1]
.sym 5785 ros.manual_SB_DFFER_R_Q[0]
.sym 5789 ros.manual_SB_DFFER_R_1_Q[0]
.sym 5791 ros.manual_SB_DFFER_R_1_Q[1]
.sym 5795 ros.manual_SB_DFFER_R_Q[1]
.sym 5800 ros.manual
.sym 5802 ros.manual_SB_DFFER_R_Q[1]
.sym 5806 ros.manual_SB_DFFER_R_1_Q[1]
.sym 5810 ros.manual_SB_DFFER_R_E
.sym 5811 hz100
.sym 5812 ros.manual
.sym 5813 ctr[8]
.sym 5814 ctr[9]
.sym 5815 ctr[10]
.sym 5816 ctr[11]
.sym 5817 ctr[12]
.sym 5818 ctr[13]
.sym 5819 ctr[14]
.sym 5820 ctr[15]
.sym 5823 right[0]$SB_IO_OUT
.sym 5827 ros.manual_SB_DFFER_R_E
.sym 5992 ros.manual
.sym 6002 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6003 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6016 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6018 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6034 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6035 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6036 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6037 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6104 hz100
.sym 6107 ss0[5]$SB_IO_OUT
.sym 6125 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6126 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6248 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6253 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6389 ss0[0]$SB_IO_OUT
.sym 6409 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6416 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6417 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6422 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6430 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6432 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6437 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6439 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6440 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6441 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6442 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6451 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6452 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6453 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6454 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6457 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6458 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6459 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6460 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6463 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6464 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6465 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6466 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6469 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6470 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6471 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6472 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6481 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 6482 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 6483 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 6484 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 6508 ss0[1]$SB_IO_OUT
.sym 6531 ros.manual
.sym 6929 ss0[0]$SB_IO_OUT
.sym 7064 right[0]$SB_IO_OUT
.sym 7075 ros.manual
.sym 7615 ros.manual
.sym 8120 pb[0]$SB_IO_IN
.sym 8130 ros.manual
.sym 8199 ss5[1]$SB_IO_OUT
.sym 8212 ss5[1]$SB_IO_OUT
.sym 8221 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[1]
.sym 8222 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[1]
.sym 8224 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[1]
.sym 8225 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[1]
.sym 8226 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[0]
.sym 8228 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[2]
.sym 8263 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[1]
.sym 8265 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[3]
.sym 8266 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8267 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[1]
.sym 8273 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[2]
.sym 8274 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[0]
.sym 8275 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8282 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8283 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[1]
.sym 8284 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8285 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[0]
.sym 8287 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[1]
.sym 8288 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[1]
.sym 8289 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8290 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8291 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8293 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[0]
.sym 8294 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[0]
.sym 8296 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[1]
.sym 8297 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8302 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[2]
.sym 8303 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[1]
.sym 8304 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8305 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[3]
.sym 8308 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[1]
.sym 8309 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8310 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[0]
.sym 8311 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8314 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8315 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[0]
.sym 8320 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8321 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8322 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[0]
.sym 8323 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[1]
.sym 8326 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8327 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[0]
.sym 8328 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8329 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[1]
.sym 8333 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8335 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[0]
.sym 8340 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8341 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[0]
.sym 8342 left[7]$SB_IO_OUT_$glb_ce
.sym 8343 top_inst.strobe_$glb_clk
.sym 8344 reset_$glb_sr
.sym 8350 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_120_I2[0]
.sym 8351 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 8352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_I0_O[1]
.sym 8353 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2[0]
.sym 8354 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 8355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 8365 ss5[1]$SB_IO_OUT
.sym 8372 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8378 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8379 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8380 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 8383 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8384 left[1]$SB_IO_OUT
.sym 8386 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8388 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 8389 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 8391 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 8393 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8394 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8409 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 8414 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[2]
.sym 8415 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8432 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 8433 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]
.sym 8435 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2_SB_LUT4_I0_O[1]
.sym 8436 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 8437 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8438 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[0]
.sym 8440 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[0]
.sym 8441 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8444 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 8445 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2_SB_LUT4_I0_O[0]
.sym 8446 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[0]
.sym 8448 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[0]
.sym 8454 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8455 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[1]
.sym 8456 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8465 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8466 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[1]
.sym 8467 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[0]
.sym 8468 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8471 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2_SB_LUT4_I0_O[1]
.sym 8472 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2_SB_LUT4_I0_O[0]
.sym 8477 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]
.sym 8478 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8479 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8480 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[0]
.sym 8485 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8486 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[0]
.sym 8490 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 8492 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[1]
.sym 8496 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 8497 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[0]
.sym 8501 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]
.sym 8504 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 8505 left[7]$SB_IO_OUT_$glb_ce
.sym 8506 top_inst.strobe_$glb_clk
.sym 8507 reset_$glb_sr
.sym 8508 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[1]
.sym 8510 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_14_I2[0]
.sym 8511 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_188_I2[0]
.sym 8513 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_I0_O[0]
.sym 8514 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[3]
.sym 8518 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8528 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 8534 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8539 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8543 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 8550 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_I0_O[1]
.sym 8555 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[0]
.sym 8557 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_I0_O[0]
.sym 8558 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[1]
.sym 8560 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8561 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8564 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[1]
.sym 8565 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[0]
.sym 8566 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8573 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[1]
.sym 8574 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8575 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8577 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8578 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[3]
.sym 8579 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[2]
.sym 8580 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8582 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[0]
.sym 8589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[1]
.sym 8590 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8594 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[1]
.sym 8595 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8596 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[3]
.sym 8597 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[2]
.sym 8606 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[1]
.sym 8607 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[0]
.sym 8609 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8612 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_I0_O[0]
.sym 8614 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_I0_O[1]
.sym 8618 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[0]
.sym 8620 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8624 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8625 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8626 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[1]
.sym 8627 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[0]
.sym 8628 left[7]$SB_IO_OUT_$glb_ce
.sym 8629 top_inst.strobe_$glb_clk
.sym 8630 reset_$glb_sr
.sym 8633 top_inst.core0.reg_write_flipflop[7]
.sym 8638 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8641 $PACKER_VCC_NET
.sym 8649 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 8656 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8658 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 8660 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8661 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8662 left[1]$SB_IO_OUT
.sym 8663 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8664 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 8666 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 8672 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8674 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 8677 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 8678 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 8680 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8682 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[0]
.sym 8684 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 8686 left[1]$SB_IO_OUT
.sym 8687 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8688 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[0]
.sym 8699 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 8702 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 8703 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8705 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[0]
.sym 8707 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8717 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8718 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[0]
.sym 8719 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 8723 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 8724 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 8725 left[1]$SB_IO_OUT
.sym 8726 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8735 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 8738 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 8741 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 8742 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8743 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8744 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[0]
.sym 8747 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 8750 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 8751 left[7]$SB_IO_OUT_$glb_ce
.sym 8752 top_inst.strobe_$glb_clk
.sym 8753 reset_$glb_sr
.sym 8754 right_SB_LUT4_O_I3[0]
.sym 8755 right[7]$SB_IO_OUT
.sym 8756 right_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 8758 right_SB_LUT4_O_I3_SB_LUT4_I3_I2[0]
.sym 8760 right_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[0]
.sym 8761 right_SB_LUT4_O_I2[0]
.sym 8776 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8778 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8779 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8780 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8782 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8786 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8789 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 8795 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[0]
.sym 8799 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[2]
.sym 8802 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[3]
.sym 8803 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8806 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[1]
.sym 8809 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[0]
.sym 8810 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8812 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[1]
.sym 8813 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[1]
.sym 8815 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 8817 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8818 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8821 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8823 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8824 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 8825 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8826 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[1]
.sym 8828 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8829 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8830 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[0]
.sym 8834 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[1]
.sym 8835 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 8837 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8840 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[1]
.sym 8842 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 8843 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8846 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8847 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[0]
.sym 8848 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[1]
.sym 8849 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8852 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[1]
.sym 8853 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8854 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8855 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[0]
.sym 8858 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 8859 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[1]
.sym 8860 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[3]
.sym 8861 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[2]
.sym 8864 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8865 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[0]
.sym 8867 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8871 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[1]
.sym 8872 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8873 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 8874 left[7]$SB_IO_OUT_$glb_ce
.sym 8875 top_inst.strobe_$glb_clk
.sym 8876 reset_$glb_sr
.sym 8877 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8878 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 8879 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8880 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 8881 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 8882 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 8883 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 8884 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 8891 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 8894 $PACKER_GND_NET
.sym 8897 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8899 top_inst.data_in_BUS[8]
.sym 8902 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 8904 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8906 right_SB_LUT4_O_2_I2[1]
.sym 8910 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 8912 left[2]$SB_IO_OUT
.sym 8920 right_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 8922 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8923 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 8925 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8932 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 8933 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8936 $PACKER_VCC_NET
.sym 8937 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 8938 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 8939 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[1]
.sym 8944 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8945 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 8947 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[1]
.sym 8949 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[0]
.sym 8950 $nextpnr_ICESTORM_LC_1$O
.sym 8952 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 8956 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]
.sym 8958 right_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 8960 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 8962 $nextpnr_ICESTORM_LC_2$I3
.sym 8964 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 8966 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]
.sym 8968 $nextpnr_ICESTORM_LC_2$COUT
.sym 8970 $PACKER_VCC_NET
.sym 8972 $nextpnr_ICESTORM_LC_2$I3
.sym 8975 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 8978 $nextpnr_ICESTORM_LC_2$COUT
.sym 8981 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 8982 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[1]
.sym 8983 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 8987 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 8988 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[1]
.sym 8989 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[0]
.sym 8990 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 8994 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 8995 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 8996 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[0]
.sym 8997 left[7]$SB_IO_OUT_$glb_ce
.sym 8998 top_inst.strobe_$glb_clk
.sym 8999 reset_$glb_sr
.sym 9001 top_inst.core0.pc_val[3]
.sym 9002 top_inst.core0.pc_val[4]
.sym 9003 top_inst.core0.pc_val[5]
.sym 9004 top_inst.core0.pc_val[6]
.sym 9005 top_inst.core0.pc_val[7]
.sym 9006 top_inst.core0.pc_val[8]
.sym 9007 top_inst.core0.pc_val[9]
.sym 9013 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9017 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 9018 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9019 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9020 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 9021 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 9022 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 9023 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9024 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9026 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9027 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 9028 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9030 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9031 top_inst.core0.instr_mem.stored_instr[0]
.sym 9032 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9034 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 9041 right_SB_LUT4_O_2_I2[1]
.sym 9044 right_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0]
.sym 9045 top_inst.data_in_BUS[15]
.sym 9046 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9047 top_inst.core0.instr_mem.stored_instr[0]
.sym 9049 top_inst.data_in_BUS[9]
.sym 9050 right_SB_LUT4_O_I3_SB_LUT4_I3_4_I2[0]
.sym 9065 right_SB_LUT4_O_2_I2[1]
.sym 9074 top_inst.core0.instr_mem.stored_instr[0]
.sym 9081 top_inst.core0.instr_mem.stored_instr[0]
.sym 9083 top_inst.data_in_BUS[15]
.sym 9092 top_inst.data_in_BUS[9]
.sym 9095 top_inst.core0.instr_mem.stored_instr[0]
.sym 9106 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9111 right_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0]
.sym 9112 right_SB_LUT4_O_2_I2[1]
.sym 9116 right_SB_LUT4_O_2_I2[1]
.sym 9117 right_SB_LUT4_O_I3_SB_LUT4_I3_4_I2[0]
.sym 9121 top_inst.strobe_$glb_clk
.sym 9122 reset_$glb_sr
.sym 9123 top_inst.core0.pc_val[10]
.sym 9124 top_inst.core0.pc_val[11]
.sym 9125 top_inst.core0.pc_val[2]
.sym 9126 left[2]$SB_IO_OUT
.sym 9135 right_SB_LUT4_O_2_I2[1]
.sym 9148 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9150 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9152 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9153 top_inst.core0.pc_val[7]
.sym 9154 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9158 left[1]$SB_IO_OUT
.sym 9246 top_inst.mem.memory.0.0_RADDR_4_SB_LUT4_O_I0[0]
.sym 9247 top_inst.mem.memory.0.0_RADDR_3_SB_LUT4_O_I0[0]
.sym 9248 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[0]
.sym 9249 top_inst.core0.instr_mem.stored_instr[0]
.sym 9250 right_SB_LUT4_O_2_I2[0]
.sym 9251 top_inst.mem.memory.0.0_RADDR_5_SB_LUT4_O_I0[0]
.sym 9252 top_inst.core0.instr_mem.next_fetch
.sym 9253 right_SB_LUT4_O_3_I2[0]
.sym 9258 top_inst.data_in_BUS[9]
.sym 9262 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[3]
.sym 9271 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9275 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9277 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 9278 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9290 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[1]
.sym 9293 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9295 right_SB_LUT4_O_2_I2[1]
.sym 9297 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]
.sym 9298 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9300 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]
.sym 9302 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9304 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9305 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 9306 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 9308 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9309 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[0]
.sym 9313 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9315 right_SB_LUT4_O_2_I2[0]
.sym 9318 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[1]
.sym 9320 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9321 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9322 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]
.sym 9323 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]
.sym 9326 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9327 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[0]
.sym 9328 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[1]
.sym 9329 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9332 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9333 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]
.sym 9335 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9338 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[1]
.sym 9339 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 9341 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9345 right_SB_LUT4_O_2_I2[0]
.sym 9347 right_SB_LUT4_O_2_I2[1]
.sym 9350 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 9351 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9353 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]
.sym 9356 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 9357 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9358 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[0]
.sym 9363 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 9364 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9365 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[1]
.sym 9366 left[7]$SB_IO_OUT_$glb_ce
.sym 9367 top_inst.strobe_$glb_clk
.sym 9368 reset_$glb_sr
.sym 9369 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 9370 right_SB_LUT4_O_5_I2[0]
.sym 9371 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9372 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9373 right_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[0]
.sym 9374 left[1]$SB_IO_OUT
.sym 9375 right_SB_LUT4_O_4_I2[0]
.sym 9386 top_inst.data_in_BUS[24]
.sym 9389 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9393 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9394 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9397 left[2]$SB_IO_OUT
.sym 9398 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9399 right_SB_LUT4_O_2_I2[1]
.sym 9400 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 9402 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9404 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9410 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 9412 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[0]
.sym 9413 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[1]
.sym 9415 right_SB_LUT4_O_2_I2[1]
.sym 9417 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[1]
.sym 9418 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[2]
.sym 9419 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 9420 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9421 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9423 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[3]
.sym 9424 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O[0]
.sym 9427 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9428 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9429 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9432 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O[0]
.sym 9435 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9436 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9437 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9438 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0]
.sym 9439 left[1]$SB_IO_OUT
.sym 9440 right_SB_LUT4_O_4_I2[0]
.sym 9443 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O[0]
.sym 9444 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9445 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9446 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0]
.sym 9449 right_SB_LUT4_O_4_I2[0]
.sym 9451 right_SB_LUT4_O_2_I2[1]
.sym 9455 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[0]
.sym 9456 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9458 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9461 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9462 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9463 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[1]
.sym 9464 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[0]
.sym 9467 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 9468 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9470 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0]
.sym 9473 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[2]
.sym 9474 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[3]
.sym 9475 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[1]
.sym 9476 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9479 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 9480 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O[0]
.sym 9481 left[1]$SB_IO_OUT
.sym 9482 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9485 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[1]
.sym 9486 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9487 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9489 left[7]$SB_IO_OUT_$glb_ce
.sym 9490 top_inst.strobe_$glb_clk
.sym 9491 reset_$glb_sr
.sym 9492 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 9493 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 9496 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 9497 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 9498 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 9499 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 9501 left[1]$SB_IO_OUT
.sym 9507 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9511 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9515 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9516 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9518 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9519 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 9520 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9522 left[1]$SB_IO_OUT
.sym 9524 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9527 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9533 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 9535 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9536 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9540 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9541 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9543 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 9551 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0]
.sym 9553 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9554 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9555 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0]
.sym 9556 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 9561 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 9562 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9564 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 9566 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 9567 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 9568 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9569 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9575 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9578 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0]
.sym 9580 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9581 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9585 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 9586 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9590 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0]
.sym 9591 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9592 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0]
.sym 9593 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9596 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 9597 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 9602 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9603 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 9604 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0]
.sym 9610 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 9611 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 9612 left[7]$SB_IO_OUT_$glb_ce
.sym 9613 top_inst.strobe_$glb_clk
.sym 9614 reset_$glb_sr
.sym 9618 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 9639 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 9640 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9641 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 9657 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 9662 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[0]
.sym 9664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 9665 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 9668 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 9670 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 9671 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 9672 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9676 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9677 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9678 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9679 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 9680 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9682 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 9683 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9684 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 9685 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[1]
.sym 9687 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9689 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 9690 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 9691 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 9692 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 9695 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 9697 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 9701 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9702 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 9703 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 9704 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9713 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9716 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 9719 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 9720 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[1]
.sym 9721 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9725 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9726 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 9727 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[0]
.sym 9733 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 9734 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9735 left[7]$SB_IO_OUT_$glb_ce
.sym 9736 top_inst.strobe_$glb_clk
.sym 9737 reset_$glb_sr
.sym 9738 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 9739 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 9740 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 9741 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 9742 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 9743 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 9744 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 9745 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 9750 reset
.sym 9781 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[0]
.sym 9782 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 9784 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 9785 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9786 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[0]
.sym 9787 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[1]
.sym 9788 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9790 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 9794 left[1]$SB_IO_OUT
.sym 9797 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9798 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 9800 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9801 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 9804 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0[1]
.sym 9805 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9808 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 9809 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[0]
.sym 9812 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 9813 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[1]
.sym 9815 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 9818 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 9819 left[1]$SB_IO_OUT
.sym 9820 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 9821 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0[1]
.sym 9825 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 9826 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[0]
.sym 9827 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 9830 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[1]
.sym 9831 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[0]
.sym 9832 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9833 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9838 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 9839 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 9842 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[0]
.sym 9843 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9844 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9845 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0[1]
.sym 9848 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 9850 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 9851 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[0]
.sym 9854 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[0]
.sym 9856 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 9857 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 9858 left[7]$SB_IO_OUT_$glb_ce
.sym 9859 top_inst.strobe_$glb_clk
.sym 9860 reset_$glb_sr
.sym 9877 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9903 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[0]
.sym 9911 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 9912 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9913 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9916 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 9918 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[1]
.sym 9919 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9920 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 9927 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[0]
.sym 9932 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 9936 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9937 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[1]
.sym 9938 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 9942 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[0]
.sym 9943 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 9944 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 9949 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 9950 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 9959 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 9960 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9961 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9962 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 9965 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 9966 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[1]
.sym 9967 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[0]
.sym 9968 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 9973 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 9974 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 9981 left[7]$SB_IO_OUT_$glb_ce
.sym 9982 top_inst.strobe_$glb_clk
.sym 9983 reset_$glb_sr
.sym 9984 ctr[0]
.sym 9987 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 9989 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 9993 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 10029 ctr[4]
.sym 10035 ctr[2]
.sym 10039 ctr[6]
.sym 10041 ctr[0]
.sym 10042 ctr[1]
.sym 10044 ctr[3]
.sym 10048 ctr[7]
.sym 10049 ctr[0]
.sym 10054 ctr[5]
.sym 10057 $nextpnr_ICESTORM_LC_0$O
.sym 10059 ctr[0]
.sym 10063 ctr_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 10066 ctr[1]
.sym 10067 ctr[0]
.sym 10069 ctr_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 10071 ctr[2]
.sym 10073 ctr_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 10075 ctr_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 10078 ctr[3]
.sym 10079 ctr_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 10081 ctr_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 10084 ctr[4]
.sym 10085 ctr_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 10087 ctr_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 10089 ctr[5]
.sym 10091 ctr_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 10093 ctr_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 10095 ctr[6]
.sym 10097 ctr_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 10099 ctr_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10102 ctr[7]
.sym 10103 ctr_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 10105 hwclk$SB_IO_IN_$glb_clk
.sym 10106 ctr_SB_DFFSR_Q_R_$glb_sr
.sym 10110 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 10111 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 10116 $PACKER_VCC_NET
.sym 10143 ctr_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10156 ctr[8]
.sym 10157 ctr[9]
.sym 10167 ctr[11]
.sym 10169 ctr[13]
.sym 10174 ctr[10]
.sym 10176 ctr[12]
.sym 10178 ctr[14]
.sym 10179 ctr[15]
.sym 10180 ctr_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10182 ctr[8]
.sym 10184 ctr_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10186 ctr_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10188 ctr[9]
.sym 10190 ctr_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10192 ctr_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10194 ctr[10]
.sym 10196 ctr_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10198 ctr_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10201 ctr[11]
.sym 10202 ctr_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10204 ctr_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10206 ctr[12]
.sym 10208 ctr_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10210 ctr_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10213 ctr[13]
.sym 10214 ctr_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10216 ctr_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10218 ctr[14]
.sym 10220 ctr_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10224 ctr[15]
.sym 10226 ctr_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10228 hwclk$SB_IO_IN_$glb_clk
.sym 10229 ctr_SB_DFFSR_Q_R_$glb_sr
.sym 10508 top_inst.strobe
.sym 10999 top_inst.strobe
.sym 11486 top_inst.strobe
.sym 11590 top_inst.strobe
.sym 11976 pb[16]$SB_IO_IN
.sym 12076 ros.manual
.sym 12079 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12198 pb[1]$SB_IO_IN
.sym 12200 pb[2]$SB_IO_IN
.sym 12276 left[1]$SB_IO_OUT
.sym 12285 left[1]$SB_IO_OUT
.sym 12298 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[1]
.sym 12299 ss5[2]$SB_IO_OUT
.sym 12300 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_130_I2[0]
.sym 12301 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 12302 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_I0_O[1]
.sym 12303 ss5[1]$SB_IO_OUT
.sym 12304 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[3]
.sym 12305 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[1]
.sym 12320 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12322 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 12344 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 12349 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[1]
.sym 12350 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12351 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[1]
.sym 12352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[1]
.sym 12354 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 12356 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[1]
.sym 12359 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 12360 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 12361 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[0]
.sym 12373 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[1]
.sym 12376 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 12380 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[1]
.sym 12382 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 12392 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[1]
.sym 12394 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 12398 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[1]
.sym 12400 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 12403 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 12405 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[0]
.sym 12415 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12416 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[1]
.sym 12417 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[0]
.sym 12418 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 12419 left[7]$SB_IO_OUT_$glb_ce
.sym 12420 top_inst.strobe_$glb_clk
.sym 12421 reset_$glb_sr
.sym 12426 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[2]
.sym 12427 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_189_I2[0]
.sym 12428 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[0]
.sym 12429 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[1]
.sym 12430 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2[0]
.sym 12431 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[0]
.sym 12432 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_I0_O[0]
.sym 12433 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[0]
.sym 12436 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 12440 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 12458 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 12467 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 12468 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 12472 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 12476 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 12479 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12483 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 12503 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12505 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 12507 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 12514 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12518 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12520 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_120_I2[0]
.sym 12521 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 12523 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2[0]
.sym 12524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 12529 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 12533 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 12542 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_120_I2[0]
.sym 12543 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 12548 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 12550 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12551 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 12554 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 12555 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2[0]
.sym 12556 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_120_I2[0]
.sym 12557 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12560 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2[0]
.sym 12562 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 12566 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 12568 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 12569 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 12573 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 12574 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12575 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 12582 left[7]$SB_IO_OUT_$glb_ce
.sym 12583 top_inst.strobe_$glb_clk
.sym 12584 reset_$glb_sr
.sym 12585 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 12587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[1]
.sym 12588 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[0]
.sym 12589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[1]
.sym 12590 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[2]
.sym 12591 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[0]
.sym 12592 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[1]
.sym 12596 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12597 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12601 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 12602 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12606 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 12610 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 12611 right[7]$SB_IO_OUT
.sym 12620 top_inst.data_in_BUS[27]
.sym 12628 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_14_I2[0]
.sym 12629 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_I0_O[1]
.sym 12631 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_I0_O[0]
.sym 12633 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 12634 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[1]
.sym 12644 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12645 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_188_I2[0]
.sym 12647 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12649 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12653 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_188_I2[0]
.sym 12655 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 12661 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 12662 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[1]
.sym 12671 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_14_I2[0]
.sym 12672 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12677 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12680 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_188_I2[0]
.sym 12689 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_188_I2[0]
.sym 12690 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12691 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 12692 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_14_I2[0]
.sym 12696 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_I0_O[0]
.sym 12698 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_I0_O[1]
.sym 12705 left[7]$SB_IO_OUT_$glb_ce
.sym 12706 top_inst.strobe_$glb_clk
.sym 12707 reset_$glb_sr
.sym 12708 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[3]
.sym 12709 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 12710 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[1]
.sym 12711 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[0]
.sym 12712 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_104_I2[0]
.sym 12713 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2[0]
.sym 12714 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_I0_O[1]
.sym 12715 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[1]
.sym 12718 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 12722 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 12727 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12732 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12733 top_inst.data_in_BUS[25]
.sym 12734 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 12736 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 12737 top_inst.data_in_BUS[7]
.sym 12740 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 12742 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12758 right[7]$SB_IO_OUT
.sym 12775 top_inst.core0.reg_write_flipflop[7]
.sym 12796 right[7]$SB_IO_OUT
.sym 12824 top_inst.core0.reg_write_flipflop[7]
.sym 12827 right[7]$SB_IO_OUT
.sym 12829 top_inst.strobe_$glb_clk
.sym 12831 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12832 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 12833 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 12834 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[2]
.sym 12835 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[3]
.sym 12836 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[1]
.sym 12837 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[0]
.sym 12838 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12842 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 12847 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 12855 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 12856 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 12858 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 12860 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12862 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 12864 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 12865 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 12866 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 12879 right_SB_LUT4_O_I2[0]
.sym 12885 top_inst.data_in_BUS[8]
.sym 12886 top_inst.core0.instr_mem.stored_instr[0]
.sym 12889 right_SB_LUT4_O_2_I2[1]
.sym 12890 top_inst.data_in_BUS[27]
.sym 12892 right_SB_LUT4_O_I3_SB_LUT4_I3_I2[0]
.sym 12893 top_inst.data_in_BUS[25]
.sym 12897 top_inst.data_in_BUS[7]
.sym 12906 top_inst.core0.instr_mem.stored_instr[0]
.sym 12908 top_inst.data_in_BUS[25]
.sym 12911 right_SB_LUT4_O_2_I2[1]
.sym 12913 right_SB_LUT4_O_I2[0]
.sym 12919 right_SB_LUT4_O_I3_SB_LUT4_I3_I2[0]
.sym 12920 right_SB_LUT4_O_2_I2[1]
.sym 12929 top_inst.data_in_BUS[8]
.sym 12932 top_inst.core0.instr_mem.stored_instr[0]
.sym 12943 top_inst.data_in_BUS[7]
.sym 12944 top_inst.core0.instr_mem.stored_instr[0]
.sym 12947 top_inst.core0.instr_mem.stored_instr[0]
.sym 12948 top_inst.data_in_BUS[27]
.sym 12952 top_inst.strobe_$glb_clk
.sym 12953 reset_$glb_sr
.sym 12954 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[1]
.sym 12955 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[1]
.sym 12956 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[0]
.sym 12957 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_13_I2[0]
.sym 12958 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_I0_O[0]
.sym 12959 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_52_I2[0]
.sym 12960 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 12961 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_187_I2[0]
.sym 12974 top_inst.core0.instr_mem.stored_instr[0]
.sym 12978 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 12980 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 12982 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 12984 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 12986 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 12988 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 12996 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 12998 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 13001 right_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[0]
.sym 13004 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13005 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13011 right_SB_LUT4_O_2_I2[1]
.sym 13022 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 13028 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 13030 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13031 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13034 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13035 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 13036 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13041 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13042 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 13043 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13047 right_SB_LUT4_O_2_I2[1]
.sym 13049 right_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[0]
.sym 13052 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 13053 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13055 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 13058 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13059 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 13061 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13064 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13065 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 13066 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 13070 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 13072 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 13073 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 13078 top_inst.mem.memory.0.0_RADDR_8_SB_LUT4_O_I0[0]
.sym 13079 top_inst.mem.memory.0.0_RADDR_1
.sym 13080 top_inst.mem.memory.0.0_RADDR_1_SB_LUT4_O_I0[0]
.sym 13081 top_inst.mem.memory.0.0_RADDR_6_SB_LUT4_O_I0[0]
.sym 13082 top_inst.mem.memory.0.0_RADDR_SB_LUT4_O_I1[1]
.sym 13083 top_inst.mem.memory.0.0_RADDR_2_SB_LUT4_O_I0[0]
.sym 13084 top_inst.mem.memory.0.0_RADDR_9_SB_LUT4_O_I0[0]
.sym 13089 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 13091 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 13093 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 13095 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 13099 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 13100 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13101 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 13102 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 13103 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13105 left[2]$SB_IO_OUT
.sym 13106 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 13107 top_inst.core0.pc_val[9]
.sym 13108 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 13110 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 13112 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 13120 top_inst.core0.pc_val[2]
.sym 13129 left[2]$SB_IO_OUT
.sym 13130 top_inst.core0.pc_val[6]
.sym 13133 top_inst.core0.pc_val[9]
.sym 13135 top_inst.core0.pc_val[3]
.sym 13136 top_inst.core0.pc_val[4]
.sym 13139 top_inst.core0.pc_val[7]
.sym 13140 top_inst.core0.pc_val[8]
.sym 13145 top_inst.core0.pc_val[5]
.sym 13150 $nextpnr_ICESTORM_LC_3$O
.sym 13153 top_inst.core0.pc_val[2]
.sym 13156 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_7_I3
.sym 13159 top_inst.core0.pc_val[3]
.sym 13160 top_inst.core0.pc_val[2]
.sym 13162 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_5_I3
.sym 13165 top_inst.core0.pc_val[4]
.sym 13166 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_7_I3
.sym 13168 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_6_I3
.sym 13170 top_inst.core0.pc_val[5]
.sym 13172 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_5_I3
.sym 13174 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_8_I3
.sym 13176 top_inst.core0.pc_val[6]
.sym 13178 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_6_I3
.sym 13180 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_4_I3
.sym 13183 top_inst.core0.pc_val[7]
.sym 13184 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_8_I3
.sym 13186 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_I3
.sym 13189 top_inst.core0.pc_val[8]
.sym 13190 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_4_I3
.sym 13192 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_1_I3
.sym 13194 top_inst.core0.pc_val[9]
.sym 13196 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_I3
.sym 13197 left[2]$SB_IO_OUT
.sym 13198 top_inst.strobe_$glb_clk
.sym 13199 reset_$glb_sr
.sym 13200 left[2]$SB_IO_OUT
.sym 13205 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[3]
.sym 13216 top_inst.mem.memory.0.0_RADDR_6
.sym 13218 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 13224 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 13227 top_inst.data_in_BUS[16]
.sym 13228 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 13230 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 13231 top_inst.data_in_BUS[20]
.sym 13233 top_inst.data_in_BUS[22]
.sym 13234 left[1]$SB_IO_OUT
.sym 13236 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_1_I3
.sym 13241 top_inst.core0.pc_val[10]
.sym 13242 top_inst.core0.pc_val[11]
.sym 13243 left[2]$SB_IO_OUT
.sym 13251 top_inst.core0.pc_val[2]
.sym 13265 left[2]$SB_IO_OUT
.sym 13273 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_2_I3
.sym 13276 top_inst.core0.pc_val[10]
.sym 13277 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_1_I3
.sym 13282 top_inst.core0.pc_val[11]
.sym 13283 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_2_I3
.sym 13287 top_inst.core0.pc_val[2]
.sym 13294 left[2]$SB_IO_OUT
.sym 13320 left[2]$SB_IO_OUT
.sym 13321 top_inst.strobe_$glb_clk
.sym 13322 reset_$glb_sr
.sym 13323 top_inst.mem.memory.0.0_RADDR_5
.sym 13325 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[1]
.sym 13326 top_inst.mem.memory.0.0_RADDR_7
.sym 13327 top_inst.mem.memory.0.0_RADDR_3
.sym 13329 top_inst.mem.memory.0.0_RADDR_4
.sym 13330 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[1]
.sym 13335 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 13342 left[2]$SB_IO_OUT
.sym 13344 $PACKER_VCC_NET
.sym 13345 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13347 top_inst.data_in_BUS[21]
.sym 13348 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 13350 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 13351 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 13352 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 13355 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 13356 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13357 top_inst.data_in_BUS[17]
.sym 13358 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13364 left[2]$SB_IO_OUT
.sym 13365 top_inst.core0.pc_val[11]
.sym 13372 top_inst.core0.pc_val[10]
.sym 13374 top_inst.core0.pc_val[7]
.sym 13375 top_inst.core0.instr_mem.stored_instr[0]
.sym 13377 left[1]$SB_IO_OUT
.sym 13378 top_inst.data_in_BUS[24]
.sym 13379 top_inst.core0.pc_val[9]
.sym 13386 top_inst.core0.instr_mem.next_fetch
.sym 13391 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 13393 top_inst.data_in_BUS[22]
.sym 13400 top_inst.core0.pc_val[10]
.sym 13405 top_inst.core0.pc_val[11]
.sym 13410 top_inst.core0.pc_val[7]
.sym 13416 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 13418 top_inst.core0.instr_mem.next_fetch
.sym 13423 top_inst.core0.instr_mem.stored_instr[0]
.sym 13424 top_inst.data_in_BUS[24]
.sym 13428 top_inst.core0.pc_val[9]
.sym 13433 left[1]$SB_IO_OUT
.sym 13435 left[2]$SB_IO_OUT
.sym 13440 top_inst.data_in_BUS[22]
.sym 13442 top_inst.core0.instr_mem.stored_instr[0]
.sym 13444 top_inst.strobe_$glb_clk
.sym 13445 reset_$glb_sr
.sym 13446 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[1]
.sym 13447 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[0]
.sym 13448 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_32_I2[0]
.sym 13449 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[3]
.sym 13450 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_60_I2[0]
.sym 13451 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 13452 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[1]
.sym 13453 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[0]
.sym 13459 top_inst.mem.memory.0.0_RADDR_4
.sym 13463 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[1]
.sym 13465 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 13467 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 13472 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 13474 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 13475 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 13476 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 13481 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 13487 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 13490 top_inst.core0.instr_mem.stored_instr[0]
.sym 13491 right_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[0]
.sym 13493 top_inst.core0.instr_mem.next_fetch
.sym 13497 top_inst.data_in_BUS[16]
.sym 13501 top_inst.data_in_BUS[20]
.sym 13507 top_inst.data_in_BUS[21]
.sym 13510 right_SB_LUT4_O_2_I2[1]
.sym 13517 top_inst.data_in_BUS[17]
.sym 13521 top_inst.data_in_BUS[17]
.sym 13523 top_inst.core0.instr_mem.stored_instr[0]
.sym 13526 top_inst.data_in_BUS[20]
.sym 13528 top_inst.core0.instr_mem.stored_instr[0]
.sym 13532 right_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[0]
.sym 13535 right_SB_LUT4_O_2_I2[1]
.sym 13538 right_SB_LUT4_O_2_I2[1]
.sym 13539 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 13545 top_inst.core0.instr_mem.stored_instr[0]
.sym 13547 top_inst.data_in_BUS[16]
.sym 13551 top_inst.core0.instr_mem.next_fetch
.sym 13557 top_inst.core0.instr_mem.stored_instr[0]
.sym 13558 top_inst.data_in_BUS[21]
.sym 13567 top_inst.strobe_$glb_clk
.sym 13568 reset_$glb_sr
.sym 13569 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[1]
.sym 13570 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2[1]
.sym 13571 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13573 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 13574 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 13575 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 13576 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 13589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13594 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13595 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 13600 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 13604 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 13612 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13614 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13615 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 13617 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13618 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 13619 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 13620 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13624 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 13625 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 13627 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 13636 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 13637 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 13639 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 13644 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 13645 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 13649 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 13651 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 13667 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 13668 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 13669 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13670 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13673 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 13675 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 13679 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13680 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13681 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 13682 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 13686 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 13688 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 13689 left[7]$SB_IO_OUT_$glb_ce
.sym 13690 top_inst.strobe_$glb_clk
.sym 13691 reset_$glb_sr
.sym 13692 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[1]
.sym 13693 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2[0]
.sym 13694 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_63_I2[0]
.sym 13695 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[0]
.sym 13696 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_36_I2[0]
.sym 13697 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_I0_O[0]
.sym 13698 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_I1_O[1]
.sym 13699 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_185_I2[0]
.sym 13715 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13718 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13735 $PACKER_VCC_NET
.sym 13738 left[2]$SB_IO_OUT
.sym 13743 left[1]$SB_IO_OUT
.sym 13744 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 13746 reset
.sym 13784 left[2]$SB_IO_OUT
.sym 13785 reset
.sym 13786 left[1]$SB_IO_OUT
.sym 13787 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 13812 $PACKER_VCC_NET
.sym 13813 top_inst.strobe_$glb_clk
.sym 13814 reset_$glb_sr
.sym 13815 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[1]
.sym 13816 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[0]
.sym 13817 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_I0_O[1]
.sym 13818 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_93_I2[0]
.sym 13819 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2[0]
.sym 13820 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_I1_O[1]
.sym 13821 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[3]
.sym 13822 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_61_I2[0]
.sym 13829 $PACKER_VCC_NET
.sym 13833 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13839 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13841 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 13842 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 13844 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13850 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 13858 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 13859 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13860 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 13862 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 13863 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 13864 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13866 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 13871 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13875 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 13876 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 13877 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 13878 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13880 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 13882 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 13883 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 13885 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 13890 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 13891 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 13895 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 13896 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 13897 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 13898 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 13901 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 13902 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13903 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13904 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 13908 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 13909 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 13913 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 13915 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 13919 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 13920 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 13921 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 13922 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 13927 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 13928 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 13931 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 13933 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 13935 left[7]$SB_IO_OUT_$glb_ce
.sym 13936 top_inst.strobe_$glb_clk
.sym 13937 reset_$glb_sr
.sym 13938 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[0]
.sym 13939 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[2]
.sym 13941 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[1]
.sym 13942 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_I1_O[0]
.sym 13943 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 13944 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[3]
.sym 13945 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[0]
.sym 13951 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[3]
.sym 13954 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 14069 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 14070 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 14103 ctr[1]
.sym 14104 ctr[2]
.sym 14105 ctr[3]
.sym 14107 ctr[5]
.sym 14108 ctr[6]
.sym 14114 ctr[4]
.sym 14117 ctr[7]
.sym 14118 ctr[0]
.sym 14137 ctr[0]
.sym 14153 ctr[4]
.sym 14154 ctr[7]
.sym 14155 ctr[5]
.sym 14156 ctr[6]
.sym 14165 ctr[3]
.sym 14166 ctr[2]
.sym 14167 ctr[1]
.sym 14168 ctr[0]
.sym 14182 hwclk$SB_IO_IN_$glb_clk
.sym 14183 ctr_SB_DFFSR_Q_R_$glb_sr
.sym 14187 ctr_SB_DFFSR_Q_R
.sym 14229 ctr[12]
.sym 14230 ctr[13]
.sym 14231 ctr[14]
.sym 14232 ctr[15]
.sym 14233 ctr[8]
.sym 14234 ctr[9]
.sym 14235 ctr[10]
.sym 14236 ctr[11]
.sym 14276 ctr[13]
.sym 14277 ctr[12]
.sym 14278 ctr[15]
.sym 14279 ctr[14]
.sym 14282 ctr[11]
.sym 14283 ctr[10]
.sym 14284 ctr[9]
.sym 14285 ctr[8]
.sym 14312 hz100
.sym 14460 hz100
.sym 14957 hz100
.sym 15438 hz100
.sym 15710 hz100
.sym 15720 top_inst.sync.flipflops[0]
.sym 15776 top_inst.sync.flipflops[0]
.sym 15781 hz100
.sym 15782 reset_$glb_sr
.sym 15786 top_inst.sync.flipflops[0]
.sym 15934 top_inst.sync.button_pressed_SB_LUT4_O_I2[0]
.sym 16053 pb[0]$SB_IO_IN
.sym 16197 pb[16]$SB_IO_IN
.sym 16205 pb[1]$SB_IO_IN
.sym 16207 pb[2]$SB_IO_IN
.sym 16209 pb[3]$SB_IO_IN
.sym 16213 pb[0]$SB_IO_IN
.sym 16217 pb[3]$SB_IO_IN
.sym 16233 pb[16]$SB_IO_IN
.sym 16234 pb[3]$SB_IO_IN
.sym 16235 pb[0]$SB_IO_IN
.sym 16250 pb[3]$SB_IO_IN
.sym 16251 pb[1]$SB_IO_IN
.sym 16252 pb[0]$SB_IO_IN
.sym 16253 pb[2]$SB_IO_IN
.sym 16275 pb[3]$SB_IO_IN
.sym 16277 pb[4]$SB_IO_IN
.sym 16293 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 16345 pb[16]$SB_IO_IN
.sym 16353 ss5[2]$SB_IO_OUT
.sym 16360 ss5[2]$SB_IO_OUT
.sym 16375 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 16376 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[1]
.sym 16377 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[0]
.sym 16378 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[1]
.sym 16380 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[2]
.sym 16381 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[0]
.sym 16382 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[1]
.sym 16417 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[2]
.sym 16419 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_130_I2[0]
.sym 16420 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 16422 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16423 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_I0_O[0]
.sym 16424 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 16425 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16428 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16429 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2[0]
.sym 16430 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[0]
.sym 16432 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[1]
.sym 16433 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[1]
.sym 16434 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16436 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16440 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[1]
.sym 16441 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 16442 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16444 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16445 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_I0_O[1]
.sym 16447 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[3]
.sym 16448 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 16450 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[0]
.sym 16451 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[1]
.sym 16452 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16453 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16456 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 16457 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16458 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 16459 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 16462 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_130_I2[0]
.sym 16463 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 16468 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16469 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[2]
.sym 16470 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[3]
.sym 16471 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[1]
.sym 16474 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16475 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16476 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_130_I2[0]
.sym 16477 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2[0]
.sym 16480 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 16481 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16482 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 16483 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 16487 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_I0_O[1]
.sym 16488 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_I0_O[0]
.sym 16492 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16495 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[1]
.sym 16496 left[7]$SB_IO_OUT_$glb_ce
.sym 16497 top_inst.strobe_$glb_clk
.sym 16498 reset_$glb_sr
.sym 16503 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[2]
.sym 16505 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[0]
.sym 16506 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[1]
.sym 16507 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[0]
.sym 16508 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_I0_O[0]
.sym 16509 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[1]
.sym 16510 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[3]
.sym 16515 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16520 right[7]$SB_IO_OUT
.sym 16523 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 16538 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16549 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16550 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16551 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16554 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16580 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 16581 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16582 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[0]
.sym 16583 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 16587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[0]
.sym 16588 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 16590 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16591 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[1]
.sym 16592 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2[0]
.sym 16593 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 16594 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 16604 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16605 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_189_I2[0]
.sym 16607 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16609 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[0]
.sym 16613 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[0]
.sym 16614 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16615 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[1]
.sym 16616 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16619 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 16622 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_189_I2[0]
.sym 16625 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 16627 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[0]
.sym 16632 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 16634 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[1]
.sym 16638 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 16640 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2[0]
.sym 16645 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16646 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[0]
.sym 16649 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16650 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16651 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_189_I2[0]
.sym 16652 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[0]
.sym 16655 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[0]
.sym 16657 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 16659 left[7]$SB_IO_OUT_$glb_ce
.sym 16660 top_inst.strobe_$glb_clk
.sym 16661 reset_$glb_sr
.sym 16662 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_I0_O[1]
.sym 16664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[1]
.sym 16665 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2[0]
.sym 16666 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[1]
.sym 16667 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_167_I2[0]
.sym 16668 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[0]
.sym 16669 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16676 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16677 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 16682 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 16684 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 16685 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16688 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 16703 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16704 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16706 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[0]
.sym 16709 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[0]
.sym 16710 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[1]
.sym 16714 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16716 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 16717 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[3]
.sym 16718 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 16720 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16721 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[1]
.sym 16723 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[1]
.sym 16727 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16731 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16732 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[2]
.sym 16734 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[1]
.sym 16736 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[2]
.sym 16737 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16738 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[1]
.sym 16739 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[3]
.sym 16748 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 16750 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[1]
.sym 16754 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[0]
.sym 16755 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 16760 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16761 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[1]
.sym 16762 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[0]
.sym 16763 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16766 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[0]
.sym 16767 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[1]
.sym 16768 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16769 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16772 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[0]
.sym 16775 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16780 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16781 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[1]
.sym 16782 left[7]$SB_IO_OUT_$glb_ce
.sym 16783 top_inst.strobe_$glb_clk
.sym 16784 reset_$glb_sr
.sym 16785 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_182_I2[0]
.sym 16786 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_12_I2[0]
.sym 16788 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[3]
.sym 16789 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2[0]
.sym 16790 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_I0_O[0]
.sym 16791 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_186_I2[0]
.sym 16792 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_I0_O[1]
.sym 16797 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 16798 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16799 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16800 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16803 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 16804 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 16805 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 16806 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 16807 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16810 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 16816 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16819 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 16820 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 16826 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 16829 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[2]
.sym 16830 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_104_I2[0]
.sym 16831 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2[0]
.sym 16833 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[1]
.sym 16837 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[0]
.sym 16840 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_I0_O[1]
.sym 16841 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16843 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16844 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[1]
.sym 16845 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[0]
.sym 16846 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16847 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_I0_O[0]
.sym 16848 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16850 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[3]
.sym 16853 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 16854 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16855 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16860 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_I0_O[1]
.sym 16862 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_I0_O[0]
.sym 16865 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[3]
.sym 16866 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[1]
.sym 16867 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[2]
.sym 16868 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16871 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16872 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[1]
.sym 16873 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16874 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[0]
.sym 16877 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 16878 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[0]
.sym 16883 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_104_I2[0]
.sym 16885 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 16889 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2[0]
.sym 16892 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 16895 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16896 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16897 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_104_I2[0]
.sym 16898 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2[0]
.sym 16901 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[1]
.sym 16902 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 16905 left[7]$SB_IO_OUT_$glb_ce
.sym 16906 top_inst.strobe_$glb_clk
.sym 16907 reset_$glb_sr
.sym 16909 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_I0_O[0]
.sym 16910 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_115_I2[0]
.sym 16911 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_I0_O[1]
.sym 16912 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[0]
.sym 16913 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[1]
.sym 16914 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2[0]
.sym 16915 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[1]
.sym 16924 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 16926 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 16934 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16935 top_inst.mem.memory.0.0_RADDR_9
.sym 16936 top_inst.mem.memory.0.0_RADDR_1
.sym 16940 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16941 top_inst.mem.memory.0.0_RADDR_4
.sym 16950 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[1]
.sym 16953 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[3]
.sym 16961 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_I0_O[0]
.sym 16962 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[1]
.sym 16963 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[0]
.sym 16966 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 16968 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 16971 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 16972 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 16973 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 16974 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16975 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[2]
.sym 16976 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_I0_O[1]
.sym 16978 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 16979 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 16983 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 16988 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[1]
.sym 16989 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[3]
.sym 16990 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[2]
.sym 16991 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 16995 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17000 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17001 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17002 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[0]
.sym 17003 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[1]
.sym 17006 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_I0_O[1]
.sym 17007 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_I0_O[0]
.sym 17012 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 17015 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[1]
.sym 17019 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[0]
.sym 17021 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 17027 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17028 left[7]$SB_IO_OUT_$glb_ce
.sym 17029 top_inst.strobe_$glb_clk
.sym 17030 reset_$glb_sr
.sym 17031 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_156_I2[0]
.sym 17033 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[2]
.sym 17034 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_I0_O[1]
.sym 17035 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[1]
.sym 17037 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[0]
.sym 17038 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2[0]
.sym 17047 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 17050 top_inst.data_in_BUS[27]
.sym 17053 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17059 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 17072 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[1]
.sym 17073 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17076 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17080 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17082 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17084 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17085 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17086 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17087 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_187_I2[0]
.sym 17088 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17094 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17096 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[1]
.sym 17098 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[0]
.sym 17099 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_13_I2[0]
.sym 17100 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17101 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_52_I2[0]
.sym 17106 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[1]
.sym 17108 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17111 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[0]
.sym 17112 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[1]
.sym 17113 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17114 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17119 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17120 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[0]
.sym 17124 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_13_I2[0]
.sym 17126 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17129 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_13_I2[0]
.sym 17130 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17131 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_187_I2[0]
.sym 17132 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17135 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17136 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_52_I2[0]
.sym 17141 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_52_I2[0]
.sym 17142 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17143 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 17144 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17149 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17150 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_187_I2[0]
.sym 17151 left[7]$SB_IO_OUT_$glb_ce
.sym 17152 top_inst.strobe_$glb_clk
.sym 17153 reset_$glb_sr
.sym 17154 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[0]
.sym 17155 top_inst.mem.memory.0.0_RADDR_9
.sym 17156 top_inst.mem.memory.0.0_RADDR
.sym 17157 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_I0_O[0]
.sym 17158 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_190_I2[0]
.sym 17159 top_inst.mem.memory.0.0_RADDR_6
.sym 17160 top_inst.mem.memory.0.0_RADDR_2
.sym 17161 top_inst.mem.memory.0.0_RADDR_8
.sym 17166 top_inst.data_in_BUS[25]
.sym 17169 top_inst.data_in_BUS[7]
.sym 17181 top_inst.mem.memory.0.0_RADDR_6
.sym 17185 top_inst.mem.memory.0.0_RADDR_8
.sym 17189 top_inst.mem.memory.0.0_RADDR_9
.sym 17195 left[2]$SB_IO_OUT
.sym 17197 top_inst.core0.pc_val[4]
.sym 17198 top_inst.core0.pc_val[5]
.sym 17204 top_inst.core0.pc_val[3]
.sym 17206 top_inst.mem.memory.0.0_RADDR_1_SB_LUT4_O_I0[0]
.sym 17207 top_inst.core0.pc_val[6]
.sym 17209 top_inst.core0.pc_val[8]
.sym 17212 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17213 top_inst.core0.pc_val[2]
.sym 17225 left[1]$SB_IO_OUT
.sym 17236 top_inst.core0.pc_val[6]
.sym 17240 left[2]$SB_IO_OUT
.sym 17241 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17242 top_inst.mem.memory.0.0_RADDR_1_SB_LUT4_O_I0[0]
.sym 17243 left[1]$SB_IO_OUT
.sym 17249 top_inst.core0.pc_val[3]
.sym 17255 top_inst.core0.pc_val[8]
.sym 17259 top_inst.core0.pc_val[2]
.sym 17264 top_inst.core0.pc_val[4]
.sym 17270 top_inst.core0.pc_val[5]
.sym 17275 top_inst.strobe_$glb_clk
.sym 17276 reset_$glb_sr
.sym 17277 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[1]
.sym 17278 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[0]
.sym 17279 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 17280 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_I1_O[0]
.sym 17281 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[1]
.sym 17282 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[0]
.sym 17283 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[0]
.sym 17284 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[1]
.sym 17290 top_inst.mem.memory.0.0_RADDR_2
.sym 17291 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17293 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17294 top_inst.mem.memory.0.0_RADDR_8
.sym 17295 top_inst.mem.memory.0.0_RADDR_1
.sym 17296 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17299 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17300 top_inst.mem.memory.0.0_RADDR
.sym 17301 top_inst.mem.memory.0.0_RADDR
.sym 17302 top_inst.mem.memory.0.0_RADDR_1
.sym 17303 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17306 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17307 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17309 top_inst.mem.memory.0.0_RADDR_2
.sym 17310 left[1]$SB_IO_OUT
.sym 17311 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17318 left[2]$SB_IO_OUT
.sym 17320 $PACKER_VCC_NET
.sym 17330 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17331 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 17336 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 17337 left[1]$SB_IO_OUT
.sym 17352 left[1]$SB_IO_OUT
.sym 17353 left[2]$SB_IO_OUT
.sym 17354 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17382 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 17384 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 17397 $PACKER_VCC_NET
.sym 17398 top_inst.strobe_$glb_clk
.sym 17399 reset_$glb_sr
.sym 17400 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_35_I2[0]
.sym 17401 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[3]
.sym 17402 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[2]
.sym 17403 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[1]
.sym 17404 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 17405 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_I1_O[1]
.sym 17406 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[0]
.sym 17407 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_62_I2[0]
.sym 17415 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 17417 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17421 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17423 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17425 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17426 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17428 top_inst.mem.memory.0.0_RADDR_4
.sym 17433 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17441 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 17442 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17443 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[0]
.sym 17446 top_inst.mem.memory.0.0_RADDR_5_SB_LUT4_O_I0[0]
.sym 17448 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[1]
.sym 17449 top_inst.mem.memory.0.0_RADDR_4_SB_LUT4_O_I0[0]
.sym 17450 top_inst.mem.memory.0.0_RADDR_3_SB_LUT4_O_I0[0]
.sym 17451 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[1]
.sym 17454 left[2]$SB_IO_OUT
.sym 17462 left[1]$SB_IO_OUT
.sym 17470 left[1]$SB_IO_OUT
.sym 17474 left[2]$SB_IO_OUT
.sym 17475 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17476 left[1]$SB_IO_OUT
.sym 17477 top_inst.mem.memory.0.0_RADDR_5_SB_LUT4_O_I0[0]
.sym 17486 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 17489 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[1]
.sym 17492 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17493 left[2]$SB_IO_OUT
.sym 17494 left[1]$SB_IO_OUT
.sym 17495 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[0]
.sym 17498 top_inst.mem.memory.0.0_RADDR_3_SB_LUT4_O_I0[0]
.sym 17499 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17500 left[2]$SB_IO_OUT
.sym 17501 left[1]$SB_IO_OUT
.sym 17510 left[1]$SB_IO_OUT
.sym 17511 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 17512 left[2]$SB_IO_OUT
.sym 17513 top_inst.mem.memory.0.0_RADDR_4_SB_LUT4_O_I0[0]
.sym 17517 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 17518 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[1]
.sym 17520 left[7]$SB_IO_OUT_$glb_ce
.sym 17521 top_inst.strobe_$glb_clk
.sym 17522 reset_$glb_sr
.sym 17523 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[0]
.sym 17524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I1_O[1]
.sym 17525 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[3]
.sym 17526 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[1]
.sym 17527 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[0]
.sym 17528 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I1_O[0]
.sym 17529 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_38_I2[0]
.sym 17530 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[1]
.sym 17535 top_inst.mem.memory.0.0_RADDR_5
.sym 17537 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 17541 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17543 top_inst.mem.memory.0.0_RADDR_7
.sym 17545 top_inst.mem.memory.0.0_RADDR_3
.sym 17565 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[0]
.sym 17566 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17568 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_60_I2[0]
.sym 17569 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17571 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[0]
.sym 17572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[1]
.sym 17573 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17574 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17576 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17578 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[1]
.sym 17579 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17582 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_32_I2[0]
.sym 17583 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17585 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17586 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17593 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 17598 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[1]
.sym 17600 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17603 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[0]
.sym 17604 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17605 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[1]
.sym 17606 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17610 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17611 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_32_I2[0]
.sym 17615 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[0]
.sym 17616 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 17623 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_60_I2[0]
.sym 17624 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17627 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17628 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_32_I2[0]
.sym 17629 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17630 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_60_I2[0]
.sym 17634 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[1]
.sym 17635 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17639 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[0]
.sym 17640 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17643 left[7]$SB_IO_OUT_$glb_ce
.sym 17644 top_inst.strobe_$glb_clk
.sym 17645 reset_$glb_sr
.sym 17646 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0]
.sym 17649 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 17650 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[1]
.sym 17651 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[2]
.sym 17652 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0]
.sym 17662 top_inst.data_in_BUS[16]
.sym 17666 top_inst.data_in_BUS[20]
.sym 17668 top_inst.data_in_BUS[22]
.sym 17691 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17694 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 17695 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17696 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17703 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17704 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2[1]
.sym 17705 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17706 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 17715 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 17716 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 17717 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 17720 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 17721 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2[1]
.sym 17722 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17723 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17728 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2[1]
.sym 17729 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17735 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 17738 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 17739 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17740 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 17741 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17745 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 17746 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17751 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17753 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 17758 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17759 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 17762 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 17765 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 17766 left[7]$SB_IO_OUT_$glb_ce
.sym 17767 top_inst.strobe_$glb_clk
.sym 17768 reset_$glb_sr
.sym 17769 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[3]
.sym 17770 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_I1_O[0]
.sym 17771 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[0]
.sym 17772 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[1]
.sym 17774 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 17775 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[0]
.sym 17776 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[2]
.sym 17781 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 17785 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 17787 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 17789 top_inst.data_in_BUS[17]
.sym 17791 top_inst.data_in_BUS[21]
.sym 17794 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17795 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17801 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[1]
.sym 17803 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17815 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17817 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 17818 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17819 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17820 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_63_I2[0]
.sym 17821 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17823 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17824 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17825 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17827 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2[0]
.sym 17829 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[0]
.sym 17833 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_185_I2[0]
.sym 17835 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2[0]
.sym 17837 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[0]
.sym 17838 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_36_I2[0]
.sym 17840 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17843 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17844 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 17845 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17846 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2[0]
.sym 17851 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 17852 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2[0]
.sym 17856 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_63_I2[0]
.sym 17858 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17861 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[0]
.sym 17862 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17869 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17870 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_36_I2[0]
.sym 17873 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_185_I2[0]
.sym 17874 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17875 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17876 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[0]
.sym 17879 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17880 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_63_I2[0]
.sym 17881 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17882 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_36_I2[0]
.sym 17885 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_185_I2[0]
.sym 17887 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17889 left[7]$SB_IO_OUT_$glb_ce
.sym 17890 top_inst.strobe_$glb_clk
.sym 17891 reset_$glb_sr
.sym 17892 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_I1_O[1]
.sym 17893 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[0]
.sym 17894 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[1]
.sym 17895 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[3]
.sym 17896 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_37_I2[0]
.sym 17897 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_67_I2[0]
.sym 17898 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2[0]
.sym 17899 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_I1_O[0]
.sym 17901 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 17910 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 17911 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 17915 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17925 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17926 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17933 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17937 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2[0]
.sym 17939 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17940 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17941 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[1]
.sym 17942 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[0]
.sym 17943 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_I0_O[1]
.sym 17946 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_I0_O[0]
.sym 17956 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_61_I2[0]
.sym 17959 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17960 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_93_I2[0]
.sym 17961 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2[0]
.sym 17963 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17964 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_61_I2[0]
.sym 17967 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[1]
.sym 17968 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 17972 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17975 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[0]
.sym 17978 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17979 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2[0]
.sym 17980 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_93_I2[0]
.sym 17981 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17985 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_93_I2[0]
.sym 17986 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 17992 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2[0]
.sym 17993 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 17996 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 17997 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 17998 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_61_I2[0]
.sym 17999 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[0]
.sym 18002 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_I0_O[0]
.sym 18005 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_I0_O[1]
.sym 18010 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 18011 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_61_I2[0]
.sym 18012 left[7]$SB_IO_OUT_$glb_ce
.sym 18013 top_inst.strobe_$glb_clk
.sym 18014 reset_$glb_sr
.sym 18017 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[0]
.sym 18018 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_I0_O[1]
.sym 18019 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_I0_O[0]
.sym 18020 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_184_I2[0]
.sym 18021 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_89_I2[0]
.sym 18022 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[3]
.sym 18027 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 18035 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 18056 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[1]
.sym 18057 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 18060 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18061 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_I1_O[1]
.sym 18062 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 18063 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 18067 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 18069 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 18073 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[1]
.sym 18076 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_I1_O[0]
.sym 18079 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[0]
.sym 18080 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[0]
.sym 18081 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[2]
.sym 18083 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[1]
.sym 18085 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 18086 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[3]
.sym 18087 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[0]
.sym 18090 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[0]
.sym 18091 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 18095 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 18096 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[1]
.sym 18097 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[0]
.sym 18098 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 18109 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 18110 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[1]
.sym 18113 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[1]
.sym 18114 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 18115 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 18116 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[0]
.sym 18119 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[3]
.sym 18120 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[2]
.sym 18121 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[1]
.sym 18122 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 18126 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_I1_O[1]
.sym 18127 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_I1_O[0]
.sym 18132 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 18134 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[0]
.sym 18135 left[7]$SB_IO_OUT_$glb_ce
.sym 18136 top_inst.strobe_$glb_clk
.sym 18137 reset_$glb_sr
.sym 18152 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 18271 ctr_SB_DFFSR_Q_R
.sym 18306 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 18313 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 18321 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 18323 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 18353 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 18354 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 18355 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 18356 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 18436 ctr_SB_DFFSR_Q_R
.sym 18446 hz100
.sym 18488 hz100
.sym 18504 ctr_SB_DFFSR_Q_R
.sym 18505 hwclk$SB_IO_IN_$glb_clk
.sym 18660 hz100
.sym 19157 hz100
.sym 19638 hz100
.sym 19746 ctr_SB_DFFSR_Q_R
.sym 19910 hz100
.sym 19917 top_inst.sync.button_pressed_SB_LUT4_O_I2[0]
.sym 19932 top_inst.sync.button_pressed_SB_LUT4_O_I2[1]
.sym 19953 top_inst.sync.button_pressed_SB_LUT4_O_I2[0]
.sym 19955 top_inst.sync.button_pressed_SB_LUT4_O_I2[1]
.sym 19981 hz100
.sym 19982 reset_$glb_sr
.sym 20018 top_inst.sync.button_pressed_SB_LUT4_O_I2[1]
.sym 20232 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 20234 top_inst.sync.button_pressed_SB_LUT4_O_I2[1]
.sym 20254 pb[7]$SB_IO_IN
.sym 20354 pb[5]$SB_IO_IN
.sym 20364 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 20367 top_inst.sync.button_pressed_SB_LUT4_O_I2[0]
.sym 20430 ss4[4]$SB_IO_OUT
.sym 20448 ss4[4]$SB_IO_OUT
.sym 20453 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[2]
.sym 20454 ss4[3]$SB_IO_OUT
.sym 20455 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[0]
.sym 20456 ss4[4]$SB_IO_OUT
.sym 20458 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 20459 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[1]
.sym 20497 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[1]
.sym 20499 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 20500 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[0]
.sym 20501 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[3]
.sym 20504 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[0]
.sym 20505 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 20507 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[2]
.sym 20511 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20514 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 20515 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20516 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20519 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[1]
.sym 20522 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 20523 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20524 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20525 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[1]
.sym 20527 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20528 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[1]
.sym 20529 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[2]
.sym 20530 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[3]
.sym 20534 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[1]
.sym 20536 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 20540 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[0]
.sym 20541 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 20545 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[0]
.sym 20546 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[1]
.sym 20547 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20548 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20557 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20558 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[0]
.sym 20559 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20560 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[1]
.sym 20565 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[0]
.sym 20566 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 20569 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 20570 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[1]
.sym 20573 left[7]$SB_IO_OUT_$glb_ce
.sym 20574 top_inst.strobe_$glb_clk
.sym 20575 reset_$glb_sr
.sym 20581 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[0]
.sym 20582 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[2]
.sym 20583 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[0]
.sym 20584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[1]
.sym 20585 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[1]
.sym 20587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[1]
.sym 20591 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 20592 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 20593 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 20597 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 20601 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 20608 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 20610 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20617 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 20618 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20619 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20627 $PACKER_GND_NET
.sym 20636 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[3]
.sym 20644 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20657 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20659 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[0]
.sym 20660 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 20663 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 20665 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_I0_O[1]
.sym 20667 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 20670 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 20676 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[1]
.sym 20678 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_I0_O[0]
.sym 20683 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[0]
.sym 20685 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[0]
.sym 20687 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[1]
.sym 20688 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20690 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20691 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[1]
.sym 20692 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20693 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[0]
.sym 20702 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[0]
.sym 20704 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 20708 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 20710 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[1]
.sym 20715 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 20717 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[0]
.sym 20720 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[1]
.sym 20721 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20722 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[0]
.sym 20723 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20726 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 20729 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[1]
.sym 20732 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_I0_O[0]
.sym 20734 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_I0_O[1]
.sym 20736 left[7]$SB_IO_OUT_$glb_ce
.sym 20737 top_inst.strobe_$glb_clk
.sym 20738 reset_$glb_sr
.sym 20739 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_I0_O[0]
.sym 20740 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[1]
.sym 20741 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[0]
.sym 20742 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[1]
.sym 20743 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 20744 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[1]
.sym 20745 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[0]
.sym 20746 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[3]
.sym 20753 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 20758 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 20765 $PACKER_GND_NET
.sym 20769 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 20770 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 20780 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[2]
.sym 20783 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 20785 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_167_I2[0]
.sym 20786 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[0]
.sym 20787 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20789 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20790 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[1]
.sym 20791 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[3]
.sym 20792 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[1]
.sym 20793 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 20794 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20798 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 20799 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2[0]
.sym 20807 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 20809 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20813 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20814 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_167_I2[0]
.sym 20815 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20816 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2[0]
.sym 20825 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[0]
.sym 20826 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[1]
.sym 20827 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20828 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20831 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 20833 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2[0]
.sym 20838 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[1]
.sym 20839 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 20844 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 20845 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_167_I2[0]
.sym 20849 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 20851 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[0]
.sym 20855 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[1]
.sym 20856 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[2]
.sym 20857 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20858 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[3]
.sym 20859 left[7]$SB_IO_OUT_$glb_ce
.sym 20860 top_inst.strobe_$glb_clk
.sym 20861 reset_$glb_sr
.sym 20862 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_I0_O[1]
.sym 20863 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[3]
.sym 20864 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_I0_O[1]
.sym 20865 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_175_I2[0]
.sym 20866 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_193_I2[0]
.sym 20868 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2[0]
.sym 20869 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2[0]
.sym 20876 top_inst.mem.memory.0.0_RADDR_1
.sym 20878 top_inst.mem.memory.0.0_RADDR_9
.sym 20884 top_inst.mem.memory.0.0_RADDR_4
.sym 20885 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20886 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 20887 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 20888 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20890 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 20892 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 20894 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 20896 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 20904 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_I0_O[0]
.sym 20906 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20909 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_186_I2[0]
.sym 20911 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_182_I2[0]
.sym 20919 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_182_I2[0]
.sym 20921 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20923 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2[0]
.sym 20926 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 20927 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 20928 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_12_I2[0]
.sym 20929 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 20930 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 20931 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20934 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_I0_O[1]
.sym 20936 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 20938 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_182_I2[0]
.sym 20942 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 20943 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_12_I2[0]
.sym 20955 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_I0_O[1]
.sym 20956 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_I0_O[0]
.sym 20961 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 20962 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2[0]
.sym 20966 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20967 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_186_I2[0]
.sym 20968 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20969 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_12_I2[0]
.sym 20972 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_186_I2[0]
.sym 20975 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 20978 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 20979 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2[0]
.sym 20980 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_182_I2[0]
.sym 20981 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 20982 left[7]$SB_IO_OUT_$glb_ce
.sym 20983 top_inst.strobe_$glb_clk
.sym 20984 reset_$glb_sr
.sym 20985 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[0]
.sym 20986 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[1]
.sym 20987 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[0]
.sym 20988 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 20989 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_I0_O[0]
.sym 20990 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[0]
.sym 20991 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[2]
.sym 20992 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[1]
.sym 21013 top_inst.mem.memory.0.0_RADDR
.sym 21019 top_inst.mem.memory.0.0_RADDR_6
.sym 21028 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_115_I2[0]
.sym 21031 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[1]
.sym 21032 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2[0]
.sym 21033 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[1]
.sym 21036 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_115_I2[0]
.sym 21039 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21041 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21043 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21046 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21047 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 21051 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21052 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21054 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[0]
.sym 21056 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21065 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[1]
.sym 21066 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21067 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[0]
.sym 21068 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21073 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_115_I2[0]
.sym 21074 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 21077 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21078 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21079 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_115_I2[0]
.sym 21080 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2[0]
.sym 21084 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21086 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[0]
.sym 21090 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21091 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[1]
.sym 21095 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2[0]
.sym 21098 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21103 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[1]
.sym 21104 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21105 left[7]$SB_IO_OUT_$glb_ce
.sym 21106 top_inst.strobe_$glb_clk
.sym 21107 reset_$glb_sr
.sym 21108 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[1]
.sym 21109 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[2]
.sym 21110 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[0]
.sym 21112 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[1]
.sym 21113 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[0]
.sym 21114 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_I0_O[0]
.sym 21115 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[3]
.sym 21149 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_156_I2[0]
.sym 21161 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21163 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[0]
.sym 21164 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2[0]
.sym 21166 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21168 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 21169 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[1]
.sym 21171 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[0]
.sym 21175 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21177 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21179 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21183 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 21184 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_156_I2[0]
.sym 21194 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[1]
.sym 21195 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21196 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[0]
.sym 21197 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21200 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21201 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_156_I2[0]
.sym 21202 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21203 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2[0]
.sym 21208 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[1]
.sym 21209 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21219 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21221 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[0]
.sym 21226 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21227 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2[0]
.sym 21228 left[7]$SB_IO_OUT_$glb_ce
.sym 21229 top_inst.strobe_$glb_clk
.sym 21230 reset_$glb_sr
.sym 21231 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[1]
.sym 21232 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_I0_O[1]
.sym 21233 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21234 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[0]
.sym 21235 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2[0]
.sym 21236 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_141_I2[0]
.sym 21237 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[3]
.sym 21238 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[1]
.sym 21257 top_inst.mem.memory.0.0_RADDR_6
.sym 21265 top_inst.mem.memory.0.0_RADDR_9
.sym 21272 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[0]
.sym 21277 top_inst.mem.memory.0.0_RADDR_SB_LUT4_O_I1[1]
.sym 21278 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21279 top_inst.mem.memory.0.0_RADDR_9_SB_LUT4_O_I0[0]
.sym 21280 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 21281 top_inst.mem.memory.0.0_RADDR_8_SB_LUT4_O_I0[0]
.sym 21284 top_inst.mem.memory.0.0_RADDR_6_SB_LUT4_O_I0[0]
.sym 21285 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21286 top_inst.mem.memory.0.0_RADDR_2_SB_LUT4_O_I0[0]
.sym 21287 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21288 left[2]$SB_IO_OUT
.sym 21290 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21293 left[1]$SB_IO_OUT
.sym 21296 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[0]
.sym 21300 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_190_I2[0]
.sym 21301 left[1]$SB_IO_OUT
.sym 21305 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21307 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[0]
.sym 21311 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 21312 left[2]$SB_IO_OUT
.sym 21313 top_inst.mem.memory.0.0_RADDR_9_SB_LUT4_O_I0[0]
.sym 21314 left[1]$SB_IO_OUT
.sym 21317 left[2]$SB_IO_OUT
.sym 21318 top_inst.mem.memory.0.0_RADDR_SB_LUT4_O_I1[1]
.sym 21319 left[1]$SB_IO_OUT
.sym 21320 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 21323 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[0]
.sym 21324 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21325 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_190_I2[0]
.sym 21326 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21330 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_190_I2[0]
.sym 21331 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21335 top_inst.mem.memory.0.0_RADDR_6_SB_LUT4_O_I0[0]
.sym 21336 left[1]$SB_IO_OUT
.sym 21337 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 21338 left[2]$SB_IO_OUT
.sym 21341 left[1]$SB_IO_OUT
.sym 21342 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 21343 left[2]$SB_IO_OUT
.sym 21344 top_inst.mem.memory.0.0_RADDR_2_SB_LUT4_O_I0[0]
.sym 21347 left[1]$SB_IO_OUT
.sym 21348 left[2]$SB_IO_OUT
.sym 21349 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 21350 top_inst.mem.memory.0.0_RADDR_8_SB_LUT4_O_I0[0]
.sym 21351 left[7]$SB_IO_OUT_$glb_ce
.sym 21352 top_inst.strobe_$glb_clk
.sym 21353 reset_$glb_sr
.sym 21354 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[2]
.sym 21356 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2[0]
.sym 21357 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_I0_O[1]
.sym 21358 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[3]
.sym 21359 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[1]
.sym 21360 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_148_I2[0]
.sym 21361 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[0]
.sym 21368 top_inst.mem.memory.0.0_RADDR_4
.sym 21370 top_inst.mem.memory.0.0_RADDR_9
.sym 21372 top_inst.mem.memory.0.0_RADDR
.sym 21373 top_inst.data_in_BUS[15]
.sym 21374 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21378 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21379 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21380 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21382 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21384 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21386 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21387 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21388 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 21389 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21398 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21399 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21400 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[0]
.sym 21401 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21402 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[1]
.sym 21403 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[1]
.sym 21405 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 21409 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21412 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[0]
.sym 21415 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[1]
.sym 21417 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[0]
.sym 21424 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21425 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[0]
.sym 21430 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21431 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[1]
.sym 21434 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[0]
.sym 21436 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 21440 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21441 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[1]
.sym 21442 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[0]
.sym 21443 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21446 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21447 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[1]
.sym 21448 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[0]
.sym 21449 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21452 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21454 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[1]
.sym 21458 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21460 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[0]
.sym 21465 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21467 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[0]
.sym 21472 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[1]
.sym 21473 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21474 left[7]$SB_IO_OUT_$glb_ce
.sym 21475 top_inst.strobe_$glb_clk
.sym 21476 reset_$glb_sr
.sym 21477 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_191_I2[0]
.sym 21478 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[1]
.sym 21479 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[0]
.sym 21480 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[0]
.sym 21481 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 21482 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[2]
.sym 21483 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[0]
.sym 21484 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_I0_O[0]
.sym 21518 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_35_I2[0]
.sym 21519 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 21521 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_I1_O[0]
.sym 21524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[0]
.sym 21525 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21527 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[3]
.sym 21528 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[1]
.sym 21531 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_I1_O[1]
.sym 21533 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[1]
.sym 21537 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21539 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21540 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21541 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_62_I2[0]
.sym 21542 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[2]
.sym 21545 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[1]
.sym 21548 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 21553 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_35_I2[0]
.sym 21554 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21557 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_I1_O[0]
.sym 21558 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_I1_O[1]
.sym 21563 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21564 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21565 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[0]
.sym 21566 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[1]
.sym 21570 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[1]
.sym 21571 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 21575 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[1]
.sym 21576 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21577 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[3]
.sym 21578 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[2]
.sym 21581 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_62_I2[0]
.sym 21582 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_35_I2[0]
.sym 21583 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21584 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21588 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[0]
.sym 21593 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 21595 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_62_I2[0]
.sym 21597 left[7]$SB_IO_OUT_$glb_ce
.sym 21598 top_inst.strobe_$glb_clk
.sym 21599 reset_$glb_sr
.sym 21600 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[0]
.sym 21601 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 21602 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[1]
.sym 21605 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[2]
.sym 21606 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_78_I2[0]
.sym 21608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 21612 top_inst.mem.memory.0.0_RADDR_8
.sym 21616 top_inst.mem.memory.0.0_RADDR_6
.sym 21618 top_inst.mem.memory.0.0_RADDR_9
.sym 21630 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[3]
.sym 21646 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21647 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_38_I2[0]
.sym 21648 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21649 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[1]
.sym 21650 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I1_O[1]
.sym 21656 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21657 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[0]
.sym 21658 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21659 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21660 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[1]
.sym 21661 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21662 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I1_O[0]
.sym 21665 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21668 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[1]
.sym 21669 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[0]
.sym 21671 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_78_I2[0]
.sym 21676 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[0]
.sym 21677 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 21680 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_78_I2[0]
.sym 21681 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21682 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21683 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_38_I2[0]
.sym 21687 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I1_O[0]
.sym 21688 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I1_O[1]
.sym 21692 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[1]
.sym 21694 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21700 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21701 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[0]
.sym 21704 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21705 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[1]
.sym 21706 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[0]
.sym 21707 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21710 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21712 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_38_I2[0]
.sym 21716 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21717 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21718 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[1]
.sym 21719 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[0]
.sym 21720 left[7]$SB_IO_OUT_$glb_ce
.sym 21721 top_inst.strobe_$glb_clk
.sym 21722 reset_$glb_sr
.sym 21725 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[1]
.sym 21726 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[1]
.sym 21727 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[1]
.sym 21729 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[1]
.sym 21730 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[0]
.sym 21733 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21743 top_inst.mem.memory.0.0_RADDR_1
.sym 21744 top_inst.mem.memory.0.0_RADDR
.sym 21746 top_inst.mem.memory.0.0_RADDR_2
.sym 21757 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21764 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0]
.sym 21765 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21769 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21771 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21772 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[1]
.sym 21775 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21781 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21791 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[3]
.sym 21792 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[1]
.sym 21793 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[2]
.sym 21794 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0]
.sym 21797 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0]
.sym 21798 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21815 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[1]
.sym 21816 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[3]
.sym 21817 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21818 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[2]
.sym 21822 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[1]
.sym 21824 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21827 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0]
.sym 21828 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0]
.sym 21829 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21830 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21834 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0]
.sym 21836 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21843 left[7]$SB_IO_OUT_$glb_ce
.sym 21844 top_inst.strobe_$glb_clk
.sym 21845 reset_$glb_sr
.sym 21846 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[1]
.sym 21847 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[0]
.sym 21848 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[1]
.sym 21849 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[1]
.sym 21850 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[0]
.sym 21851 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[0]
.sym 21852 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[1]
.sym 21853 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[2]
.sym 21865 top_inst.mem.memory.0.0_RADDR_4
.sym 21868 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21870 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21872 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 21873 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 21874 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21875 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 21878 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21880 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21881 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21888 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21889 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[0]
.sym 21891 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[1]
.sym 21893 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_I1_O[1]
.sym 21894 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[2]
.sym 21895 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21899 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21900 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21901 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[0]
.sym 21904 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21905 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21906 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[1]
.sym 21909 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[0]
.sym 21911 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[3]
.sym 21912 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_I1_O[0]
.sym 21914 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[1]
.sym 21917 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21920 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_I1_O[0]
.sym 21922 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_I1_O[1]
.sym 21926 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21927 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21928 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[1]
.sym 21929 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[0]
.sym 21934 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[0]
.sym 21935 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 21938 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[1]
.sym 21940 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 21950 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[3]
.sym 21951 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[1]
.sym 21952 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[2]
.sym 21953 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 21957 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 21959 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[0]
.sym 21962 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 21963 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[1]
.sym 21964 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 21965 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[0]
.sym 21966 left[7]$SB_IO_OUT_$glb_ce
.sym 21967 top_inst.strobe_$glb_clk
.sym 21968 reset_$glb_sr
.sym 21969 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[0]
.sym 21970 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[1]
.sym 21971 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[2]
.sym 21972 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 21973 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 21974 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[0]
.sym 21975 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[0]
.sym 21976 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[1]
.sym 22012 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[1]
.sym 22013 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 22018 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_I1_O[1]
.sym 22019 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[0]
.sym 22023 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 22024 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2[0]
.sym 22025 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_I1_O[0]
.sym 22027 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[0]
.sym 22031 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_67_I2[0]
.sym 22032 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 22033 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 22034 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 22037 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 22038 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_37_I2[0]
.sym 22041 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 22043 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 22044 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_67_I2[0]
.sym 22045 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 22046 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_37_I2[0]
.sym 22050 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 22052 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[0]
.sym 22055 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[1]
.sym 22056 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 22063 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_I1_O[1]
.sym 22064 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_I1_O[0]
.sym 22068 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_37_I2[0]
.sym 22069 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 22073 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 22075 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_67_I2[0]
.sym 22080 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2[0]
.sym 22081 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 22085 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[0]
.sym 22086 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 22087 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 22088 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[1]
.sym 22089 left[7]$SB_IO_OUT_$glb_ce
.sym 22090 top_inst.strobe_$glb_clk
.sym 22091 reset_$glb_sr
.sym 22092 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[0]
.sym 22094 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[1]
.sym 22095 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[1]
.sym 22096 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[1]
.sym 22097 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[2]
.sym 22099 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 22103 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 22135 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[0]
.sym 22138 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_184_I2[0]
.sym 22139 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2[0]
.sym 22143 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 22144 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 22147 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 22150 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 22151 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 22152 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_I0_O[1]
.sym 22153 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_I0_O[0]
.sym 22155 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_89_I2[0]
.sym 22162 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_184_I2[0]
.sym 22178 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 22180 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[0]
.sym 22184 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 22185 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2[0]
.sym 22186 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 22187 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_89_I2[0]
.sym 22190 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_184_I2[0]
.sym 22191 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 22192 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[0]
.sym 22193 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 22196 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_184_I2[0]
.sym 22197 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 22204 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_89_I2[0]
.sym 22205 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 22210 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_I0_O[1]
.sym 22211 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_I0_O[0]
.sym 22212 left[7]$SB_IO_OUT_$glb_ce
.sym 22213 top_inst.strobe_$glb_clk
.sym 22214 reset_$glb_sr
.sym 23208 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 23576 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 24085 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24354 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24355 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24357 pb[5]$SB_IO_IN
.sym 24358 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 24363 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 24365 pb[4]$SB_IO_IN
.sym 24369 pb[6]$SB_IO_IN
.sym 24371 pb[7]$SB_IO_IN
.sym 24398 pb[7]$SB_IO_IN
.sym 24399 pb[6]$SB_IO_IN
.sym 24400 pb[5]$SB_IO_IN
.sym 24401 pb[4]$SB_IO_IN
.sym 24410 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 24411 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 24412 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 24413 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 24431 pb[6]$SB_IO_IN
.sym 24501 pb[7]$SB_IO_IN
.sym 24504 $PACKER_GND_NET
.sym 24507 ss4[3]$SB_IO_OUT
.sym 24523 ss4[3]$SB_IO_OUT
.sym 24524 $PACKER_GND_NET
.sym 24534 ss4[5]$SB_IO_OUT
.sym 24544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 24571 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 24572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[2]
.sym 24575 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 24583 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 24584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24585 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 24586 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[1]
.sym 24590 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[0]
.sym 24591 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24592 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24593 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24594 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 24601 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[3]
.sym 24602 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[1]
.sym 24610 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[0]
.sym 24611 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24612 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24613 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[1]
.sym 24616 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24617 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 24618 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 24619 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 24622 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[0]
.sym 24624 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 24628 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24629 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 24630 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 24631 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 24640 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[1]
.sym 24641 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[2]
.sym 24642 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24643 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[3]
.sym 24647 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 24649 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[1]
.sym 24650 left[7]$SB_IO_OUT_$glb_ce
.sym 24651 top_inst.strobe_$glb_clk
.sym 24652 reset_$glb_sr
.sym 24669 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 24677 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 24685 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24687 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24703 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24720 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 24721 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24735 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 24738 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[1]
.sym 24739 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[1]
.sym 24744 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 24745 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[0]
.sym 24750 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24751 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 24752 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24758 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24759 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[0]
.sym 24760 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24774 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[0]
.sym 24775 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 24779 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[0]
.sym 24780 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24781 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[1]
.sym 24782 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24786 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[0]
.sym 24787 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 24792 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 24793 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[1]
.sym 24797 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[1]
.sym 24798 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24809 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[1]
.sym 24810 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[0]
.sym 24811 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24812 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24813 left[7]$SB_IO_OUT_$glb_ce
.sym 24814 top_inst.strobe_$glb_clk
.sym 24815 reset_$glb_sr
.sym 24829 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 24832 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 24840 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24857 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_I0_O[1]
.sym 24858 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[3]
.sym 24859 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[2]
.sym 24863 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[0]
.sym 24866 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[1]
.sym 24867 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[0]
.sym 24869 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24873 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24874 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24875 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[0]
.sym 24876 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[1]
.sym 24878 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[1]
.sym 24879 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24880 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 24881 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_I0_O[0]
.sym 24882 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 24884 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24885 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 24886 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24890 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24891 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[1]
.sym 24892 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[0]
.sym 24893 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24896 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[0]
.sym 24897 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24898 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[1]
.sym 24899 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 24903 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 24904 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[0]
.sym 24908 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[1]
.sym 24909 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 24914 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[2]
.sym 24915 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[3]
.sym 24916 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[1]
.sym 24917 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 24922 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[1]
.sym 24923 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24928 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[0]
.sym 24929 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 24933 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_I0_O[1]
.sym 24934 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_I0_O[0]
.sym 24936 left[7]$SB_IO_OUT_$glb_ce
.sym 24937 top_inst.strobe_$glb_clk
.sym 24938 reset_$glb_sr
.sym 24947 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 24954 top_inst.mem.memory.0.0_RADDR_6
.sym 24958 top_inst.mem.memory.0.0_RADDR
.sym 24960 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 24965 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24966 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 24968 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 24970 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 24971 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24974 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 24992 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_I0_O[0]
.sym 24994 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2[0]
.sym 24995 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2[0]
.sym 24997 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 24999 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_175_I2[0]
.sym 25000 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_193_I2[0]
.sym 25003 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25004 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25006 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_I0_O[1]
.sym 25007 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25008 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 25011 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25013 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2[0]
.sym 25014 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25015 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_193_I2[0]
.sym 25016 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25019 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_I0_O[0]
.sym 25021 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_I0_O[1]
.sym 25025 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25026 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2[0]
.sym 25027 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25028 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_175_I2[0]
.sym 25031 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_175_I2[0]
.sym 25033 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25038 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25039 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_193_I2[0]
.sym 25050 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 25052 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2[0]
.sym 25055 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 25056 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2[0]
.sym 25059 left[7]$SB_IO_OUT_$glb_ce
.sym 25060 top_inst.strobe_$glb_clk
.sym 25061 reset_$glb_sr
.sym 25067 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[1]
.sym 25090 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 25105 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[0]
.sym 25108 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[0]
.sym 25109 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[2]
.sym 25110 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[1]
.sym 25111 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25112 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25113 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[0]
.sym 25115 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25116 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[1]
.sym 25117 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25118 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[3]
.sym 25119 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[0]
.sym 25120 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[1]
.sym 25124 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[1]
.sym 25125 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25126 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25128 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 25130 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 25131 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25134 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[1]
.sym 25137 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25138 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[0]
.sym 25142 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[1]
.sym 25143 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25144 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25145 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[0]
.sym 25150 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 25151 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[0]
.sym 25154 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[1]
.sym 25155 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[2]
.sym 25156 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25157 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[3]
.sym 25160 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[0]
.sym 25161 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25162 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[1]
.sym 25163 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25166 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[0]
.sym 25168 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25172 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25173 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[0]
.sym 25174 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[1]
.sym 25175 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25180 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[1]
.sym 25181 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 25182 left[7]$SB_IO_OUT_$glb_ce
.sym 25183 top_inst.strobe_$glb_clk
.sym 25184 reset_$glb_sr
.sym 25197 top_inst.data_in_BUS[8]
.sym 25203 top_inst.mem.memory.0.0_RADDR_9
.sym 25205 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25207 top_inst.mem.memory.0.0_RADDR_6
.sym 25208 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25209 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25230 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 25233 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25234 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[1]
.sym 25237 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_I0_O[1]
.sym 25239 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[0]
.sym 25240 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25244 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[0]
.sym 25246 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25248 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_I0_O[0]
.sym 25249 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 25254 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[1]
.sym 25255 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 25260 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[1]
.sym 25262 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 25265 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[1]
.sym 25266 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25267 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25268 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[0]
.sym 25271 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 25273 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[0]
.sym 25283 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 25286 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[1]
.sym 25290 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[0]
.sym 25291 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25295 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25296 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25297 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[0]
.sym 25298 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[1]
.sym 25302 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_I0_O[1]
.sym 25304 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_I0_O[0]
.sym 25305 left[7]$SB_IO_OUT_$glb_ce
.sym 25306 top_inst.strobe_$glb_clk
.sym 25307 reset_$glb_sr
.sym 25326 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 25328 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25329 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25338 top_inst.mem.memory.0.0_RADDR_4
.sym 25352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_I0_O[0]
.sym 25358 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[2]
.sym 25360 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25361 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2[0]
.sym 25363 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[3]
.sym 25365 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[1]
.sym 25366 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_I0_O[1]
.sym 25367 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 25368 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[0]
.sym 25369 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2[0]
.sym 25370 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_141_I2[0]
.sym 25371 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25373 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25374 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25375 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25378 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25379 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25380 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[1]
.sym 25382 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[1]
.sym 25385 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25388 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2[0]
.sym 25389 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25390 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_141_I2[0]
.sym 25391 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25394 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[2]
.sym 25395 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25396 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[1]
.sym 25397 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[3]
.sym 25402 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[0]
.sym 25403 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25406 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 25408 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2[0]
.sym 25414 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_141_I2[0]
.sym 25415 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25419 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_I0_O[0]
.sym 25421 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_I0_O[1]
.sym 25424 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25425 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25426 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[0]
.sym 25427 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[1]
.sym 25428 left[7]$SB_IO_OUT_$glb_ce
.sym 25429 top_inst.strobe_$glb_clk
.sym 25430 reset_$glb_sr
.sym 25432 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[1]
.sym 25456 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 25457 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 25462 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25463 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25464 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25472 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[1]
.sym 25473 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[0]
.sym 25474 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2[0]
.sym 25476 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[3]
.sym 25479 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[0]
.sym 25483 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_I0_O[1]
.sym 25486 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25487 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_I0_O[0]
.sym 25489 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[2]
.sym 25491 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25493 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25495 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 25496 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25497 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[1]
.sym 25499 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25501 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[1]
.sym 25502 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_148_I2[0]
.sym 25505 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[1]
.sym 25506 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[2]
.sym 25507 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[3]
.sym 25508 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25511 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25512 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[1]
.sym 25513 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[0]
.sym 25514 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25519 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2[0]
.sym 25520 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 25523 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_148_I2[0]
.sym 25524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2[0]
.sym 25525 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25526 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25529 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_I0_O[0]
.sym 25531 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_I0_O[1]
.sym 25535 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25536 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25537 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[0]
.sym 25538 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[1]
.sym 25542 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_148_I2[0]
.sym 25544 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25547 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25549 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[0]
.sym 25551 left[7]$SB_IO_OUT_$glb_ce
.sym 25552 top_inst.strobe_$glb_clk
.sym 25553 reset_$glb_sr
.sym 25566 top_inst.data_in_BUS[9]
.sym 25584 top_inst.mem.memory.0.0_RADDR_6
.sym 25596 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[1]
.sym 25597 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25600 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25601 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[0]
.sym 25605 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[0]
.sym 25606 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[1]
.sym 25609 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25611 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_191_I2[0]
.sym 25614 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[0]
.sym 25616 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 25617 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 25621 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[3]
.sym 25622 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25623 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25624 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[2]
.sym 25625 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[1]
.sym 25628 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_191_I2[0]
.sym 25629 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 25634 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25635 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[1]
.sym 25636 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[0]
.sym 25637 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25641 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25643 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[0]
.sym 25648 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[0]
.sym 25649 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 25652 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25653 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[1]
.sym 25654 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[2]
.sym 25655 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[3]
.sym 25658 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[1]
.sym 25659 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25660 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25661 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[0]
.sym 25666 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[0]
.sym 25667 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25670 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[0]
.sym 25671 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_191_I2[0]
.sym 25672 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25673 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25674 left[7]$SB_IO_OUT_$glb_ce
.sym 25675 top_inst.strobe_$glb_clk
.sym 25676 reset_$glb_sr
.sym 25685 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 25689 top_inst.data_in_BUS[24]
.sym 25693 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25702 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25711 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 25718 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25720 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[1]
.sym 25721 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25724 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_78_I2[0]
.sym 25726 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25727 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 25728 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[3]
.sym 25729 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25734 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[0]
.sym 25736 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[1]
.sym 25739 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[2]
.sym 25744 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[1]
.sym 25745 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25751 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[0]
.sym 25753 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25757 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[2]
.sym 25758 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[1]
.sym 25759 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[3]
.sym 25760 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25763 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[1]
.sym 25765 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 25781 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25782 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25783 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[1]
.sym 25784 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[0]
.sym 25787 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_78_I2[0]
.sym 25790 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 25797 left[7]$SB_IO_OUT_$glb_ce
.sym 25798 top_inst.strobe_$glb_clk
.sym 25799 reset_$glb_sr
.sym 25822 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25824 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[1]
.sym 25825 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25830 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25831 top_inst.mem.memory.0.0_RADDR_4
.sym 25835 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25841 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25852 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[1]
.sym 25854 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25856 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[0]
.sym 25861 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[1]
.sym 25862 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25869 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25871 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[1]
.sym 25886 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[0]
.sym 25887 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[1]
.sym 25888 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25889 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25892 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25893 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[1]
.sym 25900 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[1]
.sym 25901 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25911 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[1]
.sym 25913 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25917 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25919 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[0]
.sym 25920 left[7]$SB_IO_OUT_$glb_ce
.sym 25921 top_inst.strobe_$glb_clk
.sym 25922 reset_$glb_sr
.sym 25948 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25952 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25957 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 25965 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[0]
.sym 25967 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[1]
.sym 25970 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25973 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[0]
.sym 25974 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[1]
.sym 25978 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[1]
.sym 25984 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 25985 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25989 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 25990 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 25991 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 25992 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[0]
.sym 25993 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[0]
.sym 25995 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 25997 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 25998 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[1]
.sym 25999 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26000 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[0]
.sym 26003 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[0]
.sym 26005 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 26010 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[1]
.sym 26011 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 26015 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[1]
.sym 26016 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[0]
.sym 26017 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 26018 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26022 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[0]
.sym 26024 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 26028 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[0]
.sym 26030 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 26034 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[1]
.sym 26035 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 26039 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 26040 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26041 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[1]
.sym 26042 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[0]
.sym 26043 left[7]$SB_IO_OUT_$glb_ce
.sym 26044 top_inst.strobe_$glb_clk
.sym 26045 reset_$glb_sr
.sym 26055 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 26056 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 26087 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[1]
.sym 26088 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[1]
.sym 26090 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[3]
.sym 26094 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[1]
.sym 26095 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 26096 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[1]
.sym 26099 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 26101 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 26102 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[2]
.sym 26103 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26105 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[2]
.sym 26107 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[3]
.sym 26108 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 26109 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[0]
.sym 26111 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[0]
.sym 26112 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 26116 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[0]
.sym 26117 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26121 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 26123 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[0]
.sym 26126 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 26127 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[1]
.sym 26128 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[0]
.sym 26129 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26132 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26133 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[1]
.sym 26134 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[0]
.sym 26135 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 26138 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26139 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[1]
.sym 26140 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[3]
.sym 26141 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[2]
.sym 26144 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[3]
.sym 26145 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[1]
.sym 26146 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[2]
.sym 26147 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26150 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 26151 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[0]
.sym 26156 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[0]
.sym 26158 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 26162 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 26164 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[1]
.sym 26166 left[7]$SB_IO_OUT_$glb_ce
.sym 26167 top_inst.strobe_$glb_clk
.sym 26168 reset_$glb_sr
.sym 26177 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 26189 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 26198 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 26211 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26213 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[1]
.sym 26214 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 26216 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[0]
.sym 26218 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 26219 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26220 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[1]
.sym 26221 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 26222 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[1]
.sym 26223 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 26225 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[3]
.sym 26229 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26234 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[0]
.sym 26239 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[2]
.sym 26243 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 26244 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[0]
.sym 26255 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 26256 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26257 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[0]
.sym 26258 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[1]
.sym 26261 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[1]
.sym 26262 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 26268 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[1]
.sym 26270 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 26273 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[0]
.sym 26274 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 26275 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[1]
.sym 26276 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 26285 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 26286 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[3]
.sym 26287 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[1]
.sym 26288 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[2]
.sym 26289 left[7]$SB_IO_OUT_$glb_ce
.sym 26290 top_inst.strobe_$glb_clk
.sym 26291 reset_$glb_sr
.sym 26294 $PACKER_GND_NET
.sym 28508 pb[7]$SB_IO_IN
.sym 28523 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 28584 ss4[5]$SB_IO_OUT
.sym 28595 ss4[5]$SB_IO_OUT
.sym 28659 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 28672 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 28676 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 28677 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 28711 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 28712 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 28713 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 28714 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 28754 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 28897 top_inst.data_in_BUS[27]
.sym 28918 top_inst.data_in_BUS[27]
.sym 28919 top_inst.mem.memory.0.0_RADDR_7
.sym 28923 $PACKER_GND_NET
.sym 28924 top_inst.mem.memory.0.0_RADDR_5
.sym 28926 top_inst.mem.memory.0.0_RADDR_3
.sym 29020 top_inst.data_in_BUS[25]
.sym 29030 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 29041 top_inst.data_in_BUS[25]
.sym 29143 top_inst.data_in_BUS[8]
.sym 29152 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 29163 $PACKER_VCC_NET
.sym 29165 top_inst.mem.memory.0.0_RADDR
.sym 29168 $PACKER_VCC_NET
.sym 29169 top_inst.mem.memory.0.0_RADDR_2
.sym 29171 top_inst.mem.memory.0.0_RADDR_8
.sym 29174 top_inst.mem.memory.0.0_RADDR_1
.sym 29185 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[1]
.sym 29187 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 29243 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 29245 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[1]
.sym 29259 left[7]$SB_IO_OUT_$glb_ce
.sym 29260 top_inst.strobe_$glb_clk
.sym 29261 reset_$glb_sr
.sym 29266 top_inst.data_in_BUS[7]
.sym 29274 top_inst.mem.memory.0.0_RADDR_4
.sym 29389 top_inst.data_in_BUS[15]
.sym 29410 top_inst.mem.memory.0.0_RADDR_7
.sym 29412 top_inst.mem.memory.0.0_RADDR_3
.sym 29414 $PACKER_GND_NET
.sym 29415 $PACKER_GND_NET
.sym 29416 top_inst.mem.memory.0.0_RADDR_5
.sym 29418 top_inst.mem.memory.0.0_RADDR_3
.sym 29512 top_inst.data_in_BUS[9]
.sym 29527 top_inst.mem.memory.0.0_RADDR_6
.sym 29566 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 29574 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[1]
.sym 29589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[1]
.sym 29590 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 29628 left[7]$SB_IO_OUT_$glb_ce
.sym 29629 top_inst.strobe_$glb_clk
.sym 29630 reset_$glb_sr
.sym 29635 top_inst.data_in_BUS[24]
.sym 29646 $PACKER_VCC_NET
.sym 29654 $PACKER_VCC_NET
.sym 29657 top_inst.mem.memory.0.0_RADDR_8
.sym 29658 top_inst.mem.memory.0.0_RADDR
.sym 29659 $PACKER_VCC_NET
.sym 29660 top_inst.mem.memory.0.0_RADDR_1
.sym 29662 top_inst.mem.memory.0.0_RADDR_2
.sym 29664 top_inst.mem.memory.0.0_RADDR_8
.sym 29666 $PACKER_VCC_NET
.sym 29758 top_inst.data_in_BUS[22]
.sym 29777 top_inst.mem.memory.0.0_RADDR_4
.sym 29881 top_inst.data_in_BUS[21]
.sym 29901 top_inst.mem.memory.0.0_RADDR_3
.sym 29905 top_inst.mem.memory.0.0_RADDR_5
.sym 29907 $PACKER_GND_NET
.sym 29908 top_inst.mem.memory.0.0_RADDR_7
.sym 30004 top_inst.data_in_BUS[20]
.sym 30021 top_inst.mem.memory.0.0_RADDR_6
.sym 30025 top_inst.data_in_BUS[20]
.sym 30033 top_inst.data_in_BUS[16]
.sym 30127 top_inst.data_in_BUS[17]
.sym 30138 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 30144 $PACKER_VCC_NET
.sym 30148 top_inst.data_in_BUS[17]
.sym 30250 top_inst.data_in_BUS[16]
.sym 30259 $PACKER_VCC_NET
.sym 30266 top_inst.mem.memory.0.0_RADDR_4
.sym 30267 $PACKER_VCC_NET
.sym 30410 $PACKER_GND_NET
.sym 30457 $PACKER_GND_NET
.sym 30500 $PACKER_GND_NET
.sym 30629 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 32583 pb[8]$SB_IO_IN
.sym 32653 pb[16]$SB_IO_IN
.sym 32805 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 32806 right[7]$SB_IO_OUT
.sym 32969 $PACKER_VCC_NET
.sym 32975 top_inst.mem.memory.0.0_RADDR_2
.sym 32976 top_inst.mem.memory.0.0_RADDR_8
.sym 32980 $PACKER_VCC_NET
.sym 32986 top_inst.mem.memory.0.0_RADDR_7
.sym 32988 top_inst.mem.memory.0.0_RADDR
.sym 32990 top_inst.mem.memory.0.0_RADDR_9
.sym 32991 top_inst.mem.memory.0.0_RADDR_3
.sym 32994 top_inst.mem.memory.0.0_RADDR_6
.sym 32996 top_inst.mem.memory.0.0_RADDR_4
.sym 32997 top_inst.mem.memory.0.0_RADDR_5
.sym 32998 top_inst.mem.memory.0.0_RADDR_1
.sym 33015 top_inst.mem.memory.0.0_RADDR_9
.sym 33016 top_inst.mem.memory.0.0_RADDR_8
.sym 33017 top_inst.mem.memory.0.0_RADDR
.sym 33018 top_inst.mem.memory.0.0_RADDR_7
.sym 33019 top_inst.mem.memory.0.0_RADDR_6
.sym 33020 top_inst.mem.memory.0.0_RADDR_5
.sym 33021 top_inst.mem.memory.0.0_RADDR_4
.sym 33022 top_inst.mem.memory.0.0_RADDR_3
.sym 33024 top_inst.mem.memory.0.0_RADDR_2
.sym 33025 top_inst.mem.memory.0.0_RADDR_1
.sym 33026 top_inst.strobe_$glb_clk
.sym 33027 $PACKER_VCC_NET
.sym 33028 $PACKER_VCC_NET
.sym 33041 top_inst.mem.memory.0.0_RADDR_2
.sym 33045 $PACKER_VCC_NET
.sym 33048 $PACKER_VCC_NET
.sym 33051 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 33052 top_inst.mem.memory.0.0_RADDR_8
.sym 33071 $PACKER_GND_NET
.sym 33089 $PACKER_VCC_NET
.sym 33128 $PACKER_GND_NET_$glb_clk
.sym 33129 $PACKER_GND_NET
.sym 33138 $PACKER_VCC_NET
.sym 33147 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 33163 $PACKER_VCC_NET
.sym 33173 $PACKER_VCC_NET
.sym 33174 top_inst.mem.memory.0.0_RADDR_7
.sym 33179 top_inst.mem.memory.0.0_RADDR_3
.sym 33184 top_inst.mem.memory.0.0_RADDR_4
.sym 33185 top_inst.mem.memory.0.0_RADDR_5
.sym 33187 top_inst.mem.memory.0.0_RADDR_6
.sym 33189 top_inst.mem.memory.0.0_RADDR_1
.sym 33190 top_inst.mem.memory.0.0_RADDR
.sym 33191 $PACKER_VCC_NET
.sym 33194 top_inst.mem.memory.0.0_RADDR_2
.sym 33196 top_inst.mem.memory.0.0_RADDR_8
.sym 33199 top_inst.mem.memory.0.0_RADDR_9
.sym 33219 top_inst.mem.memory.0.0_RADDR_9
.sym 33220 top_inst.mem.memory.0.0_RADDR_8
.sym 33221 top_inst.mem.memory.0.0_RADDR
.sym 33222 top_inst.mem.memory.0.0_RADDR_7
.sym 33223 top_inst.mem.memory.0.0_RADDR_6
.sym 33224 top_inst.mem.memory.0.0_RADDR_5
.sym 33225 top_inst.mem.memory.0.0_RADDR_4
.sym 33226 top_inst.mem.memory.0.0_RADDR_3
.sym 33228 top_inst.mem.memory.0.0_RADDR_2
.sym 33229 top_inst.mem.memory.0.0_RADDR_1
.sym 33230 top_inst.strobe_$glb_clk
.sym 33231 $PACKER_VCC_NET
.sym 33232 $PACKER_VCC_NET
.sym 33246 $PACKER_GND_NET
.sym 33249 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 33251 $PACKER_GND_NET
.sym 33253 top_inst.mem.memory.0.0_RADDR_5
.sym 33254 $PACKER_GND_NET
.sym 33255 top_inst.mem.memory.0.0_RADDR_3
.sym 33277 $PACKER_VCC_NET
.sym 33291 $PACKER_GND_NET
.sym 33332 $PACKER_GND_NET_$glb_clk
.sym 33333 $PACKER_GND_NET
.sym 33342 $PACKER_VCC_NET
.sym 33357 top_inst.data_in_BUS[7]
.sym 33375 top_inst.mem.memory.0.0_RADDR_6
.sym 33376 top_inst.mem.memory.0.0_RADDR_2
.sym 33377 top_inst.mem.memory.0.0_RADDR_1
.sym 33379 $PACKER_VCC_NET
.sym 33384 top_inst.mem.memory.0.0_RADDR_8
.sym 33386 $PACKER_VCC_NET
.sym 33392 top_inst.mem.memory.0.0_RADDR
.sym 33398 top_inst.mem.memory.0.0_RADDR_9
.sym 33399 top_inst.mem.memory.0.0_RADDR_7
.sym 33401 top_inst.mem.memory.0.0_RADDR_3
.sym 33405 top_inst.mem.memory.0.0_RADDR_5
.sym 33406 top_inst.mem.memory.0.0_RADDR_4
.sym 33423 top_inst.mem.memory.0.0_RADDR_9
.sym 33424 top_inst.mem.memory.0.0_RADDR_8
.sym 33425 top_inst.mem.memory.0.0_RADDR
.sym 33426 top_inst.mem.memory.0.0_RADDR_7
.sym 33427 top_inst.mem.memory.0.0_RADDR_6
.sym 33428 top_inst.mem.memory.0.0_RADDR_5
.sym 33429 top_inst.mem.memory.0.0_RADDR_4
.sym 33430 top_inst.mem.memory.0.0_RADDR_3
.sym 33432 top_inst.mem.memory.0.0_RADDR_2
.sym 33433 top_inst.mem.memory.0.0_RADDR_1
.sym 33434 top_inst.strobe_$glb_clk
.sym 33435 $PACKER_VCC_NET
.sym 33436 $PACKER_VCC_NET
.sym 33450 $PACKER_VCC_NET
.sym 33454 $PACKER_VCC_NET
.sym 33455 $PACKER_VCC_NET
.sym 33460 top_inst.mem.memory.0.0_RADDR_2
.sym 33479 $PACKER_GND_NET
.sym 33481 $PACKER_VCC_NET
.sym 33536 $PACKER_GND_NET_$glb_clk
.sym 33537 $PACKER_GND_NET
.sym 33546 $PACKER_VCC_NET
.sym 33563 $PACKER_VCC_NET
.sym 33566 top_inst.mem.memory.0.0_RADDR_9
.sym 33568 top_inst.mem.memory.0.0_RADDR
.sym 33583 top_inst.mem.memory.0.0_RADDR_4
.sym 33587 top_inst.mem.memory.0.0_RADDR_5
.sym 33589 top_inst.mem.memory.0.0_RADDR_3
.sym 33593 top_inst.mem.memory.0.0_RADDR_7
.sym 33596 top_inst.mem.memory.0.0_RADDR_9
.sym 33597 $PACKER_VCC_NET
.sym 33599 top_inst.mem.memory.0.0_RADDR_1
.sym 33605 top_inst.mem.memory.0.0_RADDR
.sym 33606 top_inst.mem.memory.0.0_RADDR_8
.sym 33608 $PACKER_VCC_NET
.sym 33609 top_inst.mem.memory.0.0_RADDR_2
.sym 33610 top_inst.mem.memory.0.0_RADDR_6
.sym 33627 top_inst.mem.memory.0.0_RADDR_9
.sym 33628 top_inst.mem.memory.0.0_RADDR_8
.sym 33629 top_inst.mem.memory.0.0_RADDR
.sym 33630 top_inst.mem.memory.0.0_RADDR_7
.sym 33631 top_inst.mem.memory.0.0_RADDR_6
.sym 33632 top_inst.mem.memory.0.0_RADDR_5
.sym 33633 top_inst.mem.memory.0.0_RADDR_4
.sym 33634 top_inst.mem.memory.0.0_RADDR_3
.sym 33636 top_inst.mem.memory.0.0_RADDR_2
.sym 33637 top_inst.mem.memory.0.0_RADDR_1
.sym 33638 top_inst.strobe_$glb_clk
.sym 33639 $PACKER_VCC_NET
.sym 33640 $PACKER_VCC_NET
.sym 33653 top_inst.mem.memory.0.0_RADDR_5
.sym 33661 top_inst.mem.memory.0.0_RADDR_7
.sym 33699 $PACKER_GND_NET
.sym 33701 $PACKER_VCC_NET
.sym 33740 $PACKER_GND_NET_$glb_clk
.sym 33741 $PACKER_GND_NET
.sym 33750 $PACKER_VCC_NET
.sym 33765 top_inst.data_in_BUS[22]
.sym 33771 top_inst.mem.memory.0.0_RADDR_8
.sym 33773 top_inst.mem.memory.0.0_RADDR_6
.sym 33775 top_inst.mem.memory.0.0_RADDR_9
.sym 33783 top_inst.mem.memory.0.0_RADDR_8
.sym 33785 top_inst.mem.memory.0.0_RADDR_6
.sym 33787 top_inst.mem.memory.0.0_RADDR_1
.sym 33793 top_inst.mem.memory.0.0_RADDR_9
.sym 33794 $PACKER_VCC_NET
.sym 33795 top_inst.mem.memory.0.0_RADDR
.sym 33796 $PACKER_VCC_NET
.sym 33797 top_inst.mem.memory.0.0_RADDR_2
.sym 33799 top_inst.mem.memory.0.0_RADDR_4
.sym 33800 top_inst.mem.memory.0.0_RADDR_3
.sym 33804 top_inst.mem.memory.0.0_RADDR_5
.sym 33813 top_inst.mem.memory.0.0_RADDR_7
.sym 33831 top_inst.mem.memory.0.0_RADDR_9
.sym 33832 top_inst.mem.memory.0.0_RADDR_8
.sym 33833 top_inst.mem.memory.0.0_RADDR
.sym 33834 top_inst.mem.memory.0.0_RADDR_7
.sym 33835 top_inst.mem.memory.0.0_RADDR_6
.sym 33836 top_inst.mem.memory.0.0_RADDR_5
.sym 33837 top_inst.mem.memory.0.0_RADDR_4
.sym 33838 top_inst.mem.memory.0.0_RADDR_3
.sym 33840 top_inst.mem.memory.0.0_RADDR_2
.sym 33841 top_inst.mem.memory.0.0_RADDR_1
.sym 33842 top_inst.strobe_$glb_clk
.sym 33843 $PACKER_VCC_NET
.sym 33844 $PACKER_VCC_NET
.sym 33862 $PACKER_VCC_NET
.sym 33864 $PACKER_VCC_NET
.sym 33867 top_inst.data_in_BUS[21]
.sym 33875 top_inst.mem.memory.0.0_RADDR
.sym 33876 top_inst.mem.memory.0.0_RADDR_1
.sym 33877 top_inst.mem.memory.0.0_RADDR_2
.sym 33887 $PACKER_GND_NET
.sym 33905 $PACKER_VCC_NET
.sym 33944 $PACKER_GND_NET_$glb_clk
.sym 33945 $PACKER_GND_NET
.sym 33954 $PACKER_VCC_NET
.sym 33971 $PACKER_VCC_NET
.sym 33988 top_inst.mem.memory.0.0_RADDR_3
.sym 33989 $PACKER_VCC_NET
.sym 33991 $PACKER_VCC_NET
.sym 33992 top_inst.mem.memory.0.0_RADDR_5
.sym 33998 top_inst.mem.memory.0.0_RADDR_4
.sym 34000 top_inst.mem.memory.0.0_RADDR_8
.sym 34001 top_inst.mem.memory.0.0_RADDR_7
.sym 34002 top_inst.mem.memory.0.0_RADDR_6
.sym 34004 top_inst.mem.memory.0.0_RADDR_9
.sym 34013 top_inst.mem.memory.0.0_RADDR
.sym 34014 top_inst.mem.memory.0.0_RADDR_1
.sym 34015 top_inst.mem.memory.0.0_RADDR_2
.sym 34035 top_inst.mem.memory.0.0_RADDR_9
.sym 34036 top_inst.mem.memory.0.0_RADDR_8
.sym 34037 top_inst.mem.memory.0.0_RADDR
.sym 34038 top_inst.mem.memory.0.0_RADDR_7
.sym 34039 top_inst.mem.memory.0.0_RADDR_6
.sym 34040 top_inst.mem.memory.0.0_RADDR_5
.sym 34041 top_inst.mem.memory.0.0_RADDR_4
.sym 34042 top_inst.mem.memory.0.0_RADDR_3
.sym 34044 top_inst.mem.memory.0.0_RADDR_2
.sym 34045 top_inst.mem.memory.0.0_RADDR_1
.sym 34046 top_inst.strobe_$glb_clk
.sym 34047 $PACKER_VCC_NET
.sym 34048 $PACKER_VCC_NET
.sym 34107 $PACKER_GND_NET
.sym 34109 $PACKER_VCC_NET
.sym 34148 $PACKER_GND_NET_$glb_clk
.sym 34149 $PACKER_GND_NET
.sym 34158 $PACKER_VCC_NET
.sym 34164 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 35807 pb[13]$SB_IO_IN
.sym 35860 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 35957 pb[11]$SB_IO_IN
.sym 35998 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 35999 top_inst.sync.button_pressed_SB_LUT4_O_I2[0]
.sym 36002 pb[14]$SB_IO_IN
.sym 36094 ss4[6]$SB_IO_OUT
.sym 36227 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 36229 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 36235 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 36238 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 36250 hwclk$SB_IO_IN
.sym 36532 hwclk$SB_IO_IN
.sym 37986 $PACKER_VCC_NET
.sym 39842 pb[15]$SB_IO_IN
.sym 39946 top_inst.sync.button_pressed_SB_LUT4_O_I2[0]
.sym 39986 pb[11]$SB_IO_IN
.sym 39990 pb[14]$SB_IO_IN
.sym 39994 pb[13]$SB_IO_IN
.sym 40002 pb[8]$SB_IO_IN
.sym 40045 pb[13]$SB_IO_IN
.sym 40046 pb[8]$SB_IO_IN
.sym 40047 pb[14]$SB_IO_IN
.sym 40048 pb[11]$SB_IO_IN
.sym 40064 pb[10]$SB_IO_IN
.sym 40066 pb[9]$SB_IO_IN
.sym 40134 pb[13]$SB_IO_IN
.sym 40142 ss4[6]$SB_IO_OUT
.sym 40155 ss4[6]$SB_IO_OUT
.sym 40164 ss4[1]$SB_IO_OUT
.sym 40166 ss4[2]$SB_IO_OUT
.sym 40170 ss4[0]$SB_IO_OUT
.sym 40199 hwclk$SB_IO_IN
.sym 40208 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 40211 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 40218 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40226 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 40281 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40282 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 40283 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 40284 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 40301 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 40308 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 40314 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 40337 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 40346 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 40353 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 40588 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 40708 hwclk$SB_IO_IN
.sym 41824 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44063 pb[15]$SB_IO_IN
.sym 44069 pb[9]$SB_IO_IN
.sym 44071 pb[10]$SB_IO_IN
.sym 44077 pb[12]$SB_IO_IN
.sym 44122 pb[9]$SB_IO_IN
.sym 44123 pb[12]$SB_IO_IN
.sym 44124 pb[10]$SB_IO_IN
.sym 44125 pb[15]$SB_IO_IN
.sym 44141 pb[13]$SB_IO_IN
.sym 44143 pb[12]$SB_IO_IN
.sym 44211 pb[15]$SB_IO_IN
.sym 44219 ss4[1]$SB_IO_OUT
.sym 44233 ss4[1]$SB_IO_OUT
.sym 44298 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 44299 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 44303 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 44307 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 44309 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 44311 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44316 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 44317 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 44318 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 44319 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44328 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 44329 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 44330 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 44331 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 44353 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44354 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 44355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 44389 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 44424 ss4[2]$SB_IO_OUT
.sym 45281 $PACKER_VCC_NET
.sym 45286 $PACKER_VCC_NET
.sym 45298 $PACKER_VCC_NET
.sym 45773 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 45776 $PACKER_VCC_NET
.sym 45895 $PACKER_VCC_NET
.sym 45899 $PACKER_VCC_NET
.sym 46264 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 46382 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 48218 pb[14]$SB_IO_IN
.sym 48288 pb[16]$SB_IO_IN
.sym 48296 ss4[0]$SB_IO_OUT
.sym 48316 ss4[0]$SB_IO_OUT
.sym 48352 ss4[2]$SB_IO_OUT
.sym 48460 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 48463 right[7]$SB_IO_OUT
.sym 48744 $PACKER_VCC_NET
.sym 48750 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 48867 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 48987 $PACKER_GND_NET
.sym 48992 $PACKER_GND_NET
.sym 48993 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 49233 $PACKER_VCC_NET
.sym 49351 left[2]$SB_IO_OUT
.sym 49724 $PACKER_VCC_NET
.sym 49735 $PACKER_VCC_NET
.sym 50099 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 52295 pb[15]$SB_IO_IN
.sym 52313 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 52331 pb[14]$SB_IO_IN
.sym 52369 hwclk$SB_IO_IN
.sym 52373 ss4[2]$SB_IO_OUT
.sym 52386 hwclk$SB_IO_IN
.sym 52393 ss4[2]$SB_IO_OUT
.sym 52537 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 52542 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 52546 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 52813 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 53059 $PACKER_GND_NET
.sym 54295 $PACKER_VCC_NET
.sym 56507 hwclk$SB_IO_IN
.sym 56615 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 56902 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 57752 left[1]$SB_IO_OUT
.sym 58128 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 58367 $PACKER_VCC_NET
.sym 58504 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 60675 serclk
.sym 60697 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 60974 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 61591 $PACKER_VCC_NET
.sym 62079 $PACKER_VCC_NET
.sym 62087 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 62203 $PACKER_VCC_NET
.sym 62207 $PACKER_VCC_NET
.sym 62321 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 62572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 64526 pb[16]$SB_IO_IN
.sym 64595 pb[16]$SB_IO_IN
.sym 64599 hwclk$SB_IO_IN
.sym 64612 hwclk$SB_IO_IN
.sym 64629 ss3[3]$SB_IO_OUT
.sym 64659 serclk
.sym 64766 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 64773 right[7]$SB_IO_OUT
.sym 65051 $PACKER_VCC_NET
.sym 65057 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 65174 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 65294 $PACKER_GND_NET
.sym 65300 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 65546 $PACKER_VCC_NET
.sym 66042 $PACKER_VCC_NET
.sym 66151 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 66152 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 66409 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 66512 uart_inst.uart_tx_inst.prescale_reg[6]
.sym 66513 uart_inst.uart_tx_inst.prescale_reg[7]
.sym 66514 uart_inst.uart_tx_inst.prescale_reg[8]
.sym 66515 uart_inst.uart_tx_inst.prescale_reg[9]
.sym 66516 uart_inst.uart_tx_inst.prescale_reg[10]
.sym 66517 uart_inst.uart_tx_inst.prescale_reg[11]
.sym 66518 uart_inst.uart_tx_inst.prescale_reg[12]
.sym 66634 uart_inst.uart_tx_inst.prescale_reg[13]
.sym 66635 uart_inst.uart_tx_inst.prescale_reg[14]
.sym 66636 uart_inst.uart_tx_inst.prescale_reg[15]
.sym 66637 uart_inst.uart_tx_inst.prescale_reg[16]
.sym 66638 uart_inst.uart_tx_inst.prescale_reg[17]
.sym 66639 uart_inst.uart_tx_inst.prescale_reg[18]
.sym 66646 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 66649 $PACKER_VCC_NET
.sym 66653 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 66757 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 66769 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E
.sym 66772 $PACKER_VCC_NET
.sym 66775 $PACKER_VCC_NET
.sym 66907 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 67627 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 67997 ctr_SB_DFFSR_Q_R
.sym 68610 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 68646 ctr_SB_DFFSR_Q_R
.sym 68661 ctr_SB_DFFSR_Q_R
.sym 68676 serclk
.sym 68680 ss3[3]$SB_IO_OUT
.sym 68698 ss3[3]$SB_IO_OUT
.sym 68700 serclk
.sym 68753 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 68758 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 68766 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 68774 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 68801 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 68802 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 68803 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 68804 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 68843 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 68844 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 68850 ss3[6]$SB_IO_OUT
.sym 68853 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 68878 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 69018 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 69858 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 69861 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 70368 uart_inst.uart_tx_inst.prescale_reg[6]
.sym 70466 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70467 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70468 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70469 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70470 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70471 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70472 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70476 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 70498 uart_inst.uart_tx_inst.prescale_reg[7]
.sym 70588 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70589 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70590 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70591 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70592 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70593 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70594 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70595 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70602 $PACKER_VCC_NET
.sym 70629 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 70630 uart_inst.uart_tx_inst.prescale_reg[6]
.sym 70635 $PACKER_VCC_NET
.sym 70641 uart_inst.uart_tx_inst.prescale_reg[9]
.sym 70642 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 70643 $PACKER_VCC_NET
.sym 70648 uart_inst.uart_tx_inst.prescale_reg[8]
.sym 70649 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 70650 uart_inst.uart_tx_inst.prescale_reg[10]
.sym 70651 uart_inst.uart_tx_inst.prescale_reg[11]
.sym 70652 uart_inst.uart_tx_inst.prescale_reg[12]
.sym 70655 uart_inst.uart_tx_inst.prescale_reg[7]
.sym 70661 $nextpnr_ICESTORM_LC_6$O
.sym 70664 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 70667 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 70669 $PACKER_VCC_NET
.sym 70670 uart_inst.uart_tx_inst.prescale_reg[6]
.sym 70671 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 70673 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 70675 uart_inst.uart_tx_inst.prescale_reg[7]
.sym 70676 $PACKER_VCC_NET
.sym 70677 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 70679 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 70681 $PACKER_VCC_NET
.sym 70682 uart_inst.uart_tx_inst.prescale_reg[8]
.sym 70683 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 70685 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 70687 uart_inst.uart_tx_inst.prescale_reg[9]
.sym 70688 $PACKER_VCC_NET
.sym 70689 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 70691 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 70693 $PACKER_VCC_NET
.sym 70694 uart_inst.uart_tx_inst.prescale_reg[10]
.sym 70695 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 70697 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 70699 $PACKER_VCC_NET
.sym 70700 uart_inst.uart_tx_inst.prescale_reg[11]
.sym 70701 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 70703 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 70705 $PACKER_VCC_NET
.sym 70706 uart_inst.uart_tx_inst.prescale_reg[12]
.sym 70707 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 70708 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]_$glb_ce
.sym 70709 serclk_$glb_clk
.sym 70710 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 70711 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70712 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 70713 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 70714 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 70715 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E
.sym 70718 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 70747 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 70753 uart_inst.uart_tx_inst.prescale_reg[14]
.sym 70755 uart_inst.uart_tx_inst.prescale_reg[16]
.sym 70756 uart_inst.uart_tx_inst.prescale_reg[17]
.sym 70757 uart_inst.uart_tx_inst.prescale_reg[18]
.sym 70761 $PACKER_VCC_NET
.sym 70765 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 70766 $PACKER_VCC_NET
.sym 70768 uart_inst.uart_tx_inst.prescale_reg[13]
.sym 70778 uart_inst.uart_tx_inst.prescale_reg[15]
.sym 70784 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 70786 $PACKER_VCC_NET
.sym 70787 uart_inst.uart_tx_inst.prescale_reg[13]
.sym 70788 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 70790 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 70792 $PACKER_VCC_NET
.sym 70793 uart_inst.uart_tx_inst.prescale_reg[14]
.sym 70794 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 70796 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 70798 uart_inst.uart_tx_inst.prescale_reg[15]
.sym 70799 $PACKER_VCC_NET
.sym 70800 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 70802 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 70804 $PACKER_VCC_NET
.sym 70805 uart_inst.uart_tx_inst.prescale_reg[16]
.sym 70806 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 70808 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70810 $PACKER_VCC_NET
.sym 70811 uart_inst.uart_tx_inst.prescale_reg[17]
.sym 70812 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 70815 uart_inst.uart_tx_inst.prescale_reg[18]
.sym 70816 $PACKER_VCC_NET
.sym 70818 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 70831 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]_$glb_ce
.sym 70832 serclk_$glb_clk
.sym 70833 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 70850 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 70860 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 70878 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 70906 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 70910 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 70911 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 71334 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 71458 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 71826 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 71952 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 72457 pb[18]$SB_IO_IN
.sym 72560 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 72681 pb[17]$SB_IO_IN
.sym 72723 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 72736 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 72778 ss3[4]$SB_IO_OUT
.sym 72779 ss3[2]$SB_IO_OUT
.sym 72780 ss3[1]$SB_IO_OUT
.sym 72781 ss3[0]$SB_IO_OUT
.sym 72784 ss3[5]$SB_IO_OUT
.sym 72785 ss3[6]$SB_IO_OUT
.sym 72794 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 72922 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 72927 ss3[2]$SB_IO_OUT
.sym 72929 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 72931 $PACKER_GND_NET
.sym 72952 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 73209 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 73211 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 73952 $PACKER_VCC_NET
.sym 74304 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 74426 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 74432 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 74448 $PACKER_VCC_NET
.sym 74542 $PACKER_VCC_NET
.sym 74543 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 74544 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 74545 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 74546 uart_inst.uart_tx_inst.prescale_reg[5]
.sym 74547 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 74548 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74576 $PACKER_VCC_NET
.sym 74583 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74585 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74595 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74596 uart_inst.uart_tx_inst.prescale_reg[6]
.sym 74597 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74598 uart_inst.uart_tx_inst.prescale_reg[7]
.sym 74599 uart_inst.uart_tx_inst.prescale_reg[4]
.sym 74600 uart_inst.uart_tx_inst.prescale_reg[3]
.sym 74603 uart_inst.uart_tx_inst.prescale_reg[2]
.sym 74605 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74608 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74610 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74611 uart_inst.uart_tx_inst.prescale_reg[5]
.sym 74612 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74613 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 74614 $nextpnr_ICESTORM_LC_7$O
.sym 74616 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74620 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74623 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74624 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 74626 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74628 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74630 uart_inst.uart_tx_inst.prescale_reg[2]
.sym 74632 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74635 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74636 uart_inst.uart_tx_inst.prescale_reg[3]
.sym 74638 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74640 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74642 uart_inst.uart_tx_inst.prescale_reg[4]
.sym 74644 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74646 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74648 uart_inst.uart_tx_inst.prescale_reg[5]
.sym 74650 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74652 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74654 uart_inst.uart_tx_inst.prescale_reg[6]
.sym 74656 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74658 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74660 uart_inst.uart_tx_inst.prescale_reg[7]
.sym 74664 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 74665 uart_inst.uart_tx_inst.prescale_reg[4]
.sym 74666 uart_inst.uart_tx_inst.prescale_reg[3]
.sym 74667 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 74669 uart_inst.uart_tx_inst.prescale_reg[2]
.sym 74670 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 74671 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 74690 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 74700 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74705 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74707 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74708 uart_inst.uart_tx_inst.prescale_reg[8]
.sym 74709 uart_inst.uart_tx_inst.prescale_reg[9]
.sym 74710 uart_inst.uart_tx_inst.prescale_reg[10]
.sym 74711 uart_inst.uart_tx_inst.prescale_reg[11]
.sym 74712 uart_inst.uart_tx_inst.prescale_reg[12]
.sym 74714 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74716 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74717 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74719 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74721 uart_inst.uart_tx_inst.prescale_reg[13]
.sym 74722 uart_inst.uart_tx_inst.prescale_reg[14]
.sym 74723 uart_inst.uart_tx_inst.prescale_reg[15]
.sym 74734 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74736 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74737 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74740 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74741 uart_inst.uart_tx_inst.prescale_reg[8]
.sym 74743 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74745 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74747 uart_inst.uart_tx_inst.prescale_reg[9]
.sym 74749 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74752 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74753 uart_inst.uart_tx_inst.prescale_reg[10]
.sym 74755 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74757 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74759 uart_inst.uart_tx_inst.prescale_reg[11]
.sym 74761 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74763 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74765 uart_inst.uart_tx_inst.prescale_reg[12]
.sym 74767 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74769 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74771 uart_inst.uart_tx_inst.prescale_reg[13]
.sym 74773 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74775 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74777 uart_inst.uart_tx_inst.prescale_reg[14]
.sym 74779 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74781 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74783 uart_inst.uart_tx_inst.prescale_reg[15]
.sym 74789 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 74790 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 74791 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 74792 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 74793 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 74794 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 74823 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74831 uart_inst.uart_tx_inst.prescale_reg[16]
.sym 74832 uart_inst.uart_tx_inst.prescale_reg[17]
.sym 74833 uart_inst.uart_tx_inst.prescale_reg[18]
.sym 74836 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74837 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74846 $PACKER_VCC_NET
.sym 74849 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 74852 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 74854 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 74860 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 74862 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74864 uart_inst.uart_tx_inst.prescale_reg[16]
.sym 74866 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 74868 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 74870 uart_inst.uart_tx_inst.prescale_reg[17]
.sym 74872 $nextpnr_ICESTORM_LC_8$I3
.sym 74874 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 74876 uart_inst.uart_tx_inst.prescale_reg[18]
.sym 74878 $nextpnr_ICESTORM_LC_8$COUT
.sym 74880 $PACKER_VCC_NET
.sym 74882 $nextpnr_ICESTORM_LC_8$I3
.sym 74886 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 74888 $nextpnr_ICESTORM_LC_8$COUT
.sym 74903 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 74913 uart_inst.uart_tx_inst.data_reg[8]
.sym 74918 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E
.sym 76657 pb[19]$SB_IO_IN
.sym 76677 pb[18]$SB_IO_IN
.sym 76681 pb[19]$SB_IO_IN
.sym 76687 pb[17]$SB_IO_IN
.sym 76693 pb[16]$SB_IO_IN
.sym 76730 pb[16]$SB_IO_IN
.sym 76731 pb[17]$SB_IO_IN
.sym 76732 pb[18]$SB_IO_IN
.sym 76733 pb[19]$SB_IO_IN
.sym 76775 pb[16]$SB_IO_IN
.sym 76825 pb[18]$SB_IO_IN
.sym 76829 $PACKER_GND_NET
.sym 76830 ss3[5]$SB_IO_OUT
.sym 76840 $PACKER_GND_NET
.sym 76845 ss3[5]$SB_IO_OUT
.sym 76904 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 76909 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 76912 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 76914 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 76922 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 76926 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 76930 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 76931 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 76932 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 76933 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 76936 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 76937 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 76938 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 76939 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 76942 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 76943 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 76944 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 76945 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 76948 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 76949 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 76950 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 76951 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 76966 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 76967 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 76968 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 76969 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 76972 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 76973 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 76974 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 76975 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 77001 ss3[1]$SB_IO_OUT
.sym 77004 ss2[5]$SB_IO_OUT
.sym 77005 $PACKER_GND_NET
.sym 77007 right[7]$SB_IO_OUT
.sym 77008 ss3[4]$SB_IO_OUT
.sym 77029 $PACKER_VCC_NET
.sym 77415 $PACKER_VCC_NET
.sym 77914 $PACKER_VCC_NET
.sym 78393 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 78398 $PACKER_VCC_NET
.sym 78520 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 78526 $PACKER_VCC_NET
.sym 78652 $PACKER_VCC_NET
.sym 78661 uart_inst.uart_tx_inst.prescale_reg[3]
.sym 78666 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 78667 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 78668 uart_inst.uart_tx_inst.prescale_reg[4]
.sym 78672 uart_inst.uart_tx_inst.prescale_reg[2]
.sym 78673 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 78676 $PACKER_VCC_NET
.sym 78684 $PACKER_VCC_NET
.sym 78688 uart_inst.uart_tx_inst.prescale_reg[5]
.sym 78691 $nextpnr_ICESTORM_LC_4$O
.sym 78693 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 78697 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78699 $PACKER_VCC_NET
.sym 78700 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 78703 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78705 $PACKER_VCC_NET
.sym 78706 uart_inst.uart_tx_inst.prescale_reg[2]
.sym 78707 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78709 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 78711 uart_inst.uart_tx_inst.prescale_reg[3]
.sym 78712 $PACKER_VCC_NET
.sym 78713 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 78715 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 78717 $PACKER_VCC_NET
.sym 78718 uart_inst.uart_tx_inst.prescale_reg[4]
.sym 78719 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 78721 $nextpnr_ICESTORM_LC_5$I3
.sym 78722 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 78723 uart_inst.uart_tx_inst.prescale_reg[5]
.sym 78724 $PACKER_VCC_NET
.sym 78725 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 78731 $nextpnr_ICESTORM_LC_5$I3
.sym 78736 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 78738 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]_$glb_ce
.sym 78739 serclk_$glb_clk
.sym 78741 uart_inst.uart_tx_inst.data_reg[6]
.sym 78742 uart_inst.uart_tx_inst.data_reg[5]
.sym 78743 uart_inst.uart_tx_inst.data_reg[4]
.sym 78745 uart_inst.uart_tx_inst.data_reg[1]
.sym 78746 uart_inst.uart_tx_inst.data_reg[3]
.sym 78747 uart_inst.uart_tx_inst.data_reg[2]
.sym 78749 $PACKER_GND_NET
.sym 78768 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 78783 $PACKER_VCC_NET
.sym 78784 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 78786 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 78788 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 78789 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 78793 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 78801 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78805 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 78806 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 78809 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 78813 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 78816 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 78818 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 78821 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78823 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 78824 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 78827 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 78828 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 78830 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78833 $PACKER_VCC_NET
.sym 78834 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 78836 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 78845 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 78847 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78848 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 78851 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 78852 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 78854 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78857 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 78858 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 78859 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78861 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]_$glb_ce
.sym 78862 serclk_$glb_clk
.sym 78866 Tx_SB_LUT4_O_I3
.sym 78878 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 78890 $PACKER_GND_NET
.sym 78892 uart_inst.uart_tx_inst.data_reg[1]
.sym 78894 uart_inst.uart_tx_inst.data_reg[7]
.sym 78907 $PACKER_VCC_NET
.sym 78908 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78909 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 78915 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 78916 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E
.sym 78918 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 78924 $PACKER_VCC_NET
.sym 78932 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 78935 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 78937 $nextpnr_ICESTORM_LC_9$O
.sym 78939 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 78943 uart_inst.uart_tx_inst.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 78945 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 78946 $PACKER_VCC_NET
.sym 78949 uart_inst.uart_tx_inst.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 78951 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 78952 $PACKER_VCC_NET
.sym 78953 uart_inst.uart_tx_inst.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 78956 $PACKER_VCC_NET
.sym 78957 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 78959 uart_inst.uart_tx_inst.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 78962 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 78964 $PACKER_VCC_NET
.sym 78965 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 78968 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 78969 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 78970 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 78971 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 78977 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 78980 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 78981 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 78982 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 78983 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 78984 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E
.sym 78985 serclk_$glb_clk
.sym 78986 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 78987 uart_inst.uart_tx_inst.data_reg[0]
.sym 78988 uart_inst.uart_tx_inst.data_reg[7]
.sym 79039 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 79041 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 79050 $PACKER_GND_NET
.sym 79080 $PACKER_GND_NET
.sym 79107 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 79108 serclk_$glb_clk
.sym 79109 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 80832 pb[18]$SB_IO_IN
.sym 80904 pb[19]$SB_IO_IN
.sym 80906 $PACKER_VCC_NET
.sym 80907 right[7]$SB_IO_OUT
.sym 80910 ss3[0]$SB_IO_OUT
.sym 80916 right[7]$SB_IO_OUT
.sym 80919 ss3[0]$SB_IO_OUT
.sym 80921 $PACKER_VCC_NET
.sym 80964 ss3[4]$SB_IO_OUT
.sym 81074 ss2[6]$SB_IO_OUT
.sym 81078 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 81084 ss3[6]$SB_IO_OUT
.sym 81360 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 81481 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 81601 $PACKER_GND_NET
.sym 81610 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 82709 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 82835 $PACKER_GND_NET
.sym 82860 uart_inst.uart_tx_inst.data_reg[5]
.sym 82861 uart_inst.uart_tx_inst.data_reg[4]
.sym 82864 uart_inst.uart_tx_inst.data_reg[3]
.sym 82867 uart_inst.uart_tx_inst.data_reg[6]
.sym 82877 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 82885 uart_inst.uart_tx_inst.data_reg[7]
.sym 82889 uart_inst.uart_tx_inst.data_reg[2]
.sym 82895 uart_inst.uart_tx_inst.data_reg[7]
.sym 82900 uart_inst.uart_tx_inst.data_reg[6]
.sym 82905 uart_inst.uart_tx_inst.data_reg[5]
.sym 82919 uart_inst.uart_tx_inst.data_reg[2]
.sym 82923 uart_inst.uart_tx_inst.data_reg[4]
.sym 82929 uart_inst.uart_tx_inst.data_reg[3]
.sym 82938 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 82939 serclk_$glb_clk
.sym 82982 uart_inst.uart_tx_inst.data_reg[0]
.sym 82985 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 82986 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 82992 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 82993 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E
.sym 82995 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 83027 uart_inst.uart_tx_inst.data_reg[0]
.sym 83028 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 83029 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 83030 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 83061 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E
.sym 83062 serclk_$glb_clk
.sym 83063 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 83081 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E
.sym 83089 Tx_SB_LUT4_O_I3
.sym 83105 uart_inst.uart_tx_inst.data_reg[1]
.sym 83107 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 83108 uart_inst.uart_tx_inst.data_reg[8]
.sym 83140 uart_inst.uart_tx_inst.data_reg[1]
.sym 83144 uart_inst.uart_tx_inst.data_reg[8]
.sym 83184 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 83185 serclk_$glb_clk
.sym 83582 Tx_SB_LUT4_O_I3
.sym 83679 Tx$SB_IO_OUT
.sym 83821 Tx$SB_IO_OUT
.sym 84984 ss3[4]$SB_IO_OUT
.sym 84987 ss3[6]$SB_IO_OUT
.sym 84997 ss3[4]$SB_IO_OUT
.sym 85001 ss3[6]$SB_IO_OUT
.sym 85010 ss2[6]$SB_IO_OUT
.sym 85013 ss2[3]$SB_IO_OUT
.sym 85014 ss2[5]$SB_IO_OUT
.sym 85016 ss2[4]$SB_IO_OUT
.sym 85150 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 85160 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 85186 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 85188 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 87811 Tx_SB_LUT4_O_I3
.sym 87831 Tx_SB_LUT4_O_I3
.sym 88988 pb[19]$SB_IO_IN
.sym 89064 ss2[4]$SB_IO_OUT
.sym 89077 ss2[4]$SB_IO_OUT
.sym 89129 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 89132 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 89145 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 89159 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 89167 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 89168 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 89169 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 89170 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 89185 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 89186 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 89187 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 89188 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 89191 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 89192 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 89193 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 89194 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 89203 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 89204 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 89205 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 89206 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 89223 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 89235 ss3[2]$SB_IO_OUT
.sym 89240 ss3[1]$SB_IO_OUT
.sym 90739 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 93138 ss2[3]$SB_IO_OUT
.sym 93141 ss3[1]$SB_IO_OUT
.sym 93151 ss2[3]$SB_IO_OUT
.sym 93157 ss3[1]$SB_IO_OUT
.sym 93303 $PACKER_GND_NET
.sym 93305 ss2[5]$SB_IO_OUT
.sym 93315 $PACKER_GND_NET
.sym 93326 left[2]$SB_IO_OUT
.sym 94694 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 95186 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 96191 Tx$SB_IO_OUT
.sym 96672 Tx$SB_IO_OUT
.sym 97160 Tx$SB_IO_OUT
.sym 97215 $PACKER_GND_NET
.sym 97224 $PACKER_GND_NET
.sym 97255 left[2]$SB_IO_OUT
.sym 97382 ss2[6]$SB_IO_OUT
.sym 97386 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 97389 $PACKER_GND_NET
.sym 97539 left[2]$SB_IO_OUT
.sym 97668 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 97789 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 97909 $PACKER_GND_NET
.sym 97914 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 98525 left[1]$SB_IO_OUT
.sym 98779 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 99023 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 99887 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 100255 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 100379 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 101265 Tx$SB_IO_OUT
.sym 101272 Tx$SB_IO_OUT
.sym 101435 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 101448 ss3[2]$SB_IO_OUT
.sym 101875 $PACKER_GND_NET
.sym 104696 ss3[2]$SB_IO_OUT
.sym 104714 ss3[2]$SB_IO_OUT
.sym 104875 ss2[5]$SB_IO_OUT
.sym 105774 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 106379 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 108722 $PACKER_GND_NET
.sym 108773 ss2[5]$SB_IO_OUT
.sym 108784 ss2[5]$SB_IO_OUT
.sym 108944 $PACKER_GND_NET
.sym 108984 ss2[6]$SB_IO_OUT
.sym 109095 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 109109 $PACKER_GND_NET
.sym 110207 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 110335 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 110570 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 110820 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 111569 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 112671 $PACKER_GND_NET
.sym 112820 $PACKER_GND_NET
.sym 112842 $PACKER_GND_NET
.sym 112850 ss2[6]$SB_IO_OUT
.sym 112863 ss2[6]$SB_IO_OUT
.sym 113021 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 113174 left[2]$SB_IO_OUT
.sym 113297 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 113427 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 113544 $PACKER_GND_NET
.sym 113549 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114160 left[1]$SB_IO_OUT
.sym 114402 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 114406 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 114410 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 114654 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 114911 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 114912 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 115512 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 115522 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 115877 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 115886 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 116012 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 116014 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 116144 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 117092 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 118004 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 118111 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 118233 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 119345 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 119352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 119584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 119708 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 119709 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 120076 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 120080 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 121168 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 121345 $PACKER_GND_NET
.sym 121564 $PACKER_GND_NET
.sym 122445 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 122673 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 122677 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 122681 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 122690 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 122694 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 122700 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 123655 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 124047 $PACKER_GND_NET
.sym 124539 $PACKER_GND_NET
.sym 125112 ss5[0]$SB_IO_OUT
.sym 125275 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 125299 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 125395 ss5[6]$SB_IO_OUT
.sym 125422 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 125425 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 125527 $PACKER_GND_NET
.sym 125546 ss5[3]$SB_IO_OUT
.sym 125640 ss5[3]$SB_IO_OUT
.sym 125645 ss5[5]$SB_IO_OUT
.sym 125646 ss5[4]$SB_IO_OUT
.sym 125664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 125790 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 125794 ss5[5]$SB_IO_OUT
.sym 125797 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 125909 $PACKER_GND_NET
.sym 126034 ss5[3]$SB_IO_OUT
.sym 126283 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 126380 ss6[4]$SB_IO_OUT
.sym 126381 ss6[0]$SB_IO_OUT
.sym 126402 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 126409 $PACKER_GND_NET
.sym 126503 ss6[2]$SB_IO_OUT
.sym 126504 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 126521 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 126532 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 126535 left[1]$SB_IO_OUT
.sym 126623 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 126628 ss6[1]$SB_IO_OUT
.sym 126643 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 126775 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 126778 left[7]$SB_IO_OUT
.sym 126788 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 126845 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 126871 left[7]$SB_IO_OUT
.sym 126897 $PACKER_GND_NET
.sym 126898 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 126899 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 126992 ss6[5]$SB_IO_OUT
.sym 126993 ss6[3]$SB_IO_OUT
.sym 126994 ss6[6]$SB_IO_OUT
.sym 127003 $PACKER_GND_NET
.sym 127019 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 127023 left[1]$SB_IO_OUT
.sym 127127 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 127128 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 127133 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 127135 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 127139 ss6[6]$SB_IO_OUT
.sym 127263 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 127270 left[7]$SB_IO_OUT
.sym 127271 ss6[3]$SB_IO_OUT
.sym 127366 ss7[2]$SB_IO_OUT
.sym 127512 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 127608 ss7[0]$SB_IO_OUT
.sym 127755 left[7]$SB_IO_OUT
.sym 127759 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 127784 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 127818 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 127853 ss7[6]$SB_IO_OUT
.sym 127878 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 127879 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 127885 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 127979 ss7[4]$SB_IO_OUT
.sym 128000 ss7[3]$SB_IO_OUT
.sym 128004 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 128099 ss7[5]$SB_IO_OUT
.sym 128103 ss7[1]$SB_IO_OUT
.sym 128105 ss7[3]$SB_IO_OUT
.sym 128124 ss7[1]$SB_IO_OUT
.sym 128132 ss7[5]$SB_IO_OUT
.sym 128247 left[7]$SB_IO_OUT
.sym 128254 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 128479 $PACKER_GND_NET
.sym 128497 ss7[3]$SB_IO_OUT
.sym 128624 ss7[5]$SB_IO_OUT
.sym 129128 $PACKER_GND_NET
.sym 129141 $PACKER_GND_NET
.sym 129221 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129241 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129246 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129247 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129286 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129287 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129288 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129289 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129325 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129479 left[2]$SB_IO_OUT
.sym 129542 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129545 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129564 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129567 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129585 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129586 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129634 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129850 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129853 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129858 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129861 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129865 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129872 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129873 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129888 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129889 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129890 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129891 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129918 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129919 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129920 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129921 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129924 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 129925 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 129926 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 129927 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 129945 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 130415 ss5[5]$SB_IO_OUT
.sym 130719 ss5[3]$SB_IO_OUT
.sym 130780 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 130783 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 130789 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 130795 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 130803 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 130830 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 130831 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 130832 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 130833 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 130836 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 130837 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 130838 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 130839 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 130939 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 130942 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 130945 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 130959 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 130985 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 130986 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 130987 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 130988 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 130991 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 131093 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 131101 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 131109 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 131113 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 131124 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 131152 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 131153 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 131154 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 131155 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 131188 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 131418 left[1]$SB_IO_OUT
.sym 131447 left[1]$SB_IO_OUT
.sym 131555 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 131556 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 131557 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 131563 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 131564 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 131566 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 131567 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 131587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 131588 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 131589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 131590 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 131593 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 131594 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 131595 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 131596 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 131599 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 131600 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 131601 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 131602 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 131648 ss6[3]$SB_IO_OUT
.sym 131806 $PACKER_GND_NET
.sym 132024 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132035 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132040 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132041 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132082 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132083 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132084 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132085 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132118 ss6[6]$SB_IO_OUT
.sym 132274 ss6[3]$SB_IO_OUT
.sym 132329 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132341 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132344 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132368 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132369 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132370 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132371 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132425 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132648 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132663 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132665 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132672 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132673 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132674 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132675 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132795 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132799 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132800 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132823 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132845 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132846 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132847 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132848 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132949 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132952 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132956 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132969 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132970 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132978 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 132982 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 132983 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 132984 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 132985 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 133006 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 133007 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 133008 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 133009 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 133018 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 133019 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 133020 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 133021 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 133044 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 133357 ss7[1]$SB_IO_OUT
.sym 133504 left[7]$SB_IO_OUT
.sym 133816 ss7[3]$SB_IO_OUT
.sym 133973 ss7[5]$SB_IO_OUT
.sym 134234 ss5[0]$SB_IO_OUT
.sym 134255 ss5[0]$SB_IO_OUT
.sym 134265 left[2]$SB_IO_OUT
.sym 134274 left[2]$SB_IO_OUT
.sym 134292 ss5[6]$SB_IO_OUT
.sym 134303 ss5[6]$SB_IO_OUT
.sym 134352 ss5[4]$SB_IO_OUT
.sym 134376 ss5[4]$SB_IO_OUT
.sym 134442 ss5[5]$SB_IO_OUT
.sym 134460 ss5[5]$SB_IO_OUT
.sym 134502 ss5[3]$SB_IO_OUT
.sym 134522 ss5[3]$SB_IO_OUT
.sym 134532 ss6[0]$SB_IO_OUT
.sym 134535 ss6[4]$SB_IO_OUT
.sym 134544 ss6[4]$SB_IO_OUT
.sym 134545 ss6[0]$SB_IO_OUT
.sym 134562 ss6[2]$SB_IO_OUT
.sym 134582 ss6[2]$SB_IO_OUT
.sym 134595 ss6[1]$SB_IO_OUT
.sym 134606 ss6[1]$SB_IO_OUT
.sym 134681 left[7]$SB_IO_OUT
.sym 134701 left[7]$SB_IO_OUT
.sym 134711 $PACKER_GND_NET
.sym 134715 ss6[5]$SB_IO_OUT
.sym 134726 $PACKER_GND_NET
.sym 134729 ss6[5]$SB_IO_OUT
.sym 134771 ss7[2]$SB_IO_OUT
.sym 134793 ss7[2]$SB_IO_OUT
.sym 134797 ss6[6]$SB_IO_OUT
.sym 134801 ss6[3]$SB_IO_OUT
.sym 134810 ss6[3]$SB_IO_OUT
.sym 134831 ss7[0]$SB_IO_OUT
.sym 134849 ss7[0]$SB_IO_OUT
.sym 134864 ss6[6]$SB_IO_OUT
.sym 134875 ss6[6]$SB_IO_OUT
.sym 134891 ss7[6]$SB_IO_OUT
.sym 134900 ss7[6]$SB_IO_OUT
.sym 134921 ss7[4]$SB_IO_OUT
.sym 134941 ss7[4]$SB_IO_OUT
.sym 135014 ss7[1]$SB_IO_OUT
.sym 135034 ss7[1]$SB_IO_OUT
.sym 135041 left[7]$SB_IO_OUT
.sym 135050 left[7]$SB_IO_OUT
.sym 135097 ss7[3]$SB_IO_OUT
.sym 135108 ss7[3]$SB_IO_OUT
.sym 135123 ss7[5]$SB_IO_OUT
.sym 135134 ss7[5]$SB_IO_OUT
.sym 135176 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2_SB_LUT4_I0_O[0]
.sym 135177 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2_SB_LUT4_I0_O[1]
.sym 135180 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[1]
.sym 135181 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 135182 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[0]
.sym 135183 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[1]
.sym 135184 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135185 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135188 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_57_I2[0]
.sym 135189 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 135190 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[0]
.sym 135191 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[1]
.sym 135192 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135193 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135196 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[0]
.sym 135197 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 135202 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135203 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[1]
.sym 135204 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[2]
.sym 135205 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2_SB_LUT4_I0_O[3]
.sym 135206 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[0]
.sym 135207 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]
.sym 135208 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135209 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135210 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[0]
.sym 135211 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[1]
.sym 135212 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135213 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135220 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[1]
.sym 135221 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 135224 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2[0]
.sym 135225 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 135228 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[0]
.sym 135229 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 135232 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_29_I2[1]
.sym 135233 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 135238 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[0]
.sym 135239 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]
.sym 135240 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135241 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135244 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[1]
.sym 135245 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 135248 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[1]
.sym 135249 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 135252 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[0]
.sym 135253 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 135254 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135255 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[1]
.sym 135256 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[2]
.sym 135257 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2_SB_LUT4_I0_O[3]
.sym 135260 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_26_I2[0]
.sym 135261 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 135262 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[0]
.sym 135263 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_86_I2[1]
.sym 135264 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135265 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135270 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135271 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135272 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135273 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135276 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 135277 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 135278 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[0]
.sym 135279 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]
.sym 135280 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135281 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135284 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_I0_O[0]
.sym 135285 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2_SB_LUT4_I0_O[1]
.sym 135288 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[1]
.sym 135289 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 135290 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135291 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135292 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135293 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135294 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135295 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135296 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135297 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135298 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 135299 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[1]
.sym 135300 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135301 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135302 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[0]
.sym 135303 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[1]
.sym 135304 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135305 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135311 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_I0[0]
.sym 135312 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 135313 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 135314 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[0]
.sym 135315 left[1]$SB_IO_OUT
.sym 135316 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 135317 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 135318 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_I0[0]
.sym 135319 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[0]
.sym 135320 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135321 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135327 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[0]
.sym 135328 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 135329 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 135332 right_SB_LUT4_O_I3[0]
.sym 135333 right_SB_LUT4_O_2_I2[1]
.sym 135336 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O[0]
.sym 135337 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O[1]
.sym 135342 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135343 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[1]
.sym 135344 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[2]
.sym 135345 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[3]
.sym 135346 right[5]$SB_IO_OUT
.sym 135356 top_inst.core0.reg_write_flipflop[5]
.sym 135357 right[5]$SB_IO_OUT
.sym 135367 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[0]
.sym 135368 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 135369 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 135370 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[0]
.sym 135371 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[1]
.sym 135372 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135373 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135374 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[0]
.sym 135375 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[1]
.sym 135376 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135377 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135383 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[1]
.sym 135384 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 135385 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 135391 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_4_I1[0]
.sym 135392 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 135393 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 135395 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_I1[1]
.sym 135396 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 135397 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 135408 top_inst.core0.reg_write_flipflop[2]
.sym 135409 right[2]$SB_IO_OUT
.sym 135418 right[2]$SB_IO_OUT
.sym 135432 top_inst.core0.reg_write_flipflop[4]
.sym 135433 right[4]$SB_IO_OUT
.sym 135434 right[4]$SB_IO_OUT
.sym 135444 top_inst.core0.reg_write_flipflop[0]
.sym 135445 right[0]$SB_IO_OUT
.sym 135446 right[0]$SB_IO_OUT
.sym 135460 right_SB_LUT4_O_3_I2[0]
.sym 135461 right_SB_LUT4_O_2_I2[1]
.sym 135462 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[0]
.sym 135463 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[1]
.sym 135464 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135465 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135466 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[0]
.sym 135467 left[1]$SB_IO_OUT
.sym 135468 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 135469 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 135471 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0[0]
.sym 135472 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 135473 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 135474 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0[0]
.sym 135475 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[0]
.sym 135476 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135477 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135479 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[0]
.sym 135480 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 135481 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 135484 right_SB_LUT4_O_5_I2[0]
.sym 135485 right_SB_LUT4_O_2_I2[1]
.sym 135488 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 135489 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 135490 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135491 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 135492 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[2]
.sym 135493 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[3]
.sym 135500 top_inst.core0.reg_write_flipflop[1]
.sym 135501 right[1]$SB_IO_OUT
.sym 135506 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 135507 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 135508 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 135509 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 135514 right[1]$SB_IO_OUT
.sym 135518 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 135519 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 135520 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 135521 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 135527 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[1]
.sym 135528 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 135529 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 135530 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[0]
.sym 135531 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[1]
.sym 135532 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135533 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135534 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135535 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[1]
.sym 135536 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[2]
.sym 135537 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[3]
.sym 135539 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[0]
.sym 135540 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 135541 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 135543 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[1]
.sym 135544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 135545 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 135546 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 135547 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 135548 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 135549 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 135551 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[0]
.sym 135552 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 135553 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 135554 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[0]
.sym 135555 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[1]
.sym 135556 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135557 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135560 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 135561 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 135562 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[0]
.sym 135563 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[1]
.sym 135564 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135565 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135566 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0[1]
.sym 135567 left[1]$SB_IO_OUT
.sym 135568 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 135569 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 135570 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 135571 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 135572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 135573 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 135574 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[0]
.sym 135575 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[1]
.sym 135576 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135577 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135579 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_I1[0]
.sym 135580 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 135581 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 135582 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[0]
.sym 135583 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I3_I0[1]
.sym 135584 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 135585 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 135587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[1]
.sym 135588 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 135589 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 135594 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 135595 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 135596 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 135597 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 135598 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 135599 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 135600 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 135601 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 135610 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[0]
.sym 135611 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[1]
.sym 135612 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[2]
.sym 135613 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O[3]
.sym 135614 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 135615 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[1]
.sym 135616 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[2]
.sym 135617 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O[3]
.sym 135632 ros.manual_SB_DFFER_R_Q[0]
.sym 135633 ros.manual_SB_DFFER_R_Q[1]
.sym 135635 ros.manual_SB_DFFER_R_Q[0]
.sym 135636 ros.manual_SB_DFFER_R_1_Q[0]
.sym 135637 ros.manual_SB_DFFER_R_Q[1]
.sym 135640 ros.manual_SB_DFFER_R_1_Q[0]
.sym 135641 ros.manual_SB_DFFER_R_1_Q[1]
.sym 135645 ros.manual_SB_DFFER_R_Q[1]
.sym 135648 ros.manual
.sym 135649 ros.manual_SB_DFFER_R_Q[1]
.sym 135650 ros.manual_SB_DFFER_R_1_Q[1]
.sym 135686 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135687 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135688 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135689 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135782 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135783 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135784 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135785 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135790 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135791 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135792 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135793 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135794 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135795 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135796 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135797 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135798 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135799 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135800 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135801 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135802 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135803 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135804 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135805 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 135810 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 135811 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 135812 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 135813 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 136200 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_174_I2[1]
.sym 136201 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136202 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 136203 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[1]
.sym 136204 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[2]
.sym 136205 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2_SB_LUT4_I0_O[3]
.sym 136206 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[0]
.sym 136207 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[1]
.sym 136208 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136209 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136212 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[0]
.sym 136213 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 136214 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[0]
.sym 136215 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[1]
.sym 136216 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136217 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136218 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[0]
.sym 136219 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[1]
.sym 136220 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136221 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136224 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[0]
.sym 136225 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 136228 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[0]
.sym 136229 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 136234 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[0]
.sym 136235 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[1]
.sym 136236 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136237 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136240 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2_SB_LUT4_I0_O[0]
.sym 136241 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_56_I2_SB_LUT4_I0_O[1]
.sym 136242 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[0]
.sym 136243 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]
.sym 136244 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136245 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136248 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[0]
.sym 136249 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 136252 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[1]
.sym 136253 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 136256 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2[0]
.sym 136257 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 136260 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_27_I2[1]
.sym 136261 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 136264 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[0]
.sym 136265 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 136268 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[1]
.sym 136269 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136270 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 136271 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[1]
.sym 136272 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[2]
.sym 136273 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O[3]
.sym 136278 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[0]
.sym 136279 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[1]
.sym 136280 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136281 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136284 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_I0_O[0]
.sym 136285 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_55_I2_SB_LUT4_I0_O[1]
.sym 136288 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_171_I2[0]
.sym 136289 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 136290 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[0]
.sym 136291 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[1]
.sym 136292 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136293 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136296 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_25_I2[0]
.sym 136297 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 136303 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[0]
.sym 136304 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 136305 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 136306 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 136307 left[1]$SB_IO_OUT
.sym 136308 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 136309 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 136316 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I2[0]
.sym 136317 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 136318 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[0]
.sym 136319 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0[1]
.sym 136320 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136321 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136324 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 136325 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 136327 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[0]
.sym 136328 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 136329 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 136331 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[1]
.sym 136332 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 136333 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 136335 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_5_I1[1]
.sym 136336 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 136337 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136338 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[0]
.sym 136339 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_3_I1[1]
.sym 136340 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136341 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136342 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[0]
.sym 136343 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[1]
.sym 136344 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136345 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136346 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 136347 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[1]
.sym 136348 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[2]
.sym 136349 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1_SB_LUT4_I0_O[3]
.sym 136351 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[0]
.sym 136352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 136353 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 136355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_5_I1[1]
.sym 136356 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 136357 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136359 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 136364 right_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 136365 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 136368 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O[2]
.sym 136369 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O[3]
.sym 136371 $PACKER_VCC_NET
.sym 136373 $nextpnr_ICESTORM_LC_2$I3
.sym 136376 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 136377 $nextpnr_ICESTORM_LC_2$COUT
.sym 136379 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[1]
.sym 136380 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 136381 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 136382 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[0]
.sym 136383 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[1]
.sym 136384 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136385 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136387 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I2_3_I1[0]
.sym 136388 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O[3]
.sym 136389 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 136390 top_inst.core0.instr_mem.stored_instr[0]
.sym 136396 top_inst.data_in_BUS[15]
.sym 136397 top_inst.core0.instr_mem.stored_instr[0]
.sym 136404 top_inst.data_in_BUS[9]
.sym 136405 top_inst.core0.instr_mem.stored_instr[0]
.sym 136413 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 136416 right_SB_LUT4_O_I3_SB_LUT4_I3_2_I2[0]
.sym 136417 right_SB_LUT4_O_2_I2[1]
.sym 136420 right_SB_LUT4_O_I3_SB_LUT4_I3_4_I2[0]
.sym 136421 right_SB_LUT4_O_2_I2[1]
.sym 136454 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]
.sym 136455 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]
.sym 136456 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136457 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136458 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[0]
.sym 136459 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[1]
.sym 136460 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136461 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136463 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[1]
.sym 136464 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 136465 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136467 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[1]
.sym 136468 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 136469 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 136472 right_SB_LUT4_O_2_I2[0]
.sym 136473 right_SB_LUT4_O_2_I2[1]
.sym 136475 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[0]
.sym 136476 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 136477 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 136479 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_I1[0]
.sym 136480 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 136481 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 136483 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1[1]
.sym 136484 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O[3]
.sym 136485 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136486 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0]
.sym 136487 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O[0]
.sym 136488 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136489 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136492 right_SB_LUT4_O_4_I2[0]
.sym 136493 right_SB_LUT4_O_2_I2[1]
.sym 136495 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[0]
.sym 136496 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 136497 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 136498 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[0]
.sym 136499 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[1]
.sym 136500 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136501 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136503 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[0]
.sym 136504 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 136505 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 136506 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 136507 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[1]
.sym 136508 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[2]
.sym 136509 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O[3]
.sym 136510 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O[0]
.sym 136511 left[1]$SB_IO_OUT
.sym 136512 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 136513 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 136515 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1[1]
.sym 136516 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 136517 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 136518 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 136519 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 136520 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136521 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136525 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136527 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0]
.sym 136528 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 136529 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 136532 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[0]
.sym 136533 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 136534 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0]
.sym 136535 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[0]
.sym 136536 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136537 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136540 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 136541 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 136543 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[0]
.sym 136544 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[1]
.sym 136545 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 136548 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0[1]
.sym 136549 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 136550 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 136551 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[1]
.sym 136552 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[2]
.sym 136553 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1[3]
.sym 136556 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[0]
.sym 136557 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2[1]
.sym 136558 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 136559 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 136560 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136561 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136568 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 136569 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 136571 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_5_I1[1]
.sym 136572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 136573 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136575 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_3_I1[0]
.sym 136576 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 136577 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 136580 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 136581 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 136583 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[1]
.sym 136584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 136585 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 136586 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0[1]
.sym 136587 left[1]$SB_IO_OUT
.sym 136588 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 136589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 136591 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[0]
.sym 136592 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 136593 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 136594 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[0]
.sym 136595 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I2_I1[1]
.sym 136596 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136597 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136600 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[0]
.sym 136601 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0_SB_LUT4_I0_O[1]
.sym 136602 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[0]
.sym 136603 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O_SB_LUT4_I3_I0[1]
.sym 136604 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136605 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136607 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_4_I1[0]
.sym 136608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 136609 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 136611 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[0]
.sym 136612 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_2_O[1]
.sym 136613 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 136615 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[1]
.sym 136616 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 136617 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136619 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[0]
.sym 136620 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O[1]
.sym 136621 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 136624 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 136625 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 136630 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 136631 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[1]
.sym 136632 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136633 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136634 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[0]
.sym 136635 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_4_O_SB_LUT4_I2_6_I1[1]
.sym 136636 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 136637 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 136640 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_1_I0[0]
.sym 136641 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 136647 ctr[0]
.sym 136652 ctr[1]
.sym 136653 ctr[0]
.sym 136656 ctr[2]
.sym 136657 ctr_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 136660 ctr[3]
.sym 136661 ctr_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 136664 ctr[4]
.sym 136665 ctr_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 136668 ctr[5]
.sym 136669 ctr_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 136672 ctr[6]
.sym 136673 ctr_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 136676 ctr[7]
.sym 136677 ctr_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 136680 ctr[8]
.sym 136681 ctr_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 136684 ctr[9]
.sym 136685 ctr_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 136688 ctr[10]
.sym 136689 ctr_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 136692 ctr[11]
.sym 136693 ctr_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 136696 ctr[12]
.sym 136697 ctr_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 136700 ctr[13]
.sym 136701 ctr_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 136704 ctr[14]
.sym 136705 ctr_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 136708 ctr[15]
.sym 136709 ctr_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 137224 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_88_I2[1]
.sym 137225 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 137228 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_173_I2[1]
.sym 137229 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 137236 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[1]
.sym 137237 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 137240 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_90_I2[1]
.sym 137241 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 137244 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[0]
.sym 137245 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 137250 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[0]
.sym 137251 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_172_I2[1]
.sym 137252 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 137253 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 137260 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_120_I2[0]
.sym 137261 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 137263 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 137264 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 137265 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 137266 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2[0]
.sym 137267 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_120_I2[0]
.sym 137268 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 137269 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 137272 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2[0]
.sym 137273 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 137275 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 137276 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O[1]
.sym 137277 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 137278 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[0]
.sym 137279 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_O_SB_LUT4_I2_I1[1]
.sym 137280 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 137281 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 137288 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2[1]
.sym 137289 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 137296 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_14_I2[0]
.sym 137297 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 137300 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_188_I2[0]
.sym 137301 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 137306 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_188_I2[0]
.sym 137307 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_14_I2[0]
.sym 137308 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 137309 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 137312 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_I0_O[0]
.sym 137313 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_43_I2_SB_LUT4_I0_O[1]
.sym 137326 right[7]$SB_IO_OUT
.sym 137348 top_inst.core0.reg_write_flipflop[7]
.sym 137349 right[7]$SB_IO_OUT
.sym 137352 top_inst.data_in_BUS[25]
.sym 137353 top_inst.core0.instr_mem.stored_instr[0]
.sym 137356 right_SB_LUT4_O_I2[0]
.sym 137357 right_SB_LUT4_O_2_I2[1]
.sym 137360 right_SB_LUT4_O_I3_SB_LUT4_I3_I2[0]
.sym 137361 right_SB_LUT4_O_2_I2[1]
.sym 137368 top_inst.data_in_BUS[8]
.sym 137369 top_inst.core0.instr_mem.stored_instr[0]
.sym 137376 top_inst.data_in_BUS[7]
.sym 137377 top_inst.core0.instr_mem.stored_instr[0]
.sym 137380 top_inst.data_in_BUS[27]
.sym 137381 top_inst.core0.instr_mem.stored_instr[0]
.sym 137383 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 137384 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 137385 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 137387 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 137388 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 137389 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 137391 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 137392 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 137393 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 137396 right_SB_LUT4_O_I3_SB_LUT4_I3_1_I2[0]
.sym 137397 right_SB_LUT4_O_2_I2[1]
.sym 137399 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 137400 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 137401 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 137403 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 137404 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 137405 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 137407 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 137408 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 137409 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 137411 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O
.sym 137412 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[1]
.sym 137413 right_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I2_O[2]
.sym 137415 top_inst.core0.pc_val[2]
.sym 137420 top_inst.core0.pc_val[3]
.sym 137421 top_inst.core0.pc_val[2]
.sym 137424 top_inst.core0.pc_val[4]
.sym 137425 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_7_I3
.sym 137428 top_inst.core0.pc_val[5]
.sym 137429 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_5_I3
.sym 137432 top_inst.core0.pc_val[6]
.sym 137433 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_6_I3
.sym 137436 top_inst.core0.pc_val[7]
.sym 137437 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_8_I3
.sym 137440 top_inst.core0.pc_val[8]
.sym 137441 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_4_I3
.sym 137444 top_inst.core0.pc_val[9]
.sym 137445 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_I3
.sym 137448 top_inst.core0.pc_val[10]
.sym 137449 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_1_I3
.sym 137452 top_inst.core0.pc_val[11]
.sym 137453 top_inst.core0.program_count.next_line_ad_SB_LUT4_O_2_I3
.sym 137457 top_inst.core0.pc_val[2]
.sym 137461 left[2]$SB_IO_OUT
.sym 137478 top_inst.core0.pc_val[10]
.sym 137482 top_inst.core0.pc_val[11]
.sym 137486 top_inst.core0.pc_val[7]
.sym 137492 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 137493 top_inst.core0.instr_mem.next_fetch
.sym 137496 top_inst.data_in_BUS[24]
.sym 137497 top_inst.core0.instr_mem.stored_instr[0]
.sym 137498 top_inst.core0.pc_val[9]
.sym 137504 left[1]$SB_IO_OUT
.sym 137505 left[2]$SB_IO_OUT
.sym 137508 top_inst.data_in_BUS[22]
.sym 137509 top_inst.core0.instr_mem.stored_instr[0]
.sym 137512 top_inst.data_in_BUS[17]
.sym 137513 top_inst.core0.instr_mem.stored_instr[0]
.sym 137516 top_inst.data_in_BUS[20]
.sym 137517 top_inst.core0.instr_mem.stored_instr[0]
.sym 137520 right_SB_LUT4_O_I3_SB_LUT4_I3_3_I2[0]
.sym 137521 right_SB_LUT4_O_2_I2[1]
.sym 137524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_5_O_SB_LUT4_I2_4_I1_SB_LUT4_I0_O_SB_LUT4_O_2_I2[0]
.sym 137525 right_SB_LUT4_O_2_I2[1]
.sym 137528 top_inst.data_in_BUS[16]
.sym 137529 top_inst.core0.instr_mem.stored_instr[0]
.sym 137530 top_inst.core0.instr_mem.next_fetch
.sym 137536 top_inst.data_in_BUS[21]
.sym 137537 top_inst.core0.instr_mem.stored_instr[0]
.sym 137544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 137545 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 137548 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 137549 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 137558 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 137559 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[1]
.sym 137560 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 137561 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 137564 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 137565 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 137566 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 137567 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 137568 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 137569 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 137572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_1_I0[0]
.sym 137573 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 137586 reset
.sym 137587 left[1]$SB_IO_OUT
.sym 137588 left[2]$SB_IO_OUT
.sym 137589 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 137608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[0]
.sym 137609 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[1]
.sym 137610 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 137611 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[1]
.sym 137612 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[2]
.sym 137613 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1[3]
.sym 137614 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 137615 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 137616 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 137617 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 137620 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 137621 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 137624 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 137625 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 137626 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[0]
.sym 137627 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_I0[1]
.sym 137628 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 137629 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 137632 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[0]
.sym 137633 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 137636 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2_SB_LUT4_O_1_I0[1]
.sym 137637 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 137673 ctr[0]
.sym 137682 ctr[7]
.sym 137683 ctr[6]
.sym 137684 ctr[5]
.sym 137685 ctr[4]
.sym 137690 ctr[3]
.sym 137691 ctr[2]
.sym 137692 ctr[1]
.sym 137693 ctr[0]
.sym 137714 ctr[15]
.sym 137715 ctr[14]
.sym 137716 ctr[13]
.sym 137717 ctr[12]
.sym 137718 ctr[11]
.sym 137719 ctr[10]
.sym 137720 ctr[9]
.sym 137721 ctr[8]
.sym 138114 top_inst.sync.flipflops[0]
.sym 138219 pb[16]$SB_IO_IN
.sym 138220 pb[3]$SB_IO_IN
.sym 138221 pb[0]$SB_IO_IN
.sym 138230 pb[3]$SB_IO_IN
.sym 138231 pb[2]$SB_IO_IN
.sym 138232 pb[1]$SB_IO_IN
.sym 138233 pb[0]$SB_IO_IN
.sym 138246 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[0]
.sym 138247 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[1]
.sym 138248 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138249 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138250 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 138251 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 138252 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 138253 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 138256 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_130_I2[0]
.sym 138257 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 138258 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 138259 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[1]
.sym 138260 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[2]
.sym 138261 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2_SB_LUT4_I0_O[3]
.sym 138262 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2[0]
.sym 138263 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_130_I2[0]
.sym 138264 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138265 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138266 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 138267 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 138268 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 138269 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 138272 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_I0_O[0]
.sym 138273 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2_SB_LUT4_I0_O[1]
.sym 138276 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[1]
.sym 138277 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 138278 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[0]
.sym 138279 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[1]
.sym 138280 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138281 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138284 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_189_I2[0]
.sym 138285 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 138288 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[0]
.sym 138289 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 138292 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_161_I2[1]
.sym 138293 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 138296 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_44_I2[0]
.sym 138297 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 138300 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_76_I2[0]
.sym 138301 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 138302 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_189_I2[0]
.sym 138303 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[0]
.sym 138304 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138305 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138308 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_15_I2[0]
.sym 138309 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 138310 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 138311 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[1]
.sym 138312 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[2]
.sym 138313 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2_SB_LUT4_I0_O[3]
.sym 138320 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[1]
.sym 138321 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 138324 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[0]
.sym 138325 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 138326 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[0]
.sym 138327 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[1]
.sym 138328 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138329 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138330 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[0]
.sym 138331 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_160_I2[1]
.sym 138332 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138333 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138336 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[0]
.sym 138337 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 138340 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_75_I2[1]
.sym 138341 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 138344 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_I0_O[0]
.sym 138345 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2_SB_LUT4_I0_O[1]
.sym 138346 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 138347 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[1]
.sym 138348 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[2]
.sym 138349 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2_SB_LUT4_I0_O[3]
.sym 138350 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[0]
.sym 138351 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[1]
.sym 138352 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138353 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138356 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[0]
.sym 138357 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 138360 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_104_I2[0]
.sym 138361 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 138364 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2[0]
.sym 138365 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 138366 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_41_I2[0]
.sym 138367 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_104_I2[0]
.sym 138368 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138369 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138372 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_73_I2[1]
.sym 138373 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 138377 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 138378 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 138379 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[1]
.sym 138380 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[2]
.sym 138381 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O[3]
.sym 138385 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 138386 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[0]
.sym 138387 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[1]
.sym 138388 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138389 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138392 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_I0_O[0]
.sym 138393 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2_SB_LUT4_I0_O[1]
.sym 138396 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[1]
.sym 138397 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 138400 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_158_I2[0]
.sym 138401 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 138405 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 138408 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[1]
.sym 138409 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 138410 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[0]
.sym 138411 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[1]
.sym 138412 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138413 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138416 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2[0]
.sym 138417 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 138420 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_13_I2[0]
.sym 138421 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 138422 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_187_I2[0]
.sym 138423 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_13_I2[0]
.sym 138424 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138425 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138428 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_52_I2[0]
.sym 138429 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 138430 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_52_I2[0]
.sym 138431 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2[0]
.sym 138432 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138433 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138436 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_187_I2[0]
.sym 138437 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 138442 top_inst.core0.pc_val[6]
.sym 138446 top_inst.mem.memory.0.0_RADDR_1_SB_LUT4_O_I0[0]
.sym 138447 left[1]$SB_IO_OUT
.sym 138448 left[2]$SB_IO_OUT
.sym 138449 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 138450 top_inst.core0.pc_val[3]
.sym 138454 top_inst.core0.pc_val[8]
.sym 138458 top_inst.core0.pc_val[2]
.sym 138462 top_inst.core0.pc_val[4]
.sym 138466 top_inst.core0.pc_val[5]
.sym 138471 left[1]$SB_IO_OUT
.sym 138472 left[2]$SB_IO_OUT
.sym 138473 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 138492 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[0]
.sym 138493 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_I2_SB_LUT4_I1_O[1]
.sym 138502 top_inst.mem.memory.0.0_RADDR_5_SB_LUT4_O_I0[0]
.sym 138503 left[1]$SB_IO_OUT
.sym 138504 left[2]$SB_IO_OUT
.sym 138505 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 138512 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[1]
.sym 138513 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 138514 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[0]
.sym 138515 left[1]$SB_IO_OUT
.sym 138516 left[2]$SB_IO_OUT
.sym 138517 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 138518 top_inst.mem.memory.0.0_RADDR_3_SB_LUT4_O_I0[0]
.sym 138519 left[1]$SB_IO_OUT
.sym 138520 left[2]$SB_IO_OUT
.sym 138521 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 138526 top_inst.mem.memory.0.0_RADDR_4_SB_LUT4_O_I0[0]
.sym 138527 left[1]$SB_IO_OUT
.sym 138528 left[2]$SB_IO_OUT
.sym 138529 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 138532 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[1]
.sym 138533 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 138536 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[1]
.sym 138537 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 138538 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[0]
.sym 138539 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[1]
.sym 138540 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138541 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_32_I2[0]
.sym 138545 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 138548 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[0]
.sym 138549 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I2_SB_LUT4_I0_O[1]
.sym 138552 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_60_I2[0]
.sym 138553 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 138554 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_32_I2[0]
.sym 138555 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_60_I2[0]
.sym 138556 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138557 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138560 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[1]
.sym 138561 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 138564 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_177_I2[0]
.sym 138565 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 138566 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 138567 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2[1]
.sym 138568 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138569 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2[1]
.sym 138573 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 138577 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 138578 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 138579 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 138580 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138581 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[1]
.sym 138585 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 138588 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[0]
.sym 138589 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 138592 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_3_O_SB_LUT4_I2_6_I1_SB_LUT4_I0_O_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O_I0[0]
.sym 138593 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 138596 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 138597 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 138598 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2[0]
.sym 138599 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[0]
.sym 138600 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138601 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138604 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2[0]
.sym 138605 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 138608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_63_I2[0]
.sym 138609 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 138612 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[0]
.sym 138613 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 138616 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_36_I2[0]
.sym 138617 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 138618 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_185_I2[0]
.sym 138619 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[0]
.sym 138620 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138621 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138622 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_36_I2[0]
.sym 138623 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_63_I2[0]
.sym 138624 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138625 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138628 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_185_I2[0]
.sym 138629 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 138632 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[1]
.sym 138633 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 138636 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[0]
.sym 138637 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 138638 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2[0]
.sym 138639 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_93_I2[0]
.sym 138640 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138641 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138644 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_93_I2[0]
.sym 138645 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 138648 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2[0]
.sym 138649 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 138650 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_34_I2[0]
.sym 138651 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_61_I2[0]
.sym 138652 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138653 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138656 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_I0_O[0]
.sym 138657 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_40_I2_SB_LUT4_I0_O[1]
.sym 138660 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_61_I2[0]
.sym 138661 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 138664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[0]
.sym 138665 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 138666 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[0]
.sym 138667 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[1]
.sym 138668 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138669 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138676 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[1]
.sym 138677 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 138678 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[0]
.sym 138679 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_178_I2[1]
.sym 138680 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 138681 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 138682 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 138683 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[1]
.sym 138684 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[2]
.sym 138685 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O[3]
.sym 138688 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_I1_O[0]
.sym 138689 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_4_I2_SB_LUT4_I1_O[1]
.sym 138692 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_150_I2[0]
.sym 138693 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 138738 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[0]
.sym 138739 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[1]
.sym 138740 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[2]
.sym 138741 ctr_SB_DFFSR_Q_R_SB_LUT4_O_I0[3]
.sym 138781 hz100
.sym 139156 top_inst.sync.button_pressed_SB_LUT4_O_I2[0]
.sym 139157 top_inst.sync.button_pressed_SB_LUT4_O_I2[1]
.sym 139270 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 139271 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[1]
.sym 139272 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[2]
.sym 139273 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2_SB_LUT4_I0_O[3]
.sym 139276 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[1]
.sym 139277 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 139280 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[0]
.sym 139281 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 139282 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[0]
.sym 139283 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[1]
.sym 139284 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139285 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139290 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[0]
.sym 139291 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[1]
.sym 139292 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139293 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139296 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_165_I2[0]
.sym 139297 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 139300 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_81_I2[1]
.sym 139301 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 139302 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[0]
.sym 139303 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[1]
.sym 139304 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139305 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139312 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[0]
.sym 139313 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 139316 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_168_I2[1]
.sym 139317 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 139320 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[0]
.sym 139321 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139322 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[0]
.sym 139323 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[1]
.sym 139324 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139325 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139328 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_194_I2[1]
.sym 139329 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139332 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_I0_O[0]
.sym 139333 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2_SB_LUT4_I0_O[1]
.sym 139334 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2[0]
.sym 139335 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_167_I2[0]
.sym 139336 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139337 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139342 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[0]
.sym 139343 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[1]
.sym 139344 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139345 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139348 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_48_I2[0]
.sym 139349 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 139352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[1]
.sym 139353 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 139356 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_167_I2[0]
.sym 139357 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 139360 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2[0]
.sym 139361 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 139362 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 139363 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[1]
.sym 139364 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[2]
.sym 139365 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O[3]
.sym 139368 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_182_I2[0]
.sym 139369 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 139372 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_12_I2[0]
.sym 139373 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139380 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_I0_O[0]
.sym 139381 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2_SB_LUT4_I0_O[1]
.sym 139384 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2[0]
.sym 139385 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 139386 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_186_I2[0]
.sym 139387 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_12_I2[0]
.sym 139388 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139389 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139392 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_186_I2[0]
.sym 139393 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139394 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_50_I2[0]
.sym 139395 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_182_I2[0]
.sym 139396 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139397 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139402 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[0]
.sym 139403 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[1]
.sym 139404 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139405 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139408 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_115_I2[0]
.sym 139409 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 139410 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2[0]
.sym 139411 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_115_I2[0]
.sym 139412 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139413 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139416 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[0]
.sym 139417 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139420 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[1]
.sym 139421 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 139424 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_42_I2[0]
.sym 139425 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 139428 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_196_I2[1]
.sym 139429 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139432 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_156_I2[0]
.sym 139433 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 139438 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[0]
.sym 139439 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[1]
.sym 139440 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139441 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139442 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2[0]
.sym 139443 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_156_I2[0]
.sym 139444 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139445 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139448 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[1]
.sym 139449 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 139456 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_159_I2[0]
.sym 139457 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 139460 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2[0]
.sym 139461 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 139464 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[0]
.sym 139465 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139466 top_inst.mem.memory.0.0_RADDR_9_SB_LUT4_O_I0[0]
.sym 139467 left[1]$SB_IO_OUT
.sym 139468 left[2]$SB_IO_OUT
.sym 139469 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 139470 left[1]$SB_IO_OUT
.sym 139471 top_inst.mem.memory.0.0_RADDR_SB_LUT4_O_I1[1]
.sym 139472 left[2]$SB_IO_OUT
.sym 139473 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 139474 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_190_I2[0]
.sym 139475 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_16_I2[0]
.sym 139476 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139477 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139480 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_190_I2[0]
.sym 139481 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139482 top_inst.mem.memory.0.0_RADDR_6_SB_LUT4_O_I0[0]
.sym 139483 left[1]$SB_IO_OUT
.sym 139484 left[2]$SB_IO_OUT
.sym 139485 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 139486 top_inst.mem.memory.0.0_RADDR_2_SB_LUT4_O_I0[0]
.sym 139487 left[1]$SB_IO_OUT
.sym 139488 left[2]$SB_IO_OUT
.sym 139489 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 139490 top_inst.mem.memory.0.0_RADDR_8_SB_LUT4_O_I0[0]
.sym 139491 left[1]$SB_IO_OUT
.sym 139492 left[2]$SB_IO_OUT
.sym 139493 top_inst.core0.mem_ctrl.next_state_SB_DFFER_D_Q[3]
.sym 139496 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[1]
.sym 139497 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 139500 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[0]
.sym 139501 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 139502 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[0]
.sym 139503 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[1]
.sym 139504 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139505 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139506 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[0]
.sym 139507 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[1]
.sym 139508 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139509 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139512 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[1]
.sym 139513 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139516 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_179_I2[0]
.sym 139517 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139520 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[0]
.sym 139521 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139524 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_198_I2[1]
.sym 139525 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139528 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_35_I2[0]
.sym 139529 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 139532 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_I1_O[0]
.sym 139533 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I2_SB_LUT4_I1_O[1]
.sym 139534 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[0]
.sym 139535 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[1]
.sym 139536 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139537 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139540 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[1]
.sym 139541 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 139542 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 139543 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[1]
.sym 139544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[2]
.sym 139545 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2_SB_LUT4_I0_O[3]
.sym 139546 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_35_I2[0]
.sym 139547 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_62_I2[0]
.sym 139548 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139549 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139552 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_151_I2[0]
.sym 139553 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 139556 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_62_I2[0]
.sym 139557 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 139560 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[0]
.sym 139561 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 139562 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_38_I2[0]
.sym 139563 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_78_I2[0]
.sym 139564 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139565 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139568 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I1_O[0]
.sym 139569 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_LUT4_I1_O[1]
.sym 139572 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[1]
.sym 139573 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139576 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[0]
.sym 139577 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139578 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[0]
.sym 139579 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_183_I2[1]
.sym 139580 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139581 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_38_I2[0]
.sym 139585 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 139586 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[0]
.sym 139587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_95_I2[1]
.sym 139588 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139589 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139592 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0]
.sym 139593 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 139602 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 139603 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[1]
.sym 139604 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[2]
.sym 139605 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_92_I2_SB_LUT4_I0_O[3]
.sym 139608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[1]
.sym 139609 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 139610 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0]
.sym 139611 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[0]
.sym 139612 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139613 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139616 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[0]
.sym 139617 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 139624 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_I1_O[0]
.sym 139625 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_LUT4_I1_O[1]
.sym 139626 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[0]
.sym 139627 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[1]
.sym 139628 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139629 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139632 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[0]
.sym 139633 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139636 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_180_I2[1]
.sym 139637 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139642 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 139643 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[1]
.sym 139644 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[2]
.sym 139645 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2_SB_LUT4_I0_O[3]
.sym 139648 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[0]
.sym 139649 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 139650 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[0]
.sym 139651 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_152_I2[1]
.sym 139652 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139653 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139654 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_37_I2[0]
.sym 139655 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_67_I2[0]
.sym 139656 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139657 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139660 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[0]
.sym 139661 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[1]
.sym 139665 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139668 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_I1_O[0]
.sym 139669 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_LUT4_I1_O[1]
.sym 139672 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_37_I2[0]
.sym 139673 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 139676 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_67_I2[0]
.sym 139677 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 139680 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2[0]
.sym 139681 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 139682 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[0]
.sym 139683 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_181_I2[1]
.sym 139684 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139685 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139696 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[0]
.sym 139697 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 139698 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2[0]
.sym 139699 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_89_I2[0]
.sym 139700 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139701 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139702 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_184_I2[0]
.sym 139703 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[0]
.sym 139704 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 139705 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 139708 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_184_I2[0]
.sym 139709 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 139712 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_89_I2[0]
.sym 139713 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 139716 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_I0_O[0]
.sym 139717 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_39_I2_SB_LUT4_I0_O[1]
.sym 140274 pb[7]$SB_IO_IN
.sym 140275 pb[6]$SB_IO_IN
.sym 140276 pb[5]$SB_IO_IN
.sym 140277 pb[4]$SB_IO_IN
.sym 140282 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 140283 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 140284 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 140285 top_inst.sync.button_pressed_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 140298 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[0]
.sym 140299 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[1]
.sym 140300 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140301 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140302 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 140303 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 140304 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 140305 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 140308 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[0]
.sym 140309 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140310 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 140311 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 140312 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 140313 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 140318 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140319 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[1]
.sym 140320 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[2]
.sym 140321 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2_SB_LUT4_I0_O[3]
.sym 140324 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_169_I2[1]
.sym 140325 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 140332 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[0]
.sym 140333 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140334 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[0]
.sym 140335 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[1]
.sym 140336 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140337 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140340 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[0]
.sym 140341 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140344 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_166_I2[1]
.sym 140345 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 140348 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[1]
.sym 140349 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140354 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[0]
.sym 140355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_84_I2[1]
.sym 140356 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140357 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140358 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[0]
.sym 140359 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[1]
.sym 140360 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140361 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140362 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[0]
.sym 140363 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[1]
.sym 140364 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140365 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140368 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[0]
.sym 140369 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140372 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[1]
.sym 140373 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 140374 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140375 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[1]
.sym 140376 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[2]
.sym 140377 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2_SB_LUT4_I0_O[3]
.sym 140380 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_82_I2[1]
.sym 140381 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140384 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_197_I2[0]
.sym 140385 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 140388 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_I0_O[0]
.sym 140389 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2_SB_LUT4_I0_O[1]
.sym 140390 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2[0]
.sym 140391 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_193_I2[0]
.sym 140392 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140393 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140396 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_I0_O[0]
.sym 140397 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2_SB_LUT4_I0_O[1]
.sym 140398 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2[0]
.sym 140399 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_175_I2[0]
.sym 140400 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140401 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140404 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_175_I2[0]
.sym 140405 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 140408 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_193_I2[0]
.sym 140409 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 140416 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_49_I2[0]
.sym 140417 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 140420 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_51_I2[0]
.sym 140421 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 140424 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[0]
.sym 140425 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140426 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[0]
.sym 140427 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[1]
.sym 140428 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140429 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140432 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[0]
.sym 140433 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 140434 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140435 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[1]
.sym 140436 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[2]
.sym 140437 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2_SB_LUT4_I0_O[3]
.sym 140438 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[0]
.sym 140439 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[1]
.sym 140440 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140441 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140444 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[0]
.sym 140445 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140446 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[0]
.sym 140447 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_164_I2[1]
.sym 140448 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140449 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140452 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_195_I2[1]
.sym 140453 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 140456 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[1]
.sym 140457 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 140458 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[0]
.sym 140459 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[1]
.sym 140460 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140461 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140464 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[0]
.sym 140465 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 140472 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[1]
.sym 140473 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 140476 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_162_I2[0]
.sym 140477 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140478 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[0]
.sym 140479 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_192_I2[1]
.sym 140480 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140481 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140484 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_I0_O[0]
.sym 140485 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_47_I2_SB_LUT4_I0_O[1]
.sym 140488 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[1]
.sym 140489 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140490 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2[0]
.sym 140491 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_141_I2[0]
.sym 140492 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140493 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140494 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140495 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[1]
.sym 140496 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[2]
.sym 140497 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2_SB_LUT4_I0_O[3]
.sym 140500 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[0]
.sym 140501 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140504 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2[0]
.sym 140505 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 140508 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_141_I2[0]
.sym 140509 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 140512 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_I0_O[0]
.sym 140513 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_45_I2_SB_LUT4_I0_O[1]
.sym 140514 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[0]
.sym 140515 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_77_I2[1]
.sym 140516 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140517 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140518 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140519 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[1]
.sym 140520 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[2]
.sym 140521 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O[3]
.sym 140522 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[0]
.sym 140523 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[1]
.sym 140524 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140525 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140528 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2[0]
.sym 140529 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_6_O[2]
.sym 140530 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2[0]
.sym 140531 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_148_I2[0]
.sym 140532 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140533 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140536 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_I0_O[0]
.sym 140537 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_46_I2_SB_LUT4_I0_O[1]
.sym 140538 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[0]
.sym 140539 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[1]
.sym 140540 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140541 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140544 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_148_I2[0]
.sym 140545 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 140548 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_163_I2[0]
.sym 140549 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140552 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_191_I2[0]
.sym 140553 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_4_O[2]
.sym 140554 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[0]
.sym 140555 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[1]
.sym 140556 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140557 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140560 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2[0]
.sym 140561 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140564 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[0]
.sym 140565 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_5_O[2]
.sym 140566 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140567 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[1]
.sym 140568 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[2]
.sym 140569 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_85_I2_SB_LUT4_I0_O[3]
.sym 140570 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[0]
.sym 140571 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[1]
.sym 140572 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140573 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140576 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_170_I2[0]
.sym 140577 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140578 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_191_I2[0]
.sym 140579 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_18_I2[0]
.sym 140580 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140581 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[0]
.sym 140585 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140586 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[1]
.sym 140588 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[2]
.sym 140589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O[3]
.sym 140592 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[1]
.sym 140593 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 140602 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[0]
.sym 140603 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_154_I2[1]
.sym 140604 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140605 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_78_I2[0]
.sym 140609 right_SB_LUT4_O_I3_SB_LUT4_I3_2_O_SB_CARRY_I1_CO
.sym 140622 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[0]
.sym 140623 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[1]
.sym 140624 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140625 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140628 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[1]
.sym 140629 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140632 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[1]
.sym 140633 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140640 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[1]
.sym 140641 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140644 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2[0]
.sym 140645 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140646 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[0]
.sym 140647 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[1]
.sym 140648 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140649 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140652 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[0]
.sym 140653 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140656 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[1]
.sym 140657 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140658 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[0]
.sym 140659 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[1]
.sym 140660 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140661 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2[0]
.sym 140665 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140668 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[0]
.sym 140669 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 140672 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_96_I2[1]
.sym 140673 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140674 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[0]
.sym 140675 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_153_I2[1]
.sym 140676 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140677 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140680 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[0]
.sym 140681 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140682 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[0]
.sym 140683 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2[1]
.sym 140684 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140685 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140686 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[0]
.sym 140687 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[1]
.sym 140688 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140689 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140690 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140691 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[1]
.sym 140692 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[2]
.sym 140693 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_97_I2_SB_LUT4_I0_O[3]
.sym 140694 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140695 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[1]
.sym 140696 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[2]
.sym 140697 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_72_I2_SB_LUT4_I0_O[3]
.sym 140700 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[0]
.sym 140701 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140704 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[0]
.sym 140705 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_1_O[1]
.sym 140708 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_157_I2[1]
.sym 140709 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 140712 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[0]
.sym 140713 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_2_O[1]
.sym 140718 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[0]
.sym 140719 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[1]
.sym 140720 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140721 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140724 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[1]
.sym 140725 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_3_O[1]
.sym 140728 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2[1]
.sym 140729 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 140730 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[0]
.sym 140731 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_155_I2[1]
.sym 140732 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[2]
.sym 140733 right_SB_LUT4_O_I3_SB_LUT4_I3_4_O[3]
.sym 140738 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O[0]
.sym 140739 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[1]
.sym 140740 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[2]
.sym 140741 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_99_I2_SB_LUT4_I0_O[3]
.sym 141338 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 141339 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 141340 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 141341 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 141468 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_80_I2[1]
.sym 141469 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 141548 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2[1]
.sym 141549 right_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_I1_O[1]
.sym 141777 $PACKER_GND_NET
.sym 143354 pb[14]$SB_IO_IN
.sym 143355 pb[13]$SB_IO_IN
.sym 143356 pb[11]$SB_IO_IN
.sym 143357 pb[8]$SB_IO_IN
.sym 143394 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 143395 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 143396 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 143397 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 144378 pb[15]$SB_IO_IN
.sym 144379 pb[12]$SB_IO_IN
.sym 144380 pb[10]$SB_IO_IN
.sym 144381 pb[9]$SB_IO_IN
.sym 144390 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 144391 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 144392 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 144393 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 144398 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 144399 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 144400 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 144401 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 144414 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 144415 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 144416 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 144417 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_79_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 150550 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 150551 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 150552 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 150553 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 151015 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 151019 uart_inst.uart_tx_inst.prescale_reg[6]
.sym 151020 $PACKER_VCC_NET
.sym 151021 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 151023 uart_inst.uart_tx_inst.prescale_reg[7]
.sym 151024 $PACKER_VCC_NET
.sym 151025 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 151027 uart_inst.uart_tx_inst.prescale_reg[8]
.sym 151028 $PACKER_VCC_NET
.sym 151029 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 151031 uart_inst.uart_tx_inst.prescale_reg[9]
.sym 151032 $PACKER_VCC_NET
.sym 151033 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 151035 uart_inst.uart_tx_inst.prescale_reg[10]
.sym 151036 $PACKER_VCC_NET
.sym 151037 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 151039 uart_inst.uart_tx_inst.prescale_reg[11]
.sym 151040 $PACKER_VCC_NET
.sym 151041 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 151043 uart_inst.uart_tx_inst.prescale_reg[12]
.sym 151044 $PACKER_VCC_NET
.sym 151045 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 151047 uart_inst.uart_tx_inst.prescale_reg[13]
.sym 151048 $PACKER_VCC_NET
.sym 151049 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 151051 uart_inst.uart_tx_inst.prescale_reg[14]
.sym 151052 $PACKER_VCC_NET
.sym 151053 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 151055 uart_inst.uart_tx_inst.prescale_reg[15]
.sym 151056 $PACKER_VCC_NET
.sym 151057 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 151059 uart_inst.uart_tx_inst.prescale_reg[16]
.sym 151060 $PACKER_VCC_NET
.sym 151061 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 151063 uart_inst.uart_tx_inst.prescale_reg[17]
.sym 151064 $PACKER_VCC_NET
.sym 151065 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 151067 uart_inst.uart_tx_inst.prescale_reg[18]
.sym 151068 $PACKER_VCC_NET
.sym 151069 uart_inst.uart_tx_inst.prescale_reg_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 151080 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 151081 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 152007 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 152012 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152013 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 152016 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152017 uart_inst.uart_tx_inst.prescale_reg[2]
.sym 152020 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152021 uart_inst.uart_tx_inst.prescale_reg[3]
.sym 152024 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152025 uart_inst.uart_tx_inst.prescale_reg[4]
.sym 152028 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152029 uart_inst.uart_tx_inst.prescale_reg[5]
.sym 152032 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152033 uart_inst.uart_tx_inst.prescale_reg[6]
.sym 152036 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152037 uart_inst.uart_tx_inst.prescale_reg[7]
.sym 152040 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152041 uart_inst.uart_tx_inst.prescale_reg[8]
.sym 152044 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152045 uart_inst.uart_tx_inst.prescale_reg[9]
.sym 152048 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152049 uart_inst.uart_tx_inst.prescale_reg[10]
.sym 152052 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152053 uart_inst.uart_tx_inst.prescale_reg[11]
.sym 152056 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152057 uart_inst.uart_tx_inst.prescale_reg[12]
.sym 152060 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152061 uart_inst.uart_tx_inst.prescale_reg[13]
.sym 152064 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152065 uart_inst.uart_tx_inst.prescale_reg[14]
.sym 152068 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152069 uart_inst.uart_tx_inst.prescale_reg[15]
.sym 152072 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152073 uart_inst.uart_tx_inst.prescale_reg[16]
.sym 152076 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 152077 uart_inst.uart_tx_inst.prescale_reg[17]
.sym 152080 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 152081 uart_inst.uart_tx_inst.prescale_reg[18]
.sym 152083 $PACKER_VCC_NET
.sym 152085 $nextpnr_ICESTORM_LC_8$I3
.sym 152088 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S[0]
.sym 152089 $nextpnr_ICESTORM_LC_8$COUT
.sym 152101 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 152566 pb[19]$SB_IO_IN
.sym 152567 pb[18]$SB_IO_IN
.sym 152568 pb[17]$SB_IO_IN
.sym 152569 pb[16]$SB_IO_IN
.sym 152582 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 152583 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 152584 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152585 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 152586 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 152587 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 152588 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152589 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 152590 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 152591 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 152592 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152593 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 152594 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 152595 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 152596 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152597 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 152606 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 152607 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 152608 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152609 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 152610 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 152611 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 152612 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 152613 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_83_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 153031 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 153035 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 153036 $PACKER_VCC_NET
.sym 153039 uart_inst.uart_tx_inst.prescale_reg[2]
.sym 153040 $PACKER_VCC_NET
.sym 153041 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 153043 uart_inst.uart_tx_inst.prescale_reg[3]
.sym 153044 $PACKER_VCC_NET
.sym 153045 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 153047 uart_inst.uart_tx_inst.prescale_reg[4]
.sym 153048 $PACKER_VCC_NET
.sym 153049 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 153050 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 153051 uart_inst.uart_tx_inst.prescale_reg[5]
.sym 153052 $PACKER_VCC_NET
.sym 153053 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 153057 $nextpnr_ICESTORM_LC_5$I3
.sym 153061 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 153064 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[0]
.sym 153065 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_S_SB_LUT4_I2_O[1]
.sym 153067 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[0]
.sym 153068 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 153069 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 153071 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_2_D_SB_LUT4_O_I1[0]
.sym 153072 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 153073 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 153075 uart_inst.uart_tx_inst.prescale_reg[1]
.sym 153076 $PACKER_VCC_NET
.sym 153077 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 153083 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_3_D_SB_LUT4_O_I1[0]
.sym 153084 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 153085 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 153087 uart_inst.uart_tx_inst.prescale_reg[0]
.sym 153088 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 153089 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 153091 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I1[0]
.sym 153092 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 153093 uart_inst.uart_tx_inst.prescale_reg_SB_DFFE_Q_1_D_SB_LUT4_O_I1[2]
.sym 153095 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 153099 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 153100 $PACKER_VCC_NET
.sym 153103 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 153104 $PACKER_VCC_NET
.sym 153105 uart_inst.uart_tx_inst.bit_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 153107 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 153108 $PACKER_VCC_NET
.sym 153109 uart_inst.uart_tx_inst.bit_cnt_SB_DFFESS_Q_D_SB_LUT4_O_I3
.sym 153111 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 153112 $PACKER_VCC_NET
.sym 153113 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 153114 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 153115 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 153116 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 153117 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 153121 uart_inst.uart_tx_inst.bit_cnt[0]
.sym 153122 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 153123 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 153124 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 153125 Tx_SB_LUT4_O_I3_SB_DFFESS_Q_E_SB_LUT4_O_I3
.sym 153138 $PACKER_GND_NET
.sym 154086 uart_inst.uart_tx_inst.data_reg[7]
.sym 154090 uart_inst.uart_tx_inst.data_reg[6]
.sym 154094 uart_inst.uart_tx_inst.data_reg[5]
.sym 154102 uart_inst.uart_tx_inst.data_reg[2]
.sym 154106 uart_inst.uart_tx_inst.data_reg[4]
.sym 154110 uart_inst.uart_tx_inst.data_reg[3]
.sym 154126 uart_inst.uart_tx_inst.bit_cnt[3]
.sym 154127 uart_inst.uart_tx_inst.bit_cnt[2]
.sym 154128 uart_inst.uart_tx_inst.bit_cnt[1]
.sym 154129 uart_inst.uart_tx_inst.data_reg[0]
.sym 154150 uart_inst.uart_tx_inst.data_reg[1]
.sym 154154 uart_inst.uart_tx_inst.data_reg[8]
.sym 155337 Tx_SB_LUT4_O_I3
.sym 155658 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 155659 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 155660 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 155661 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 155670 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 155671 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 155672 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 155673 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 155674 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 155675 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 155676 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 155677 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 155682 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 155683 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 155684 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 155685 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_87_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 164281 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 164529 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 164894 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 164895 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 164896 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 164897 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 164942 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 164943 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 164944 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 164945 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165002 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165003 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165004 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165005 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165022 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165023 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165024 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165025 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165026 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165027 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165028 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165029 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_74_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165202 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165203 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165204 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165205 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165206 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165207 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165208 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165209 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165234 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165235 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165236 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165237 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165241 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165257 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165274 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165275 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165276 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165277 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165329 left[1]$SB_IO_OUT
.sym 165350 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165351 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165352 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165353 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165354 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165355 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165356 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165357 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165358 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165359 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165360 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165361 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_98_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165466 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165467 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165468 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165469 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165514 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165515 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165516 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165517 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165574 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165575 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165576 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165577 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165618 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165619 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165620 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165621 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165638 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165639 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165640 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165641 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165654 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165655 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165656 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165657 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
.sym 165662 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[0]
.sym 165663 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[1]
.sym 165664 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[2]
.sym 165665 top_inst.core0.reg_write_flipflop_SB_LUT4_I2_1_O_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_I1_O_SB_LUT4_O_2_I1_SB_LUT4_O_I0_SB_LUT4_I2_O_SB_LUT4_O_94_I2_SB_LUT4_I0_O_SB_LUT4_I1_O[3]
