## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2018.2
## Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
## 
## ==============================================================


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64'...
[Fri Aug 31 22:00:20 2018] Launched synth_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/runme.log
[Fri Aug 31 22:00:20 2018] Waiting for synth_1 to finish...

*** Running vivado
    with args -log kernel_seidel_2d_optimized.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source kernel_seidel_2d_optimized.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_seidel_2d_optimized.tcl -notrace
Command: synth_design -top kernel_seidel_2d_optimized -part xc7k160tfbg484-1 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22181 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1292.809 ; gain = 82.895 ; free physical = 2460 ; free virtual = 9609
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_optimized' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:33]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:263]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:266]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:269]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:271]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:273]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:275]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:277]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:279]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:281]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:283]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:287]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:291]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:295]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:300]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:304]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:312]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:317]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:319]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:325]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:328]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:333]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:337]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:339]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:342]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:344]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:347]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:349]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:351]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:354]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:356]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:359]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:362]
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:365]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:369]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:371]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:373]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:375]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:377]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:380]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:391]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:403]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:411]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:415]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:421]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:425]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:429]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:436]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:444]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:456]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:458]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:460]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:462]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:464]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:466]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:468]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:470]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:472]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:474]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:476]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:478]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:480]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:482]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:484]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:486]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:490]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:492]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:494]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:496]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:498]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:500]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:502]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:504]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
INFO: [Synth 8-3491] module 'int_57_div9' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:12' bound to instance 'grp_int_57_div9_fu_206' of component 'int_57_div9' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:622]
INFO: [Synth 8-638] synthesizing module 'int_57_div9' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:25]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:151]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:159]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:163]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:167]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:169]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:171]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:175]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:177]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:181]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:183]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:185]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:187]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:189]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:193]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:195]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:197]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:199]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:201]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:203]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:205]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:207]
INFO: [Common 17-14] Message 'Synth 8-5534' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3491] module 'lut_div9_chunk' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:12' bound to instance 'grp_lut_div9_chunk_fu_142' of component 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:359]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:27]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r0.vhd:77' bound to instance 'r0_U' of component 'lut_div9_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:157]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r0.vhd:90]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r0.vhd:12' bound to instance 'lut_div9_chunk_r0_rom_U' of component 'lut_div9_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r0.vhd:102]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r0_rom' (1#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r0' (2#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r0.vhd:90]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r1.vhd:73' bound to instance 'r1_U' of component 'lut_div9_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:169]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r1.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r1.vhd:12' bound to instance 'lut_div9_chunk_r1_rom_U' of component 'lut_div9_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r1.vhd:98]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r1_rom' (3#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r1' (4#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r1.vhd:86]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r2' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r2.vhd:71' bound to instance 'r2_U' of component 'lut_div9_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:181]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r2' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r2_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r2.vhd:12' bound to instance 'lut_div9_chunk_r2_rom_U' of component 'lut_div9_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r2.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r2_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r2.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r2_rom' (5#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r2.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r2' (6#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r2.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r3' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r3.vhd:71' bound to instance 'r3_U' of component 'lut_div9_chunk_r3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:193]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r3' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r3.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_r3_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r3.vhd:12' bound to instance 'lut_div9_chunk_r3_rom_U' of component 'lut_div9_chunk_r3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r3.vhd:96]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_r3_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r3.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r3_rom' (7#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r3.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_r3' (8#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_r3.vhd:84]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q0.vhd:70' bound to instance 'q0_U' of component 'lut_div9_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:205]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q0_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q0.vhd:12' bound to instance 'lut_div9_chunk_q0_rom_U' of component 'lut_div9_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q0.vhd:95]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q0_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q0.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q0_rom' (9#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q0.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q0' (10#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q0.vhd:83]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q1' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q1.vhd:69' bound to instance 'q1_U' of component 'lut_div9_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:217]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q1' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q1.vhd:82]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 64 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'lut_div9_chunk_q1_rom' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q1.vhd:12' bound to instance 'lut_div9_chunk_q1_rom_U' of component 'lut_div9_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q1.vhd:94]
INFO: [Synth 8-638] synthesizing module 'lut_div9_chunk_q1_rom' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q1.vhd:27]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 64 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q1_rom' (11#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q1.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk_q1' (12#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk_q1.vhd:82]
INFO: [Synth 8-256] done synthesizing module 'lut_div9_chunk' (13#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/lut_div9_chunk.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'int_57_div9' (14#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/int_57_div9.vhd:25]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_bkb' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:11' bound to instance 'kernel_seidel_2d_bkb_U10' of component 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:633]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_bkb' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 14 - type: integer 
	Parameter din0_WIDTH bound to: 64 - type: integer 
	Parameter din1_WIDTH bound to: 64 - type: integer 
	Parameter dout_WIDTH bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64/synth/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64.vhd:59' bound to instance 'kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u' of component 'kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:59]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64/synth/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: kintex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 64 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_B_WIDTH bound to: 64 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_C_WIDTH bound to: 64 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 53 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 12 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 64 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64/synth/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64.vhd:204]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64' (40#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.srcs/sources_1/ip/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64/synth/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64.vhd:72]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_bkb' (41#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_bkb.vhd:29]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_cud' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_cud.vhd:13' bound to instance 'kernel_seidel_2d_cud_U11' of component 'kernel_seidel_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:648]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_cud' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_cud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 52 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 52 - type: integer 
	Parameter OP bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_cud' (42#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_cud.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter din0_WIDTH bound to: 57 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 57 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_dEe' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:13' bound to instance 'kernel_seidel_2d_dEe_U12' of component 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:664]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_dEe' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 57 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 57 - type: integer 
	Parameter OP bound to: 0 - type: integer 
	Parameter NUM_STAGE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_dEe' (43#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_dEe.vhd:31]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_eOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:52' bound to instance 'kernel_seidel_2d_eOg_U13' of component 'kernel_seidel_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:680]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_eOg_DSP48_0' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:6' bound to instance 'kernel_seidel_2d_eOg_DSP48_0_U' of component 'kernel_seidel_2d_eOg_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:82]
INFO: [Synth 8-638] synthesizing module 'kernel_seidel_2d_eOg_DSP48_0' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_eOg_DSP48_0' (44#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_eOg' (45#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:68]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_eOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:52' bound to instance 'kernel_seidel_2d_eOg_U14' of component 'kernel_seidel_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:695]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 4 - type: integer 
	Parameter din0_WIDTH bound to: 10 - type: integer 
	Parameter din1_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'kernel_seidel_2d_eOg' declared at '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:52' bound to instance 'kernel_seidel_2d_eOg_U15' of component 'kernel_seidel_2d_eOg' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:710]
INFO: [Synth 8-256] done synthesizing module 'kernel_seidel_2d_optimized' (46#1) [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:33]
WARNING: [Synth 8-3331] design kernel_seidel_2d_eOg_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[56]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[55]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[54]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[53]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[52]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[30]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[29]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[28]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[27]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[26]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[25]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[24]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[23]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[22]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[21]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[20]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[19]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[18]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[17]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[16]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[15]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[14]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[13]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[12]
WARNING: [Synth 8-3331] design kernel_seidel_2d_dEe has unconnected port din1[11]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[51]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[50]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[49]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[48]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[47]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[46]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[45]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[44]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[43]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[42]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[41]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[40]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[39]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[38]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[37]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[36]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[35]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[34]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[33]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[32]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[31]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[30]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[29]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[28]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[27]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[26]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[25]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[24]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[23]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[22]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[21]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[20]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[19]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[18]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[17]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[16]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[15]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[14]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[13]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[12]
WARNING: [Synth 8-3331] design kernel_seidel_2d_cud has unconnected port din1[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized99 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized11 has unconnected port SCLR
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 1403.434 ; gain = 193.520 ; free physical = 2430 ; free virtual = 9581
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1403.434 ; gain = 193.520 ; free physical = 2458 ; free virtual = 9609
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:16 . Memory (MB): peak = 1403.434 ; gain = 193.520 ; free physical = 2458 ; free virtual = 9609
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 396 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.xdc]
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  FDE => FDRE: 33 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1719.918 ; gain = 0.000 ; free physical = 2144 ; free virtual = 9294
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1719.918 ; gain = 510.004 ; free physical = 2263 ; free virtual = 9414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1719.918 ; gain = 510.004 ; free physical = 2263 ; free virtual = 9414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 1719.918 ; gain = 510.004 ; free physical = 2265 ; free virtual = 9416
---------------------------------------------------------------------------------
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "mem". This will be implemented in logic
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:37]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_239_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_418_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_520_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_447_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond2_fu_239_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "icmp_fu_418_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_520_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_447_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "shift_V_i_cast_cast_fu_440_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "xf_V_7_fu_548_p3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:43 . Memory (MB): peak = 1719.918 ; gain = 510.004 ; free physical = 2261 ; free virtual = 9413
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized14) to 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized14) to 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_DEL' (delay__parameterized8) to 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/NORMALIZE_RND1_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5542] Attribute ram_style/rom_style = distributed specified for ROM  "p_0_out". This will be implemented in logic
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "LZE/enc_chunk" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "lrg_almost_over" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'kernel_seidel_2d_eOg_U14/kernel_seidel_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:37]
INFO: [Synth 8-4471] merging register 'kernel_seidel_2d_eOg_U15/kernel_seidel_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' into 'kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/b_reg_reg[10:0]' [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U14/kernel_seidel_2d_eOg_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U15/kernel_seidel_2d_eOg_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:37]
INFO: [Synth 8-5546] ROM "exitcond_fu_279_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond1_fu_251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_2_i_fu_520_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "icmp3_fu_434_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_3_i_fu_447_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U14/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U15/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_tmp_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U14/kernel_seidel_2d_eOg_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element tmp_reg_645_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.vhd:821]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/b_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:37]
WARNING: [Synth 8-6014] Unused sequential element kernel_seidel_2d_eOg_U15/kernel_seidel_2d_eOg_DSP48_0_U/a_reg_reg was removed.  [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_eOg.vhd:36]
INFO: [Synth 8-3886] merging instance 'shift_V_reg_875_reg[0]' (FDE) to 'shift_V_1_reg_880_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_dEe_U12/dout_array_reg[0][56] )
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_reg[0][1]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_reg[0][0]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_dEe_U12/dout_array_reg[0][54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_dEe_U12/dout_array_reg[0][55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_dEe_U12/dout_array_reg[0][52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_dEe_U12/dout_array_reg[0][53] )
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][50]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][50]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][51]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][51]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][48]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][48]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][49]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][49]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][46]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][46]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][47]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][47]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][44]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][44]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][45]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][45]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][42]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][42]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][43]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][43]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][40]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][40]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][41]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][41]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][38]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][38]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][39]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][39]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][36]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][36]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][37]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][37]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][34]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][34]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][35]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][35]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][32]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][32]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][33]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][33]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][30]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][30]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][31]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][28]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][28]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][29]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][29]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][26]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][26]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][27]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][24]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][24]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][25]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][25]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][22]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][22]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][23]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][23]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][20]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][20]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][21]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][21]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][18]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][18]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][19]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][19]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][16]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][16]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][17]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][17]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][14]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][14]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][15]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][15]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][12]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][13]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][13]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][10]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][11]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][11]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][8]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][9]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][6]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][7]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][4]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][5]' (FDRE) to 'kernel_seidel_2d_cud_U11/dout_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_reg[0][2]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][7]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][7]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][6]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][6]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][9]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][9]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][8]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][8]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][10]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][10]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_reg[0][3]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][5]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][5]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][4]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][4]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][3]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][3]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][2]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][2]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][1]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/din1_cast_array_reg[0][0]' (FDRE) to 'kernel_seidel_2d_dEe_U12/din1_cast_array_reg[0][0]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][7]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][7]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][6]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][6]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][9]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][9]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][8]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][8]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][5]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][5]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][4]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][4]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][3]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][3]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][2]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][2]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][1]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][0]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].din1_cast_array_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][7]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][7]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][6]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][6]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][5]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][5]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][4]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][4]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][3]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][3]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][2]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][2]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][1]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][0]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[2].din1_cast_array_reg[2][0]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][5]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][5]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][4]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][4]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][3]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][3]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][2]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][2]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][1]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][0]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[3].din1_cast_array_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][3]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[4].din1_cast_array_reg[4][3]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][2]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[4].din1_cast_array_reg[4][2]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][1]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[4].din1_cast_array_reg[4][1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][0]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[4].din1_cast_array_reg[4][0]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][1]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[5].din1_cast_array_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][0]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[5].din1_cast_array_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'shift_V_i_cast_cast_reg_854_reg[0]' (FDE) to 'shift_V_i_cast_cast_reg_854_reg[1]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\kernel_seidel_2d_bkb_U10/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/q_chunk_V_1_reg_654_reg[1]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/q_chunk_V_1_reg_654_reg[0]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/q_chunk_V_reg_649_reg[1]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/q_chunk_V_reg_649_reg[0]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/tmp_26_reg_644_reg[0]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/ap_return_preg_reg[56]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/ap_return_preg_reg[55]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/ap_return_preg_reg[54]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/ap_return_preg_reg[53]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (grp_int_57_div9_fu_206/ap_return_preg_reg[52]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/ce_r_reg) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[63]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[62]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[61]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[60]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[59]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[58]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[57]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[56]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[55]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[54]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[53]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[52]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[51]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[50]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[49]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[48]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[47]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[46]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[45]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[44]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[43]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[42]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[41]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[40]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[39]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[38]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[37]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[36]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[35]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[34]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[33]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[32]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[31]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[30]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[29]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[28]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[27]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[26]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[25]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[24]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[23]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[22]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[21]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[20]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[19]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[18]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[17]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[16]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[15]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[14]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[13]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[12]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[11]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[10]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[9]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[8]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[7]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[6]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[5]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[4]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[3]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[2]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[1]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_bkb_U10/dout_r_reg[0]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[1].din1_cast_array_reg[1][10]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][10]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][9]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[2].din1_cast_array_reg[2][8]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][10]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][9]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][8]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][7]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[3].din1_cast_array_reg[3][6]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][10]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][9]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][8]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][7]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][6]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][5]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[4].din1_cast_array_reg[4][4]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][10]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][9]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][8]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][7]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][6]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][5]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][4]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][3]) is unused and will be removed from module kernel_seidel_2d_optimized.
WARNING: [Synth 8-3332] Sequential element (kernel_seidel_2d_cud_U11/dout_array_loop[5].din1_cast_array_reg[5][2]) is unused and will be removed from module kernel_seidel_2d_optimized.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[55]' (FDE) to 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_Z_D/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]' (FDE) to 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/ALIGN_BLK/ALIGN_SHIFT/ALIGN_SHIFT/MUX_LOOP[1].SKEW_DIST_DEL.DEL_DIST/i_pipe/opt_has_pipe.first_q_reg[1]'
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/NORMAL_NORM_DIST.ADD_MANT_DELAY/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ADD_MANT_DELAY_2/i_pipe/opt_has_pipe.first_q_reg[54]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/NORM/ROUND/EXP_INC_DELAY/i_pipe/opt_has_pipe.first_q_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\kernel_seidel_2d_bkb_U10/kernel_seidel_2d_optimized_ap_dadd_12_no_dsp_64_u /U0/i_synth/\ADDSUB_OP.ADDSUB/SPEED_OP.LOGIC.OP/EXP/DEC_STATE_PRE_OP_DELAY/i_pipe/opt_has_pipe.first_q_reg[7] )
INFO: [Synth 8-3886] merging instance 'kernel_seidel_2d_cud_U11/dout_array_loop[1].dout_array_reg[1][1]' (FDRE) to 'kernel_seidel_2d_dEe_U12/dout_array_loop[1].dout_array_reg[1][1]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:50 . Memory (MB): peak = 1719.918 ; gain = 510.004 ; free physical = 2228 ; free virtual = 9386
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:59 . Memory (MB): peak = 1719.918 ; gain = 510.004 ; free physical = 2079 ; free virtual = 9237
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:01:00 . Memory (MB): peak = 1738.941 ; gain = 529.027 ; free physical = 2071 ; free virtual = 9228
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:01:02 . Memory (MB): peak = 1746.949 ; gain = 537.035 ; free physical = 2073 ; free virtual = 9231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 1746.949 ; gain = 537.035 ; free physical = 2073 ; free virtual = 9231
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 1746.949 ; gain = 537.035 ; free physical = 2073 ; free virtual = 9231
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 1746.949 ; gain = 537.035 ; free physical = 2073 ; free virtual = 9231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 1746.949 ; gain = 537.035 ; free physical = 2073 ; free virtual = 9231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 1746.949 ; gain = 537.035 ; free physical = 2073 ; free virtual = 9231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 1746.949 ; gain = 537.035 ; free physical = 2073 ; free virtual = 9231
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |CARRY4    |    79|
|2     |DSP48E1   |     2|
|3     |DSP48E1_1 |     1|
|4     |LUT1      |    23|
|5     |LUT2      |   259|
|6     |LUT3      |   433|
|7     |LUT4      |   250|
|8     |LUT5      |   352|
|9     |LUT6      |   794|
|10    |MUXCY     |   217|
|11    |MUXF7     |    12|
|12    |MUXF8     |     5|
|13    |SRL16E    |    52|
|14    |XORCY     |   121|
|15    |FDE       |    33|
|16    |FDRE      |  2927|
|17    |FDSE      |    16|
+------+----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:39 ; elapsed = 00:01:03 . Memory (MB): peak = 1746.949 ; gain = 537.035 ; free physical = 2073 ; free virtual = 9231
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 431 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:42 . Memory (MB): peak = 1746.949 ; gain = 220.551 ; free physical = 2150 ; free virtual = 9307
Synthesis Optimization Complete : Time (s): cpu = 00:00:40 ; elapsed = 00:01:04 . Memory (MB): peak = 1746.957 ; gain = 537.035 ; free physical = 2150 ; free virtual = 9307
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 470 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 92 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 59 instances
  FDE => FDRE: 33 instances

INFO: [Common 17-83] Releasing license: Synthesis
413 Infos, 222 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:42 ; elapsed = 00:01:05 . Memory (MB): peak = 1746.957 ; gain = 548.602 ; free physical = 2152 ; free virtual = 9310
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/synth_1/kernel_seidel_2d_optimized.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file kernel_seidel_2d_optimized_utilization_synth.rpt -pb kernel_seidel_2d_optimized_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.16 . Memory (MB): peak = 1770.961 ; gain = 0.000 ; free physical = 2149 ; free virtual = 9308
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:01:36 2018...
[Fri Aug 31 22:01:36 2018] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:52 ; elapsed = 00:01:16 . Memory (MB): peak = 1271.867 ; gain = 0.000 ; free physical = 2775 ; free virtual = 9927
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.xdc]
Finished Parsing XDC File [/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/kernel_seidel_2d_optimized.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:21 . Memory (MB): peak = 1568.191 ; gain = 296.324 ; free physical = 2493 ; free virtual = 9645
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1568.191 ; gain = 0.000 ; free physical = 2490 ; free virtual = 9642
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:12 ; elapsed = 00:00:23 . Memory (MB): peak = 2041.773 ; gain = 473.582 ; free physical = 2067 ; free virtual = 9223
INFO: [Timing 38-480] Writing timing data to binary archive.
[Fri Aug 31 22:02:22 2018] Launched impl_1...
Run output will be captured here: /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/runme.log
[Fri Aug 31 22:02:22 2018] Waiting for impl_1 to finish...

*** Running vivado
    with args -log kernel_seidel_2d_optimized.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source kernel_seidel_2d_optimized.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source kernel_seidel_2d_optimized.tcl -notrace
Command: open_checkpoint /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_optimized.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1183.344 ; gain = 0.000 ; free physical = 1909 ; free virtual = 9067
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1934.953 ; gain = 751.609 ; free physical = 1181 ; free virtual = 8335
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1978.969 ; gain = 44.016 ; free physical = 1175 ; free virtual = 8329

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1103bf034

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1175 ; free virtual = 8329

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b980ee79

Time (s): cpu = 00:00:00.41 ; elapsed = 00:00:00.27 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b46a5018

Time (s): cpu = 00:00:00.48 ; elapsed = 00:00:00.35 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fd13655f

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.43 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 18 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: fd13655f

Time (s): cpu = 00:00:00.58 ; elapsed = 00:00:00.46 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8356
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 17233157c

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.60 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 17233157c

Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:00.64 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355
Ending Logic Optimization Task | Checksum: 17233157c

Time (s): cpu = 00:00:00.80 ; elapsed = 00:00:00.68 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 17233157c

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 17233157c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1978.969 ; gain = 0.000 ; free physical = 1202 ; free virtual = 8355
INFO: [Common 17-83] Releasing license: Implementation
26 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_optimized_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_seidel_2d_optimized_drc_opted.rpt -pb kernel_seidel_2d_optimized_drc_opted.pb -rpx kernel_seidel_2d_optimized_drc_opted.rpx
Command: report_drc -file kernel_seidel_2d_optimized_drc_opted.rpt -pb kernel_seidel_2d_optimized_drc_opted.pb -rpx kernel_seidel_2d_optimized_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_optimized_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2025.594 ; gain = 0.000 ; free physical = 1165 ; free virtual = 8319
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fad9bfdd

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2025.594 ; gain = 0.000 ; free physical = 1165 ; free virtual = 8319
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2025.594 ; gain = 0.000 ; free physical = 1165 ; free virtual = 8319

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2ac5876

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.92 . Memory (MB): peak = 2025.594 ; gain = 0.000 ; free physical = 1159 ; free virtual = 8313

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 184c759d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2028.234 ; gain = 2.641 ; free physical = 1150 ; free virtual = 8305

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 184c759d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2028.234 ; gain = 2.641 ; free physical = 1150 ; free virtual = 8305
Phase 1 Placer Initialization | Checksum: 184c759d8

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2028.234 ; gain = 2.641 ; free physical = 1150 ; free virtual = 8305

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: f62799d0

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2052.246 ; gain = 26.652 ; free physical = 1145 ; free virtual = 8300

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1128 ; free virtual = 8284

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 18df1cc00

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1128 ; free virtual = 8284
Phase 2 Global Placement | Checksum: 1e97b2e3c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1130 ; free virtual = 8285

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1e97b2e3c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1130 ; free virtual = 8285

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1f6ba9dba

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1126 ; free virtual = 8281

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bf184370

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1126 ; free virtual = 8281

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13b13e03d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1126 ; free virtual = 8281

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 13b13e03d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1126 ; free virtual = 8281

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 172c6f7a6

Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1125 ; free virtual = 8281

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 145f1a767

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1120 ; free virtual = 8276

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 169369b1d

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1120 ; free virtual = 8276

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 1b6f0ae07

Time (s): cpu = 00:00:15 ; elapsed = 00:00:07 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1120 ; free virtual = 8276

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1e5b7436c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1120 ; free virtual = 8275
Phase 3 Detail Placement | Checksum: 1e5b7436c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1120 ; free virtual = 8275

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2518036de

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 2518036de

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1120 ; free virtual = 8276
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.119. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1506d407e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1117 ; free virtual = 8272
Phase 4.1 Post Commit Optimization | Checksum: 1506d407e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1117 ; free virtual = 8272

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1506d407e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1119 ; free virtual = 8274

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1506d407e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1119 ; free virtual = 8274

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 14eac571b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1119 ; free virtual = 8274
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 14eac571b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1119 ; free virtual = 8274
Ending Placer Task | Checksum: 12f983639

Time (s): cpu = 00:00:27 ; elapsed = 00:00:18 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1138 ; free virtual = 8294
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:19 . Memory (MB): peak = 2063.250 ; gain = 37.656 ; free physical = 1138 ; free virtual = 8294
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1130 ; free virtual = 8292
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_optimized_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file kernel_seidel_2d_optimized_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.15 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1121 ; free virtual = 8278
INFO: [runtcl-4] Executing : report_utilization -file kernel_seidel_2d_optimized_utilization_placed.rpt -pb kernel_seidel_2d_optimized_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1132 ; free virtual = 8289
INFO: [runtcl-4] Executing : report_control_sets -verbose -file kernel_seidel_2d_optimized_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1132 ; free virtual = 8289
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1133 ; free virtual = 8291

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.119 | TNS=-0.344 |
Phase 1 Physical Synthesis Initialization | Checksum: 9e701b84

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1127 ; free virtual = 8284
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.119 | TNS=-0.344 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 3 candidate nets for fanout optimization.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/ap_NS_fsm[1] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net reg_227[63]_i_1_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net reg_2340 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1127 ; free virtual = 8284
Phase 2 Fanout Optimization | Checksum: 9e701b84

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1127 ; free virtual = 8284

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 24 candidate nets for placement-based optimization.
INFO: [Physopt 32-663] Processed net grp_int_57_div9_fu_206/ap_CS_fsm_state48.  Re-placed instance grp_int_57_div9_fu_206/ap_CS_fsm_reg[47]
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/sel[0].  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_1
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_8.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_33
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_17
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/g0_b0__1
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/r2_q0.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r2_U/lut_div9_chunk_r2_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/ap_CS_fsm_state44.  Did not re-place instance grp_int_57_div9_fu_206/ap_CS_fsm_reg[43]
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/d_chunk_V_13_reg_564[0].  Did not re-place instance grp_int_57_div9_fu_206/d_chunk_V_13_reg_564_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_20_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_20
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_37_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_37
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_8_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_8
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0].  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_2
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_24_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_24
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/g0_b0__0
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/r1_q0.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r1_U/lut_div9_chunk_r1_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/p_0_out.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/g0_b0
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r0_U/lut_div9_chunk_r0_rom_U/q0_reg[0]
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/g0_b0__2
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/r3_q0.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/r3_U/lut_div9_chunk_r3_rom_U/q0_reg[0]
INFO: [Physopt 32-663] Processed net grp_int_57_div9_fu_206/ap_CS_fsm_state8.  Re-placed instance grp_int_57_div9_fu_206/ap_CS_fsm_reg[7]
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_6.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_13
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_21_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_21
INFO: [Physopt 32-663] Processed net grp_int_57_div9_fu_206/ap_CS_fsm_state4.  Re-placed instance grp_int_57_div9_fu_206/ap_CS_fsm_reg[3]
INFO: [Physopt 32-662] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_39_n_2.  Did not re-place instance grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/g0_b0_i_39
INFO: [Physopt 32-661] Optimized 3 nets.  Re-placed 3 instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 3 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 3 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-0.219 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1127 ; free virtual = 8284
Phase 3 Placement Based Optimization | Checksum: b1c56766

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2063.250 ; gain = 0.000 ; free physical = 1127 ; free virtual = 8284

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-77] Pass 1. Identified 3 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_15_n_2. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_4. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_3. Rewiring did not optimize the net.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 4 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.402 ; gain = 0.000 ; free physical = 1124 ; free virtual = 8282
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2076.402 ; gain = 0.000 ; free physical = 1124 ; free virtual = 8282
Phase 4 Rewire | Checksum: 12a399529

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1124 ; free virtual = 8282

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-46] Identified 88 candidate nets for critical-cell optimization.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q0_U/lut_div9_chunk_q0_rom_U/sel[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/ap_CS_fsm_state44 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_8 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_int_57_div9_fu_206/ap_CS_fsm_state48. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_0[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state8 was not replicated.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_15_n_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_1 was not replicated.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[0] was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_2 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-601] Processed net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_4. Net driver grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_30 was replaced.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state32 was not replicated.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/ap_CS_fsm_state4 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_3 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-81] Processed net grp_int_57_div9_fu_206/ap_CS_fsm_state26. Replicated 1 times.
INFO: [Physopt 32-81] Processed net grp_int_57_div9_fu_206/ap_CS_fsm_state30. Replicated 1 times.
INFO: [Physopt 32-572] Net grp_int_57_div9_fu_206/ap_CS_fsm_state6 was not replicated.
Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets <list of net objects>.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state36 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[1] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_2_[34] was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_7 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state50 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state46 was not replicated.
INFO: [Physopt 32-571] Net A_ce0_INST_0_i_2_n_2 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state12 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/g0_b0_i_12_n_2 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state56 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state42 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/q0_reg[0]_5 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state14 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_2_[132] was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state34 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state52 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state22 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state55 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_2_[89] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_2_[17] was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/p_Repl2_1_reg_944_reg[0] was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state10 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/ap_CS_fsm[138]_i_2_n_2 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/grp_lut_div9_chunk_fu_142_ap_ready was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state38 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state54 was not replicated.
INFO: [Physopt 32-571] Net t_reg_171 was not replicated.
INFO: [Physopt 32-571] Net kernel_seidel_2d_eOg_U13/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_reg_2 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state16 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state58 was not replicated.
INFO: [Physopt 32-571] Net i_reg_182[4] was not replicated.
INFO: [Physopt 32-571] Net kernel_seidel_2d_eOg_U15/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_reg_0[7] was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/E[0] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state27 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_2_[128] was not replicated.
INFO: [Physopt 32-571] Net A_ce1_INST_0_i_2_n_2 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state67 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state83 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state28 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state18 was not replicated.
INFO: [Physopt 32-571] Net i_reg_182[2] was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state27 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state108 was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_reg_n_2_[133] was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state24 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state40 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_reg_n_2_[0] was not replicated.
INFO: [Physopt 32-571] Net ap_CS_fsm_state8 was not replicated.
INFO: [Physopt 32-571] Net i_reg_182[1] was not replicated.
INFO: [Physopt 32-571] Net kernel_seidel_2d_eOg_U15/kernel_seidel_2d_eOg_DSP48_0_U/p_reg_reg_1 was not replicated.
INFO: [Physopt 32-571] Net i_reg_182[0] was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/grp_lut_div9_chunk_fu_142/q1_U/lut_div9_chunk_q1_rom_U/r_in_V[2] was not replicated.
INFO: [Physopt 32-571] Net A_ce1_INST_0_i_1_n_2 was not replicated.
INFO: [Physopt 32-571] Net grp_int_57_div9_fu_206/ap_CS_fsm_state9 was not replicated.
INFO: [Physopt 32-232] Optimized 4 nets. Created 3 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 3 new cells, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.094 | TNS=-0.219 |
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2076.402 ; gain = 0.000 ; free physical = 1125 ; free virtual = 8282
Phase 5 Critical Cell Optimization | Checksum: b35a611d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1125 ; free virtual = 8282

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 6 DSP Register Optimization | Checksum: b35a611d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1125 ; free virtual = 8282

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 7 BRAM Register Optimization | Checksum: b35a611d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1125 ; free virtual = 8282

Phase 8 URAM Register Optimization
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 8 URAM Register Optimization | Checksum: b35a611d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1125 ; free virtual = 8282

Phase 9 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 9 Shift Register Optimization | Checksum: b35a611d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1125 ; free virtual = 8282

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 17 candidate nets for critical-pin optimization.
INFO: [Physopt 32-608] Optimized 4 nets.  Swapped 101 pins.
INFO: [Physopt 32-775] End 1 Pass. Optimized 4 nets or cells. Created 0 new cell, deleted 0 existing cell and moved 101 existing cells
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.032 | TNS=-0.113 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2076.402 ; gain = 0.000 ; free physical = 1125 ; free virtual = 8282
Phase 10 Critical Pin Optimization | Checksum: b35a611d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1125 ; free virtual = 8282

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: b35a611d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1125 ; free virtual = 8282

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: b35a611d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1125 ; free virtual = 8282
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2076.402 ; gain = 0.000 ; free physical = 1125 ; free virtual = 8283
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.032 | TNS=-0.113 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Placement Based    |          0.025  |          0.125  |            0  |              0  |                     3  |           0  |           1  |  00:00:01  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            3  |              0  |                     4  |           0  |           1  |  00:00:01  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Pin       |          0.062  |          0.106  |            0  |              0  |                     4  |           0  |           1  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.087  |          0.231  |            3  |              0  |                    11  |           0  |          11  |  00:00:02  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 6a838843

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2076.402 ; gain = 13.152 ; free physical = 1124 ; free virtual = 8281
INFO: [Common 17-83] Releasing license: Implementation
193 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2076.402 ; gain = 0.000 ; free physical = 1140 ; free virtual = 8304
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_optimized_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 438a5e19 ConstDB: 0 ShapeSum: 26c90759 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "ap_rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_start" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_start". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q0[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q0[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_q1[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_q1[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1099686e4

Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.230 ; gain = 179.828 ; free physical = 908 ; free virtual = 8070
Post Restoration Checksum: NetGraph: 15ab23cd NumContArr: f3eb6317 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1099686e4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:16 . Memory (MB): peak = 2256.230 ; gain = 179.828 ; free physical = 909 ; free virtual = 8071

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1099686e4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.230 ; gain = 194.828 ; free physical = 891 ; free virtual = 8053

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1099686e4

Time (s): cpu = 00:00:26 ; elapsed = 00:00:17 . Memory (MB): peak = 2271.230 ; gain = 194.828 ; free physical = 891 ; free virtual = 8053
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 157702762

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2282.051 ; gain = 205.648 ; free physical = 888 ; free virtual = 8050
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.012  | TNS=0.000  | WHS=0.044  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1a8a58d87

Time (s): cpu = 00:00:28 ; elapsed = 00:00:17 . Memory (MB): peak = 2282.051 ; gain = 205.648 ; free physical = 885 ; free virtual = 8047

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13438b15d

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 880 ; free virtual = 8042

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 604
 Number of Nodes with overlaps = 157
 Number of Nodes with overlaps = 45
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.458 | TNS=-2.023 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13f917cc3

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 878 ; free virtual = 8040

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 93
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.567 | TNS=-2.034 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 172eab3e7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039
Phase 4 Rip-up And Reroute | Checksum: 172eab3e7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 172eab3e7

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 878 ; free virtual = 8040
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.458 | TNS=-2.023 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1acd3e97d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1acd3e97d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039
Phase 5 Delay and Skew Optimization | Checksum: 1acd3e97d

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 107a967b4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.458 | TNS=-1.962 | WHS=0.067  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 107a967b4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039
Phase 6 Post Hold Fix | Checksum: 107a967b4

Time (s): cpu = 00:00:44 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.324089 %
  Global Horizontal Routing Utilization  = 0.404859 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 45.9459%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 47.7477%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 55.8824%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19b91cf67

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19b91cf67

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 876 ; free virtual = 8038

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1a662ab3f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 876 ; free virtual = 8038

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.458 | TNS=-1.962 | WHS=0.067  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1a662ab3f

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 877 ; free virtual = 8039
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:45 ; elapsed = 00:00:23 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 898 ; free virtual = 8060

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
212 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:48 ; elapsed = 00:00:25 . Memory (MB): peak = 2283.051 ; gain = 206.648 ; free physical = 898 ; free virtual = 8060
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2283.051 ; gain = 0.000 ; free physical = 890 ; free virtual = 8059
INFO: [Common 17-1381] The checkpoint '/home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_optimized_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file kernel_seidel_2d_optimized_drc_routed.rpt -pb kernel_seidel_2d_optimized_drc_routed.pb -rpx kernel_seidel_2d_optimized_drc_routed.rpx
Command: report_drc -file kernel_seidel_2d_optimized_drc_routed.rpt -pb kernel_seidel_2d_optimized_drc_routed.pb -rpx kernel_seidel_2d_optimized_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_optimized_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file kernel_seidel_2d_optimized_methodology_drc_routed.rpt -pb kernel_seidel_2d_optimized_methodology_drc_routed.pb -rpx kernel_seidel_2d_optimized_methodology_drc_routed.rpx
Command: report_methodology -file kernel_seidel_2d_optimized_methodology_drc_routed.rpt -pb kernel_seidel_2d_optimized_methodology_drc_routed.pb -rpx kernel_seidel_2d_optimized_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/duazel/Documents/stage3IF/High_Level_Synthesis_Trainee/Polybench/stencils/seidel-2d/fir_prj/my_version/impl/vhdl/project.runs/impl_1/kernel_seidel_2d_optimized_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file kernel_seidel_2d_optimized_power_routed.rpt -pb kernel_seidel_2d_optimized_power_summary_routed.pb -rpx kernel_seidel_2d_optimized_power_routed.rpx
Command: report_power -file kernel_seidel_2d_optimized_power_routed.rpt -pb kernel_seidel_2d_optimized_power_summary_routed.pb -rpx kernel_seidel_2d_optimized_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
224 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file kernel_seidel_2d_optimized_route_status.rpt -pb kernel_seidel_2d_optimized_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file kernel_seidel_2d_optimized_timing_summary_routed.rpt -pb kernel_seidel_2d_optimized_timing_summary_routed.pb -rpx kernel_seidel_2d_optimized_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file kernel_seidel_2d_optimized_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file kernel_seidel_2d_optimized_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file kernel_seidel_2d_optimized_bus_skew_routed.rpt -pb kernel_seidel_2d_optimized_bus_skew_routed.pb -rpx kernel_seidel_2d_optimized_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:04:23 2018...
[Fri Aug 31 22:04:23 2018] impl_1 finished
wait_on_run: Time (s): cpu = 00:02:20 ; elapsed = 00:02:01 . Memory (MB): peak = 2090.977 ; gain = 4.000 ; free physical = 2081 ; free virtual = 9247
INFO: [Netlist 29-17] Analyzing 159 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2205.344 ; gain = 0.000 ; free physical = 1966 ; free virtual = 9132
Restored from archive | CPU: 0.230000 secs | Memory: 4.470505 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2205.344 ; gain = 0.000 ; free physical = 1966 ; free virtual = 9132
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.38 . Memory (MB): peak = 2272.371 ; gain = 59.027 ; free physical = 1953 ; free virtual = 9119


Implementation tool: Xilinx Vivado v.2018.2
Project:             fir_prj
Solution:            my_version
Device target:       xc7k160tfbg484-1
Report date:         Fri Aug 31 22:04:26 CEST 2018

#=== Post-Implementation Resource usage ===
SLICE:          778
LUT:           2030
FF:            2967
DSP:              3
BRAM:             0
SRL:             33
#=== Final timing ===
CP required:    2.500
CP achieved post-synthesis:    2.977
CP achieved post-implementation:    2.955
Timing not met
INFO: [Common 17-206] Exiting Vivado at Fri Aug 31 22:04:26 2018...
