# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 840 3.2e-05 512 60 390 577536 25.2214 13.3739 138.902 419.404 597.099 597.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1920 0.000512 2048 300 380 36032 3.47546 24.5455 104.901 132.966 133.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1570 0.000512 2048 170 970 36544 3.4857 63.0016 104.901 171.432 171.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 0.001024 2048 185 1960 14912 1.36323 51.4356 52.4801 105.323 105.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1360 3.2e-05 512 450 210 466944 37.6852 13.3273 120.915 417.987 590.157 590.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 980 6.4e-05 4096 60 1850 295168 46.2884 55.6056 2115.58 1676.91 3894.46 3894.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1260 0.000512 512 200 510 34560 1.26976 0.938976 9.9617 51.296 63.5721 63.6702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1930 0.000128 2048 240 1510 147456 11.5624 14.3524 413.314 419.523 858.828 858.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1330 0.000256 4096 80 760 74752 13.9713 209.455 419.283 642.753 642.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 510 0.001024 4096 80 2610 14272 2.71974 132.469 104.807 240.039 240.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 840 3.2e-05 512 60 390 578304 25.2246 13.398 158.005 419.288 616.103 616.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1920 0.000512 2048 300 380 36072 3.48979 28.332 105.04 136.903 136.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1570 0.000512 2048 170 970 36504 3.47901 73.8106 104.829 182.16 182.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 0.001024 2048 185 1960 14904 1.36966 60.8669 52.4826 114.762 114.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1360 3.2e-05 512 450 210 460800 37.4821 13.2122 72.2106 414.612 537.758 537.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 980 6.4e-05 4096 60 1850 295200 46.4032 55.724 2390.08 1677.26 4169.55 4169.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1260 0.000512 512 200 510 34560 1.26563 0.9416 11.5711 51.2777 65.1585 65.2629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1930 0.000128 2048 240 1510 147312 11.5826 14.3725 472.197 419.318 917.543 917.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1330 0.000256 4096 80 760 74736 13.9395 238.092 419.29 671.365 671.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 510 0.001024 4096 80 2610 14256 2.71962 156.576 104.775 264.114 264.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 840 3.2e-05 512 60 390 578560 25.1716 13.3912 165.007 419.47 623.229 623.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1920 0.000512 2048 300 380 36000 3.48051 29.6079 104.878 138.01 138.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1570 0.000512 2048 170 970 36480 3.47539 76.7387 104.784 185.04 185.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 0.001024 2048 185 1960 14880 1.37094 63.2846 52.4392 117.137 117.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1360 3.2e-05 512 450 210 471040 37.5132 13.3694 77.0338 419.428 547.582 547.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 980 6.4e-05 4096 60 1850 295040 46.2668 55.6646 2494.87 1677.21 4274.09 4274.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1260 0.000512 512 200 510 34240 1.2664 0.934464 12.0616 50.1228 64.4879 64.5905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1930 0.000128 2048 240 1510 147360 11.5704 14.3609 494.905 419.527 940.438 940.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1330 0.000256 4096 80 760 74720 13.9712 250.096 419.242 683.354 683.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 510 0.001024 4096 80 2610 14240 2.72704 163.06 104.73 270.557 270.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 840 3.2e-05 512 60 390 577536 25.1109 13.363 154.083 418.698 611.45 611.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1920 0.000512 2048 300 380 36000 3.47869 27.4499 104.869 135.839 135.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1570 0.000512 2048 170 970 36480 3.47757 71.3892 104.801 179.712 179.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 0.001024 2048 185 1960 14880 1.36234 58.6745 52.4684 112.548 112.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1360 3.2e-05 512 450 210 454656 37.6198 13.1309 69.1299 412.467 532.589 532.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 980 6.4e-05 4096 60 1850 295104 46.1719 55.5812 2329.8 1677.26 4108.88 4108.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1260 0.000512 512 200 510 34176 1.27082 0.934848 11.1144 51.2264 64.6451 64.7463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1930 0.000128 2048 240 1510 147264 11.5462 14.4587 461.966 419.284 907.327 907.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1330 0.000256 4096 80 760 74688 13.966 233.154 419.066 666.23 666.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 510 0.001024 4096 80 2610 14208 2.72906 151.668 104.622 259.06 259.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 840 3.2e-05 512 60 390 576000 25.3368 13.3986 155.445 418.644 613.019 613.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1920 0.000512 2048 300 380 36000 3.47744 27.8475 104.817 136.184 136.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1570 0.000512 2048 170 970 36500 3.47584 71.999 104.788 180.306 180.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 0.001024 2048 185 1960 14900 1.36554 59.6233 52.4995 113.529 113.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1360 3.2e-05 512 450 210 460800 37.1892 13.1644 70.6739 412.169 533.436 533.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 980 6.4e-05 4096 60 1850 295200 46.5109 55.7447 2357.03 1676.13 4135.49 4135.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1260 0.000512 512 200 510 34400 1.26883 0.939424 11.2547 51.2143 64.7774 64.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1930 0.000128 2048 240 1510 147200 11.6362 14.4458 466.523 418.73 911.409 911.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1330 0.000256 4096 80 760 74700 13.9679 235.17 418.841 668.024 668.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 510 0.001024 4096 80 2610 14200 2.72413 153.404 104.526 260.698 260.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 840 3.2e-05 512 60 390 577024 25.1955 13.3755 160.303 418.656 617.722 617.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1920 0.000512 2048 300 380 35952 3.47747 28.9579 104.792 137.27 137.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1570 0.000512 2048 170 970 36512 3.49594 74.9899 104.925 183.455 183.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 0.001024 2048 185 1960 14784 1.36659 61.4011 52.2459 115.058 115.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1360 3.2e-05 512 450 210 458752 37.5162 13.1789 73.4524 413.808 538.197 538.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 980 6.4e-05 4096 60 1850 295008 46.2582 55.6656 2406.94 1676.44 4185.39 4185.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1260 0.000512 512 200 510 34048 1.26365 0.929472 11.7292 50.0099 64.0375 64.1415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1930 0.000128 2048 240 1510 147392 11.5808 14.3584 479.802 419.369 925.185 925.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1330 0.000256 4096 80 760 74704 13.9696 241.785 419.188 674.988 675.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 510 0.001024 4096 80 2610 14224 2.72589 158.024 104.783 265.576 265.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 840 3.2e-05 512 60 390 576000 25.1346 13.3634 160.662 417.69 617.042 617.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1920 0.000512 2048 300 380 36000 3.4809 28.9556 104.953 137.432 137.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1570 0.000512 2048 170 970 36480 3.48205 74.9538 104.876 183.352 183.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 0.001024 2048 185 1960 14880 1.37011 61.911 52.5355 115.86 115.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1360 3.2e-05 512 450 210 460800 37.1979 13.1544 73.9042 412.497 536.988 537.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 980 6.4e-05 4096 60 1850 294960 46.3794 55.6951 2423.89 1676.64 4202.68 4202.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1260 0.000512 512 200 510 34560 1.27014 0.94208 11.9047 51.3106 65.5288 65.6256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1930 0.000128 2048 240 1510 147120 11.5855 14.3606 480.637 419.103 925.758 925.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1330 0.000256 4096 80 760 74640 13.951 242.191 418.948 675.131 675.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 510 0.001024 4096 80 2610 14160 2.72189 157.877 104.494 265.136 265.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 840 3.2e-05 512 60 390 573440 25.2799 13.3513 154.763 417.8 611.383 611.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1920 0.000512 2048 300 380 35968 3.48176 27.8794 104.84 136.245 136.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1570 0.000512 2048 170 970 36480 3.48688 72.3517 104.828 180.708 180.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 0.001024 2048 185 1960 14848 1.36445 59.2624 52.4397 113.111 113.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1360 3.2e-05 512 450 210 458752 38.3735 13.3312 70.7329 417.747 540.428 540.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 980 6.4e-05 4096 60 1850 295168 46.2416 55.586 2349.1 1676.1 4127.1 4127.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1260 0.000512 512 200 510 34304 1.272 0.941312 11.4471 51.321 65.0812 65.1763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1930 0.000128 2048 240 1510 147200 11.5448 14.3858 466.474 418.613 911.093 911.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1330 0.000256 4096 80 760 74624 13.9629 234.543 418.65 667.197 667.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 510 0.001024 4096 80 2610 14208 2.72406 153.566 104.737 261.069 261.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 840 3.2e-05 512 60 390 571392 25.1759 13.2941 155.239 416.783 610.688 610.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1920 0.000512 2048 300 380 35904 3.47725 28.1068 104.903 136.53 136.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1570 0.000512 2048 170 970 36288 3.46707 72.5076 104.563 180.581 180.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 0.001024 2048 185 1960 14784 1.36918 59.7586 52.482 113.654 113.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1360 3.2e-05 512 450 210 442368 38.8634 13.1309 68.7485 412.631 533.612 533.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 980 6.4e-05 4096 60 1850 294912 46.2452 55.5999 2367.2 1677.11 4146.23 4146.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1260 0.000512 512 200 510 33792 1.25578 0.92864 11.343 49.9914 63.6218 63.7158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1930 0.000128 2048 240 1510 147072 11.5344 14.3905 468.451 419.127 913.574 913.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1330 0.000256 4096 80 760 74496 13.9535 236.996 418.644 669.638 669.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 510 0.001024 4096 80 2610 14016 2.7177 153.458 104.131 260.349 260.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 840 3.2e-05 512 60 390 569600 25.3403 13.3333 165.189 416.491 620.548 620.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1920 0.000512 2048 300 380 35800 3.47258 30.2858 104.546 138.348 138.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1570 0.000512 2048 170 970 36400 3.47341 78.9722 104.798 187.285 187.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 0.001024 2048 185 1960 14800 1.36602 64.8987 52.4856 118.792 118.847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1360 3.2e-05 512 450 210 460800 37.1828 13.1636 77.343 412.165 540.095 540.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 980 6.4e-05 4096 60 1850 294800 46.363 55.6956 2514.54 1674.21 4290.89 4290.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1260 0.000512 512 200 510 33600 1.26944 0.929344 12.2544 49.9683 64.5213 64.6164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1930 0.000128 2048 240 1510 147200 11.6044 14.4382 497.991 418.933 943.044 943.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1330 0.000256 4096 80 760 74600 13.9706 251.584 419.617 685.215 685.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 510 0.001024 4096 80 2610 14000 2.71155 164.022 103.968 270.746 270.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 840 3.2e-05 512 60 390 573440 25.2692 13.349 196.435 418.162 653.409 653.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1920 0.000512 2048 300 380 35840 3.46989 35.6489 104.901 144.063 144.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1570 0.000512 2048 170 970 36352 3.48563 91.6758 104.904 200.106 200.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 0.001024 2048 185 1960 14592 1.35792 74.2154 52.1313 127.748 127.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1360 3.2e-05 512 450 210 458752 38.3766 13.3292 90.5867 418.125 560.659 560.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 980 6.4e-05 4096 60 1850 294400 46.21 55.593 2946.28 1675.23 4723.39 4723.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1260 0.000512 512 200 510 32768 1.25194 0.915712 14.1845 49.6949 66.146 66.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1930 0.000128 2048 240 1510 146944 11.5466 14.3801 585.054 418.649 1029.7 1029.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1330 0.000256 4096 80 760 74496 13.9636 295.828 418.939 728.773 728.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 510 0.001024 4096 80 2610 14080 2.71267 191.776 104.806 299.336 299.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 840 3.2e-05 512 60 390 576512 25.2792 13.3707 144.849 419.393 603.086 603.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1920 0.000512 2048 300 375 36160 3.49184 44.9244 105.038 153.496 153.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1570 0.000512 2048 170 975 36576 3.48496 62.2108 104.941 170.682 170.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 0.001024 2048 185 1965 14944 1.36621 50.8744 52.513 104.797 104.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1360 3.2e-05 512 450 210 462848 38.1545 13.3332 121.286 417.983 591.001 591.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 980 6.4e-05 4096 60 1860 295104 46.3544 55.5807 3997.49 1677.45 5776.95 5777.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1260 0.000512 512 200 510 34560 1.26074 0.938144 9.75613 51.276 63.333 63.4176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1930 0.000128 2048 240 1515 147392 11.5791 14.3471 408.542 419.341 853.887 853.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1330 0.000256 4096 80 765 74784 13.986 206.313 419.403 639.748 639.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 510 0.001024 4096 80 2610 14304 2.71955 134.178 104.809 241.752 241.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 840 3.2e-05 512 60 390 577280 25.3176 13.4041 137.747 419.433 596.095 596.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1920 0.000512 2048 300 375 36120 3.47699 23.649 104.884 132.053 132.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1570 0.000512 2048 170 975 36560 3.49184 63.5249 104.927 171.985 172.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 0.001024 2048 185 1965 14920 1.36438 52.0327 52.4698 105.91 105.966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1360 3.2e-05 512 450 210 460800 38.6275 13.3857 125.473 419.399 597.128 597.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 980 6.4e-05 4096 60 1860 295040 46.5326 55.6991 4322.46 1677.65 6102.43 6102.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1260 0.000512 512 200 510 34400 1.26429 0.937376 9.92883 51.2601 63.4974 63.5884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1930 0.000128 2048 240 1515 147360 11.6229 14.4074 413.51 419.411 859.025 859.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1330 0.000256 4096 80 765 74760 13.9793 208.569 419.369 641.974 642.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 510 0.001024 4096 80 2610 14320 2.73408 136.094 104.945 243.817 243.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 840 3.2e-05 512 60 390 576000 25.2696 13.3719 136.694 418.351 593.88 594.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1920 0.000512 2048 300 375 36144 3.49104 23.6483 104.963 132.143 132.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1570 0.000512 2048 170 975 36528 3.47965 62.9894 104.758 171.271 171.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 0.001024 2048 185 1965 14928 1.3671 51.4771 52.4719 105.358 105.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1360 3.2e-05 512 450 210 460800 37.9927 13.2936 120.218 416.252 587.991 588.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 980 6.4e-05 4096 60 1860 295008 46.2971 55.6595 2152.43 1675.84 3930.31 3930.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1260 0.000512 512 200 510 34560 1.26678 0.938304 9.98346 51.3067 63.5935 63.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1930 0.000128 2048 240 1515 147360 11.5824 14.4011 409.494 419.236 854.784 854.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1330 0.000256 4096 80 765 74736 13.9684 207.036 418.873 639.92 639.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 510 0.001024 4096 80 2610 14304 2.72998 135.012 104.806 242.59 242.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 840 3.2e-05 512 60 390 575232 25.3717 13.3863 140.367 418.329 597.648 597.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1920 0.000512 2048 300 375 36120 3.4913 24.3938 104.916 132.845 132.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1570 0.000512 2048 170 975 36512 3.4775 64.4933 104.734 172.748 172.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 0.001024 2048 185 1965 14896 1.36736 52.8758 52.3979 106.684 106.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1360 3.2e-05 512 450 210 458752 38.6078 13.3788 63.7343 418.28 534.237 534.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 980 6.4e-05 4096 60 1860 295008 46.4056 55.7131 2129.11 1675.57 3906.88 3906.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1260 0.000512 512 200 510 34496 1.27107 0.944128 10.1912 51.3083 63.8126 63.9196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1930 0.000128 2048 240 1515 147280 11.6051 14.3852 419.389 418.918 864.369 864.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1330 0.000256 4096 80 765 74760 13.9858 212.165 420.433 646.627 646.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 510 0.001024 4096 80 2610 14280 2.71936 138.256 104.712 245.731 245.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 840 3.2e-05 512 60 390 575488 25.3361 13.3785 144.236 419.362 602.508 602.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1920 0.000512 2048 300 375 36096 3.4816 25.1426 104.942 133.609 133.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1570 0.000512 2048 170 975 36544 3.48938 65.5073 104.924 173.963 174.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 0.001024 2048 185 1965 14912 1.36602 53.416 52.5052 107.332 107.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1360 3.2e-05 512 450 210 458752 38.3824 13.3263 65.1973 417.948 535.097 535.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 980 6.4e-05 4096 60 1860 294912 46.2685 55.6012 2180.6 1676.76 3959.31 3959.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1260 0.000512 512 200 510 34560 1.26614 0.940032 10.2498 51.296 63.8495 63.9532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1930 0.000128 2048 240 1515 147328 11.5689 14.342 429.45 419.379 874.815 874.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1330 0.000256 4096 80 765 74752 13.985 217.273 419.361 650.663 650.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 510 0.001024 4096 80 2610 14272 2.7177 137.437 104.796 244.994 245.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 840 3.2e-05 512 60 390 576000 25.3348 13.3978 163.063 418.895 620.885 621.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1920 0.000512 2048 300 375 36072 3.47421 28.93 104.853 137.3 137.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1570 0.000512 2048 170 975 36504 3.48349 75.8207 104.763 184.111 184.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 0.001024 2048 185 1965 14904 1.36806 62.7054 52.4647 116.58 116.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1360 3.2e-05 512 450 210 451584 38.3656 13.2142 72.6923 414.217 538.735 538.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 980 6.4e-05 4096 60 1860 294912 46.3801 55.7193 2442.11 1675.66 4219.94 4220.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1260 0.000512 512 200 510 34272 1.26922 0.94208 11.7804 51.2569 65.3494 65.4434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1930 0.000128 2048 240 1515 147312 11.5876 14.4175 485.914 418.924 930.917 930.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1330 0.000256 4096 80 765 74736 14.0157 245.429 419.017 678.505 678.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 510 0.001024 4096 80 2610 14256 2.72589 160.193 104.676 267.641 267.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 840 3.2e-05 512 60 390 576000 25.2812 13.3893 159.579 419.369 617.807 617.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1920 0.000512 2048 300 375 36080 3.47546 28.2332 104.962 136.712 136.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1570 0.000512 2048 170 975 36480 3.48163 74.3284 104.796 182.649 182.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 0.001024 2048 185 1965 14880 1.36864 61.1799 52.4585 115.051 115.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1360 3.2e-05 512 450 210 460800 38.4327 13.3724 72.5631 419.329 543.936 544.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 980 6.4e-05 4096 60 1860 294880 46.2633 55.7051 2381.28 1676.88 4160.21 4160.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1260 0.000512 512 200 510 34240 1.26899 0.936224 11.4439 50.117 63.8642 63.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1930 0.000128 2048 240 1515 147360 11.5654 14.3995 474.653 419.413 920.104 920.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1330 0.000256 4096 80 765 74720 13.9696 239.968 419.274 673.255 673.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 510 0.001024 4096 80 2610 14240 2.72371 156.219 104.708 263.694 263.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 840 3.2e-05 512 60 390 574464 25.2457 13.3616 169.903 418.401 627.105 627.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1920 0.000512 2048 300 375 36096 3.4857 30.2961 104.978 138.804 138.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1570 0.000512 2048 170 975 36480 3.47546 79.3907 104.766 187.677 187.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 0.001024 2048 185 1965 14880 1.36563 65.1592 52.4636 119.031 119.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1360 3.2e-05 512 450 210 454656 37.5877 13.1297 76.6155 412.183 539.759 539.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 980 6.4e-05 4096 60 1860 294912 46.1436 55.5967 2539.03 1676.07 4316.93 4317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1260 0.000512 512 200 510 34176 1.26682 0.936032 12.3442 51.2099 65.8563 65.9516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1930 0.000128 2048 240 1515 147264 11.5343 14.5306 505.935 419.002 951.074 951.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1330 0.000256 4096 80 765 74688 13.9715 255.754 426.53 696.299 696.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 510 0.001024 4096 80 2610 14208 2.72525 165.609 104.551 272.929 272.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 840 3.2e-05 512 60 390 576000 25.3011 13.4043 168.939 419.001 626.838 626.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1920 0.000512 2048 300 375 36000 3.47565 29.993 104.824 138.335 138.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1570 0.000512 2048 170 975 36500 3.49411 78.43 104.915 186.881 186.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 0.001024 2048 185 1965 14800 1.35987 64.1684 52.3036 117.874 117.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1360 3.2e-05 512 450 210 448000 38.3797 13.1676 74.9645 412.514 539.266 539.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 980 6.4e-05 4096 60 1860 295000 46.4599 55.7303 2521.76 1677.53 4301.55 4301.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1260 0.000512 512 200 510 34400 1.26694 0.942496 12.3564 51.2475 65.9137 66.0045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1930 0.000128 2048 240 1515 147200 11.6265 14.4548 501.544 420.106 947.809 947.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1330 0.000256 4096 80 765 74700 13.9776 253.29 419.322 686.632 686.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 510 0.001024 4096 80 2610 14200 2.71926 164.505 104.615 271.881 271.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 840 3.2e-05 512 60 390 573440 25.3524 13.3785 168.952 418.757 626.628 626.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1920 0.000512 2048 300 375 36064 3.49018 30.2693 105.024 138.826 138.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1570 0.000512 2048 170 975 36400 3.47267 78.9485 104.68 187.144 187.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 0.001024 2048 185 1965 14784 1.36442 64.5905 52.2919 118.291 118.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1360 3.2e-05 512 450 210 444416 38.9281 13.1883 74.7358 413.9 540.989 541.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 980 6.4e-05 4096 60 1860 294784 46.2484 55.6608 2539.96 1676.84 4318.79 4318.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1260 0.000512 512 200 510 34048 1.25853 0.930304 12.2304 50.0188 64.5391 64.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1930 0.000128 2048 240 1515 147168 11.5577 14.357 504.994 419.471 950.455 950.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1330 0.000256 4096 80 765 74704 13.977 255.511 419.412 688.942 688.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 510 0.001024 4096 80 2610 14224 2.72784 166.233 104.811 273.814 273.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 840 3.2e-05 512 60 390 572160 25.3513 13.3632 165.18 417.732 621.822 621.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1920 0.000512 2048 300 375 36000 3.48579 29.642 104.871 138.044 138.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1570 0.000512 2048 170 975 36480 3.48979 77.6053 104.914 186.053 186.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 0.001024 2048 185 1965 14760 1.36403 63.2324 52.2504 116.892 116.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1360 3.2e-05 512 450 210 445440 38.6565 13.162 73.4697 412.541 538.076 538.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 980 6.4e-05 4096 60 1860 294720 46.3667 55.7161 2507.22 1676.85 4286.23 4286.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1260 0.000512 512 200 510 34080 1.2736 0.941952 12.0683 51.3123 65.6962 65.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1930 0.000128 2048 240 1515 147120 11.5802 14.3538 496.801 419.148 941.958 942.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1330 0.000256 4096 80 765 74640 13.9801 251.279 419.095 684.398 684.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 510 0.001024 4096 80 2610 14160 2.7177 162.9 104.499 270.16 270.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 840 3.2e-05 512 60 390 573440 25.2542 13.3425 158.555 417.639 614.985 615.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1920 0.000512 2048 300 375 35968 3.47117 28.4327 104.708 136.654 136.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1570 0.000512 2048 170 975 36480 3.48979 74.3315 104.826 182.691 182.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 0.001024 2048 185 1965 14848 1.36794 60.978 52.4534 114.843 114.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1360 3.2e-05 512 450 210 458752 38.3456 13.3291 72.5715 417.597 542.074 542.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 980 6.4e-05 4096 60 1860 294912 46.2029 55.595 2405.58 1675.55 4183.01 4183.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1260 0.000512 512 200 510 34304 1.26976 0.940032 11.5288 51.315 65.1515 65.2481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1930 0.000128 2048 240 1515 146944 11.5302 14.4265 476.183 418.479 920.694 920.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1330 0.000256 4096 80 765 74624 13.9759 240.912 418.634 673.566 673.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 510 0.001024 4096 80 2610 14208 2.72589 156.491 104.7 263.96 264.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 840 3.2e-05 512 60 390 571392 25.1307 13.3061 186.135 416.71 641.474 641.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1920 0.000512 2048 300 375 35904 3.47363 33.1597 104.794 141.471 141.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1570 0.000512 2048 170 975 36288 3.47107 86.7796 104.581 194.876 194.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 0.001024 2048 185 1965 14784 1.36726 71.1684 52.5064 125.084 125.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1360 3.2e-05 512 450 210 442368 38.8434 13.1308 82.3478 412.539 547.107 547.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 980 6.4e-05 4096 60 1860 294528 46.2152 55.5914 2785.58 1676.77 4564.23 4564.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1260 0.000512 512 200 510 33792 1.25728 0.929792 13.6329 49.9819 65.9044 65.9988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1930 0.000128 2048 240 1515 147072 11.5426 14.3879 555.637 419.045 1000.69 1000.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1330 0.000256 4096 80 765 74496 13.9701 280.34 418.679 713.034 713.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 510 0.001024 4096 80 2610 14016 2.71264 180.09 104.118 286.964 287.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 840 3.2e-05 512 60 390 569600 25.3594 13.3288 186.649 416.636 642.164 642.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1920 0.000512 2048 300 375 35800 3.4672 32.9979 104.482 140.989 141.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1570 0.000512 2048 170 975 36400 3.48445 87.7354 104.843 196.105 196.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 0.001024 2048 185 1965 14600 1.35587 70.9818 52.0002 124.38 124.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1360 3.2e-05 512 450 210 435200 39.5812 13.1645 81.5193 412.307 546.809 546.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 980 6.4e-05 4096 60 1860 294400 46.3487 55.7076 2802.35 1674.81 4579.3 4579.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1260 0.000512 512 200 510 33600 1.26272 0.927776 14.0152 49.9713 66.2732 66.3676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1930 0.000128 2048 240 1515 147200 11.5978 14.3752 555.798 419.079 1000.92 1001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1330 0.000256 4096 80 765 74600 13.9764 282.032 420.071 716.126 716.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 510 0.001024 4096 80 2610 14000 2.71181 182.794 104.012 289.562 289.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 840 3.2e-05 512 60 390 573440 25.2644 13.341 170.008 418.209 627.018 627.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1920 0.000512 2048 300 375 35840 3.47056 30.2783 104.814 138.605 138.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1570 0.000512 2048 170 975 36352 3.49389 79.3789 104.95 187.868 187.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 0.001024 2048 185 1965 14592 1.35974 63.5342 52.1708 117.109 117.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1360 3.2e-05 512 450 210 458752 38.3963 13.3284 78.0647 418.177 548.206 548.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 980 6.4e-05 4096 60 1860 294400 46.2429 55.601 2567.46 1675.49 4344.87 4344.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1260 0.000512 512 200 510 32768 1.2529 0.916928 12.0807 49.6897 64.0381 64.1333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1930 0.000128 2048 240 1515 146432 11.5362 14.3852 508.066 418.62 952.682 952.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1330 0.000256 4096 80 765 74496 13.9838 257.839 419.119 690.984 691.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 510 0.001024 4096 80 2610 14080 2.72179 166.544 104.817 274.126 274.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 840 3.2e-05 512 60 400 577536 25.211 13.3729 131.156 419.345 589.287 589.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1920 0.000512 2048 300 380 36096 3.47955 44.0966 104.878 152.496 152.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1570 0.000512 2048 170 980 36544 3.4775 59.4048 104.875 167.8 167.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 0.001024 2048 185 1960 14944 1.36432 48.2054 52.4814 102.094 102.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1360 3.2e-05 512 450 220 450560 39.2953 13.3322 120.402 417.931 591.204 591.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 980 6.4e-05 4096 60 1860 294976 46.2766 55.5873 3984.74 1677.29 5763.97 5764.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1260 0.000512 512 200 520 34432 1.26323 0.93872 9.40803 52.2064 63.9188 64.0204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1930 0.000128 2048 240 1520 147392 11.5586 14.3442 388.836 419.294 834.106 834.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1330 0.000256 4096 80 760 74816 13.9796 194.696 419.412 628.13 628.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 510 0.001024 4096 80 2620 14304 2.73613 128.271 104.902 235.952 236.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 840 3.2e-05 512 60 400 577280 25.2862 13.4039 147.345 419.439 605.667 605.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1920 0.000512 2048 300 380 36080 3.4817 25.5795 104.959 134.064 134.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1570 0.000512 2048 170 980 36560 3.48608 67.2066 104.958 175.695 175.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 0.001024 2048 185 1960 14960 1.37011 55.0187 52.5497 108.98 109.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1360 3.2e-05 512 450 220 450560 39.5679 13.3816 130.956 419.401 603.547 603.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 980 6.4e-05 4096 60 1860 294960 46.4206 55.7155 2279.81 1677.42 4059.44 4059.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1260 0.000512 512 200 520 34400 1.2648 0.938368 10.6885 51.2558 64.2466 64.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1930 0.000128 2048 240 1520 147440 11.604 14.4691 433.769 419.41 879.325 879.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1330 0.000256 4096 80 760 74800 13.9518 217.377 419.469 650.839 650.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 510 0.001024 4096 80 2620 14280 2.7191 143.097 104.839 250.697 250.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 840 3.2e-05 512 60 400 576000 25.2648 13.3806 136.873 418.356 594.071 594.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1920 0.000512 2048 300 380 36096 3.48637 23.7675 104.846 132.142 132.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1570 0.000512 2048 170 980 36528 3.47978 62.6142 104.79 170.93 170.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 0.001024 2048 185 1960 14928 1.36397 51.1515 52.4391 105 105.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1360 3.2e-05 512 450 220 448512 39.2949 13.2977 114.564 416.262 583.662 583.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 980 6.4e-05 4096 60 1860 294912 46.26 55.659 2039.91 1675.78 3817.69 3817.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1260 0.000512 512 200 520 34560 1.26358 0.938784 9.91536 51.3055 63.5241 63.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1930 0.000128 2048 240 1520 147456 11.5876 14.3747 404.845 419.264 850.147 850.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1330 0.000256 4096 80 760 74784 13.9769 201.992 419.053 635.067 635.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 510 0.001024 4096 80 2620 14256 2.72362 132.987 104.657 240.411 240.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 840 3.2e-05 512 60 400 575232 25.3432 13.3882 140.205 418.294 597.424 597.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1920 0.000512 2048 300 380 36064 3.48365 24.5708 104.857 132.957 133.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1570 0.000512 2048 170 980 36512 3.4816 63.9524 104.753 172.228 172.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 0.001024 2048 185 1960 14896 1.36138 52.1726 52.3601 105.937 105.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1360 3.2e-05 512 450 220 451584 39.2919 13.3769 65.8277 418.254 536.992 537.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 980 6.4e-05 4096 60 1860 294896 46.3954 55.7121 2085.56 1675.49 3863.24 3863.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1260 0.000512 512 200 520 34496 1.27347 0.943136 10.2999 51.3012 63.9161 64.0107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1930 0.000128 2048 240 1520 147392 11.6011 14.3593 410.827 418.893 855.753 855.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1330 0.000256 4096 80 760 74760 13.9699 205.624 418.868 638.506 638.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 510 0.001024 4096 80 2620 14280 2.72589 135.903 104.805 243.477 243.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 840 3.2e-05 512 60 400 577536 25.1899 13.3742 142.422 419.358 600.539 600.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1920 0.000512 2048 300 380 36032 3.47779 24.6536 104.79 132.966 133.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1570 0.000512 2048 170 980 36480 3.48195 63.5085 104.782 171.817 171.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 0.001024 2048 185 1960 14912 1.36307 51.4253 52.4692 105.302 105.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1360 3.2e-05 512 450 220 450560 39.2212 13.3299 65.8191 417.935 536.547 536.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 980 6.4e-05 4096 60 1860 294784 46.2561 55.605 2115.35 1676.69 3893.98 3894.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1260 0.000512 512 200 520 34304 1.26928 0.939648 10.0681 51.29 63.6671 63.7606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1930 0.000128 2048 240 1520 147328 11.5617 14.4077 417.231 419.365 862.644 862.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1330 0.000256 4096 80 760 74752 13.9668 209.23 419.231 642.475 642.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 510 0.001024 4096 80 2620 14272 2.72765 133.435 104.905 241.11 241.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 840 3.2e-05 512 60 400 576000 25.3124 13.3919 173.921 419.196 632.011 632.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1920 0.000512 2048 300 380 36072 3.4912 31.017 105.015 139.567 139.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1570 0.000512 2048 170 980 36504 3.47341 80.5437 104.868 188.927 188.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 0.001024 2048 185 1960 14904 1.36147 65.7225 52.467 119.594 119.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1360 3.2e-05 512 450 220 442368 39.3194 13.2157 79.7794 414.513 547.066 547.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 980 6.4e-05 4096 60 1860 294912 46.3906 55.7117 2561.03 1677.19 4340.39 4340.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1260 0.000512 512 200 520 34272 1.26867 0.940768 12.6196 51.2746 66.2061 66.2961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1930 0.000128 2048 240 1520 147312 11.5715 14.3747 511.183 419.227 956.429 956.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1330 0.000256 4096 80 760 74736 13.9407 0 419.193 433.143 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 840 3.2e-05 512 60 400 571392 25.3366 13.3552 120.923 417.289 577.099 577.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1920 0.000512 2048 300 380 36000 3.4911 21.4327 104.816 129.782 129.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1570 0.000512 2048 170 980 36432 3.47405 55.9135 104.767 164.2 164.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 0.001024 2048 185 1960 14832 1.36192 45.3952 52.4176 99.2175 99.2765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1360 3.2e-05 512 450 220 423936 39.8557 13.0437 53.8715 407.985 514.993 515.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 980 6.4e-05 4096 60 1860 294624 46.2218 55.6421 1779.09 1674.83 3555.86 3555.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1260 0.000512 512 200 520 33984 1.26352 0.934784 8.96816 50.0509 61.318 61.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1930 0.000128 2048 240 1520 147168 11.5568 14.3647 354.417 419.118 799.531 799.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1330 0.000256 4096 80 760 74592 13.9681 177.685 418.403 610.1 610.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 510 0.001024 4096 80 2620 14112 2.71155 115.647 104.37 222.772 222.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 840 3.2e-05 512 60 400 576000 25.2529 13.3925 166.788 419.422 625.052 625.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1920 0.000512 2048 300 380 36000 3.47984 29.5796 104.868 137.973 138.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1570 0.000512 2048 170 980 36480 3.48205 77.0293 104.838 185.396 185.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 0.001024 2048 185 1960 14880 1.36557 62.8838 52.4358 116.729 116.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1360 3.2e-05 512 450 220 450560 39.3904 13.3682 77.9516 419.377 550.326 550.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 980 6.4e-05 4096 60 1860 294880 46.2456 55.6892 2470.89 1677 4249.9 4249.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1260 0.000512 512 200 520 34240 1.26358 0.936704 12.2632 50.1172 64.6828 64.7808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1930 0.000128 2048 240 1520 147360 11.5506 14.362 491.903 419.47 937.362 937.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1330 0.000256 4096 80 760 74720 13.964 246.295 419.194 679.499 679.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 510 0.001024 4096 80 2620 14240 2.73373 162.325 104.831 269.933 269.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 840 3.2e-05 512 60 400 573440 25.3724 13.3712 117.678 419.436 576.049 576.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1920 0.000512 2048 300 380 35840 3.46858 20.5931 104.53 128.636 128.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1570 0.000512 2048 170 980 36320 3.47037 53.6248 104.612 161.749 161.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 0.001024 2048 185 1960 14720 1.35357 43.4452 52.2138 97.0549 97.1168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1360 3.2e-05 512 450 220 430080 39.9346 13.1297 52.7676 412.526 518.599 518.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 980 6.4e-05 4096 60 1860 294720 46.1566 55.6108 1727.65 1677.26 3506.76 3506.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1260 0.000512 512 200 520 33920 1.25354 0.927744 8.6321 49.9611 60.8766 60.9738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1930 0.000128 2048 240 1520 146880 11.5294 14.3524 344.672 418.779 789.404 789.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1330 0.000256 4096 80 760 74560 13.9696 173.49 418.737 606.241 606.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 510 0.001024 4096 80 2620 14080 2.71949 112.684 104.387 219.838 219.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 840 3.2e-05 512 60 400 574464 25.261 13.3641 156.026 418.388 613.235 613.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1920 0.000512 2048 300 380 36000 3.47546 27.6815 104.821 136.023 136.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1570 0.000512 2048 170 980 36480 3.47584 72.343 104.798 180.662 180.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 0.001024 2048 185 1960 14880 1.36822 58.9 52.4316 112.743 112.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1360 3.2e-05 512 450 220 442368 38.7954 13.127 71.8208 412.173 536.161 536.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 980 6.4e-05 4096 60 1860 294912 46.1517 55.6012 2326.11 1676.02 4103.96 4104.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1260 0.000512 512 200 520 34176 1.26787 0.935488 11.3657 51.1993 64.869 64.9646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1930 0.000128 2048 240 1520 147264 11.5261 14.4074 460.466 418.977 905.45 905.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1330 0.000256 4096 80 760 74688 13.9657 232.053 418.761 664.826 664.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 510 0.001024 4096 80 2620 14208 2.72794 151.491 104.655 258.919 258.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 840 3.2e-05 512 60 400 571392 25.1419 13.2973 112.108 416.45 567.189 567.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1920 0.000512 2048 300 380 35904 3.47501 19.8611 104.725 128.103 128.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1570 0.000512 2048 170 980 36288 3.47008 51.6452 104.549 159.707 159.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 0.001024 2048 185 1960 14784 1.36349 42.1438 52.4415 95.9916 96.0491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1360 3.2e-05 512 450 220 442368 38.8536 13.1319 52.1167 412.288 516.625 516.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 980 6.4e-05 4096 60 1860 294528 46.2047 55.5908 1656.65 1675.74 3434.25 3434.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1260 0.000512 512 200 520 33792 1.25968 0.927488 8.1039 49.9674 60.3588 60.4525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1930 0.000128 2048 240 1520 147072 11.5303 14.3342 328.015 418.888 772.843 772.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1330 0.000256 4096 80 760 74496 13.9602 165.309 419.295 598.608 598.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 510 0.001024 4096 80 2620 14016 2.71139 106.843 104.152 213.749 213.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 840 3.2e-05 512 60 400 576000 25.2846 13.3932 163.464 419.053 621.384 621.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1920 0.000512 2048 300 380 36000 3.4816 29.1471 104.927 137.599 137.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1570 0.000512 2048 170 980 36500 3.48554 75.7652 104.959 184.254 184.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 0.001024 2048 185 1960 14900 1.36518 61.8262 52.545 115.776 115.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1360 3.2e-05 512 450 220 435200 39.5518 13.1655 73.8726 412.579 539.41 539.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 980 6.4e-05 4096 60 1860 294800 46.4467 55.7363 2420.32 1677.74 4200.34 4200.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1260 0.000512 512 200 520 34400 1.27078 0.942144 11.8079 51.2378 65.3564 65.4479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1930 0.000128 2048 240 1520 147200 11.6181 14.4261 481.962 419.14 927.222 927.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1330 0.000256 4096 80 760 74700 13.9702 241.432 419.25 674.695 674.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 510 0.001024 4096 80 2620 14200 2.71939 158.388 104.731 265.881 265.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 840 3.2e-05 512 60 400 569600 25.3384 13.3407 115.089 416.552 570.516 570.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1920 0.000512 2048 300 380 35800 3.47254 20.5004 104.454 128.47 128.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1570 0.000512 2048 170 980 36400 3.48986 53.2454 104.849 161.629 161.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 0.001024 2048 185 1960 14800 1.36752 43.1627 52.4964 97.0684 97.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1360 3.2e-05 512 450 220 435200 39.5972 13.1625 52.6481 412.225 517.876 518.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 980 6.4e-05 4096 60 1860 294400 46.3892 55.7034 1700.53 1674.76 3477.47 3477.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1260 0.000512 512 200 520 33600 1.2648 0.932736 8.40374 49.9657 60.6709 60.7677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1930 0.000128 2048 240 1520 147200 11.5753 14.4848 339.271 419.066 784.471 784.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1330 0.000256 4096 80 760 74600 13.9674 169.415 418.833 602.262 602.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 510 0.001024 4096 80 2620 14000 2.70029 109.787 104.09 216.621 216.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 840 3.2e-05 512 60 400 573440 25.3575 13.3734 209.24 418.405 666.571 666.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1920 0.000512 2048 300 380 35952 3.47293 36.9805 104.741 145.236 145.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1570 0.000512 2048 170 980 36400 3.47341 96.4792 104.626 204.623 204.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 0.001024 2048 185 1960 14784 1.36451 78.3595 52.216 131.985 132.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1360 3.2e-05 512 450 220 444416 38.9295 13.1817 96.7554 413.551 562.663 562.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 980 6.4e-05 4096 60 1860 294784 46.238 55.6543 3080.46 1676.08 4858.5 4858.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1260 0.000512 512 200 520 34048 1.25914 0.932224 15.7159 49.989 67.9959 68.0859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1930 0.000128 2048 240 1520 147392 11.568 14.359 613.921 419.107 1059.03 1059.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1330 0.000256 4096 80 760 74704 13.9619 307.555 420.575 742.135 742.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 510 0.001024 4096 80 2620 14224 2.72845 201.622 104.826 309.218 309.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 840 3.2e-05 512 60 400 573440 25.314 13.3612 137.674 418.543 595.09 595.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1920 0.000512 2048 300 380 35840 3.47258 23.7268 104.645 131.887 131.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1570 0.000512 2048 170 980 36288 3.47904 62.1491 104.635 170.305 170.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 0.001024 2048 185 1960 14560 1.35082 49.738 51.923 103.054 103.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1360 3.2e-05 512 450 220 430080 38.4368 13.0368 61.535 404.08 517.326 517.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 980 6.4e-05 4096 60 1860 294784 46.1555 55.6032 2021.54 1676.27 3799.64 3799.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1260 0.000512 512 200 520 34048 1.2633 0.933888 10.3219 50.0719 62.689 62.7823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1930 0.000128 2048 240 1520 146944 11.523 14.3358 398.27 418.871 843.075 843.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1330 0.000256 4096 80 760 74592 13.9669 200.967 418.994 633.971 634.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 510 0.001024 4096 80 2620 14112 2.72064 130.972 104.843 238.58 238.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 840 3.2e-05 512 60 400 572160 25.3565 13.3682 200.252 417.682 656.855 657.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1920 0.000512 2048 300 380 36000 3.47997 35.5144 104.957 143.996 144.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1570 0.000512 2048 170 980 36480 3.49347 92.492 104.931 200.959 201.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 0.001024 2048 185 1960 14880 1.37043 75.435 52.5364 129.385 129.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1360 3.2e-05 512 450 220 430080 40.0377 14.0145 89.9087 412.483 556.68 556.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 980 6.4e-05 4096 60 1860 294720 46.3592 55.7163 2955.16 1676.61 4733.92 4734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1260 0.000512 512 200 520 34080 1.27501 0.938496 15.249 51.3125 68.8748 68.9709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1930 0.000128 2048 240 1520 147120 11.5814 14.3588 585.714 419.189 1030.92 1030.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1330 0.000256 4096 80 760 74640 13.953 296.065 418.95 729.013 729.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 510 0.001024 4096 80 2620 14160 2.72384 193.681 104.603 301.055 301.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 840 3.2e-05 512 60 400 568320 25.4973 13.3568 134.884 417.448 591.384 591.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1920 0.000512 2048 300 380 35760 3.4672 24.1503 104.455 132.118 132.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1570 0.000512 2048 170 980 36240 3.47795 62.1749 104.536 170.234 170.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 0.001024 2048 185 1960 14640 1.35395 50.3396 52.169 103.906 103.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1360 3.2e-05 512 450 220 430080 39.9579 13.1518 60.8283 412.255 526.435 526.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 980 6.4e-05 4096 60 1860 294240 46.2047 55.652 1999.46 1674.71 3776.11 3776.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1260 0.000512 512 200 520 33600 1.26378 0.933632 9.85181 51.2111 63.3596 63.4534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1930 0.000128 2048 240 1520 146880 11.5592 14.4283 396.731 419.101 841.891 841.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1330 0.000256 4096 80 760 74400 13.9612 199.446 419.485 632.935 632.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 510 0.001024 4096 80 2620 13920 2.69722 128.513 103.883 235.138 235.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 840 3.2e-05 512 60 400 573440 25.2597 13.3498 194.346 418.129 651.276 651.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1920 0.000512 2048 300 380 35968 3.48285 34.4375 104.91 142.874 142.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1570 0.000512 2048 170 980 36352 3.47136 89.2673 104.646 197.426 197.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 0.001024 2048 185 1960 14848 1.36522 72.9764 52.482 126.866 126.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1360 3.2e-05 512 450 220 442368 39.8969 13.3288 89.7275 418.088 561.274 561.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 980 6.4e-05 4096 60 1860 294656 46.2333 55.5913 2878.07 1677.46 4657.44 4657.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1260 0.000512 512 200 520 34304 1.27088 0.941888 14.6956 51.3378 68.3471 68.4421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1930 0.000128 2048 240 1520 146944 11.5282 14.3487 568.388 419.038 1013.38 1013.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1330 0.000256 4096 80 760 74624 13.9629 286.101 418.992 719.101 719.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 510 0.001024 4096 80 2620 14208 2.72483 187.615 104.926 295.313 295.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 840 3.2e-05 512 60 400 573440 25.2421 13.3468 131.17 417.881 587.829 587.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1920 0.000512 2048 300 380 35840 3.47888 23.4394 104.731 131.692 131.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1570 0.000512 2048 170 980 36096 3.45293 59.99 104.21 167.695 167.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 0.001024 2048 185 1960 14592 1.35488 48.4662 52.1013 101.967 102.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1360 3.2e-05 512 450 220 425984 41.3709 13.3304 58.1902 417.847 530.978 531.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 980 6.4e-05 4096 60 1860 293888 46.1929 55.6012 1931.9 1674.1 3707.87 3707.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1260 0.000512 512 200 520 32768 1.25338 0.917376 9.38022 49.6676 61.3205 61.4138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1930 0.000128 2048 240 1520 146432 11.5256 14.3749 382.315 418.28 826.57 826.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1330 0.000256 4096 80 760 74496 13.9645 192.691 418.671 625.372 625.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 510 0.001024 4096 80 2620 14080 2.72998 125.778 104.845 233.396 233.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 840 3.2e-05 512 60 400 571392 25.1343 13.3026 168.039 416.391 623.067 623.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1920 0.000512 2048 300 380 35904 3.47546 29.9648 104.821 138.304 138.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1570 0.000512 2048 170 980 36288 3.46947 77.4848 104.54 185.538 185.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 0.001024 2048 185 1960 14784 1.36397 63.6682 52.4337 117.507 117.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1360 3.2e-05 512 450 220 442368 38.8359 13.1297 78.1093 412.231 542.551 542.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 980 6.4e-05 4096 60 1860 294528 46.2234 55.6213 2531.01 1675.53 4308.46 4308.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1260 0.000512 512 200 520 33792 1.25837 0.927744 12.4581 49.9619 64.707 64.8019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1930 0.000128 2048 240 1520 147072 11.534 14.3421 500.324 418.725 944.998 945.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1330 0.000256 4096 80 760 74496 13.9581 252.039 418.238 684.28 684.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 510 0.001024 4096 80 2620 14016 2.71187 163.765 104.135 270.656 270.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 840 3.2e-05 512 60 400 565248 24.9507 13.1485 117.953 412.722 568.964 569.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1920 0.000512 2048 300 380 35712 3.47696 21.016 104.792 129.327 129.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1570 0.000512 2048 170 980 36096 3.46787 54.412 104.615 162.538 162.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 0.001024 2048 185 1960 14592 1.36253 43.393 52.4721 97.2721 97.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1360 3.2e-05 512 450 220 393216 40.2666 12.8161 49.2946 396.185 498.799 498.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 980 6.4e-05 4096 60 1860 294144 46.2064 55.5778 1753.5 1675.73 3531.09 3531.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1260 0.000512 512 200 520 33792 1.27197 0.93248 8.60493 50.1073 61.0188 61.1139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1930 0.000128 2048 240 1520 145920 11.5182 14.3664 347.092 418.175 791.225 791.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1330 0.000256 4096 80 760 74112 13.9484 174.152 417.527 605.671 605.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 510 0.001024 4096 80 2620 13824 2.70931 111.661 104.215 218.627 218.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 840 3.2e-05 512 60 400 569600 25.33 13.327 175.021 417.126 630.999 631.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1920 0.000512 2048 300 380 35800 3.45898 31.4192 104.658 139.579 139.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1570 0.000512 2048 170 980 36400 3.4857 82.0593 104.954 190.542 190.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 0.001024 2048 185 1960 14800 1.36784 66.7484 52.549 120.706 120.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1360 3.2e-05 512 450 220 435200 39.5841 13.1563 79.8827 412.62 545.48 545.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 980 6.4e-05 4096 60 1860 294400 46.3647 55.6957 2586.38 1676.1 4364.61 4364.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1260 0.000512 512 200 520 33600 1.26778 0.927392 12.7033 49.992 64.9918 65.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1930 0.000128 2048 240 1520 147200 11.5794 14.4022 515.178 419.41 960.641 960.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1330 0.000256 4096 80 760 74600 13.9653 258.511 419.239 691.758 691.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 510 0.001024 4096 80 2620 14000 2.71034 168.259 104.192 275.205 275.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 840 3.2e-05 512 60 400 563200 25.112 13.1584 123.004 412.408 573.876 574.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1920 0.000512 2048 300 380 35600 3.46896 21.7006 104.453 129.667 129.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1570 0.000512 2048 170 980 36000 3.47136 57.8662 104.319 165.699 165.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 0.001024 2048 185 1960 14400 1.35782 45.6145 51.9577 98.9703 99.0277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1360 3.2e-05 512 450 220 409600 41.9474 13.1482 54.1655 412.355 521.86 522.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 980 6.4e-05 4096 60 1860 294400 46.2297 55.6626 1837.31 1675.55 3614.83 3614.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1260 0.000512 512 200 520 33600 1.26957 0.937088 9.2407 50.0982 61.6464 61.7408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1930 0.000128 2048 240 1520 146400 11.5343 14.4548 363.9 417.386 807.349 807.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1330 0.000256 4096 80 760 74400 13.9674 183.324 418.837 616.172 616.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 510 0.001024 4096 80 2620 13600 2.68083 118.178 103.02 223.922 223.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 840 3.2e-05 512 60 384 576512 25.259 13.3779 126.606 419.388 584.824 584.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1920 0.000512 2048 300 384 36064 3.48243 43.1681 104.883 151.577 151.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1570 0.000512 2048 170 984 36544 3.49046 59.1746 104.913 167.623 167.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 0.001024 2048 185 1968 14944 1.3647 47.9234 52.5332 101.865 101.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1360 3.2e-05 512 450 216 466944 37.7346 13.3275 117.726 417.97 586.995 587.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 980 6.4e-05 4096 60 1848 295040 46.3237 55.578 3799.48 1677.76 5579.22 5579.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1260 0.000512 512 200 504 34304 1.26157 0.93856 9.07232 51.2737 62.6491 62.7557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1930 0.000128 2048 240 1512 147392 11.5528 14.4097 381.889 419.335 827.261 827.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1330 0.000256 4096 80 768 74784 14.0107 194.183 419.479 627.715 627.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 510 0.001024 4096 80 2616 14304 2.72979 126.325 104.869 233.971 234.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 840 3.2e-05 512 60 384 576000 25.3785 13.3983 133.808 419.439 592.221 592.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1920 0.000512 2048 300 384 36080 3.48547 24.0104 104.965 132.505 132.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1570 0.000512 2048 170 984 36520 3.47805 62.8292 104.879 171.233 171.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 0.001024 2048 185 1968 14920 1.36416 51.1877 52.4914 105.085 105.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1360 3.2e-05 512 450 216 465920 38.192 13.3898 116.211 419.399 587.436 587.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 980 6.4e-05 4096 60 1848 294960 46.4466 55.7069 2098.49 1677.41 3878.13 3878.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1260 0.000512 512 200 504 34240 1.26646 0.937984 9.52237 51.2615 63.0858 63.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1930 0.000128 2048 240 1512 147360 11.6171 14.3695 402.551 419.503 848.116 848.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1330 0.000256 4096 80 768 74760 13.9806 203.875 419.433 637.332 637.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 510 0.001024 4096 80 2616 14280 2.71974 133.159 104.797 240.721 240.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 840 3.2e-05 512 60 384 576000 25.2446 13.3776 133.377 418.745 590.935 591.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1920 0.000512 2048 300 384 36048 3.48358 23.953 104.895 132.374 132.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1570 0.000512 2048 170 984 36528 3.4903 62.345 104.921 170.801 170.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 0.001024 2048 185 1968 14928 1.36726 51.0548 52.5317 104.999 105.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1360 3.2e-05 512 450 216 460800 37.9693 13.2996 118.565 416.654 586.732 586.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 980 6.4e-05 4096 60 1848 294912 46.2795 55.6645 1995.37 1677.34 3774.73 3774.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1260 0.000512 512 200 504 34368 1.27283 0.937984 9.69101 51.3308 63.3377 63.4368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1930 0.000128 2048 240 1512 147360 11.5787 14.4403 396.954 419.601 842.648 842.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1330 0.000256 4096 80 768 74736 13.9852 200.904 419.344 634.279 634.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 510 0.001024 4096 80 2616 14304 2.72998 130.947 104.964 238.687 238.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 840 3.2e-05 512 60 384 574464 25.2686 13.362 85.9321 418.791 543.548 543.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1920 0.000512 2048 300 384 36000 3.47994 15.5239 104.895 123.943 124.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1570 0.000512 2048 170 984 36480 3.49235 39.9611 104.921 148.418 148.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 0.001024 2048 185 1968 14880 1.36598 32.7127 52.5327 86.6518 86.7066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1360 3.2e-05 512 450 216 454656 37.8575 13.1341 115.707 412.563 579.505 579.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 980 6.4e-05 4096 60 1848 294912 46.149 55.6073 1387.32 1677.67 3166.82 3166.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1260 0.000512 512 200 504 34176 1.26739 0.935936 6.32906 51.2309 59.8619 59.9585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1930 0.000128 2048 240 1512 147264 11.5413 14.455 256.007 419.386 701.464 701.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1330 0.000256 4096 80 768 74688 13.9858 129.901 419.344 563.275 563.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 510 0.001024 4096 80 2616 14208 2.71011 84.097 104.72 191.572 191.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 840 3.2e-05 512 60 384 575232 25.3057 13.3917 153.388 418.768 611.05 611.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1920 0.000512 2048 300 384 36064 3.4863 28.1212 105.069 136.719 136.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1570 0.000512 2048 170 984 36512 3.4857 72.2928 104.903 180.727 180.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 0.001024 2048 185 1968 14896 1.3641 58.9619 52.4709 112.842 112.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1360 3.2e-05 512 450 216 465920 37.8564 13.3685 74.9697 418.726 545.172 545.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 980 6.4e-05 4096 60 1848 294896 46.3778 55.7076 2329.7 1677.33 4109.2 4109.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1260 0.000512 512 200 504 34272 1.27133 0.942144 11.3801 51.3353 65.0309 65.1271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1930 0.000128 2048 240 1512 147280 11.5839 14.3633 458.642 420.854 905.519 905.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1330 0.000256 4096 80 768 74760 13.9902 233.886 419.526 667.447 667.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 510 0.001024 4096 80 2616 14280 2.72384 151.68 104.882 259.33 259.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 840 3.2e-05 512 60 384 573440 25.3528 13.3788 97.34 418.372 554.63 554.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1920 0.000512 2048 300 384 35952 3.4759 17.85 104.706 126.073 126.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1570 0.000512 2048 170 984 36400 3.47424 45.5598 104.643 153.721 153.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 0.001024 2048 185 1968 14784 1.35578 37.0687 52.2628 90.7287 90.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1360 3.2e-05 512 450 216 458752 37.5527 13.1871 137.897 413.531 602.409 602.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 980 6.4e-05 4096 60 1848 294784 46.2623 55.6572 1595.25 1675.33 3372.57 3372.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1260 0.000512 512 200 504 33600 1.26566 0.929696 7.09638 49.9964 59.3912 59.4946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1930 0.000128 2048 240 1512 147168 11.5691 14.3529 289.651 419.736 735.382 735.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1330 0.000256 4096 80 768 74704 13.9937 146.844 419.1 579.982 580.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 510 0.001024 4096 80 2616 14224 2.71706 95.2377 104.773 202.771 202.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 840 3.2e-05 512 60 384 575488 25.3047 13.3755 147.767 419.45 606.094 606.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1920 0.000512 2048 300 384 36032 3.47942 27.1667 105.001 135.689 135.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1570 0.000512 2048 170 984 36480 3.47955 68.8813 104.835 177.241 177.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 0.001024 2048 185 1968 14912 1.3647 56.0238 52.5339 109.967 110.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1360 3.2e-05 512 450 216 466944 37.5656 13.3288 71.5119 418.038 540.685 540.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 980 6.4e-05 4096 60 1848 294912 46.2377 55.5908 2253.87 1677.13 4032.9 4032.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1260 0.000512 512 200 504 34304 1.26941 0.9384 10.7956 51.2987 64.402 64.4959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1930 0.000128 2048 240 1512 147328 11.5468 14.3401 447.255 419.475 892.69 892.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1330 0.000256 4096 80 768 74752 13.9919 227.078 419.523 660.638 660.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 510 0.001024 4096 80 2616 14272 2.72768 143.177 104.883 250.832 250.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 840 3.2e-05 512 60 384 573440 25.2544 13.3471 99.5371 417.723 556.058 556.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1920 0.000512 2048 300 384 35968 3.47546 18.2685 104.804 126.591 126.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1570 0.000512 2048 170 984 36352 3.47341 45.5609 104.565 153.643 153.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 0.001024 2048 185 1968 14848 1.36669 36.6752 52.4822 90.5711 90.6308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1360 3.2e-05 512 450 216 458752 38.3573 13.3335 48.149 417.679 517.766 517.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 980 6.4e-05 4096 60 1848 294912 46.2204 55.5774 1507.15 1675.84 3284.86 3284.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1260 0.000512 512 200 504 34304 1.27248 0.941984 7.11766 51.3184 60.7516 60.8496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1930 0.000128 2048 240 1512 146944 11.5343 14.3514 294.367 419.064 739.393 739.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1330 0.000256 4096 80 768 74624 13.9899 150.204 418.823 583.064 583.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 510 0.001024 4096 80 2616 14208 2.7175 92.4002 104.782 199.944 200.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 840 3.2e-05 512 60 384 576000 25.3104 13.3978 162.119 419.277 620.296 620.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1920 0.000512 2048 300 384 36000 3.47446 29.849 104.936 138.304 138.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1570 0.000512 2048 170 984 36504 3.49814 77.1973 104.92 185.656 185.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 0.001024 2048 185 1968 14904 1.36861 63.019 52.5337 116.969 117.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1360 3.2e-05 512 450 216 460800 37.4632 13.2171 77.8464 414.607 543.386 543.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 980 6.4e-05 4096 60 1848 294912 46.3954 55.7197 2447.91 1677.22 4227.32 4227.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1260 0.000512 512 200 504 34272 1.26928 0.942208 11.7413 51.2838 65.3373 65.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1930 0.000128 2048 240 1512 147312 11.5795 14.4097 488.026 419.319 933.41 933.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1330 0.000256 4096 80 768 74736 14.0047 247.827 419.475 681.349 681.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 510 0.001024 4096 80 2616 14256 2.72598 161.589 104.838 269.199 269.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 840 3.2e-05 512 60 384 571392 25.3454 13.3523 113.395 417.793 570.076 570.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1920 0.000512 2048 300 384 35856 3.47085 20.7155 104.641 128.872 128.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1570 0.000512 2048 170 984 36432 3.49418 53.7617 104.919 162.217 162.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 0.001024 2048 185 1968 14832 1.3673 43.8784 52.5343 97.822 97.8804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1360 3.2e-05 512 450 216 442368 38.082 13.0463 52.9427 408.478 512.785 512.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 980 6.4e-05 4096 60 1848 294624 46.2234 55.6726 1712.98 1676.89 3491.85 3491.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1260 0.000512 512 200 504 33984 1.26186 0.935584 8.20861 50.0777 60.5882 60.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1930 0.000128 2048 240 1512 147168 11.5528 14.3625 340.468 419.511 785.966 786.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1330 0.000256 4096 80 768 74592 13.9899 172.819 419.101 605.952 606.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 510 0.001024 4096 80 2616 14112 2.70797 111.879 104.451 219.081 219.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 840 3.2e-05 512 60 384 576000 25.2474 13.3917 154.032 419.439 612.301 612.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1920 0.000512 2048 300 384 36000 3.47136 28.2252 104.952 136.688 136.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1570 0.000512 2048 170 984 36480 3.47974 73.1423 104.863 181.53 181.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 0.001024 2048 185 1968 14880 1.36704 59.5535 52.4842 113.445 113.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1360 3.2e-05 512 450 216 460800 38.4233 13.3702 73.6082 419.38 545.022 545.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 980 6.4e-05 4096 60 1848 294880 46.2376 55.6669 2324.36 1677.01 4103.35 4103.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1260 0.000512 512 200 504 33920 1.26803 0.932352 11.0283 50.1233 63.4553 63.5488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1930 0.000128 2048 240 1512 147360 11.5584 14.3544 462.392 419.465 907.839 907.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1330 0.000256 4096 80 768 74720 13.9858 235.159 419.389 668.577 668.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 510 0.001024 4096 80 2616 14240 2.72442 152.701 104.784 260.253 260.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 840 3.2e-05 512 60 384 573440 25.3537 13.3673 111.02 419.088 569.022 569.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1920 0.000512 2048 300 384 35840 3.46358 20.0788 104.539 128.123 128.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1570 0.000512 2048 170 984 36320 3.47434 52.3536 104.555 160.427 160.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 0.001024 2048 185 1968 14720 1.35408 42.3902 52.2195 96.0064 96.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1360 3.2e-05 512 450 216 450560 38.086 13.1305 52.1697 412.186 515.81 515.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 980 6.4e-05 4096 60 1848 294720 46.142 55.5907 1657.73 1675.94 3435.48 3435.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1260 0.000512 512 200 504 33280 1.26109 0.927392 7.96707 49.9387 60.1924 60.2873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1930 0.000128 2048 240 1512 146880 11.5291 14.3899 329.813 418.55 774.356 774.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1330 0.000256 4096 80 768 74560 13.9754 168.31 418.584 600.911 600.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 510 0.001024 4096 80 2616 14080 2.70541 108.327 104.26 215.336 215.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 840 3.2e-05 512 60 384 574464 25.2553 13.3654 198.535 418.386 655.733 655.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1920 0.000512 2048 300 384 36000 3.47395 36.4907 104.907 144.915 144.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1570 0.000512 2048 170 984 36480 3.4879 94.1287 104.819 202.479 202.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 0.001024 2048 185 1968 14880 1.36397 77.0253 52.4838 130.916 130.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1360 3.2e-05 512 450 216 454656 37.6021 13.1311 93.9028 412.177 557.051 557.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 980 6.4e-05 4096 60 1848 294912 46.1424 55.5931 2964.25 1676.01 4742.08 4742.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1260 0.000512 512 200 504 34176 1.26128 0.937984 14.7476 51.2154 68.2619 68.3602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1930 0.000128 2048 240 1512 147264 11.5277 14.3585 592.638 419.08 1037.68 1037.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1330 0.000256 4096 80 768 74688 13.9828 300.393 418.949 733.367 733.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 510 0.001024 4096 80 2616 14208 2.71254 194.559 104.612 301.927 301.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 840 3.2e-05 512 60 384 571392 25.1352 13.2913 128.284 416.705 583.607 583.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1920 0.000512 2048 300 384 35904 3.47952 22.7328 104.874 131.129 131.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1570 0.000512 2048 170 984 36288 3.47504 59.2196 104.639 167.378 167.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 0.001024 2048 185 1968 14784 1.3631 48.5446 52.5248 102.473 102.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1360 3.2e-05 512 450 216 442368 38.8022 13.1258 59.1656 412.617 523.955 524.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 980 6.4e-05 4096 60 1848 294528 46.1971 55.6015 1907.54 1676.75 3686.17 3686.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1260 0.000512 512 200 504 33792 1.25888 0.92752 9.5111 49.9818 61.782 61.8701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1930 0.000128 2048 240 1512 147072 11.5305 14.3974 377.766 419.037 822.804 822.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1330 0.000256 4096 80 768 74496 13.9837 192.408 418.748 625.183 625.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 510 0.001024 4096 80 2616 14016 2.70541 123.328 104.174 230.248 230.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 840 3.2e-05 512 60 384 576000 25.2957 13.4078 196.599 419.004 654.501 654.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1920 0.000512 2048 300 384 36000 3.48045 35.6268 105.005 144.155 144.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1570 0.000512 2048 170 984 36400 3.47168 92.2194 104.707 200.442 200.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 0.001024 2048 185 1968 14800 1.36163 74.9343 52.3203 128.659 128.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1360 3.2e-05 512 450 216 448000 38.4116 13.1726 91.5296 412.522 555.878 556.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 980 6.4e-05 4096 60 1848 295000 46.4854 55.7367 2929.84 1677.54 4709.69 4709.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1260 0.000512 512 200 504 34000 1.27526 0.94176 14.6734 51.2453 68.2497 68.3438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1930 0.000128 2048 240 1512 147200 11.6265 14.5222 581.907 419.18 1027.31 1027.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1330 0.000256 4096 80 768 74700 13.9818 297.014 419.398 730.439 730.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 510 0.001024 4096 80 2616 14200 2.71696 191.682 104.68 299.122 299.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 840 3.2e-05 512 60 384 569600 25.338 13.333 131.555 416.63 587.05 587.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1920 0.000512 2048 300 384 35800 3.46954 24.1312 104.557 132.202 132.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1570 0.000512 2048 170 984 36200 3.4631 61.935 104.363 169.804 169.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 0.001024 2048 185 1968 14600 1.34963 50.1728 52.0149 103.585 103.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1360 3.2e-05 512 450 216 435200 39.5604 13.1606 59.9833 412.292 525.236 525.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 980 6.4e-05 4096 60 1848 294400 46.36 55.7101 1982.03 1674.73 3758.91 3759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1260 0.000512 512 200 504 33600 1.2663 0.927776 9.35667 49.9674 61.6201 61.7173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1930 0.000128 2048 240 1512 147200 11.5855 14.3831 395.644 419.049 840.736 840.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1330 0.000256 4096 80 768 74600 13.9815 201.052 419.089 634.168 634.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 510 0.001024 4096 80 2616 14000 2.70214 129.034 104.065 235.844 235.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 840 3.2e-05 512 60 384 573440 25.3503 13.3763 190.795 418.805 648.518 648.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1920 0.000512 2048 300 384 35952 3.47088 35.0386 104.915 143.466 143.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1570 0.000512 2048 170 984 36400 3.48358 90.4868 104.75 198.762 198.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 0.001024 2048 185 1968 14784 1.36221 73.6 52.317 127.325 127.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1360 3.2e-05 512 450 216 458752 37.497 13.1882 91.5612 413.952 556.432 556.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 980 6.4e-05 4096 60 1848 294784 46.2441 55.6646 2875.91 1677.03 4654.93 4655.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1260 0.000512 512 200 504 33600 1.27021 0.929792 13.9773 50.0215 66.3008 66.3956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1930 0.000128 2048 240 1512 147168 11.5599 14.3869 573.449 420.373 1019.84 1019.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1330 0.000256 4096 80 768 74704 13.997 292.787 419.526 726.354 726.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 510 0.001024 4096 80 2616 14224 2.72397 190.082 104.882 297.732 297.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 840 3.2e-05 512 60 384 573440 25.3174 13.3511 126.875 418.473 584.205 584.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1920 0.000512 2048 300 384 35840 3.4759 23.044 104.707 131.273 131.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1570 0.000512 2048 170 984 36288 3.47088 59.4288 104.65 167.593 167.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 0.001024 2048 185 1968 14560 1.35344 47.7757 51.968 101.14 101.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1360 3.2e-05 512 450 216 430080 38.43 13.0401 56.918 404.013 512.638 512.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 980 6.4e-05 4096 60 1848 294784 46.1358 55.5847 1894.23 1675.99 3672.03 3672.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1260 0.000512 512 200 504 33152 1.27654 0.933888 8.91587 50.066 61.2912 61.3825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1930 0.000128 2048 240 1512 146944 11.5127 14.3299 377.62 418.81 822.349 822.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1330 0.000256 4096 80 768 74592 13.986 191.977 419.126 625.131 625.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 510 0.001024 4096 80 2616 14112 2.72179 123.924 104.778 231.468 231.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 840 3.2e-05 512 60 384 572160 25.3604 13.3591 184.721 417.299 640.935 641.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1920 0.000512 2048 300 384 36000 3.48605 33.9926 104.952 142.474 142.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1570 0.000512 2048 170 984 36360 3.4695 87.5315 104.545 195.591 195.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 0.001024 2048 185 1968 14760 1.35987 71.1086 52.2152 124.725 124.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1360 3.2e-05 512 450 216 445440 38.6396 13.1629 86.8066 412.113 550.96 551.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 980 6.4e-05 4096 60 1848 294720 46.3643 55.7015 2774.13 1675.52 4551.8 4551.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1260 0.000512 512 200 504 34080 1.27792 0.942176 13.5617 51.2783 67.1658 67.2584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1930 0.000128 2048 240 1512 147120 11.5796 14.3667 556.001 418.79 1000.82 1000.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1330 0.000256 4096 80 768 74640 13.9727 281.857 418.736 714.609 714.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 510 0.001024 4096 80 2616 14160 2.72461 0 104.47 107.205 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 840 3.2e-05 512 60 384 568320 25.517 13.3515 120.523 417.519 577.105 577.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1920 0.000512 2048 300 384 35760 3.47136 22.2024 104.553 130.27 130.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1570 0.000512 2048 170 984 36240 3.47341 56.834 104.578 164.928 164.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 0.001024 2048 185 1968 14640 1.35658 45.7532 52.2273 99.38 99.4381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1360 3.2e-05 512 450 216 430080 39.9624 13.1508 54.5841 412.319 520.259 520.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 980 6.4e-05 4096 60 1848 294240 46.2275 55.661 1788.32 1674.94 3565.22 3565.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1260 0.000512 512 200 504 33600 1.26106 0.929792 8.89494 49.9964 61.1827 61.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1930 0.000128 2048 240 1512 146880 11.5532 14.3565 357.21 419.69 802.881 802.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1330 0.000256 4096 80 768 74400 13.9688 180.583 418.236 612.832 612.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 510 0.001024 4096 80 2616 13920 2.70326 115.201 103.849 221.795 221.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 840 3.2e-05 512 60 384 573440 25.2775 13.3477 178.728 418.122 635.672 635.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1920 0.000512 2048 300 384 35968 3.48083 32.7003 104.999 141.221 141.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1570 0.000512 2048 170 984 36352 3.47373 83.8152 104.663 191.997 192.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 0.001024 2048 185 1968 14848 1.37011 68.3964 52.5326 122.343 122.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1360 3.2e-05 512 450 216 458752 38.347 13.3263 85.3756 418.086 555.375 555.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 980 6.4e-05 4096 60 1848 294912 46.2136 55.5843 2658.75 1677.45 4438.07 4438.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1260 0.000512 512 200 504 34304 1.27613 0.941312 12.9415 51.3352 66.5989 66.6924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1930 0.000128 2048 240 1512 146944 11.5364 14.3308 530.18 418.953 975.075 975.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1330 0.000256 4096 80 768 74624 13.9825 269.205 419.177 702.408 702.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 510 0.001024 4096 80 2616 14208 2.72534 174.873 104.879 282.52 282.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 840 3.2e-05 512 60 384 573440 25.2752 13.3402 120.203 418.163 577.172 577.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1920 0.000512 2048 300 384 35840 3.47955 21.397 104.887 129.806 129.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1570 0.000512 2048 170 984 36096 3.46896 55.6483 104.312 163.473 163.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 0.001024 2048 185 1968 14592 1.35491 44.1711 52.1833 97.7513 97.8104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1360 3.2e-05 512 450 216 458752 38.6942 13.3243 58.2481 418.124 528.634 528.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 980 6.4e-05 4096 60 1848 294400 46.2111 55.5925 1798.14 1675.25 3575.27 3575.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1260 0.000512 512 200 504 32768 1.25485 0.917696 8.6783 49.6894 60.6387 60.7273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1930 0.000128 2048 240 1512 146432 11.5321 14.3462 358.192 418.566 802.711 802.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1330 0.000256 4096 80 768 74496 13.9892 182.448 419.142 615.621 615.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 510 0.001024 4096 80 2616 14080 2.72819 117.95 104.873 225.595 225.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 840 3.2e-05 512 60 400 576512 25.2268 13.3714 146.777 419.36 604.933 605.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1920 0.000512 2048 300 375 36160 3.496 48.1035 105.029 156.672 156.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1570 0.000512 2048 170 975 36576 3.48774 66.5483 104.927 175.007 175.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 0.001024 2048 185 1975 14912 1.36237 54.9837 52.4823 108.872 108.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1360 3.2e-05 512 450 225 462848 38.0542 13.3238 134.851 417.936 604.415 604.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 980 6.4e-05 4096 60 1850 295360 46.2557 55.6051 4283.84 1677.29 6063.07 6063.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1260 0.000512 512 200 525 34176 1.26301 0.938464 10.7314 51.274 64.3051 64.4048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1930 0.000128 2048 240 1525 147264 11.5302 14.4036 435.822 419.302 881.134 881.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1330 0.000256 4096 80 775 74752 13.994 221.939 419.43 655.407 655.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 510 0.001024 4096 80 2625 14304 2.73107 143.368 104.957 251.099 251.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 840 3.2e-05 512 60 400 576000 25.3673 13.4066 131.659 419.356 589.987 590.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1920 0.000512 2048 300 375 36120 3.47802 22.5781 104.864 130.965 131.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1570 0.000512 2048 170 975 36560 3.48797 59.8672 104.906 168.304 168.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 0.001024 2048 185 1975 14920 1.37011 49.2114 52.5231 103.148 103.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1360 3.2e-05 512 450 225 460800 38.6924 13.3901 115.696 419.315 587.339 587.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 980 6.4e-05 4096 60 1850 295360 46.4588 55.7013 2006.31 1677.06 3785.61 3785.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1260 0.000512 512 200 525 34080 1.26582 0.93824 9.50272 51.2542 63.0643 63.1564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1930 0.000128 2048 240 1525 147280 11.6188 14.4036 391.001 419.308 836.404 836.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1330 0.000256 4096 80 775 74720 13.994 197.83 419.291 631.156 631.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 510 0.001024 4096 80 2625 14280 2.7215 127.787 104.869 235.418 235.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 840 3.2e-05 512 60 400 576000 25.3012 13.3862 85.8928 419.075 543.848 544.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1920 0.000512 2048 300 375 36080 3.47949 40.6651 104.786 148.975 149.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1570 0.000512 2048 170 975 36480 3.47642 38.763 104.725 147.008 147.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 0.001024 2048 185 1975 14880 1.36794 32.1845 52.4875 86.0829 86.1477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1360 3.2e-05 512 450 225 460800 38.7641 13.3755 116.843 419.032 588.257 588.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 980 6.4e-05 4096 60 1850 295200 46.422 55.6683 3671.35 1675.64 5449.15 5449.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1260 0.000512 512 200 525 33920 1.26637 0.935936 6.2873 50.0989 58.6907 58.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1930 0.000128 2048 240 1525 147200 11.5589 14.3557 253.1 419.12 698.208 698.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1330 0.000256 4096 80 775 74640 13.9857 128.234 419.466 561.73 561.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 510 0.001024 4096 80 2625 14240 2.72678 82.7716 104.796 190.337 190.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 840 3.2e-05 512 60 400 576000 25.2416 13.377 140.95 418.763 598.526 598.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1920 0.000512 2048 300 375 36144 3.49181 24.1746 104.967 132.679 132.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1570 0.000512 2048 170 975 36528 3.47984 63.6723 104.862 172.058 172.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 0.001024 2048 185 1975 14880 1.36947 52.5077 52.4472 106.369 106.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1360 3.2e-05 512 450 225 460800 37.9753 13.2977 122.498 416.651 590.67 590.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 980 6.4e-05 4096 60 1850 295296 46.2676 55.6656 2067.18 1677.38 3846.57 3846.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1260 0.000512 512 200 525 34176 1.26954 0.941824 10.3268 51.3236 63.9635 64.0668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1930 0.000128 2048 240 1525 147264 11.5836 14.4159 415.007 419.606 860.688 860.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1330 0.000256 4096 80 775 74736 13.996 211.159 419.504 644.709 644.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 510 0.001024 4096 80 2625 14256 2.71696 136.575 104.811 244.149 244.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 840 3.2e-05 512 60 400 574464 25.2775 13.3591 90.8442 418.293 547.985 548.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1920 0.000512 2048 300 375 36096 3.48979 15.5587 104.843 123.934 123.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1570 0.000512 2048 170 975 36480 3.4775 40.778 104.741 149.04 149.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 0.001024 2048 185 1975 14784 1.35782 33.6474 52.259 87.3066 87.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1360 3.2e-05 512 450 225 454656 37.9398 13.1318 119.614 412.07 582.999 583.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 980 6.4e-05 4096 60 1850 295296 46.1626 55.5951 1420.64 1675.63 3198.11 3198.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1260 0.000512 512 200 525 33792 1.27011 0.935936 6.6415 51.1992 60.1456 60.2376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1930 0.000128 2048 240 1525 147072 11.5425 14.3377 268.378 418.882 713.214 713.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1330 0.000256 4096 80 775 74688 13.9877 136.282 419.012 569.324 569.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 510 0.001024 4096 80 2625 14208 2.71859 87.7608 104.69 195.213 195.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 840 3.2e-05 512 60 400 575232 25.2994 13.391 150.83 418.375 608.085 608.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1920 0.000512 2048 300 375 36120 3.4953 26.5292 104.934 135 135.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1570 0.000512 2048 170 975 36512 3.4775 68.4872 104.745 176.754 176.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 0.001024 2048 185 1975 14896 1.3656 56.8238 52.4619 110.694 110.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1360 3.2e-05 512 450 225 458752 38.5456 13.3708 73.635 418.335 544.129 544.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 980 6.4e-05 4096 60 1850 295232 46.3481 55.7138 2232.63 1675.76 4010.54 4010.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1260 0.000512 512 200 525 34272 1.27056 0.94192 11.3669 51.3071 64.9887 65.0834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1930 0.000128 2048 240 1525 147280 11.5921 14.4266 450.071 418.972 895.136 895.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1330 0.000256 4096 80 775 74704 13.98 226.361 418.992 659.378 659.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 510 0.001024 4096 80 2625 14280 2.72931 146.518 104.879 254.17 254.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 840 3.2e-05 512 60 400 573440 25.362 13.3816 95.9177 418.387 553.239 553.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1920 0.000512 2048 300 375 36064 3.49184 16.9697 104.823 125.326 125.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1570 0.000512 2048 170 975 36400 3.47526 43.3663 104.588 151.472 151.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 0.001024 2048 185 1975 14784 1.36269 35.7486 52.308 89.4633 89.5211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1360 3.2e-05 512 450 225 444416 39.0266 13.1835 133.98 413.54 599.979 600.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 980 6.4e-05 4096 60 1850 295008 46.2497 55.6755 1518.3 1675.37 3295.68 3295.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1260 0.000512 512 200 525 33600 1.26352 0.929792 7.11171 49.9913 59.3945 59.4886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1930 0.000128 2048 240 1525 147168 11.5634 14.3635 281.916 419.215 727.136 727.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1330 0.000256 4096 80 775 74592 13.989 142.319 418.666 575.02 575.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 510 0.001024 4096 80 2625 14224 2.72384 91.9573 104.872 199.597 199.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 840 3.2e-05 512 60 400 575488 25.285 13.3724 157.261 419.441 615.548 615.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1920 0.000512 2048 300 375 36096 3.47709 27.6641 104.962 136.149 136.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1570 0.000512 2048 170 975 36544 3.48784 71.8193 104.929 180.279 180.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 0.001024 2048 185 1975 14848 1.36253 58.6659 52.3964 112.47 112.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1360 3.2e-05 512 450 225 458752 38.3585 13.3236 76.0152 417.952 545.888 546.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 980 6.4e-05 4096 60 1850 295168 46.2189 55.6105 2308.84 1676.77 4087.52 4087.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1260 0.000512 512 200 525 34048 1.27203 0.941088 11.3794 51.2886 64.9825 65.0768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1930 0.000128 2048 240 1525 147200 11.5549 14.4421 463.3 419.388 908.755 908.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1330 0.000256 4096 80 775 74688 13.9769 236.282 419.246 669.546 669.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 510 0.001024 4096 80 2625 14272 2.73203 150.185 104.954 257.914 257.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 840 3.2e-05 512 60 400 573440 25.2644 13.3458 105.021 417.745 561.569 561.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1920 0.000512 2048 300 375 35968 3.47341 18.2382 104.62 126.374 126.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1570 0.000512 2048 170 975 36480 3.48989 46.8378 104.85 155.222 155.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 0.001024 2048 185 1975 14720 1.3543 37.8736 52.183 91.4543 91.5108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1360 3.2e-05 512 450 225 458752 38.3622 13.3264 51.732 417.686 521.351 521.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 980 6.4e-05 4096 60 1850 295168 46.2193 55.5898 1544.42 1675.88 3322.19 3322.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1260 0.000512 512 200 525 33792 1.2785 0.94 7.5776 51.3108 61.2107 61.3048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1930 0.000128 2048 240 1525 146944 11.5282 14.3559 306.726 418.676 751.366 751.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1330 0.000256 4096 80 775 74624 13.98 156.409 418.947 589.383 589.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 510 0.001024 4096 80 2625 14208 2.72179 96.3199 104.88 203.964 204.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 840 3.2e-05 512 60 400 576000 25.3137 13.3991 165.903 419.184 623.986 624.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1920 0.000512 2048 300 375 36072 3.47898 29.0551 104.913 137.492 137.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1570 0.000512 2048 170 975 36504 3.47475 76.409 104.832 184.758 184.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 0.001024 2048 185 1975 14832 1.36154 62.7999 52.3697 116.574 116.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1360 3.2e-05 512 450 225 451584 38.3607 13.2157 78.9624 414.506 545.285 545.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 980 6.4e-05 4096 60 1850 295200 46.3787 55.7134 2438.66 1676.82 4217.64 4217.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1260 0.000512 512 200 525 33984 1.27501 0.940032 12.1473 51.27 65.7323 65.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1930 0.000128 2048 240 1525 147168 11.5747 14.3541 489.554 419.224 934.778 934.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1330 0.000256 4096 80 775 74664 13.9842 249.23 419.148 682.409 682.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 510 0.001024 4096 80 2625 14256 2.7273 162.022 104.909 269.703 269.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 840 3.2e-05 512 60 400 571392 25.3427 13.3514 118.814 417.287 574.988 575.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1920 0.000512 2048 300 375 36000 3.48272 20.8486 104.712 129.087 129.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1570 0.000512 2048 170 975 36432 3.48224 54.7254 104.735 162.986 163.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 0.001024 2048 185 1975 14688 1.35578 44.6812 52.1262 98.2053 98.2624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1360 3.2e-05 512 450 225 442368 38.091 13.047 56.1918 407.976 515.547 515.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 980 6.4e-05 4096 60 1850 294912 46.2123 55.65 1745.35 1674.82 3522.1 3522.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1260 0.000512 512 200 525 33408 1.26781 0.932576 8.66461 50.0501 61.0143 61.1066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1930 0.000128 2048 240 1525 147168 11.5605 14.3524 350.673 419.091 795.748 795.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1330 0.000256 4096 80 775 74592 13.9878 178.578 418.746 611.356 611.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 510 0.001024 4096 80 2625 14112 2.70742 114.86 104.479 222.09 222.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 840 3.2e-05 512 60 400 576000 25.2628 13.3935 161.35 419.462 619.662 619.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1920 0.000512 2048 300 375 36080 3.47821 28.3839 104.991 136.897 136.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1570 0.000512 2048 170 975 36480 3.47968 74.3735 104.817 182.713 182.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 0.001024 2048 185 1975 14880 1.3648 61.538 52.5312 115.48 115.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1360 3.2e-05 512 450 225 460800 38.4226 13.3724 78.2027 419.425 549.665 549.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 980 6.4e-05 4096 60 1850 295200 46.2605 55.6683 2364.83 1677.54 4144.38 4144.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1260 0.000512 512 200 525 33920 1.27091 0.934144 11.5999 50.1213 64.0262 64.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1930 0.000128 2048 240 1525 147200 11.5507 14.3644 478.245 419.51 923.746 923.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1330 0.000256 4096 80 775 74640 13.9894 242.751 419.175 675.963 676.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 510 0.001024 4096 80 2625 14240 2.72598 157.432 104.89 265.093 265.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 840 3.2e-05 512 60 400 573440 25.3474 13.3695 114.204 419.072 572.181 572.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1920 0.000512 2048 300 375 36000 3.47482 19.8878 104.774 128.18 128.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1570 0.000512 2048 170 975 36320 3.47136 52.057 104.491 160.062 160.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 0.001024 2048 185 1975 14720 1.3585 42.7594 52.2557 96.4167 96.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1360 3.2e-05 512 450 225 450560 38.0873 13.1241 54.4911 412.162 518.102 518.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 980 6.4e-05 4096 60 1850 295040 46.1604 55.5909 1661.13 1675.9 3438.85 3438.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1260 0.000512 512 200 525 33280 1.26566 0.926528 8.3313 49.9388 60.5654 60.6597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1930 0.000128 2048 240 1525 146880 11.518 14.5494 334.708 418.531 779.38 779.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1330 0.000256 4096 80 775 74560 13.9874 170.219 418.72 602.97 603.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 510 0.001024 4096 80 2625 14080 2.71155 109.217 105.168 217.137 217.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 840 3.2e-05 512 60 400 574464 25.2451 13.3632 198.674 418.457 655.933 656.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1920 0.000512 2048 300 375 36096 3.48781 34.5559 105.001 143.089 143.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1570 0.000512 2048 170 975 36480 3.47872 90.7342 104.778 199.032 199.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 0.001024 2048 185 1975 14784 1.36038 74.4564 52.2752 128.135 128.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1360 3.2e-05 512 450 225 454656 37.6062 13.1311 95.1542 412.238 558.371 558.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 980 6.4e-05 4096 60 1850 295296 46.1521 55.5909 2883.18 1676.27 4661.28 4661.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1260 0.000512 512 200 525 33792 1.27574 0.939168 14.9543 51.2061 68.4738 68.5685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1930 0.000128 2048 240 1525 147072 11.5269 14.4359 579.177 419.152 1024.36 1024.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1330 0.000256 4096 80 775 74688 13.9937 296.471 419.18 729.687 729.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 510 0.001024 4096 80 2625 14208 2.7264 191.089 104.721 298.58 298.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 840 3.2e-05 512 60 400 571392 25.1307 13.2962 132.349 416.793 587.758 587.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1920 0.000512 2048 300 375 35904 3.47338 22.8894 104.71 131.116 131.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1570 0.000512 2048 170 975 36288 3.46538 59.9204 104.606 168.033 168.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 0.001024 2048 185 1975 14592 1.35168 48.8634 52.0598 102.317 102.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1360 3.2e-05 512 450 225 442368 38.834 13.1289 61.7689 412.631 526.601 526.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 980 6.4e-05 4096 60 1850 294912 46.2139 55.5928 1931.64 1677.11 3710.63 3710.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1260 0.000512 512 200 525 33024 1.2681 0.92832 9.59037 49.9797 61.8667 61.9581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1930 0.000128 2048 240 1525 146688 11.532 14.3592 387.816 419.133 832.911 832.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1330 0.000256 4096 80 775 74496 13.9837 198.128 419.008 631.161 631.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 510 0.001024 4096 80 2625 14016 2.70541 126.201 104.29 233.24 233.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 840 3.2e-05 512 60 400 576000 25.2828 13.4012 198.719 419.047 656.643 656.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1920 0.000512 2048 300 375 36000 3.47446 34.5214 104.827 142.865 142.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1570 0.000512 2048 170 975 36500 3.48877 90.4376 104.925 198.892 198.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 0.001024 2048 185 1975 14800 1.36397 74.4288 52.3701 128.206 128.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1360 3.2e-05 512 450 225 448000 38.3811 13.1707 93.9225 412.567 558.277 558.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 980 6.4e-05 4096 60 1850 295200 46.4218 55.7406 2894.59 1677.73 4674.56 4674.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1260 0.000512 512 200 525 34000 1.27523 0.937984 15.2117 51.2398 68.7634 68.8577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1930 0.000128 2048 240 1525 147000 11.6191 14.422 579.777 419.523 1025.41 1025.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1330 0.000256 4096 80 775 74600 13.9861 295.861 419.068 728.959 729.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 510 0.001024 4096 80 2625 14200 2.7136 190.619 104.786 298.161 298.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 840 3.2e-05 512 60 400 569600 25.361 13.329 132.355 416.731 587.979 588.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1920 0.000512 2048 300 375 35800 3.46573 23.2899 104.352 131.152 131.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1570 0.000512 2048 170 975 36400 3.49904 60.8543 104.823 169.217 169.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 0.001024 2048 185 1975 14600 1.35318 49.8771 52.0557 103.332 103.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1360 3.2e-05 512 450 225 435200 39.5591 13.159 61.2453 412.238 526.444 526.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 980 6.4e-05 4096 60 1850 294800 46.3421 55.6886 1944.41 1674.5 3721.02 3721.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1260 0.000512 512 200 525 33600 1.26653 0.935264 9.7017 49.9628 61.969 62.0651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1930 0.000128 2048 240 1525 146800 11.5907 14.4323 389.273 419 834.37 834.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1330 0.000256 4096 80 775 74400 13.9806 199.205 418.122 631.353 631.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 510 0.001024 4096 80 2625 14000 2.70739 127.749 104.15 234.653 234.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 840 3.2e-05 512 60 400 573440 25.3447 13.3774 190.991 418.438 648.344 648.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1920 0.000512 2048 300 375 36064 3.49677 33.6835 104.928 142.153 142.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1570 0.000512 2048 170 975 36400 3.4728 87.4185 104.579 195.513 195.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 0.001024 2048 185 1975 14784 1.36333 71.9667 52.3061 125.679 125.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1360 3.2e-05 512 450 225 444416 38.9097 13.1803 89.8006 413.512 555.643 555.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 980 6.4e-05 4096 60 1850 295008 46.2533 55.6675 2794 1675.24 4571.25 4571.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1260 0.000512 512 200 525 33600 1.25882 0.930304 14.1155 49.984 66.3906 66.4842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1930 0.000128 2048 240 1525 147168 11.5732 14.357 563.505 419.16 1008.67 1008.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1330 0.000256 4096 80 775 74592 13.9805 286.757 418.639 719.421 719.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 510 0.001024 4096 80 2625 14224 2.72765 185.53 104.882 293.182 293.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 840 3.2e-05 512 60 400 573440 25.325 13.3631 126.926 418.834 584.636 584.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1920 0.000512 2048 300 375 35840 3.46931 22.1041 104.615 130.231 130.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1570 0.000512 2048 170 975 36288 3.46822 57.3972 104.68 165.589 165.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 0.001024 2048 185 1975 14560 1.35123 46.8127 52.0516 100.258 100.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1360 3.2e-05 512 450 225 430080 38.4483 13.0374 57.7188 404.36 513.802 513.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 980 6.4e-05 4096 60 1850 294784 46.1221 55.5954 1831.77 1677.45 3611.02 3611.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1260 0.000512 512 200 525 33152 1.27667 0.935936 9.01386 50.0826 61.405 61.4981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1930 0.000128 2048 240 1525 146944 11.5159 14.3335 370 419.166 815.087 815.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1330 0.000256 4096 80 775 74368 13.9827 187.464 418.442 619.934 619.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 510 0.001024 4096 80 2625 14112 2.72358 120.578 104.966 228.31 228.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 840 3.2e-05 512 60 400 572160 25.346 13.3632 186.598 417.673 643.174 643.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1920 0.000512 2048 300 375 36000 3.47901 32.6313 104.858 141.011 141.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1570 0.000512 2048 170 975 36480 3.48624 85.1147 104.899 193.542 193.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 0.001024 2048 185 1975 14760 1.36013 69.7896 52.3029 123.493 123.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1360 3.2e-05 512 450 225 445440 38.6399 13.1584 87.7938 412.483 552.318 552.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 980 6.4e-05 4096 60 1850 295200 46.3675 55.7098 2706.19 1676.59 4484.94 4485.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1260 0.000512 512 200 525 34080 1.2761 0.940064 13.7322 51.3032 67.356 67.4468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1930 0.000128 2048 240 1525 147120 11.5781 14.3666 546.429 420.157 992.602 992.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1330 0.000256 4096 80 775 74640 13.9844 277.568 419.283 710.879 710.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 510 0.001024 4096 80 2625 14160 2.71904 178.633 104.653 286.047 286.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 840 3.2e-05 512 60 400 568320 25.5099 13.3554 122.912 417.758 579.732 579.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1920 0.000512 2048 300 375 35760 3.46397 21.0225 104.428 128.957 129.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1570 0.000512 2048 170 975 36240 3.46618 55.4025 104.581 163.493 163.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 0.001024 2048 185 1975 14640 1.36035 44.6505 52.3039 98.3592 98.4146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1360 3.2e-05 512 450 225 430080 39.974 13.1461 56.3174 412.561 522.238 522.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 980 6.4e-05 4096 60 1850 294720 46.2279 55.6626 1798.89 1675.93 3576.79 3576.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1260 0.000512 512 200 525 33600 1.26368 0.931008 9.3047 50.0069 61.6053 61.7021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1930 0.000128 2048 240 1525 146880 11.5581 14.3534 363.277 419.416 808.673 808.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1330 0.000256 4096 80 775 74400 13.9796 184.113 418.644 616.779 616.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 510 0.001024 4096 80 2625 13920 2.70541 116.381 104.018 223.148 223.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 840 3.2e-05 512 60 400 573440 25.2602 13.3489 178.644 418.07 635.514 635.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1920 0.000512 2048 300 375 35968 3.47437 31.2261 104.991 139.734 139.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1570 0.000512 2048 170 975 36480 3.49677 81.3855 104.934 189.858 189.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 0.001024 2048 185 1975 14720 1.35885 66.5702 52.2234 120.193 120.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1360 3.2e-05 512 450 225 458752 38.3546 13.3284 86.5136 418.037 556.475 556.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 980 6.4e-05 4096 60 1850 295168 46.2249 55.5997 2594.23 1677.26 4373.39 4373.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1260 0.000512 512 200 525 33792 1.27594 0.938848 13.3617 51.3314 67.0108 67.1084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1930 0.000128 2048 240 1525 146944 11.5303 14.3421 521.348 418.91 966.203 966.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1330 0.000256 4096 80 775 74624 13.9817 265.142 419.289 698.454 698.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 510 0.001024 4096 80 2625 14208 2.72653 171.022 104.966 278.757 278.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 840 3.2e-05 512 60 400 573440 25.2639 13.3516 125.874 417.945 582.63 582.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1920 0.000512 2048 300 375 35840 3.47136 21.3606 104.626 129.503 129.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1570 0.000512 2048 170 975 36352 3.49171 56.3998 104.861 164.795 164.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 0.001024 2048 185 1975 14592 1.35613 45.4631 52.1864 99.0483 99.1068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1360 3.2e-05 512 450 225 458752 38.382 13.326 60.8732 417.837 530.662 530.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 980 6.4e-05 4096 60 1850 294400 46.1953 55.5935 1841.74 1674.03 3617.64 3617.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1260 0.000512 512 200 525 32768 1.25587 0.919008 9.14141 49.6626 61.0819 61.1765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1930 0.000128 2048 240 1525 146432 11.5368 14.5146 367.829 418.265 812.221 812.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1330 0.000256 4096 80 775 74496 13.9828 188.535 419.004 621.566 621.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 510 0.001024 4096 80 2625 14080 2.72176 120.69 104.892 228.348 228.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 840 3.2e-05 512 60 384 574464 25.3837 13.3772 126.249 419.433 584.637 584.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1920 0.000512 2048 300 384 36064 3.47789 40.2515 104.897 148.671 148.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1570 0.000512 2048 170 992 36544 3.49456 58.9414 104.978 167.459 167.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 0.001024 2048 185 1984 14912 1.36602 48.1655 52.5454 102.12 102.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1360 3.2e-05 512 450 224 450560 39.3588 13.3225 108.739 418.02 579.685 579.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 980 6.4e-05 4096 60 1856 295296 46.2769 55.5909 3586.94 1677.63 5366.52 5366.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1260 0.000512 512 200 512 34432 1.26406 0.941824 9.03178 51.2836 62.6237 62.7236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1930 0.000128 2048 240 1536 147072 11.5372 14.4088 386.502 419.389 831.91 831.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1330 0.000256 4096 80 768 74784 14.0063 191.523 419.529 625.102 625.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 510 0.001024 4096 80 2624 14304 2.73008 125.133 106.525 234.432 234.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 840 3.2e-05 512 60 384 573440 25.4329 13.3693 92.3721 419.46 550.833 550.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1920 0.000512 2048 300 384 36032 3.47146 40.0689 104.898 148.485 148.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1570 0.000512 2048 170 992 36480 3.48278 38.3072 104.894 146.727 146.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 0.001024 2048 185 1984 14848 1.36976 31.2812 52.4613 85.1554 85.2235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1360 3.2e-05 512 450 224 450560 39.4648 13.3278 110.404 418.041 581.496 581.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 980 6.4e-05 4096 60 1856 295168 46.4069 55.5894 3583.51 1677.12 5362.71 5362.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1260 0.000512 512 200 512 34304 1.26592 0.93856 5.97219 51.2991 59.5795 59.6668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1930 0.000128 2048 240 1536 147072 11.561 14.432 248.469 420.602 695.138 695.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1330 0.000256 4096 80 768 74752 13.9868 123.674 419.522 557.229 557.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 510 0.001024 4096 80 2624 14272 2.7273 80.4413 104.966 188.181 188.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 840 3.2e-05 512 60 384 574720 25.4452 13.4021 129.901 419.441 588.386 588.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1920 0.000512 2048 300 384 36080 3.48125 23.2387 104.961 131.722 131.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1570 0.000512 2048 170 992 36520 3.49181 60.8829 104.931 169.351 169.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 0.001024 2048 185 1984 14880 1.36272 49.4537 52.4847 103.346 103.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1360 3.2e-05 512 450 224 450560 39.6548 13.3857 112.337 419.397 585.016 585.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 980 6.4e-05 4096 60 1856 295200 46.4438 55.7094 2008.77 1677.4 3788.41 3788.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1260 0.000512 512 200 512 34400 1.2681 0.936864 9.45798 51.2598 63.0228 63.1235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1930 0.000128 2048 240 1536 147040 11.6147 14.4118 393.059 419.403 838.561 838.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1330 0.000256 4096 80 768 74760 13.9899 195.281 419.436 628.751 628.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 510 0.001024 4096 80 2624 14280 2.72 127.311 104.882 234.958 235.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 840 3.2e-05 512 60 384 573440 25.4241 13.3857 83.5655 419.382 541.949 542.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1920 0.000512 2048 300 384 36000 3.47376 15.0692 104.831 123.417 123.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1570 0.000512 2048 170 992 36480 3.4913 38.7004 104.913 147.146 147.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 0.001024 2048 185 1984 14800 1.35987 31.6539 52.3632 85.4187 85.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1360 3.2e-05 512 450 224 450560 39.8466 13.3659 113.72 419.325 586.5 586.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 980 6.4e-05 4096 60 1856 295040 46.3897 55.6622 3719.27 1676.84 5498.24 5498.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1260 0.000512 512 200 512 34240 1.26624 0.934496 6.13834 50.1192 58.5653 58.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1930 0.000128 2048 240 1536 147040 11.5713 14.3919 254.888 419.42 700.345 700.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1330 0.000256 4096 80 768 74720 13.9905 126.136 420.481 560.669 560.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 510 0.001024 4096 80 2624 14240 2.72384 82.0771 104.858 189.702 189.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 840 3.2e-05 512 60 384 572928 25.3847 13.3736 140.308 418.368 597.626 597.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1920 0.000512 2048 300 384 36048 3.48326 25.3556 104.796 133.678 133.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1570 0.000512 2048 170 992 36528 3.48544 65.9625 104.874 174.366 174.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 0.001024 2048 185 1984 14880 1.36397 54.0253 52.4556 107.885 107.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1360 3.2e-05 512 450 224 448512 39.0443 13.2936 66.9941 416.255 535.823 536.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 980 6.4e-05 4096 60 1856 295200 46.2551 55.659 2099.84 1675.79 3877.62 3877.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1260 0.000512 512 200 512 34560 1.26704 0.943776 10.4401 51.303 64.0548 64.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1930 0.000128 2048 240 1536 147072 11.561 14.3745 425.036 419.118 870.163 870.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1330 0.000256 4096 80 768 74736 13.9871 211.515 418.947 644.493 644.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 510 0.001024 4096 80 2624 14256 2.71859 138.058 104.7 245.523 245.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 840 3.2e-05 512 60 384 571392 25.4324 13.3624 90.8458 418.395 548.23 548.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1920 0.000512 2048 300 384 36000 3.47491 16.5007 104.797 124.816 124.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1570 0.000512 2048 170 992 36480 3.48576 42.7524 104.87 151.151 151.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 0.001024 2048 185 1984 14784 1.36243 34.6798 52.325 88.4129 88.4714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1360 3.2e-05 512 450 224 442368 38.982 13.1292 120.494 412.169 585.02 585.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 980 6.4e-05 4096 60 1856 295104 46.1224 55.5928 1435.15 1676.03 3212.97 3213.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1260 0.000512 512 200 512 34176 1.26912 0.936608 6.76726 51.2089 60.2852 60.3884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1930 0.000128 2048 240 1536 146880 11.5288 14.3461 272.894 419.112 717.956 718.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1330 0.000256 4096 80 768 74688 13.9776 135.396 418.949 568.365 568.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 510 0.001024 4096 80 2624 14208 2.7161 88.1172 104.705 195.582 195.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 840 3.2e-05 512 60 384 573440 25.4372 13.3939 138.176 418.373 595.573 595.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1920 0.000512 2048 300 384 36064 3.48262 25.1429 104.86 133.527 133.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1570 0.000512 2048 170 992 36512 3.49594 65.4462 104.857 173.842 173.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 0.001024 2048 185 1984 14840 1.35987 53.1265 52.3701 106.898 106.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1360 3.2e-05 512 450 224 451584 39.2656 13.3756 66.6594 418.339 537.88 538.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 980 6.4e-05 4096 60 1856 295120 46.3811 55.711 2071.79 1675.75 3849.72 3849.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1260 0.000512 512 200 512 34496 1.27328 0.942848 9.99344 51.5449 63.8549 63.9488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1930 0.000128 2048 240 1536 147056 11.5912 14.4265 419.906 418.972 864.973 865.053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1330 0.000256 4096 80 768 74760 13.9919 208.709 419.131 641.877 641.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 510 0.001024 4096 80 2624 14280 2.72051 136.101 104.869 243.734 243.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 840 3.2e-05 512 60 384 573440 25.349 13.3755 88.8112 418.792 546.52 546.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1920 0.000512 2048 300 384 35952 3.46848 16.2324 104.81 124.552 124.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1570 0.000512 2048 170 992 36400 3.4816 41.5867 104.799 149.91 149.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 0.001024 2048 185 1984 14784 1.35837 33.7684 52.4175 87.587 87.6458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1360 3.2e-05 512 450 224 444416 38.9071 13.191 42.8532 413.941 509.131 509.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 980 6.4e-05 4096 60 1856 295008 46.2776 55.647 1342.52 1677.01 3121.54 3121.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1260 0.000512 512 200 512 34048 1.25766 0.930208 6.52573 50.0145 58.8268 58.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1930 0.000128 2048 240 1536 146944 11.553 14.3544 268.142 420.102 714.223 714.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1330 0.000256 4096 80 768 74704 13.996 133.095 419.518 566.652 566.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 510 0.001024 4096 80 2624 14224 2.72179 86.8124 104.964 194.542 194.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 840 3.2e-05 512 60 384 569856 25.5997 13.3934 73.0836 418.796 531.07 531.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1920 0.000512 2048 300 384 35952 3.48614 13.5012 104.952 121.984 122.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1570 0.000512 2048 170 992 36288 3.46528 34.0943 104.638 142.241 142.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 0.001024 2048 185 1984 14616 1.35373 27.5343 52.112 81.0427 81.1008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1360 3.2e-05 512 450 224 451584 39.5123 13.3745 116.097 418.991 588.223 588.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 980 6.4e-05 4096 60 1856 294672 46.3299 55.7 1200.61 1676.55 2979.27 2979.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1260 0.000512 512 200 512 33600 1.25706 0.927488 5.34016 49.9068 57.5359 57.6371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1930 0.000128 2048 240 1536 146832 11.5675 14.4159 219.561 419.013 664.632 664.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1330 0.000256 4096 80 768 74592 13.9897 109.158 419.174 542.366 542.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 510 0.001024 4096 80 2624 14112 2.7136 70.7621 104.656 178.174 178.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 840 3.2e-05 512 60 384 573440 25.4135 13.3806 141.115 419.305 599.408 599.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1920 0.000512 2048 300 384 36032 3.47872 25.4176 104.863 133.8 133.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1570 0.000512 2048 170 992 36480 3.47997 65.2635 104.855 173.641 173.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 0.001024 2048 185 1984 14848 1.36653 52.9347 52.4426 106.788 106.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1360 3.2e-05 512 450 224 450560 39.1727 13.33 67.5094 417.882 538.136 538.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 980 6.4e-05 4096 60 1856 295168 46.2307 55.6004 2117.18 1676.54 3895.63 3895.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1260 0.000512 512 200 512 34304 1.27136 0.94208 10.1651 51.2906 63.7702 63.8664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1930 0.000128 2048 240 1536 147072 11.5569 14.3892 424.687 419.329 870.036 870.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1330 0.000256 4096 80 768 74752 13.9919 212.53 419.369 645.933 645.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 510 0.001024 4096 80 2624 14272 2.72368 135.099 104.936 242.804 242.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 840 3.2e-05 512 60 384 569344 25.4965 13.3471 95.2677 418.117 552.421 552.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1920 0.000512 2048 300 384 35968 3.48365 17.2604 104.896 125.682 125.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1570 0.000512 2048 170 992 36352 3.47674 43.5648 104.714 151.799 151.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 0.001024 2048 185 1984 14720 1.35818 34.8842 52.2856 88.5718 88.6292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1360 3.2e-05 512 450 224 442368 39.89 13.3307 45.5702 418.081 517.12 517.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 980 6.4e-05 4096 60 1856 295168 46.2193 55.5941 1443.73 1677.45 3223.07 3223.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1260 0.000512 512 200 512 34304 1.27184 0.94064 6.87981 51.3387 60.5338 60.6293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1930 0.000128 2048 240 1536 146688 11.5388 14.34 285.299 419.052 730.305 730.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1330 0.000256 4096 80 768 74624 13.9893 144.582 419.172 577.788 577.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 510 0.001024 4096 80 2624 14208 2.72525 88.3116 104.973 196.056 196.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 840 3.2e-05 512 60 384 565248 25.483 13.3013 78.8093 416.788 534.58 534.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1920 0.000512 2048 300 384 35904 3.4816 14.4425 104.901 122.868 122.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1570 0.000512 2048 170 992 36288 3.46931 36.6512 104.723 144.887 144.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 0.001024 2048 185 1984 14592 1.35226 29.1205 52.1156 82.6316 82.6901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1360 3.2e-05 512 450 224 442368 39.1596 13.1266 103.06 412.62 568.213 568.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 980 6.4e-05 4096 60 1856 294912 46.1988 55.6039 1189.36 1677.13 2968.37 2968.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1260 0.000512 512 200 512 33792 1.26474 0.929792 5.68605 49.9876 57.9714 58.0644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1930 0.000128 2048 240 1536 146688 11.5337 14.357 237.158 419.129 682.252 682.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1330 0.000256 4096 80 768 74496 13.9796 119.403 418.832 552.258 552.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 510 0.001024 4096 80 2624 14016 2.70717 72.969 104.284 180.004 180.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 840 3.2e-05 512 60 384 573696 25.4532 13.393 199.574 419.183 657.793 657.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1920 0.000512 2048 300 384 36000 3.47546 36.5783 104.912 145.009 145.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1570 0.000512 2048 170 992 36504 3.49072 95.2996 104.946 203.781 203.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 0.001024 2048 185 1984 14832 1.36566 77.3328 52.4311 131.17 131.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1360 3.2e-05 512 450 224 442368 39.3309 13.2181 93.7302 414.512 561.029 561.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 980 6.4e-05 4096 60 1856 295056 46.4018 55.7322 2970.58 1676.82 4749.61 4749.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1260 0.000512 512 200 512 34272 1.2679 0.937952 14.896 51.2807 68.4823 68.5797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1930 0.000128 2048 240 1536 147024 11.5677 14.3688 605.638 419.304 1050.95 1051.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1330 0.000256 4096 80 768 74736 13.9885 301.172 419.368 734.576 734.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 510 0.001024 4096 80 2624 14256 2.72886 196.192 104.905 303.868 303.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 840 3.2e-05 512 60 384 571392 25.3477 13.3556 128.538 417.394 584.831 584.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1920 0.000512 2048 300 384 35856 3.4689 22.4255 104.539 130.474 130.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1570 0.000512 2048 170 992 36432 3.488 59.0322 104.873 167.438 167.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 0.001024 2048 185 1984 14688 1.35382 47.9335 52.1933 101.525 101.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1360 3.2e-05 512 450 224 423936 39.8241 13.0519 58.0587 408.165 519.337 519.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 980 6.4e-05 4096 60 1856 294912 46.2179 55.65 1897.05 1675.71 3674.72 3674.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1260 0.000512 512 200 512 33984 1.26189 0.931872 9.62182 50.0549 61.9716 62.0657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1930 0.000128 2048 240 1536 146880 11.5573 14.3554 380.504 419.118 825.61 825.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1330 0.000256 4096 80 768 74592 13.9864 190.284 418.705 623.02 623.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 510 0.001024 4096 80 2624 14112 2.71133 123.66 104.438 230.854 230.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 840 3.2e-05 512 60 384 566784 25.6445 13.3612 105.284 417.435 561.921 562.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1920 0.000512 2048 300 384 35856 3.47296 18.8191 104.733 127.066 127.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1570 0.000512 2048 170 992 36288 3.47597 48.5738 104.684 156.775 156.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 0.001024 2048 185 1984 14688 1.36704 39.6654 52.3858 93.4605 93.5197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1360 3.2e-05 512 450 224 414720 40.7315 13.0658 47.09 408.139 509.264 509.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 980 6.4e-05 4096 60 1856 294624 46.3666 55.7101 1549.72 1674.09 3325.97 3326.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1260 0.000512 512 200 512 32832 1.25542 0.92016 7.84845 49.7195 59.8428 59.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1930 0.000128 2048 240 1536 146880 11.5763 14.35 313.625 418.921 758.546 758.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1330 0.000256 4096 80 768 74520 13.9796 156.445 418.685 589.154 589.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 510 0.001024 4096 80 2624 14040 2.70934 101.194 104.437 208.383 208.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 840 3.2e-05 512 60 384 573440 25.3997 13.3942 187.58 419.381 645.949 646.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1920 0.000512 2048 300 384 36000 3.47853 33.8963 104.931 142.348 142.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1570 0.000512 2048 170 992 36480 3.49389 88.3433 104.911 196.79 196.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 0.001024 2048 185 1984 14800 1.36173 71.7654 52.3614 125.532 125.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1360 3.2e-05 512 450 224 450560 39.3867 13.3754 89.8362 419.334 562.173 562.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 980 6.4e-05 4096 60 1856 295040 46.2625 55.6626 2783.18 1676.84 4562.01 4562.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1260 0.000512 512 200 512 34240 1.26394 0.932384 14.4173 50.1211 66.8357 66.9279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1930 0.000128 2048 240 1536 147040 11.5614 14.3626 565.813 419.429 1011.24 1011.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1330 0.000256 4096 80 768 74720 13.9874 282.468 419.342 715.843 715.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 510 0.001024 4096 80 2624 14240 2.72589 184.453 104.868 292.089 292.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 840 3.2e-05 512 60 384 573440 25.3731 13.3715 126.555 419.183 584.672 584.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1920 0.000512 2048 300 384 35840 3.46112 22.9294 104.557 130.991 131.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1570 0.000512 2048 170 992 36320 3.47094 59.7852 104.637 167.934 167.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 0.001024 2048 185 1984 14720 1.35987 48.602 52.336 102.341 102.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1360 3.2e-05 512 450 224 430080 39.926 13.1278 57.626 412.281 523.2 523.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 980 6.4e-05 4096 60 1856 295040 46.1388 55.5717 1881.45 1676.28 3659.52 3659.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1260 0.000512 512 200 512 33920 1.25597 0.93008 9.15958 49.9458 61.3955 61.4894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1930 0.000128 2048 240 1536 146560 11.52 14.3829 378.811 418.542 823.331 823.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1330 0.000256 4096 80 768 74560 13.9779 189.776 418.681 622.481 622.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 510 0.001024 4096 80 2624 14080 2.70995 123.365 104.372 230.491 230.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 840 3.2e-05 512 60 384 568320 25.489 13.3539 105.657 417.771 562.46 562.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1920 0.000512 2048 300 384 35760 3.46726 19.1775 104.617 127.306 127.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1570 0.000512 2048 170 992 36240 3.47277 49.5356 104.698 157.75 157.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 0.001024 2048 185 1984 14640 1.35779 39.9983 52.3656 93.7664 93.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1360 3.2e-05 512 450 224 430080 39.9743 13.3121 48.5215 412.573 514.62 514.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 980 6.4e-05 4096 60 1856 294720 46.1967 55.6524 1575.55 1675.99 3353.46 3353.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1260 0.000512 512 200 512 33600 1.26112 0.929792 7.87466 50.0187 60.1836 60.2797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1930 0.000128 2048 240 1536 146880 11.5512 14.4254 317.861 419.424 763.332 763.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1330 0.000256 4096 80 768 74400 13.9735 158.949 418.486 591.448 591.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 510 0.001024 4096 80 2624 13920 2.70598 102.013 104.001 208.767 208.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 840 3.2e-05 512 60 384 571392 25.4225 13.3589 178.443 418.458 635.878 636.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1920 0.000512 2048 300 384 36000 3.48051 32.4096 104.923 140.858 140.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1570 0.000512 2048 170 992 36480 3.49184 84.0293 104.889 192.455 192.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 0.001024 2048 185 1984 14784 1.36298 68.1209 52.3305 121.856 121.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1360 3.2e-05 512 450 224 442368 38.7956 14.3992 83.9813 412.231 549.654 549.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 980 6.4e-05 4096 60 1856 295104 46.1397 55.5909 2633.04 1676.27 4411.12 4411.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1260 0.000512 512 200 512 34176 1.26723 0.935936 12.9101 51.2085 66.4211 66.5153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1930 0.000128 2048 240 1536 146880 11.5299 14.4898 536.508 419.051 981.651 981.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1330 0.000256 4096 80 768 74688 13.9796 267.277 419.008 700.31 700.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 510 0.001024 4096 80 2624 14208 2.7199 173.479 104.716 280.961 281.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 840 3.2e-05 512 60 384 565248 25.4847 13.293 114.934 416.784 570.684 570.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1920 0.000512 2048 300 384 35904 3.4775 20.6217 104.896 129.037 129.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1570 0.000512 2048 170 992 36288 3.47299 54.4257 104.716 162.658 162.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 0.001024 2048 185 1984 14592 1.35165 43.8313 52.1138 97.3387 97.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1360 3.2e-05 512 450 224 442368 38.8522 13.1251 55.2569 412.632 520.107 520.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 980 6.4e-05 4096 60 1856 294912 46.2275 55.599 1709.39 1677.1 3488.39 3488.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1260 0.000512 512 200 512 33792 1.25891 0.926144 8.59536 49.9857 60.87 60.9628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1930 0.000128 2048 240 1536 146688 11.5364 14.3773 345.824 419.224 791.033 791.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1330 0.000256 4096 80 768 74496 13.9837 172.656 418.84 605.524 605.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 510 0.001024 4096 80 2624 14016 2.70205 111.605 104.282 218.633 218.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 840 3.2e-05 512 60 384 562176 25.3758 13.2133 99.279 414.407 552.461 552.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1920 0.000512 2048 300 384 35712 3.4649 18.0824 104.542 126.133 126.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1570 0.000512 2048 170 992 36288 3.48774 47.6226 104.874 156.027 156.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 0.001024 2048 185 1984 14400 1.34672 37.6938 51.8098 90.8935 90.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1360 3.2e-05 512 450 224 405504 39.0574 12.8133 43.9373 395.819 491.866 492.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 980 6.4e-05 4096 60 1856 294912 46.1378 55.5868 1486.27 1676.05 3264.11 3264.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1260 0.000512 512 200 512 33408 1.25424 0.924672 7.23696 49.7757 59.2884 59.3818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1930 0.000128 2048 240 1536 146304 11.5255 14.3298 301.502 417.956 745.385 745.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1330 0.000256 4096 80 768 74304 13.9729 150.782 417.917 582.716 582.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 510 0.001024 4096 80 2624 13824 2.69722 95.2408 103.675 201.657 201.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 840 3.2e-05 512 60 384 572800 25.468 13.402 175.902 419.048 634.011 634.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1920 0.000512 2048 300 384 36000 3.47955 31.7543 105.01 140.288 140.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1570 0.000512 2048 170 992 36400 3.47952 82.6178 104.772 190.912 190.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 0.001024 2048 185 1984 14800 1.364 67.375 52.4288 121.21 121.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1360 3.2e-05 512 450 224 435200 39.5733 13.1704 81.1686 412.563 546.706 546.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 980 6.4e-05 4096 60 1856 295200 46.4793 55.7305 2600.42 1677.72 4380.43 4380.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1260 0.000512 512 200 512 34400 1.26909 0.93984 13.2363 51.243 66.7893 66.8829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1930 0.000128 2048 240 1536 146800 11.6188 14.3949 526.582 420.693 973.362 973.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1330 0.000256 4096 80 768 74700 13.9796 262.965 419.44 696.427 696.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 510 0.001024 4096 80 2624 14200 2.7247 170.788 104.772 278.328 278.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 840 3.2e-05 512 60 384 569600 25.3462 13.3421 121.52 416.976 577.376 577.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1920 0.000512 2048 300 384 35800 3.46752 21.6033 104.636 129.75 129.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1570 0.000512 2048 170 992 36200 3.46112 56.2658 104.501 164.269 164.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 0.001024 2048 185 1984 14600 1.35578 45.5053 52.1591 99.0654 99.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1360 3.2e-05 512 450 224 435200 39.5812 13.1639 56.3304 412.641 521.961 522.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 980 6.4e-05 4096 60 1856 294800 46.36 55.6967 1815.57 1676.09 3593.79 3593.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1260 0.000512 512 200 512 33600 1.2672 0.929792 8.99283 49.9929 61.2864 61.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1930 0.000128 2048 240 1536 146800 11.5755 14.4473 364.876 419.916 810.894 810.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1330 0.000256 4096 80 768 74600 13.9811 182.735 419.44 616.2 616.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 510 0.001024 4096 80 2624 14000 2.70826 118.016 104.236 225.002 225.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 840 3.2e-05 512 60 384 566400 25.9045 13.4037 100.72 419.1 559.322 559.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1920 0.000512 2048 300 384 35700 3.46538 18.2813 104.618 126.408 126.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1570 0.000512 2048 170 992 36000 3.45558 46.9421 104.21 154.65 154.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 0.001024 2048 185 1984 14400 1.34554 37.5419 51.8783 90.8075 90.8648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1360 3.2e-05 512 450 224 422400 40.8567 13.1708 46.1656 412.61 513.044 513.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 980 6.4e-05 4096 60 1856 294600 46.4295 55.7486 1502.62 1676.31 3281.18 3281.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1260 0.000512 512 200 512 33600 1.27661 0.935936 7.3391 50.0529 59.7023 59.7932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1930 0.000128 2048 240 1536 145800 11.5913 14.3849 302.462 417.971 746.48 746.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1330 0.000256 4096 80 768 74400 13.98 150.948 418.81 583.78 583.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 510 0.001024 4096 80 2624 13800 2.69107 96.1149 103.676 202.527 202.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 840 3.2e-05 512 60 384 573440 25.345 13.3796 169.472 418.462 626.848 627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1920 0.000512 2048 300 384 35952 3.47693 30.8268 104.829 139.176 139.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1570 0.000512 2048 170 992 36400 3.48192 79.9564 104.723 188.206 188.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 0.001024 2048 185 1984 14784 1.36528 65.0601 52.3777 118.845 118.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1360 3.2e-05 512 450 224 444416 38.9476 13.1894 80.4097 413.62 546.406 546.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 980 6.4e-05 4096 60 1856 295008 46.2295 55.6585 2542.21 1675.92 4320.09 4320.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1260 0.000512 512 200 512 34048 1.25773 0.93184 12.609 49.9966 64.8975 64.9923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1930 0.000128 2048 240 1536 146944 11.5589 14.3682 516.856 419.182 962.039 962.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1330 0.000256 4096 80 768 74704 13.9911 258.06 419.19 691.284 691.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 510 0.001024 4096 80 2624 14224 2.72602 168.239 104.883 275.892 275.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 840 3.2e-05 512 60 384 573440 25.3215 13.3609 118.333 418.428 575.633 575.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1920 0.000512 2048 300 384 35840 3.47341 21.1538 104.697 129.367 129.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1570 0.000512 2048 170 992 36288 3.48074 55.1083 104.69 163.32 163.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 0.001024 2048 185 1984 14560 1.35373 44.2294 52.0599 97.686 97.7429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1360 3.2e-05 512 450 224 430080 38.4568 13.0376 54.893 403.976 510.602 510.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 980 6.4e-05 4096 60 1856 294784 46.166 55.6009 1771.97 1675.83 3549.65 3549.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1260 0.000512 512 200 512 34048 1.26189 0.934976 8.75981 50.0654 61.1204 61.2128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1930 0.000128 2048 240 1536 146496 11.5225 14.3345 360.836 418.77 805.536 805.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1330 0.000256 4096 80 768 74592 13.9934 180.544 419.68 614.26 614.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 510 0.001024 4096 80 2624 14112 2.7287 116.76 104.856 224.388 224.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 840 3.2e-05 512 60 384 569856 25.5624 13.3755 98.1811 418.547 555.852 555.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1920 0.000512 2048 300 384 35616 3.4631 17.5699 104.409 125.484 125.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1570 0.000512 2048 170 992 35952 3.45011 45.5009 104.102 153.099 153.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 0.001024 2048 185 1984 14448 1.35168 36.9054 52.0634 90.3645 90.4223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1360 3.2e-05 512 450 224 430080 38.5299 13.0439 45.524 404.09 501.425 501.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 980 6.4e-05 4096 60 1856 294336 46.2479 55.6646 1446.51 1674.23 3222.73 3222.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1260 0.000512 512 200 512 32256 1.24803 0.912928 6.97453 49.5491 58.7824 58.8746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1930 0.000128 2048 240 1536 146496 11.5577 14.3751 293.471 419.106 738.584 738.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1330 0.000256 4096 80 768 74256 13.9801 145.982 417.924 577.931 577.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 510 0.001024 4096 80 2624 13776 2.69747 92.8993 103.676 199.318 199.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 840 3.2e-05 512 60 384 572160 25.357 13.3681 164.79 417.276 620.982 621.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1920 0.000512 2048 300 384 36000 3.48416 30.1151 104.953 138.595 138.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1570 0.000512 2048 170 992 36360 3.47565 78.288 104.591 186.398 186.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 0.001024 2048 185 1984 14760 1.36278 63.7498 52.3119 117.468 117.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1360 3.2e-05 512 450 224 430080 40.0428 13.1639 76.1179 412.098 541.665 541.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 980 6.4e-05 4096 60 1856 294960 46.3688 55.7076 2507.68 1674.98 4284.82 4284.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1260 0.000512 512 200 512 34080 1.27261 0.93808 12.4882 51.2874 66.088 66.1829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1930 0.000128 2048 240 1536 146880 11.5783 14.42 504.034 418.698 948.806 948.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1330 0.000256 4096 80 768 74640 13.9693 252.912 419.019 685.946 686.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 510 0.001024 4096 80 2624 14160 2.72243 164.137 104.545 271.448 271.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 840 3.2e-05 512 60 384 568320 25.5161 13.347 118.665 417.806 575.528 575.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1920 0.000512 2048 300 384 35760 3.47341 21.8112 104.632 129.959 130.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1570 0.000512 2048 170 992 36240 3.47005 55.937 104.706 164.155 164.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 0.001024 2048 185 1984 14640 1.3592 45.2116 52.3692 98.9808 99.0413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1360 3.2e-05 512 450 224 430080 39.9933 13.1441 54.9828 412.843 521.201 521.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 980 6.4e-05 4096 60 1856 294720 46.2193 55.6572 1769.81 1676.16 3547.93 3548.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1260 0.000512 512 200 512 33600 1.26179 0.931168 8.66765 50.021 60.9809 61.0774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1930 0.000128 2048 240 1536 146880 11.561 14.3835 361.026 419.471 806.512 806.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1330 0.000256 4096 80 768 74400 13.9694 179.628 418.544 612.185 612.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 510 0.001024 4096 80 2624 13920 2.70922 114.27 104.009 221.031 221.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 840 3.2e-05 512 60 384 564480 25.8208 13.3792 97.6865 417.89 554.976 555.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1920 0.000512 2048 300 384 35640 3.47136 17.9412 104.632 126.088 126.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1570 0.000512 2048 170 992 36000 3.46282 45.8223 104.38 153.709 153.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 0.001024 2048 185 1984 14400 1.35053 36.8215 52.0419 90.2575 90.3137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1360 3.2e-05 512 450 224 414720 39.6083 13.0419 44.2224 402.385 499.496 499.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 980 6.4e-05 4096 60 1856 294480 46.3454 55.7145 1469.48 1675.59 3247.21 3247.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1260 0.000512 512 200 512 31680 1.25459 0.910784 6.81354 49.4555 58.5325 58.6255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1930 0.000128 2048 240 1536 146160 11.5917 14.3683 295.185 419.02 740.236 740.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1330 0.000256 4096 80 768 74160 13.9597 147.283 417.899 579.183 579.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 510 0.001024 4096 80 2624 13680 2.68493 93.3601 103.376 199.464 199.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 840 3.2e-05 512 60 384 569344 25.4935 13.3422 166.971 418.121 624.119 624.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1920 0.000512 2048 300 384 35968 3.47469 30.5477 105 139.066 139.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1570 0.000512 2048 170 992 36352 3.47965 79.08 104.715 187.32 187.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 0.001024 2048 185 1984 14720 1.35987 64 52.2883 117.69 117.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1360 3.2e-05 512 450 224 442368 39.8911 13.3304 79.246 418.071 550.778 550.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 980 6.4e-05 4096 60 1856 295168 46.2073 55.6047 2493.76 1677.44 4273.09 4273.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1260 0.000512 512 200 512 34304 1.27101 0.940064 12.0955 51.3393 65.749 65.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1930 0.000128 2048 240 1536 146688 11.5314 14.3729 506.411 418.962 951.35 951.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1330 0.000256 4096 80 768 74624 13.9784 252.49 419.175 685.69 685.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 510 0.001024 4096 80 2624 14208 2.73229 164.511 104.966 272.254 272.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 840 3.2e-05 512 60 384 565248 25.756 13.3342 113.15 418.211 570.642 570.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1920 0.000512 2048 300 384 35840 3.4776 20.5962 104.897 129.014 129.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1570 0.000512 2048 170 992 36096 3.46592 53.502 104.368 161.38 161.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 0.001024 2048 185 1984 14592 1.35578 42.7907 52.2849 96.4736 96.5331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1360 3.2e-05 512 450 224 425984 41.4314 13.3246 52.4126 418.168 525.58 525.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 980 6.4e-05 4096 60 1856 294400 46.1926 55.5884 1682.94 1675.41 3460.21 3460.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1260 0.000512 512 200 512 32768 1.25133 0.916192 8.03738 49.6888 59.9936 60.0868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1930 0.000128 2048 240 1536 146432 11.536 14.4466 342.131 418.609 786.795 786.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1330 0.000256 4096 80 768 74496 13.9889 169.669 419.181 602.881 602.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 510 0.001024 4096 80 2624 14080 2.72589 109.914 104.969 217.651 217.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 840 3.2e-05 512 60 384 552960 25.6714 13.1416 98.6042 412.454 550.061 550.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1920 0.000512 2048 300 384 35712 3.4775 18.5713 104.809 126.902 126.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1570 0.000512 2048 170 992 36096 3.47341 47.6467 104.631 155.793 155.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 0.001024 2048 185 1984 14208 1.34166 37.3215 51.5584 90.2656 90.3207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1360 3.2e-05 512 450 224 393216 40.2461 12.8218 42.8028 395.926 492.036 492.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 980 6.4e-05 4096 60 1856 294144 46.1872 55.5889 1539.35 1674.7 3315.91 3315.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1260 0.000512 512 200 512 33792 1.27216 0.93472 7.40122 50.091 59.7984 59.8937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1930 0.000128 2048 240 1536 145920 11.5261 14.3572 308.49 417.234 751.681 751.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1330 0.000256 4096 80 768 74112 13.973 155.075 417.451 586.542 586.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 510 0.001024 4096 80 2624 13824 2.71562 98.9079 104.193 205.86 205.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 840 3.2e-05 512 60 400 574464 25.3789 13.3693 134.21 419.436 592.59 592.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1920 0.000512 2048 300 400 35968 3.48998 42.899 104.968 151.402 151.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1570 0.000512 2048 170 1000 36512 3.49395 61.0856 104.948 169.568 169.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 0.001024 2048 185 1960 14944 1.36688 48.9359 52.4839 102.828 102.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1360 3.2e-05 512 450 240 446464 39.7159 13.3304 122.768 418.021 594.075 594.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 980 6.4e-05 4096 60 1880 294464 46.3114 55.5827 3782.07 1677.8 5561.84 5561.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1260 0.000512 512 200 520 34048 1.2696 0.937632 9.52637 51.2727 63.107 63.2074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1930 0.000128 2048 240 1520 147392 11.5446 14.3462 384.73 419.384 830.077 830.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1330 0.000256 4096 80 760 74816 13.979 192.399 419.617 626.038 626.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 510 0.001024 4096 80 2640 14272 2.72589 127.824 104.966 235.558 235.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 840 3.2e-05 512 60 400 573440 25.4115 13.3687 97.0359 419.045 555.053 555.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1920 0.000512 2048 300 400 35904 3.48227 42.5821 104.782 150.891 150.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1570 0.000512 2048 170 1000 36480 3.4928 39.1551 104.842 147.532 147.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 0.001024 2048 185 1960 14912 1.3656 31.3488 52.4333 85.1907 85.2576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1360 3.2e-05 512 450 240 442368 40.0902 13.3233 123.33 417.639 594.623 594.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 980 6.4e-05 4096 60 1880 294272 46.4302 55.5903 3779.04 1675.48 5556.62 5556.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1260 0.000512 512 200 520 34048 1.26746 0.938016 6.20563 51.275 59.7925 59.8877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1930 0.000128 2048 240 1520 147328 11.5553 14.4262 248.094 419.062 693.209 693.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1330 0.000256 4096 80 760 74752 13.9639 124.327 418.935 557.287 557.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 510 0.001024 4096 80 2640 14208 2.72794 82.0028 104.69 189.463 189.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 840 3.2e-05 512 60 400 574720 25.4042 13.4056 151.009 419.443 609.456 609.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1920 0.000512 2048 300 400 35960 3.49389 27.7155 105.054 136.305 136.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1570 0.000512 2048 170 1000 36480 3.48147 69.8759 104.879 178.28 178.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 0.001024 2048 185 1960 14960 1.36848 55.7629 52.5476 109.723 109.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1360 3.2e-05 512 450 240 445440 40.0098 13.3876 136.548 419.404 609.588 609.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 980 6.4e-05 4096 60 1880 294400 46.404 55.7037 2332.75 1677.4 4112.33 4112.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1260 0.000512 512 200 520 34080 1.26672 0.937408 10.9497 51.9209 65.1755 65.2656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1930 0.000128 2048 240 1520 147440 11.9828 14.3679 434.528 419.525 880.477 880.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1330 0.000256 4096 80 760 74800 13.9517 219.066 419.468 652.53 652.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 510 0.001024 4096 80 2640 14240 2.7177 145.351 104.837 252.947 253.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 840 3.2e-05 512 60 400 573440 25.4012 13.3919 97.7722 418.964 555.717 555.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1920 0.000512 2048 300 400 35920 3.49328 17.8347 104.843 126.213 126.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1570 0.000512 2048 170 1000 36400 3.47597 44.3289 104.644 152.492 152.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 0.001024 2048 185 1960 14880 1.36573 35.6433 52.374 89.4274 89.4833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1360 3.2e-05 512 450 240 440320 40.4911 13.3784 132.688 418.92 605.719 605.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 980 6.4e-05 4096 60 1880 294240 46.2316 55.6907 1538.05 1675.19 3315.24 3315.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1260 0.000512 512 200 520 33920 1.26701 0.933888 7.07773 50.0903 59.4699 59.5661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1930 0.000128 2048 240 1520 147360 11.5566 14.3645 277.554 419.129 722.677 722.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1330 0.000256 4096 80 760 74720 13.9652 138.988 418.743 571.74 571.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 510 0.001024 4096 80 2640 14160 2.71203 91.6634 104.497 198.914 198.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 840 3.2e-05 512 60 400 572160 25.3534 13.3645 80.8126 417.379 537.102 537.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1920 0.000512 2048 300 400 35880 3.48707 49.0803 104.865 157.476 157.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1570 0.000512 2048 170 1000 36360 3.47114 36.4811 104.673 144.67 144.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 0.001024 2048 185 1960 14880 1.3632 29.2884 52.4974 83.1917 83.2604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1360 3.2e-05 512 450 240 430080 40.252 13.1612 132.141 412.194 597.995 598.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 980 6.4e-05 4096 60 1880 294240 46.4585 55.7148 4324.2 1675.37 6101.83 6101.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1260 0.000512 512 200 520 34080 1.27395 0.94 6.03171 51.2859 59.632 59.7361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1930 0.000128 2048 240 1520 147120 11.5694 14.3503 229.084 418.785 673.868 673.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1330 0.000256 4096 80 760 74640 13.9489 114.702 418.631 547.325 547.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 510 0.001024 4096 80 2640 14160 2.72589 75.624 104.733 183.127 183.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 840 3.2e-05 512 60 400 572928 25.3941 13.3786 139.505 418.708 597.175 597.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1920 0.000512 2048 300 400 35952 3.48787 25.2732 104.955 133.759 133.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1570 0.000512 2048 170 1000 36480 3.48051 63.873 104.886 172.282 172.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 0.001024 2048 185 1960 14928 1.36653 51.4478 52.477 105.334 105.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1360 3.2e-05 512 450 240 442368 39.5068 13.2911 70.5733 416.603 540.215 540.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 980 6.4e-05 4096 60 1880 294336 46.2541 55.6564 2054.26 1677.15 3833.4 3833.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1260 0.000512 512 200 520 34176 1.27114 0.941216 9.9257 51.323 63.561 63.6554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1930 0.000128 2048 240 1520 147456 11.5608 14.4278 403.045 419.462 848.568 848.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1330 0.000256 4096 80 760 74784 13.9752 201.785 419.371 635.178 635.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 510 0.001024 4096 80 2640 14256 2.72614 133.446 104.95 241.165 241.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 840 3.2e-05 512 60 400 571392 25.4186 13.3586 91.5655 418.746 549.284 549.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1920 0.000512 2048 300 400 35904 3.48634 16.658 104.952 125.139 125.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1570 0.000512 2048 170 1000 36384 3.4857 42.2359 104.759 150.523 150.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 0.001024 2048 185 1960 14880 1.36237 33.8186 52.4793 87.7023 87.7582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1360 3.2e-05 512 450 240 430080 40.31 13.1277 115.447 412.509 581.635 581.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 980 6.4e-05 4096 60 1880 294336 46.1189 55.5776 1437.54 1677.98 3217.29 3217.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1260 0.000512 512 200 520 33792 1.26893 0.93584 6.61251 51.2266 60.1428 60.2378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1930 0.000128 2048 240 1520 147264 11.5343 14.418 263.742 419.466 709.236 709.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1330 0.000256 4096 80 760 74688 13.9708 132.12 419.113 565.246 565.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 510 0.001024 4096 80 2640 14208 2.7201 87.326 104.954 195.042 195.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 840 3.2e-05 512 60 400 571392 25.3497 13.3565 76.3294 417.34 532.571 532.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1920 0.000512 2048 300 400 35856 3.48723 13.6663 104.858 122.054 122.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1570 0.000512 2048 170 1000 36288 3.47187 34.2486 104.53 142.294 142.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 0.001024 2048 185 1960 14832 1.36118 27.6332 52.4235 81.4604 81.5158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1360 3.2e-05 512 450 240 423936 40.0849 13.044 114.129 408.023 575.523 575.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 980 6.4e-05 4096 60 1880 294048 46.2076 55.6524 1205.44 1675.03 2982.41 2982.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1260 0.000512 512 200 520 33408 1.27155 0.935104 5.45082 50.0602 57.8173 57.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1930 0.000128 2048 240 1520 147168 11.5626 14.3568 216.29 419.053 661.336 661.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1330 0.000256 4096 80 760 74592 13.9651 108.178 418.447 540.634 540.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 510 0.001024 4096 80 2640 14112 2.71155 71.2602 104.594 178.609 178.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 840 3.2e-05 512 60 400 573440 25.4056 13.3913 198.831 418.721 656.542 656.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1920 0.000512 2048 300 400 35896 3.48346 36.9266 104.935 145.389 145.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1570 0.000512 2048 170 1000 36456 3.47622 92.4134 104.844 200.777 200.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 0.001024 2048 185 1960 14896 1.36397 73.9246 52.4105 127.741 127.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1360 3.2e-05 512 450 240 444416 39.8748 13.379 101.53 418.679 573.694 573.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 980 6.4e-05 4096 60 1880 294336 46.4179 55.6991 2942.63 1677.14 4721.97 4722.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1260 0.000512 512 200 520 34048 1.27645 0.941312 15.0901 51.3369 68.7428 68.8374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1930 0.000128 2048 240 1520 147392 11.5999 14.3763 578.234 420.594 1024.88 1024.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1330 0.000256 4096 80 760 74760 13.9653 288.921 419.436 722.369 722.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 510 0.001024 4096 80 2640 14224 2.72384 190.529 104.822 298.118 298.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 840 3.2e-05 512 60 400 573440 25.3459 13.3706 128.678 418.405 585.996 586.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1920 0.000512 2048 300 400 35840 3.48349 23.3062 104.736 131.569 131.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1570 0.000512 2048 170 1000 36400 3.47955 57.9638 104.755 166.239 166.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 0.001024 2048 185 1960 14784 1.35965 46.3813 52.219 100.003 100.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1360 3.2e-05 512 450 240 430080 40.2306 13.1886 62.9803 413.937 530.572 530.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 980 6.4e-05 4096 60 1880 294112 46.2005 55.6667 1850.98 1675.43 3628.35 3628.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1260 0.000512 512 200 520 33600 1.26566 0.932864 9.25968 49.9941 61.5514 61.6483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1930 0.000128 2048 240 1520 147392 11.5572 14.3585 364.154 419.121 809.264 809.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1330 0.000256 4096 80 760 74704 13.9707 181.549 418.95 614.514 614.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 510 0.001024 4096 80 2640 14112 2.71155 119.346 104.432 226.534 226.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 840 3.2e-05 512 60 400 569856 25.599 13.3897 104.295 418.738 562.213 562.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1920 0.000512 2048 300 400 35784 3.4816 18.9993 104.814 127.339 127.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1570 0.000512 2048 170 1000 36288 3.46931 46.848 104.686 155.045 155.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 0.001024 2048 185 1960 14784 1.3616 37.482 52.4034 91.2892 91.3458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1360 3.2e-05 512 450 240 430080 41.2807 13.3775 174.772 418.773 648.448 648.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 980 6.4e-05 4096 60 1880 294000 46.3316 55.7114 1511.76 1676.31 3290.2 3290.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1260 0.000512 512 200 520 32928 1.26781 0.929792 7.46947 49.8996 59.6666 59.7671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1930 0.000128 2048 240 1520 147168 11.5698 14.425 295.834 418.965 740.873 740.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1330 0.000256 4096 80 760 74592 13.952 147.391 418.938 580.324 580.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 510 0.001024 4096 80 2640 14112 2.71405 96.8098 104.81 204.378 204.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 840 3.2e-05 512 60 400 573440 25.385 13.3735 187.177 419.418 645.547 645.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1920 0.000512 2048 300 400 35904 3.48554 34.2835 104.982 142.794 142.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1570 0.000512 2048 170 1000 36480 3.49594 86.0537 104.931 194.524 194.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 0.001024 2048 185 1960 14912 1.36154 68.678 52.4841 122.568 122.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1360 3.2e-05 512 450 240 442368 39.8691 13.3284 94.579 418.038 566.056 566.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 980 6.4e-05 4096 60 1880 294272 46.2213 55.5977 2730.89 1676.96 4509.75 4509.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1260 0.000512 512 200 520 34048 1.27341 0.937408 13.9892 51.295 67.5936 67.6884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1930 0.000128 2048 240 1520 147328 11.5437 14.3997 540.262 419.437 985.716 985.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1330 0.000256 4096 80 760 74752 13.9639 269.156 419.295 702.459 702.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 510 0.001024 4096 80 2640 14208 2.72202 176.43 106.193 285.388 285.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 840 3.2e-05 512 60 400 569344 25.4996 13.3514 122.31 417.628 578.985 579.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1920 0.000512 2048 300 400 35840 3.48403 21.7725 104.755 130.055 130.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1570 0.000512 2048 170 1000 36352 3.4791 54.1962 104.647 162.367 162.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 0.001024 2048 185 1960 14848 1.36336 43.1923 52.4167 97.0174 97.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1360 3.2e-05 512 450 240 442368 39.8643 13.3274 61.4496 417.587 532.47 532.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 980 6.4e-05 4096 60 1880 294144 46.2111 55.5901 1760.59 1675.48 3537.95 3538.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1260 0.000512 512 200 520 33792 1.27981 0.940576 8.71517 51.3108 62.3492 62.4416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1930 0.000128 2048 240 1520 146944 11.5241 14.4527 341.354 418.458 785.863 785.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1330 0.000256 4096 80 760 74624 13.9692 172.261 418.497 604.773 604.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 510 0.001024 4096 80 2640 14080 2.70979 109.607 104.321 216.682 216.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 840 3.2e-05 512 60 400 565248 25.4949 13.3009 98.0104 416.4 553.395 553.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1920 0.000512 2048 300 400 35712 3.47571 17.7932 104.614 125.926 125.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1570 0.000512 2048 170 1000 36288 3.47731 44.2512 104.674 152.445 152.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 0.001024 2048 185 1960 14784 1.35958 35.2035 52.4333 89.0396 89.0962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1360 3.2e-05 512 450 240 417792 41.154 13.1359 47.102 412.246 513.88 514.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 980 6.4e-05 4096 60 1880 294144 46.1961 55.594 1419.57 1675.55 3196.98 3197.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1260 0.000512 512 200 520 33024 1.27066 0.927968 6.98813 49.9607 59.2484 59.3414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1930 0.000128 2048 240 1520 147072 11.5384 14.3471 277.457 418.737 722.153 722.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1330 0.000256 4096 80 760 74496 13.9692 139.577 418.257 571.848 571.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 510 0.001024 4096 80 2640 14016 2.71379 88.9569 104.347 196.062 196.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 840 3.2e-05 512 60 400 573696 25.4345 13.4056 190.727 419.244 649.004 649.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1920 0.000512 2048 300 400 35928 3.49456 35.0862 105.063 143.686 143.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1570 0.000512 2048 170 1000 36432 3.4825 88.4248 104.824 196.775 196.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 0.001024 2048 185 1960 14904 1.36368 71.0344 52.4775 124.919 124.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1360 3.2e-05 512 450 240 433152 40.1196 13.2157 95.7366 414.566 563.882 564.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 980 6.4e-05 4096 60 1880 294336 46.3873 55.72 2797.49 1677.39 4577.07 4577.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1260 0.000512 512 200 520 33984 1.27123 0.940032 13.9646 51.5516 67.8302 67.9238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1930 0.000128 2048 240 1520 147312 11.5783 14.3771 549.924 419.379 995.337 995.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1330 0.000256 4096 80 760 74736 13.9428 0 419.305 433.258 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 840 3.2e-05 512 60 400 571392 25.3309 13.3543 126.09 417.739 582.707 582.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1920 0.000512 2048 300 400 35856 3.4857 22.8521 104.951 131.333 131.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1570 0.000512 2048 170 1000 36288 3.47197 57.4717 104.632 165.62 165.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 0.001024 2048 185 1960 14832 1.36192 46.2412 52.4753 100.121 100.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1360 3.2e-05 512 450 240 423936 39.8156 13.0506 61.0564 408.427 522.584 522.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 980 6.4e-05 4096 60 1880 294048 46.223 55.6462 1818.56 1676.72 3597.22 3597.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1260 0.000512 512 200 520 33408 1.27037 0.936192 8.78016 50.0823 61.1713 61.2625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1930 0.000128 2048 240 1520 147168 11.5589 14.3612 358.328 419.457 803.777 803.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1330 0.000256 4096 80 760 74592 13.9675 179.01 418.86 611.881 611.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 510 0.001024 4096 80 2640 14112 2.71283 118.327 104.7 225.783 225.839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 840 3.2e-05 512 60 400 566784 25.6617 13.3614 109.258 417.744 566.221 566.385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1920 0.000512 2048 300 400 35640 3.46893 20.2547 104.557 128.324 128.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1570 0.000512 2048 170 1000 36288 3.48314 50.55 104.809 158.888 158.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 0.001024 2048 185 1960 14688 1.35782 40.0148 52.2767 93.6943 93.7542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1360 3.2e-05 512 450 240 414720 40.7622 13.0593 52.8792 408.421 515.366 515.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 980 6.4e-05 4096 60 1880 293760 46.3527 55.7115 1602.98 1675.3 3380.42 3380.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1260 0.000512 512 200 520 32832 1.25773 0.923104 7.76643 49.7393 59.7884 59.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1930 0.000128 2048 240 1520 146880 11.5561 14.3732 314.541 419.219 759.765 759.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1330 0.000256 4096 80 760 74520 13.9715 158.239 418.796 591.052 591.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 510 0.001024 4096 80 2640 14040 2.71155 104.404 104.685 211.844 211.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 840 3.2e-05 512 60 400 562176 25.3789 13.2117 97.0378 414.746 550.561 550.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1920 0.000512 2048 300 400 35712 3.49187 18.1548 104.955 126.644 126.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1570 0.000512 2048 170 1000 36000 3.45542 44.3822 104.241 152.123 152.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 0.001024 2048 185 1960 14688 1.35994 35.6045 52.4814 89.4886 89.5468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1360 3.2e-05 512 450 240 405504 39.0792 12.8132 45.7609 396.151 494.045 494.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 980 6.4e-05 4096 60 1880 293760 46.1412 55.6073 1426.21 1677.42 3205.46 3205.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1260 0.000512 512 200 520 32256 1.26432 0.921792 6.95014 49.793 59.0335 59.1305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1930 0.000128 2048 240 1520 146304 11.5268 14.3356 278.467 418.301 722.705 722.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1330 0.000256 4096 80 760 74304 13.9564 140.505 418.085 572.586 572.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 510 0.001024 4096 80 2640 13824 2.69994 90.9908 103.919 197.656 197.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 840 3.2e-05 512 60 400 573440 25.403 13.3864 181.484 419.368 639.834 639.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1920 0.000512 2048 300 400 35920 3.48979 33.0737 105.045 141.651 141.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1570 0.000512 2048 170 1000 36400 3.47683 83.028 104.747 191.295 191.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 0.001024 2048 185 1960 14880 1.36806 66.6607 52.4252 120.497 120.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1360 3.2e-05 512 450 240 440320 40.3222 13.3714 90.82 419.332 564.08 564.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 980 6.4e-05 4096 60 1880 294240 46.25 55.6973 2627.87 1677.06 4406.96 4407.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1260 0.000512 512 200 520 33920 1.26678 0.936288 13.1888 50.118 65.6095 65.7009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1930 0.000128 2048 240 1520 147360 11.561 14.4609 517.22 419.423 962.74 962.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1330 0.000256 4096 80 760 74720 13.9716 259.226 420.559 693.8 693.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 510 0.001024 4096 80 2640 14160 2.72 170.488 104.6 277.85 277.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 840 3.2e-05 512 60 400 573440 25.3575 13.3714 124.117 419.121 582.16 582.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1920 0.000512 2048 300 400 35840 3.48966 21.9935 104.864 130.39 130.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1570 0.000512 2048 170 1000 36320 3.47584 55.8879 104.669 164.077 164.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 0.001024 2048 185 1960 14720 1.35782 44.5204 52.1709 98.0897 98.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1360 3.2e-05 512 450 240 430080 39.9281 13.1243 60.4958 412.211 525.998 526.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 980 6.4e-05 4096 60 1880 294080 46.123 55.5786 1786.29 1676.01 3564.09 3564.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1260 0.000512 512 200 520 33280 1.26771 0.929408 8.81066 49.9374 61.0493 61.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1930 0.000128 2048 240 1520 146880 11.5262 14.3349 349.657 418.464 794.054 794.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1330 0.000256 4096 80 760 74560 13.9724 175.243 418.423 607.685 607.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 510 0.001024 4096 80 2640 14080 2.71475 115.444 104.524 222.726 222.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 840 3.2e-05 512 60 400 568320 25.5139 13.3509 103.436 417.525 560.017 560.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1920 0.000512 2048 300 400 35760 3.49014 18.4579 104.841 126.832 126.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1570 0.000512 2048 170 1000 36240 3.48189 46.8808 104.647 155.055 155.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 0.001024 2048 185 1960 14640 1.35373 37.2306 52.165 90.7921 90.8484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1360 3.2e-05 512 450 240 430080 39.9787 13.1456 50.8613 412.172 516.399 516.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 980 6.4e-05 4096 60 1880 293760 46.2172 55.6579 1494.85 1674.37 3271.17 3271.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1260 0.000512 512 200 520 33600 1.26448 0.930176 7.60038 50.0023 59.8982 59.9921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1930 0.000128 2048 240 1520 146880 11.5552 14.3794 293.632 419.017 738.656 738.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1330 0.000256 4096 80 760 74400 13.9715 146.928 417.893 578.835 578.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 510 0.001024 4096 80 2640 13920 2.70054 95.8911 104.076 202.71 202.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 840 3.2e-05 512 60 400 573440 25.3966 13.3796 100.105 419.63 558.703 558.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1920 0.000512 2048 300 400 35520 3.46467 18.0392 104.536 126.08 126.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1570 0.000512 2048 170 1000 36160 3.47654 46.5438 104.838 154.901 154.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 0.001024 2048 185 1960 14400 1.34374 35.6725 51.7964 88.8567 88.9175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1360 3.2e-05 512 450 240 409600 41.9062 13.1327 46.7214 412.715 514.711 514.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 980 6.4e-05 4096 60 1880 293120 46.2412 55.6013 1489.1 1675.05 3266.06 3266.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1260 0.000512 512 200 520 33280 1.27242 0.929856 7.24662 50.07 59.6187 59.7146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1930 0.000128 2048 240 1520 146560 11.5386 14.6653 288.867 418.438 733.582 733.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1330 0.000256 4096 80 760 74240 13.9387 149.009 417.96 580.949 581.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 510 0.001024 4096 80 2640 13760 2.69517 94.6328 103.766 201.137 201.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 840 3.2e-05 512 60 400 571392 25.4259 13.3564 169.833 418.699 627.498 627.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1920 0.000512 2048 300 400 35904 3.49594 31.0522 105.046 139.635 139.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1570 0.000512 2048 170 1000 36384 3.48346 77.6155 104.748 185.89 185.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 0.001024 2048 185 1960 14880 1.36397 62.5786 52.4698 116.456 116.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1360 3.2e-05 512 450 240 430080 39.9413 13.1269 83.673 412.474 549.455 549.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 980 6.4e-05 4096 60 1880 294336 46.1404 55.5909 2501.78 1677.26 4280.85 4280.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1260 0.000512 512 200 520 33792 1.27242 0.936544 12.49 51.223 66.0228 66.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1930 0.000128 2048 240 1520 147264 11.526 14.3485 488.495 419.298 933.74 933.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1330 0.000256 4096 80 760 74688 13.9613 245.263 420.157 679.425 679.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 510 0.001024 4096 80 2640 14208 2.72998 162.32 104.942 270.036 270.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 840 3.2e-05 512 60 400 565248 25.4799 13.3017 119.529 416.3 574.802 574.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1920 0.000512 2048 300 400 35712 3.47546 21.993 104.589 130.097 130.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1570 0.000512 2048 170 1000 36288 3.4808 55.1278 104.642 163.294 163.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 0.001024 2048 185 1960 14784 1.36227 44.1446 52.4172 97.9701 98.0265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1360 3.2e-05 512 450 240 417792 41.146 13.1291 57.8792 412.138 524.533 524.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 980 6.4e-05 4096 60 1880 294144 46.2086 55.5991 1769.29 1675.1 3546.27 3546.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1260 0.000512 512 200 520 33024 1.26771 0.927744 8.5304 49.9553 60.7792 60.873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1930 0.000128 2048 240 1520 147072 11.5363 14.3384 348.328 419.679 793.953 794.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1330 0.000256 4096 80 760 74496 13.9629 174.289 418.157 606.452 606.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 510 0.001024 4096 80 2640 14016 2.7136 114.184 104.319 221.259 221.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 840 3.2e-05 512 60 400 562176 25.373 13.2065 99.2725 414.353 552.396 552.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1920 0.000512 2048 300 400 35712 3.48589 18.4766 104.851 126.856 126.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1570 0.000512 2048 170 1000 36000 3.45261 45.5799 104.143 153.218 153.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 0.001024 2048 185 1960 14688 1.3616 36.1572 52.421 89.9825 90.0393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1360 3.2e-05 512 450 240 405504 39.0575 12.8149 46.7013 395.771 494.591 494.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 980 6.4e-05 4096 60 1880 293760 46.1304 55.6019 1451.14 1675.81 3228.76 3228.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1260 0.000512 512 200 520 32256 1.26669 0.924 7.02 49.7695 59.0819 59.1768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1930 0.000128 2048 240 1520 146304 11.5263 14.7156 283.714 417.889 727.919 727.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1330 0.000256 4096 80 760 74304 13.9541 143.212 417.682 574.892 574.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 510 0.001024 4096 80 2640 13824 2.70166 92.1713 103.83 198.746 198.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 840 3.2e-05 512 60 400 552960 25.653 13.1467 91.8478 412.405 543.248 543.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1920 0.000512 2048 300 400 35328 3.45517 17.3038 104.092 124.897 124.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1570 0.000512 2048 170 1000 36096 3.48346 43.2575 104.672 151.456 151.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 0.001024 2048 185 1960 14592 1.35901 34.5514 52.4308 88.3825 88.4408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1360 3.2e-05 512 450 240 393216 40.2413 12.8203 43.0404 395.882 492.225 492.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 980 6.4e-05 4096 60 1880 293376 46.199 55.5893 1361.3 1674.91 3138.07 3138.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1260 0.000512 512 200 520 32256 1.27936 0.936032 6.78989 50.0853 59.1906 59.2826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1930 0.000128 2048 240 1520 145920 11.5154 14.3514 266.809 417.181 709.936 710.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1330 0.000256 4096 80 760 74112 13.9428 133.513 417.215 564.715 564.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 510 0.001024 4096 80 2640 13824 2.70477 86.4115 104.345 193.504 193.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 840 3.2e-05 512 60 400 572800 25.4791 13.4042 175.639 418.658 633.378 633.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1920 0.000512 2048 300 400 35900 3.484 32.0779 104.979 140.586 140.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1570 0.000512 2048 170 1000 36400 3.4776 80.7358 104.727 188.987 189.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 0.001024 2048 185 1960 14900 1.37434 65.0547 52.4964 118.97 119.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1360 3.2e-05 512 450 240 435200 39.5861 13.1709 87.7819 412.275 553.051 553.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 980 6.4e-05 4096 60 1880 294400 46.465 55.739 2577.52 1676.14 4355.94 4356.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1260 0.000512 512 200 520 34000 1.27712 0.941248 12.5539 51.2162 66.0907 66.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1930 0.000128 2048 240 1520 147200 11.6142 14.4937 507.306 418.743 952.235 952.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1330 0.000256 4096 80 760 74700 13.9678 254.165 418.853 687.033 687.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 510 0.001024 4096 80 2640 14200 2.72794 168.085 104.845 275.702 275.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 840 3.2e-05 512 60 400 569600 25.3437 13.3325 120.355 416.97 576.203 576.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1920 0.000512 2048 300 400 35800 3.48899 22.2413 104.963 130.738 130.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1570 0.000512 2048 170 1000 36200 3.46698 55.1584 104.554 163.223 163.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 0.001024 2048 185 1960 14800 1.36602 44.3044 52.5462 98.2599 98.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1360 3.2e-05 512 450 240 435200 39.5906 13.161 59.8101 412.631 525.437 525.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 980 6.4e-05 4096 60 1880 294000 46.3332 55.6948 1746.22 1676.12 3524.44 3524.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1260 0.000512 512 200 520 33600 1.26739 0.93184 8.70419 49.9882 60.9932 61.0896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1930 0.000128 2048 240 1520 147200 11.5882 14.3827 344.267 419.409 789.723 789.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1330 0.000256 4096 80 760 74600 13.9633 172.79 419.252 606.05 606.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 510 0.001024 4096 80 2640 14000 2.70506 111.956 104.401 219.109 219.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 840 3.2e-05 512 60 400 566400 25.912 13.4024 103.228 419.091 561.822 561.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1920 0.000512 2048 300 400 35700 3.49056 18.9624 104.94 127.438 127.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1570 0.000512 2048 170 1000 36000 3.44976 47.4014 104.264 155.159 155.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 0.001024 2048 185 1960 14700 1.36486 38.0129 52.5338 91.9571 92.0144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1360 3.2e-05 512 450 240 422400 40.8427 13.1684 50.4057 412.607 517.262 517.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 980 6.4e-05 4096 60 1880 294000 46.4092 55.7404 1558.17 1676.3 3336.7 3336.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1260 0.000512 512 200 520 33600 1.27248 0.935776 7.63155 50.0553 59.9928 60.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1930 0.000128 2048 240 1520 146400 11.5975 14.4433 296.514 417.97 740.597 740.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1330 0.000256 4096 80 760 74400 13.9749 150.213 418.619 582.85 582.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 510 0.001024 4096 80 2640 13800 2.69722 96.1864 103.842 202.767 202.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 840 3.2e-05 512 60 400 563200 25.1043 13.1656 94.9748 412.81 546.247 546.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1920 0.000512 2048 300 400 35600 3.49389 18.1684 104.97 126.676 126.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1570 0.000512 2048 170 1000 36000 3.46915 44.1377 104.554 152.202 152.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 0.001024 2048 185 1960 14400 1.35466 34.1742 52.01 87.5791 87.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1360 3.2e-05 512 450 240 409600 41.9628 13.1502 45.5395 412.774 513.663 513.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 980 6.4e-05 4096 60 1880 293600 46.2111 55.679 1387.46 1677.21 3166.64 3166.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1260 0.000512 512 200 520 33600 1.27126 0.938944 7.23011 50.1239 59.6676 59.7626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1930 0.000128 2048 240 1520 146400 11.5238 14.3473 272.536 417.8 716.282 716.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1330 0.000256 4096 80 760 74400 13.964 137.785 419.247 571.041 571.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 510 0.001024 4096 80 2640 13600 2.68282 88.1889 103.335 194.249 194.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 840 3.2e-05 512 60 384 571392 25.516 13.3688 140.09 423.139 602.306 602.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1920 0.000512 2048 300 384 36064 3.47773 46.6007 105.827 155.951 156.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1570 0.000512 2048 170 1008 36480 3.48342 67.1067 105.839 176.472 176.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 0.001024 2048 185 1968 14944 1.36547 53.1846 52.9907 107.584 107.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1360 3.2e-05 512 450 240 417792 42.3265 13.3293 118.124 421.705 595.726 595.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 980 6.4e-05 4096 60 1872 294848 46.2169 55.58 4293.54 1692.48 6087.89 6087.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1260 0.000512 512 200 528 33792 1.27376 0.937984 10.5388 51.4897 64.3385 64.4401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1930 0.000128 2048 240 1536 147264 11.5282 14.3504 418.751 423.101 867.805 867.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1330 0.000256 4096 80 768 74784 13.9926 211.202 423.236 648.476 648.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 510 0.001024 4096 80 2640 14272 2.72906 138.344 105.89 247.004 247.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 840 3.2e-05 512 60 384 571392 25.5324 13.3734 90.1908 419.368 548.656 548.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1920 0.000512 2048 300 384 36032 3.4775 46.342 104.872 154.732 154.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1570 0.000512 2048 170 1008 36416 3.47955 43.1285 104.802 151.451 151.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 0.001024 2048 185 1968 14912 1.36243 34.5521 52.5181 88.4752 88.5393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1360 3.2e-05 512 450 240 417792 42.3702 13.326 117.506 417.94 591.383 591.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 980 6.4e-05 4096 60 1872 294656 46.293 55.5951 4296.36 1677.2 6075.53 6075.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1260 0.000512 512 200 528 33792 1.27296 0.937984 6.85411 51.2857 60.4498 60.5488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1930 0.000128 2048 240 1536 147200 11.5584 14.336 271.346 420.802 718.116 718.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1330 0.000256 4096 80 768 74752 13.9952 135.363 419.426 568.824 568.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 510 0.001024 4096 80 2640 14208 2.72179 88.6991 104.77 196.238 196.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 840 3.2e-05 512 60 384 568320 25.6107 13.3594 90.3991 418.667 548.231 548.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1920 0.000512 2048 300 384 36000 3.48202 46.449 104.866 154.843 154.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1570 0.000512 2048 170 1008 36384 3.47968 35.8235 104.792 144.139 144.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 0.001024 2048 185 1968 14880 1.3649 28.5471 52.518 82.4729 82.5361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1360 3.2e-05 512 450 240 405504 42.4345 13.1277 117.453 412.445 585.719 585.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 980 6.4e-05 4096 60 1872 294720 46.2234 55.6014 4290.15 1677.13 6069.19 6069.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1260 0.000512 512 200 528 33408 1.27843 0.935936 5.63898 51.2187 59.1772 59.2725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1930 0.000128 2048 240 1536 147072 11.5342 14.4812 224.533 419.254 669.876 669.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1330 0.000256 4096 80 768 74688 13.9827 112.603 419.229 545.874 545.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 510 0.001024 4096 80 2640 14208 2.72691 73.5226 104.932 181.223 181.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 840 3.2e-05 512 60 384 572160 25.5531 13.402 134.433 419.34 592.919 593.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1920 0.000512 2048 300 384 36080 3.48365 24.3956 104.934 132.855 132.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1570 0.000512 2048 170 1008 36480 3.49021 64.2212 104.908 172.663 172.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 0.001024 2048 185 1968 14920 1.36451 51.3533 52.4783 105.239 105.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1360 3.2e-05 512 450 240 419840 42.5302 13.3898 109.396 419.293 584.853 585.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 980 6.4e-05 4096 60 1872 294800 46.3993 55.7151 2101.52 1677 3880.71 3880.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1260 0.000512 512 200 528 33760 1.27386 0.937504 9.96909 51.256 63.5356 63.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1930 0.000128 2048 240 1536 147200 11.5924 14.3857 405.844 419.419 851.315 851.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1330 0.000256 4096 80 768 74760 13.984 202.807 419.326 636.163 636.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 510 0.001024 4096 80 2640 14240 2.71946 132.889 104.81 240.46 240.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 840 3.2e-05 512 60 384 570880 25.5552 13.4192 88.3059 419.431 546.899 547.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1920 0.000512 2048 300 384 36000 3.46781 16.0717 104.843 124.426 124.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1570 0.000512 2048 170 1008 36400 3.4775 42.5021 104.816 150.838 150.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 0.001024 2048 185 1968 14880 1.35936 34.0644 52.4862 87.9502 88.0083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1360 3.2e-05 512 450 240 419840 42.6949 13.3777 108.237 419.39 583.936 584.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 980 6.4e-05 4096 60 1872 294720 46.2131 55.6827 1421.47 1677.05 3200.5 3200.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1260 0.000512 512 200 528 33600 1.26659 0.932768 6.6361 50.1201 59.0579 59.1505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1930 0.000128 2048 240 1536 147200 11.5597 14.3565 266.314 432.016 724.322 724.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1330 0.000256 4096 80 768 74720 13.9813 133.232 419.734 566.988 567.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 510 0.001024 4096 80 2640 14160 2.71155 87.2053 105.843 195.8 195.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 840 3.2e-05 512 60 384 568320 25.5683 13.3722 73.1887 417.732 530.054 530.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1920 0.000512 2048 300 384 36000 3.48061 13.3632 104.953 121.838 121.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1570 0.000512 2048 170 1008 36360 3.48125 34.3915 104.818 142.734 142.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 0.001024 2048 185 1968 14760 1.35782 27.4207 52.266 81.0871 81.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1360 3.2e-05 512 450 240 399360 43.2518 13.1584 103.251 412.535 572.433 572.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 980 6.4e-05 4096 60 1872 294480 46.5181 55.7192 3718.64 1676.99 5497.94 5498.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1260 0.000512 512 200 528 33600 1.27981 0.942464 5.66774 51.3076 59.3005 59.3981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1930 0.000128 2048 240 1536 146880 11.5758 14.3617 219.542 419.24 664.794 664.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1330 0.000256 4096 80 768 74640 13.9818 109.117 419.174 542.316 542.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 510 0.001024 4096 80 2640 14160 2.7177 70.8954 104.824 178.481 178.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 840 3.2e-05 512 60 384 569856 25.5481 13.3699 184.849 418.761 642.721 642.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1920 0.000512 2048 300 384 36048 3.47744 34.3485 104.997 142.864 142.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1570 0.000512 2048 170 1008 36480 3.49158 90.6301 104.955 199.119 199.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 0.001024 2048 185 1968 14928 1.36602 72.3886 52.5317 126.329 126.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1360 3.2e-05 512 450 240 411648 42.4929 13.2955 86.1456 416.651 558.825 559.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 980 6.4e-05 4096 60 1872 294720 46.2375 55.6688 2822.09 1677.37 4601.45 4601.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1260 0.000512 512 200 528 33792 1.27616 0.939648 14.672 51.3286 68.3185 68.4093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1930 0.000128 2048 240 1536 147264 11.5595 14.3571 571.604 419.515 1017.11 1017.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1330 0.000256 4096 80 768 74736 13.9817 283.153 419.345 716.524 716.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 510 0.001024 4096 80 2640 14256 2.72771 185.657 104.968 293.396 293.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 840 3.2e-05 512 60 384 568320 25.612 13.3576 119.958 418.399 577.515 577.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1920 0.000512 2048 300 384 36000 3.47949 21.6949 104.796 130.015 130.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1570 0.000512 2048 170 1008 36384 3.47971 56.924 104.722 165.167 165.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 0.001024 2048 185 1968 14880 1.36624 45.3692 52.4803 99.2605 99.3173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1360 3.2e-05 512 450 240 405504 42.2112 13.1338 142.176 412.174 609.936 610.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 980 6.4e-05 4096 60 1872 294720 46.121 55.5793 1778.23 1676.02 3556.02 3556.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1260 0.000512 512 200 528 33408 1.28275 0.938912 9.00003 51.2 62.5247 62.6258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1930 0.000128 2048 240 1536 147072 11.5221 14.436 356.866 418.988 801.886 801.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1330 0.000256 4096 80 768 74688 13.9817 178.295 418.956 611.274 611.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 510 0.001024 4096 80 2640 14208 2.7216 116.306 104.866 223.937 223.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 840 3.2e-05 512 60 384 566784 25.5967 13.3523 97.2515 417.342 553.739 553.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1920 0.000512 2048 300 384 35856 3.46525 17.3691 104.529 125.406 125.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1570 0.000512 2048 170 1008 36288 3.4775 45.3821 104.583 153.488 153.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 0.001024 2048 185 1968 14832 1.36186 36.5261 52.4749 90.4057 90.4612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1360 3.2e-05 512 450 240 387072 43.3843 13.0516 142.37 408.033 607.084 607.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 980 6.4e-05 4096 60 1872 294336 46.2136 55.65 1574.71 1675.04 3351.7 3351.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1260 0.000512 512 200 528 33408 1.2777 0.93712 7.31034 50.0465 59.6714 59.7666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1930 0.000128 2048 240 1536 147168 11.5607 14.3608 288.67 419.054 733.719 733.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1330 0.000256 4096 80 768 74592 13.9776 143.694 418.681 576.398 576.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 510 0.001024 4096 80 2640 14112 2.71306 93.5875 104.593 200.939 201.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 840 3.2e-05 512 60 384 565248 25.4787 13.3058 82.2142 416.397 537.586 537.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1920 0.000512 2048 300 384 35904 3.4761 14.5048 104.797 122.82 122.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1570 0.000512 2048 170 1008 36288 3.47542 38.7052 104.726 146.949 147.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 0.001024 2048 185 1968 14784 1.36317 30.8476 52.4842 84.7368 84.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1360 3.2e-05 512 450 240 393216 43.6173 13.1292 136.744 412.226 605.949 606.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 980 6.4e-05 4096 60 1872 294528 46.2246 55.6052 1369.04 1675.53 3146.48 3146.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1260 0.000512 512 200 528 33024 1.26691 0.92784 6.37235 49.9602 58.6284 58.7186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1930 0.000128 2048 240 1536 146688 11.5333 14.4015 243.285 418.729 688.02 688.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1330 0.000256 4096 80 768 74496 13.9793 121.367 418.433 553.822 553.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 510 0.001024 4096 80 2640 14016 2.7079 78.8275 104.35 185.929 185.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 840 3.2e-05 512 60 384 569856 25.6206 13.3921 173.3 418.296 630.805 630.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1920 0.000512 2048 300 384 36064 3.4873 31.7475 104.956 140.233 140.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1570 0.000512 2048 170 1008 36456 3.48349 84.053 104.792 192.373 192.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 0.001024 2048 185 1968 14896 1.36598 66.9549 52.4159 120.78 120.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1360 3.2e-05 512 450 240 415744 42.6125 13.3796 81.4654 418.252 555.945 556.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 980 6.4e-05 4096 60 1872 294784 46.3749 55.7056 2620.13 1675.59 4397.87 4397.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1260 0.000512 512 200 528 33824 1.27872 0.94544 13.8535 51.301 67.4792 67.5719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1930 0.000128 2048 240 1536 147168 11.5896 14.3715 526.681 418.891 971.604 971.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1330 0.000256 4096 80 768 74760 13.994 261.154 419.219 694.412 694.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 510 0.001024 4096 80 2640 14224 2.72384 170.526 104.716 278.007 278.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 840 3.2e-05 512 60 384 569856 25.5451 13.374 113.706 418.404 571.225 571.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1920 0.000512 2048 300 384 35952 3.47949 20.0233 104.72 128.267 128.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1570 0.000512 2048 170 1008 36400 3.48979 52.6402 104.809 160.983 161.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 0.001024 2048 185 1968 14784 1.35264 41.7426 52.2679 95.4081 95.4655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1360 3.2e-05 512 450 240 401408 42.9902 13.1925 52.1458 413.564 522.135 522.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 980 6.4e-05 4096 60 1872 294560 46.2438 55.6535 1670.89 1675.47 3448.34 3448.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1260 0.000512 512 200 528 33152 1.27536 0.929792 8.56627 49.9905 60.8628 60.9575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1930 0.000128 2048 240 1536 147168 11.5638 14.3508 332.806 419.12 777.912 777.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1330 0.000256 4096 80 768 74704 13.9995 165.237 419.133 598.413 598.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 510 0.001024 4096 80 2640 14112 2.71133 107.489 104.435 214.679 214.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 840 3.2e-05 512 60 384 569856 25.6133 13.398 92.3898 418.803 550.402 550.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1920 0.000512 2048 300 384 35952 3.47766 16.8407 104.954 125.317 125.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1570 0.000512 2048 170 1008 36288 3.48224 43.1653 104.749 151.442 151.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 0.001024 2048 185 1968 14784 1.36192 34.6734 52.4649 88.5435 88.6038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1360 3.2e-05 512 450 240 408576 43.3955 13.3748 136.763 418.759 612.541 612.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 980 6.4e-05 4096 60 1872 294336 46.3104 55.6986 1369.9 1676.55 3148.54 3148.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1260 0.000512 512 200 528 32928 1.27402 0.93184 6.90403 49.8989 59.1112 59.2159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1930 0.000128 2048 240 1536 146832 11.5756 14.379 272.609 419.014 717.652 717.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1330 0.000256 4096 80 768 74592 13.986 135.917 419.176 569.122 569.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 510 0.001024 4096 80 2640 14112 2.72067 88.4019 104.834 196 196.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 840 3.2e-05 512 60 384 566272 25.7631 13.358 82.8677 418.835 541.017 541.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1920 0.000512 2048 300 384 35840 3.47155 14.9346 104.801 123.253 123.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1570 0.000512 2048 170 1008 36288 3.47926 39.254 104.899 147.674 147.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 0.001024 2048 185 1968 14560 1.35238 30.5787 52.0093 83.9841 84.0381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1360 3.2e-05 512 450 240 372736 43.9763 13.0448 119.118 404.359 580.742 581.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 980 6.4e-05 4096 60 1872 294336 46.1434 55.5928 1375.4 1677.48 3154.69 3154.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1260 0.000512 512 200 528 33152 1.27181 0.933888 6.40086 50.0915 58.8003 58.8943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1930 0.000128 2048 240 1536 146944 11.5159 14.5913 246.547 419.168 691.894 691.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1330 0.000256 4096 80 768 74592 13.9919 122.506 419.48 556.022 556.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 510 0.001024 4096 80 2640 13888 2.70032 78.4204 103.922 185.084 185.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 840 3.2e-05 512 60 384 571392 25.5227 13.3811 172.378 419.406 630.888 631.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1920 0.000512 2048 300 384 36032 3.48029 31.0108 105.001 139.536 139.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1570 0.000512 2048 170 1008 36416 3.47645 80.6011 104.817 188.938 188.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 0.001024 2048 185 1968 14912 1.36851 64.2297 52.5271 118.171 118.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1360 3.2e-05 512 450 240 417792 42.2505 13.3316 80.6931 417.999 554.516 554.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 980 6.4e-05 4096 60 1872 294656 46.1966 55.6052 2551.09 1676.93 4329.89 4329.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1260 0.000512 512 200 528 33792 1.27274 0.940448 12.9549 51.2897 66.5614 66.6595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1930 0.000128 2048 240 1536 147200 11.5466 14.3868 511.935 419.429 957.373 957.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1330 0.000256 4096 80 768 74752 13.9919 254.173 421.226 689.437 689.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 510 0.001024 4096 80 2640 14208 2.72883 163.017 104.782 270.579 270.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 840 3.2e-05 512 60 384 569344 25.4881 13.3488 110.808 418.14 567.979 568.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1920 0.000512 2048 300 384 35968 3.4736 20.3026 104.899 128.72 128.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1570 0.000512 2048 170 1008 36352 3.47539 51.7603 104.829 160.107 160.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 0.001024 2048 185 1968 14848 1.36701 40.7976 52.5364 94.7428 94.8025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1360 3.2e-05 512 450 240 409600 43.0914 13.3284 51.2167 418.1 525.976 526.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 980 6.4e-05 4096 60 1872 294656 46.2077 55.5938 1657.59 1677.5 3436.97 3437.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1260 0.000512 512 200 528 33792 1.27667 0.938336 8.24253 51.3326 61.8894 61.9868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1930 0.000128 2048 240 1536 146944 11.5282 14.3994 330.864 419.065 775.931 776.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1330 0.000256 4096 80 768 74624 13.9818 164.437 419.197 597.664 597.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 510 0.001024 4096 80 2640 14080 2.7095 104.042 104.444 211.24 211.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 840 3.2e-05 512 60 384 565248 25.487 13.2977 92.7277 416.399 548.102 548.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1920 0.000512 2048 300 384 35904 3.4775 16.6297 104.799 124.95 125.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1570 0.000512 2048 170 1008 36288 3.47386 43.5633 104.726 151.809 151.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 0.001024 2048 185 1968 14784 1.36397 34.2302 52.4845 88.1212 88.1801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1360 3.2e-05 512 450 240 393216 43.4934 13.1335 41.6039 412.236 510.71 510.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 980 6.4e-05 4096 60 1872 294528 46.1988 55.5971 1391.65 1675.54 3169.06 3169.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1260 0.000512 512 200 528 33024 1.2679 0.92864 6.9649 49.9553 59.2189 59.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1930 0.000128 2048 240 1536 146688 11.5183 14.3345 275.63 418.727 720.286 720.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1330 0.000256 4096 80 768 74496 13.9837 138.437 418.434 570.899 570.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 510 0.001024 4096 80 2640 14016 2.7095 86.4604 104.352 193.567 193.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 840 3.2e-05 512 60 384 565248 25.7616 13.3382 81.7779 418.165 539.237 539.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1920 0.000512 2048 300 384 35840 3.47382 14.9774 104.884 123.378 123.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1570 0.000512 2048 170 1008 36096 3.46096 38.3857 104.467 146.357 146.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 0.001024 2048 185 1968 14592 1.35373 30.1359 52.1821 83.7135 83.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1360 3.2e-05 512 450 240 393216 44.6055 13.3367 37.037 418.119 513.34 513.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 980 6.4e-05 4096 60 1872 293888 46.1989 55.594 1223.57 1675.18 3000.62 3000.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1260 0.000512 512 200 528 32768 1.2592 0.930816 5.85088 49.6798 57.8212 57.9128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1930 0.000128 2048 240 1536 146432 11.5341 14.3459 242.776 418.557 687.288 687.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1330 0.000256 4096 80 768 74496 13.9796 122.372 419.131 555.526 555.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 510 0.001024 4096 80 2640 13824 2.69738 74.9219 103.749 181.41 181.467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 840 3.2e-05 512 60 384 571392 25.5778 13.4058 165.417 418.88 623.474 623.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1920 0.000512 2048 300 384 36000 3.47478 30.098 104.848 138.464 138.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1570 0.000512 2048 170 1008 36432 3.47862 79.6946 104.786 188.001 188.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 0.001024 2048 185 1968 14904 1.36787 63.3832 52.4821 117.277 117.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1360 3.2e-05 512 450 240 405504 42.74 13.2231 76.0313 414.21 546.44 546.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 980 6.4e-05 4096 60 1872 294624 46.3586 55.7117 2513.29 1675.63 4291.08 4291.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1260 0.000512 512 200 528 33696 1.27734 0.93856 12.8589 51.2545 66.4297 66.5226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1930 0.000128 2048 240 1536 147168 11.563 14.3544 500.979 418.924 945.894 945.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1330 0.000256 4096 80 768 74736 13.9972 251.552 419.07 684.661 684.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 510 0.001024 4096 80 2640 14184 2.72214 164.313 104.606 271.687 271.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 840 3.2e-05 512 60 384 566784 25.5987 13.3478 115.398 417.792 572.327 572.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1920 0.000512 2048 300 384 35856 3.46864 21.0678 104.643 129.221 129.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1570 0.000512 2048 170 1008 36288 3.47667 55.1794 104.694 163.394 163.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 0.001024 2048 185 1968 14832 1.36269 44.4071 52.5321 98.3475 98.4054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1360 3.2e-05 512 450 240 387072 43.3715 13.0462 50.5422 408.469 515.674 515.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 980 6.4e-05 4096 60 1872 294336 46.2177 55.6728 1734.19 1676.86 3513.02 3513.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1260 0.000512 512 200 528 33408 1.27149 0.935936 8.61536 50.0778 61.0036 61.0968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1930 0.000128 2048 240 1536 147168 11.5579 14.4502 346.464 419.547 792.092 792.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1330 0.000256 4096 80 768 74592 13.9858 173.1 419.099 606.225 606.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 510 0.001024 4096 80 2640 14112 2.7136 113.131 104.705 220.592 220.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 840 3.2e-05 512 60 384 566784 25.6658 13.3656 97.6711 417.747 554.644 554.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1920 0.000512 2048 300 384 35856 3.47856 17.8517 104.811 126.184 126.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1570 0.000512 2048 170 1008 36288 3.4816 46.618 104.864 155.008 155.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 0.001024 2048 185 1968 14688 1.35789 37.5357 52.3244 91.2627 91.3199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1360 3.2e-05 512 450 240 387072 43.4011 13.0632 43.0494 408.43 508.183 508.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 980 6.4e-05 4096 60 1872 294192 46.3456 55.7022 1461.22 1675.37 3238.71 3238.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1260 0.000512 512 200 528 32832 1.26131 0.9216 7.32688 49.7389 59.3516 59.4509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1930 0.000128 2048 240 1536 146880 11.5738 14.4508 292.142 419.222 737.465 737.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1330 0.000256 4096 80 768 74520 13.9879 146.864 419.003 579.899 579.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 510 0.001024 4096 80 2640 14040 2.71139 95.3099 104.688 202.753 202.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 840 3.2e-05 512 60 384 562176 25.3662 13.2077 95.8627 414.296 548.928 549.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1920 0.000512 2048 300 384 35712 3.46528 17.9036 104.514 125.926 125.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1570 0.000512 2048 170 1008 36000 3.4617 46.8869 104.182 154.573 154.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 0.001024 2048 185 1968 14688 1.36218 37.0513 52.47 90.9263 90.9845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1360 3.2e-05 512 450 240 368640 42.4874 12.8127 40.7929 395.729 492.068 492.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 980 6.4e-05 4096 60 1872 294336 46.1436 55.5872 1466.29 1675.78 3243.89 3243.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1260 0.000512 512 200 528 32256 1.26682 0.921216 7.18342 49.7634 59.2371 59.3311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1930 0.000128 2048 240 1536 146304 11.5194 14.3806 291.608 417.848 735.43 735.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1330 0.000256 4096 80 768 74304 13.9814 147.143 417.824 578.998 579.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 510 0.001024 4096 80 2640 13824 2.69926 94.1956 103.817 200.753 200.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 840 3.2e-05 512 60 384 570880 25.544 13.3989 163.77 419.42 622.331 622.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1920 0.000512 2048 300 384 36000 3.48122 29.6531 104.953 138.13 138.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1570 0.000512 2048 170 1008 36400 3.47715 78.7131 104.813 187.049 187.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 0.001024 2048 185 1968 14880 1.36397 62.8886 52.4846 116.782 116.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1360 3.2e-05 512 450 240 419840 42.2975 13.3761 77.4259 419.388 552.729 552.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 980 6.4e-05 4096 60 1872 294720 46.2249 55.6851 2491.93 1677.02 4270.94 4271.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1260 0.000512 512 200 528 33600 1.27254 0.935616 12.641 50.116 65.0664 65.1586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1930 0.000128 2048 240 1536 147200 11.5593 14.3593 495.629 419.483 941.104 941.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1330 0.000256 4096 80 768 74720 13.9857 248.507 419.396 681.932 681.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 510 0.001024 4096 80 2640 14160 2.72208 161.763 104.61 269.139 269.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 840 3.2e-05 512 60 384 568320 25.6858 13.3679 116.797 419.113 575.155 575.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1920 0.000512 2048 300 384 35840 3.46317 21.3817 104.538 129.426 129.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1570 0.000512 2048 170 1008 36320 3.47843 56.1633 104.729 164.414 164.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 0.001024 2048 185 1968 14720 1.3575 44.4733 52.2229 98.0984 98.1545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1360 3.2e-05 512 450 240 409600 41.8597 13.1311 53.9033 412.207 521.347 521.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 980 6.4e-05 4096 60 1872 294720 46.123 55.5868 1765.53 1676.01 3543.33 3543.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1260 0.000512 512 200 528 33280 1.25936 0.92784 8.71571 49.9364 60.9433 61.0368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1930 0.000128 2048 240 1536 146880 11.516 14.342 352.704 418.462 797.096 797.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1330 0.000256 4096 80 768 74560 13.9887 176.014 418.61 608.657 608.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 510 0.001024 4096 80 2640 14080 2.70848 114.825 104.519 222.096 222.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 840 3.2e-05 512 60 384 568320 25.5171 13.353 97.7958 417.853 554.715 554.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1920 0.000512 2048 300 384 35760 3.46726 17.7036 104.79 126.004 126.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1570 0.000512 2048 170 1008 36240 3.47869 46.4404 104.825 154.785 154.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 0.001024 2048 185 1968 14640 1.35738 36.5612 52.2723 90.2327 90.2902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1360 3.2e-05 512 450 240 399360 42.9693 13.1494 44.4859 412.665 513.504 513.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 980 6.4e-05 4096 60 1872 294240 46.2038 55.6558 1447.26 1676.33 3225.53 3225.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1260 0.000512 512 200 528 32640 1.27219 0.929664 6.92986 50.0142 59.2467 59.3408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1930 0.000128 2048 240 1536 146880 11.5581 14.3811 291.049 419.516 736.576 736.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1330 0.000256 4096 80 768 74400 13.9694 144.973 418.573 577.56 577.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 510 0.001024 4096 80 2640 13920 2.70275 93.7818 104.198 200.725 200.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 840 3.2e-05 512 60 384 563200 26.009 13.38 90.351 419.578 549.51 549.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1920 0.000512 2048 300 384 35520 3.46074 17.0414 104.198 124.743 124.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1570 0.000512 2048 170 1008 36160 3.484 43.3644 104.81 151.703 151.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 0.001024 2048 185 1968 14400 1.34688 34.5636 51.841 87.7927 87.8506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1360 3.2e-05 512 450 240 409600 41.9215 13.1392 42.4264 412.667 510.398 510.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 980 6.4e-05 4096 60 1872 293760 46.2359 55.5884 1352.86 1674.85 3129.61 3129.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1260 0.000512 512 200 528 33280 1.26992 0.934784 6.82896 50.0615 59.198 59.2962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1930 0.000128 2048 240 1536 146560 11.5415 14.3486 271.894 418.387 716.25 716.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1330 0.000256 4096 80 768 74240 13.9796 135.856 418.091 567.972 568.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 510 0.001024 4096 80 2640 13760 2.69706 86.6855 103.746 193.172 193.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 840 3.2e-05 512 60 400 571392 25.514 13.3759 146.588 419.424 605.097 605.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1920 0.000512 2048 300 400 35968 3.48979 48.9186 104.963 157.415 157.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1570 0.000512 2048 170 1000 36512 3.48797 68.8497 104.94 177.323 177.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 0.001024 2048 185 2000 14848 1.36704 56.5792 52.4709 110.457 110.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1360 3.2e-05 512 450 250 413696 42.69 13.3296 123.2 418.006 597.473 597.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 980 6.4e-05 4096 60 1850 294912 46.2287 55.5884 4249.9 1677.61 6029.41 6029.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1260 0.000512 512 200 550 33664 1.27267 0.937984 11.3458 51.2624 64.9234 65.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1930 0.000128 2048 240 1550 147136 11.5425 14.3872 446.815 421.085 893.904 893.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1330 0.000256 4096 80 800 74624 14.0001 229.485 419.404 662.935 663.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 510 0.001024 4096 80 2650 14240 2.72806 145.244 104.899 252.918 252.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 840 3.2e-05 512 60 400 571392 25.5178 13.3755 95.4319 419.066 553.581 553.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1920 0.000512 2048 300 400 35904 3.47779 48.2832 104.783 156.586 156.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1570 0.000512 2048 170 1000 36480 3.48979 44.1728 104.844 152.55 152.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 0.001024 2048 185 2000 14784 1.36323 35.7779 52.3387 89.5234 89.5921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1360 3.2e-05 512 450 250 409600 43.2218 13.3284 121.251 417.655 595.696 595.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 980 6.4e-05 4096 60 1850 294784 46.2831 55.5868 4251.15 1675.56 6028.66 6028.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1260 0.000512 512 200 550 33536 1.27968 0.936672 7.26502 51.2603 60.8417 60.9399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1930 0.000128 2048 240 1550 147072 11.5548 14.356 283.457 419.084 728.526 728.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1330 0.000256 4096 80 800 74560 13.9834 146.115 418.838 578.981 579.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 510 0.001024 4096 80 2650 14208 2.72454 92.4821 104.802 200.053 200.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 840 3.2e-05 512 60 400 568320 25.627 13.3609 90.7416 418.396 548.319 548.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1920 0.000512 2048 300 400 35904 3.48803 48.734 104.868 157.135 157.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1570 0.000512 2048 170 1000 36384 3.48051 36.2619 104.671 144.458 144.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 0.001024 2048 185 2000 14784 1.36256 29.4666 52.4247 83.2977 83.3633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1360 3.2e-05 512 450 250 405504 42.4481 13.1297 121.876 412.17 589.865 590.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 980 6.4e-05 4096 60 1850 294720 46.2444 55.6114 4241.82 1676.04 6019.8 6019.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1260 0.000512 512 200 550 33408 1.27424 0.934784 6.17094 51.1949 59.6806 59.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1930 0.000128 2048 240 1550 147072 11.536 14.3608 233.349 418.986 678.307 678.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1330 0.000256 4096 80 800 74496 13.9816 119.778 418.661 552.482 552.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 510 0.001024 4096 80 2650 14112 2.71632 75.3868 104.454 182.6 182.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 840 3.2e-05 512 60 400 570880 25.6095 13.4012 138.041 419.443 596.686 596.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1920 0.000512 2048 300 400 35960 3.49126 25.4813 105.053 134.07 134.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1570 0.000512 2048 170 1000 36480 3.48304 64.4629 104.878 172.866 172.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 0.001024 2048 185 2000 14840 1.36192 52.425 52.4739 106.304 106.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1360 3.2e-05 512 450 250 414720 42.9848 13.386 110.713 419.403 586.733 586.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 980 6.4e-05 4096 60 1850 294800 46.3871 55.7112 2096.33 1677.4 3875.9 3875.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1260 0.000512 512 200 550 33600 1.27379 0.940512 10.5041 51.243 64.0635 64.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1930 0.000128 2048 240 1550 147120 11.5919 14.3749 412.683 419.511 858.235 858.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1330 0.000256 4096 80 800 74640 13.9947 212.485 419.531 646.055 646.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 510 0.001024 4096 80 2650 14240 2.72214 134.422 104.94 242.13 242.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 840 3.2e-05 512 60 400 570880 25.5598 13.3909 89.161 419.112 547.419 547.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1920 0.000512 2048 300 400 35920 3.4944 16.4868 104.879 124.904 124.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1570 0.000512 2048 170 1000 36400 3.47878 41.422 104.684 149.627 149.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 0.001024 2048 185 2000 14800 1.36093 33.7102 52.4329 87.5459 87.6028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1360 3.2e-05 512 450 250 409600 43.7981 13.3816 108.733 419.076 585.233 585.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 980 6.4e-05 4096 60 1850 294720 46.2643 55.6778 1398.9 1675.83 3176.74 3176.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1260 0.000512 512 200 550 33280 1.27245 0.934752 6.88426 50.0905 59.2842 59.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1930 0.000128 2048 240 1550 147040 11.5589 14.3675 265.783 419.287 711.069 711.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1330 0.000256 4096 80 800 74560 13.9858 136.723 418.967 569.717 569.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 510 0.001024 4096 80 2650 14160 2.71539 85.8743 104.651 193.284 193.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 840 3.2e-05 512 60 400 568320 25.5584 13.3673 74.8936 417.436 531.453 531.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1920 0.000512 2048 300 400 35880 3.48602 13.9903 104.883 122.403 122.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1570 0.000512 2048 170 1000 36360 3.47341 34.5907 104.688 142.793 142.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 0.001024 2048 185 2000 14760 1.3609 28.0932 52.4331 81.9309 81.9876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1360 3.2e-05 512 450 250 399360 43.3749 13.1575 106.155 412.24 575.175 575.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 980 6.4e-05 4096 60 1850 294480 46.5391 55.6954 3668.64 1675.96 5446.91 5446.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1260 0.000512 512 200 550 33600 1.27491 0.939936 5.91971 51.2796 59.5163 59.6123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1930 0.000128 2048 240 1550 146880 11.5747 14.5183 223.435 418.855 668.455 668.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1330 0.000256 4096 80 800 74520 13.9859 115.161 419.157 548.352 548.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 510 0.001024 4096 80 2650 14160 2.73341 72.8123 104.853 180.441 180.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 840 3.2e-05 512 60 400 568320 25.6919 13.3697 64.2774 419.476 523.011 523.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1920 0.000512 2048 300 400 35840 3.4937 42.3796 104.956 150.873 150.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1570 0.000512 2048 170 1000 36320 3.47894 29.7427 104.762 138.026 138.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 0.001024 2048 185 2000 14720 1.36083 24.389 52.468 78.2591 78.3243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1360 3.2e-05 512 450 250 389120 44.2307 13.1358 102.663 412.56 572.834 573.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 980 6.4e-05 4096 60 1850 294720 46.2716 55.6159 3643.48 1677.47 5422.92 5423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1260 0.000512 512 200 550 32640 1.26963 0.924288 4.85501 51.4914 58.6384 58.7363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1930 0.000128 2048 240 1550 146560 11.5253 14.353 191.177 418.824 635.951 636.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1330 0.000256 4096 80 800 74400 13.9776 98.6706 418.843 531.534 531.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 510 0.001024 4096 80 2650 14080 2.72019 61.9779 104.713 169.454 169.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 840 3.2e-05 512 60 400 569856 25.5446 13.3762 185.14 418.426 642.686 642.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1920 0.000512 2048 300 400 35952 3.48774 35.2424 104.998 143.771 143.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1570 0.000512 2048 170 1000 36480 3.47917 88.5166 104.818 196.854 196.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 0.001024 2048 185 2000 14832 1.36643 71.9007 52.4336 125.747 125.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1360 3.2e-05 512 450 250 411648 42.4746 13.2995 87.3222 416.326 559.667 559.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 980 6.4e-05 4096 60 1850 294816 46.2398 55.662 2752.62 1676.03 4530.64 4530.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1260 0.000512 512 200 550 33600 1.27757 0.94208 14.9003 51.2995 68.5206 68.6156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1930 0.000128 2048 240 1550 147168 11.5548 14.3717 568.311 419.242 1013.56 1013.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1330 0.000256 4096 80 800 74592 13.9894 289.695 418.983 722.714 722.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 510 0.001024 4096 80 2650 14208 2.72486 182.622 104.739 290.127 290.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 840 3.2e-05 512 60 400 568320 25.6242 13.3634 118.761 418.788 576.734 576.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1920 0.000512 2048 300 400 35904 3.49062 21.6371 104.964 130.136 130.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1570 0.000512 2048 170 1000 36384 3.47158 55.0236 104.771 163.309 163.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 0.001024 2048 185 2000 14784 1.36525 44.7392 52.4737 98.6206 98.6802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1360 3.2e-05 512 450 250 405504 42.2216 13.1326 142.513 412.562 610.672 610.861
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 980 6.4e-05 4096 60 1850 294720 46.132 55.5968 1715.29 1677.62 3494.72 3494.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1260 0.000512 512 200 550 33408 1.27795 0.93792 9.14464 51.2226 62.6863 62.7873
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1930 0.000128 2048 240 1550 147072 11.5318 14.4043 351.332 419.381 796.723 796.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1330 0.000256 4096 80 800 74496 13.975 180.367 420.502 614.888 614.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 510 0.001024 4096 80 2650 14112 2.7088 113.316 104.554 220.623 220.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 840 3.2e-05 512 60 400 566784 25.5901 13.357 96.8318 417.743 553.714 553.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1920 0.000512 2048 300 400 35856 3.48826 17.9139 104.955 126.399 126.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1570 0.000512 2048 170 1000 36288 3.47315 44.8675 104.632 153.02 153.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 0.001024 2048 185 2000 14688 1.35782 35.9323 52.3355 89.6697 89.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1360 3.2e-05 512 450 250 387072 43.4395 13.0458 143.357 408.43 608.526 608.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 980 6.4e-05 4096 60 1850 294624 46.1936 55.6712 1545.63 1676.65 3324.22 3324.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1260 0.000512 512 200 550 32832 1.27174 0.933248 7.25306 50.0697 59.6281 59.7208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1930 0.000128 2048 240 1550 146880 11.5576 14.3647 285.951 420.38 732.327 732.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1330 0.000256 4096 80 800 74448 13.9821 146.886 419.012 579.925 579.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 510 0.001024 4096 80 2650 14112 2.71878 92.4028 104.8 199.965 200.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 840 3.2e-05 512 60 400 565248 25.4808 13.2997 82.6753 416.741 538.383 538.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1920 0.000512 2048 300 400 35712 3.47962 14.9256 104.698 123.147 123.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1570 0.000512 2048 170 1000 36288 3.48608 37.9723 104.758 146.261 146.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 0.001024 2048 185 2000 14592 1.3561 30.5068 52.21 84.1151 84.1711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1360 3.2e-05 512 450 250 393216 43.6241 13.128 137.636 412.577 607.212 607.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 980 6.4e-05 4096 60 1850 294528 46.209 55.6012 1346.33 1676.92 3125.14 3125.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1260 0.000512 512 200 550 33024 1.27555 0.93168 6.52016 49.9732 58.8026 58.8962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1930 0.000128 2048 240 1550 146688 11.5038 14.357 243.135 419.071 688.141 688.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1330 0.000256 4096 80 800 74304 13.9756 124.771 418.49 557.28 557.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 510 0.001024 4096 80 2650 14016 2.70336 77.7523 104.542 185.042 185.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 840 3.2e-05 512 60 400 569856 25.59 13.3844 170.911 418.671 628.749 628.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1920 0.000512 2048 300 400 35896 3.48122 32.3272 104.915 140.766 140.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1570 0.000512 2048 170 1000 36456 3.47555 81.1046 104.834 189.457 189.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 0.001024 2048 185 2000 14840 1.3664 65.624 52.5025 119.537 119.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1360 3.2e-05 512 450 250 415744 42.6042 13.3798 82.2663 418.629 557.123 557.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 980 6.4e-05 4096 60 1850 294784 46.3751 55.7128 2547.52 1676.95 4326.63 4326.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1260 0.000512 512 200 550 33600 1.28413 0.94208 14.046 51.318 67.6891 67.7827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1930 0.000128 2048 240 1550 147056 11.584 14.3883 521.523 419.278 966.848 966.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1330 0.000256 4096 80 800 74592 13.9821 265.027 419.265 698.318 698.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 510 0.001024 4096 80 2650 14224 2.72678 166.404 104.916 274.092 274.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 840 3.2e-05 512 60 400 569856 25.5285 13.3732 113.912 418.46 571.474 571.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1920 0.000512 2048 300 400 35840 3.4849 20.4324 104.752 128.713 128.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1570 0.000512 2048 170 1000 36400 3.47731 51.1726 104.772 159.468 159.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 0.001024 2048 185 2000 14784 1.3623 41.6113 52.4841 95.5015 95.5616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1360 3.2e-05 512 450 250 401408 42.9911 13.1953 53.1516 413.619 523.204 523.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 980 6.4e-05 4096 60 1850 294560 46.253 55.6626 1623.41 1675.69 3401.09 3401.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1260 0.000512 512 200 550 33152 1.26992 0.931008 8.76534 49.9823 61.0495 61.1485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1930 0.000128 2048 240 1550 146944 11.5463 14.3704 329.104 419.281 774.376 774.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1330 0.000256 4096 80 800 74480 13.9814 167.961 418.721 600.707 600.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 510 0.001024 4096 80 2650 14112 2.71184 105.844 104.557 213.158 213.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 840 3.2e-05 512 60 400 569856 25.6071 13.3857 92.147 418.439 549.772 549.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1920 0.000512 2048 300 400 35784 3.48365 17.1882 104.737 125.449 125.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1570 0.000512 2048 170 1000 36288 3.47405 42.0106 104.604 150.132 150.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 0.001024 2048 185 2000 14616 1.35456 34.0506 52.1657 87.6138 87.6708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1360 3.2e-05 512 450 250 408576 43.3236 13.3837 43.6092 418.393 518.95 519.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 980 6.4e-05 4096 60 1850 294336 46.3997 55.7036 1331.46 1675.12 3108.76 3108.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1260 0.000512 512 200 550 32928 1.27107 0.928704 7.08726 49.8671 59.2566 59.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1930 0.000128 2048 240 1550 146832 11.5693 14.3791 269.683 418.765 714.469 714.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1330 0.000256 4096 80 800 74424 13.9782 138.424 418.657 571.105 571.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 510 0.001024 4096 80 2650 14112 2.72179 86.9397 104.841 194.545 194.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 840 3.2e-05 512 60 400 566272 25.7674 13.3552 82.2392 418.891 540.441 540.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1920 0.000512 2048 300 400 35616 3.46211 15.1777 104.525 123.207 123.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1570 0.000512 2048 170 1000 36288 3.4775 37.8851 104.847 146.25 146.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 0.001024 2048 185 2000 14560 1.3584 30.5009 52.2079 84.1089 84.1667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1360 3.2e-05 512 450 250 372736 44.0005 13.0371 120.157 404.35 581.784 581.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 980 6.4e-05 4096 60 1850 294336 46.1378 55.5939 1330.05 1677.44 3109.3 3109.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1260 0.000512 512 200 550 33152 1.27718 0.933856 6.44451 50.0793 58.8349 58.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1930 0.000128 2048 240 1550 146496 11.5133 14.3253 243.292 419.168 688.37 688.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1330 0.000256 4096 80 800 74368 13.9793 125.15 419.004 558.178 558.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 510 0.001024 4096 80 2650 13888 2.70131 77.2621 104.03 184.036 184.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 840 3.2e-05 512 60 400 571392 25.5292 13.3782 174.658 419.129 632.885 633.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1920 0.000512 2048 300 400 35904 3.4824 31.9757 104.909 140.41 140.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1570 0.000512 2048 170 1000 36480 3.49149 80.2755 104.86 188.674 188.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 0.001024 2048 185 2000 14784 1.3623 64.5928 52.3467 118.346 118.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1360 3.2e-05 512 450 250 409600 43.0547 13.3282 81.4676 417.712 555.802 555.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 980 6.4e-05 4096 60 1850 294784 46.212 55.5971 2520.54 1675.93 4298.36 4298.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1260 0.000512 512 200 550 33536 1.27306 0.9392 13.2253 51.2617 66.8011 66.8973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1930 0.000128 2048 240 1550 147072 11.5487 14.346 514.82 419.137 959.926 960.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1330 0.000256 4096 80 800 74560 13.9878 264.481 418.898 697.413 697.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 510 0.001024 4096 80 2650 14208 2.72998 164.706 105.023 272.505 272.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 840 3.2e-05 512 60 400 569344 25.5056 13.3488 113.096 418.078 570.218 570.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1920 0.000512 2048 300 400 35840 3.47978 20.5628 104.868 128.955 129.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1570 0.000512 2048 170 1000 36352 3.48365 51.9425 104.757 160.225 160.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 0.001024 2048 185 2000 14720 1.3592 41.8363 52.3798 95.6178 95.6765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1360 3.2e-05 512 450 250 409600 43.0774 13.3263 53.0977 418.039 527.774 527.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 980 6.4e-05 4096 60 1850 294656 46.1876 55.5831 1631.34 1677.33 3410.53 3410.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1260 0.000512 512 200 550 33280 1.2799 0.940032 8.56976 51.3233 62.2132 62.3068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1930 0.000128 2048 240 1550 146688 11.5343 14.3805 331.604 419.014 776.605 776.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1330 0.000256 4096 80 800 74496 13.9917 171.196 419.191 604.423 604.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 510 0.001024 4096 80 2650 14080 2.70771 105.545 105.467 213.762 213.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 840 3.2e-05 512 60 400 565248 25.4857 13.2997 95.0849 416.745 550.808 550.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1920 0.000512 2048 300 400 35712 3.47341 17.5676 104.698 125.781 125.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1570 0.000512 2048 170 1000 36288 3.48192 43.6528 104.757 151.935 151.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 0.001024 2048 185 2000 14592 1.35715 34.7635 52.2081 88.3705 88.4277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1360 3.2e-05 512 450 250 393216 43.4729 13.126 43.3255 412.585 512.747 512.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 980 6.4e-05 4096 60 1850 294528 46.2055 55.5948 1394.11 1676.95 3172.93 3173.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1260 0.000512 512 200 550 33024 1.27018 0.929408 7.35654 49.9661 59.6226 59.7135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1930 0.000128 2048 240 1550 146688 11.5364 14.3735 281.812 419.08 726.874 726.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1330 0.000256 4096 80 800 74304 13.9791 145.672 418.496 578.191 578.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 510 0.001024 4096 80 2650 14016 2.70688 87.7031 104.542 194.997 195.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 840 3.2e-05 512 60 400 565248 25.7628 13.339 84.699 418.216 542.205 542.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1920 0.000512 2048 300 400 35584 3.46858 15.8224 104.533 123.868 123.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1570 0.000512 2048 170 1000 36096 3.46611 38.4996 104.428 146.435 146.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 0.001024 2048 185 2000 14592 1.35827 30.4599 52.3879 84.2496 84.3065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1360 3.2e-05 512 450 250 393216 44.619 13.3294 38.8428 418.169 515.194 515.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 980 6.4e-05 4096 60 1850 293888 46.2023 55.5841 1237.34 1675.43 3014.63 3014.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1260 0.000512 512 200 550 31744 1.26307 0.91888 6.21434 49.6796 58.177 58.2698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1930 0.000128 2048 240 1550 146432 11.5326 14.3661 249.516 418.611 694.097 694.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1330 0.000256 4096 80 800 74240 13.9694 129.3 418.548 561.859 561.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 510 0.001024 4096 80 2650 13824 2.69517 76.1697 103.866 182.774 182.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 840 3.2e-05 512 60 400 569088 25.7138 13.4025 176.079 418.895 634.28 634.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1920 0.000512 2048 300 400 35928 3.48925 32.6121 104.981 141.125 141.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1570 0.000512 2048 170 1000 36432 3.4816 82.5753 104.737 190.837 190.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 0.001024 2048 185 2000 14832 1.36397 67.353 52.4904 121.248 121.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1360 3.2e-05 512 450 250 405504 42.7172 13.2162 81.4639 414.224 551.864 552.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 980 6.4e-05 4096 60 1850 294768 46.3667 55.7137 2588.51 1675.71 4366.38 4366.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1260 0.000512 512 200 550 33408 1.28003 0.941984 13.702 51.245 67.2683 67.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1930 0.000128 2048 240 1550 147024 11.5779 14.4241 526.036 418.94 971.051 971.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1330 0.000256 4096 80 800 74592 13.9919 271.563 419.054 704.65 704.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 510 0.001024 4096 80 2650 14184 2.71974 170.497 104.718 277.977 278.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 840 3.2e-05 512 60 400 566784 25.5858 13.353 124.336 417.791 581.259 581.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1920 0.000512 2048 300 400 35856 3.49194 23.2969 104.966 131.8 131.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1570 0.000512 2048 170 1000 36288 3.46592 58.52 104.642 166.671 166.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 0.001024 2048 185 2000 14688 1.3561 47.5273 52.3459 101.274 101.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1360 3.2e-05 512 450 250 387072 43.3462 13.0468 55.1611 408.478 520.266 520.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 980 6.4e-05 4096 60 1850 294624 46.2193 55.6443 1832.92 1676.86 3611.72 3611.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1260 0.000512 512 200 550 32832 1.27238 0.933472 9.26742 50.0748 61.646 61.7395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1930 0.000128 2048 240 1550 146880 11.5565 14.3647 373.235 420.134 819.362 819.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1330 0.000256 4096 80 800 74448 13.9837 192.365 419.071 625.462 625.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 510 0.001024 4096 80 2650 14112 2.71389 121.171 104.811 228.74 228.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 840 3.2e-05 512 60 400 566784 25.6696 13.3615 103.122 417.784 560.133 560.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1920 0.000512 2048 300 400 35640 3.47136 19.2415 104.568 127.324 127.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1570 0.000512 2048 170 1000 36288 3.48144 48.1956 105.151 156.873 156.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 0.001024 2048 185 2000 14688 1.36192 39.3041 52.53 93.2414 93.3007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1360 3.2e-05 512 450 250 387072 43.4181 13.0621 46.7421 408.486 511.949 512.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 980 6.4e-05 4096 60 1850 294192 46.3614 55.705 1508.04 1675.49 3285.67 3285.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1260 0.000512 512 200 550 31968 1.27075 0.922912 7.71949 49.7313 59.7464 59.8487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1930 0.000128 2048 240 1550 146880 11.5794 14.3667 305.95 419.269 751.242 751.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1330 0.000256 4096 80 800 74304 13.9835 158.47 418.619 591.116 591.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 510 0.001024 4096 80 2650 14040 2.71638 99.0085 104.804 206.574 206.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 840 3.2e-05 512 60 400 562176 25.3734 13.2076 97.9062 414.342 551.019 551.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1920 0.000512 2048 300 400 35712 3.48928 18.5956 104.852 126.978 127.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1570 0.000512 2048 170 1000 36000 3.45613 45.7 104.14 153.34 153.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 0.001024 2048 185 2000 14400 1.34515 37.0311 51.9099 90.327 90.3833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1360 3.2e-05 512 450 250 368640 42.4933 12.8225 42.1204 395.766 493.446 493.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 980 6.4e-05 4096 60 1850 294336 46.1295 55.5807 1430.04 1675.82 3207.64 3207.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1260 0.000512 512 200 550 32256 1.26589 0.92144 7.4624 49.7557 59.5042 59.6009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1930 0.000128 2048 240 1550 146304 11.5098 14.4137 291.282 417.898 735.176 735.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1330 0.000256 4096 80 800 74304 13.9816 150.507 418.6 583.13 583.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 510 0.001024 4096 80 2650 13824 2.70256 93.7629 103.935 200.442 200.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 840 3.2e-05 512 60 400 564480 25.8212 13.371 89.9721 417.852 547.201 547.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1920 0.000512 2048 300 400 35640 3.48803 16.8934 104.944 125.368 125.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1570 0.000512 2048 170 1000 36000 3.46387 42.17 104.425 150.101 150.157
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 0.001024 2048 185 2000 14400 1.35373 33.8371 52.1404 87.3741 87.4291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1360 3.2e-05 512 450 250 368640 44.0281 13.044 38.8029 402.345 498.45 498.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 980 6.4e-05 4096 60 1850 293760 46.3319 55.706 1301.78 1675.36 3079.25 3079.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1260 0.000512 512 200 550 31680 1.25936 0.910912 6.82896 49.4344 58.5336 58.6227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1930 0.000128 2048 240 1550 146160 11.5865 14.4592 265.652 419.17 710.937 711.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1330 0.000256 4096 80 800 74160 13.9842 137.816 418.586 570.43 570.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 510 0.001024 4096 80 2650 13680 2.68742 84.7447 103.631 191.106 191.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 840 3.2e-05 512 60 400 570880 25.5481 13.3898 169.504 419.082 627.715 627.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1920 0.000512 2048 300 400 35920 3.48979 31.6317 104.972 140.139 140.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1570 0.000512 2048 170 1000 36400 3.47139 79.6508 104.675 187.841 187.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 0.001024 2048 185 2000 14800 1.36653 64.6994 52.423 118.533 118.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1360 3.2e-05 512 450 250 409600 43.341 13.3721 80.4734 419.034 556.466 556.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 980 6.4e-05 4096 60 1850 294720 46.252 55.6933 2500.55 1675.63 4278.21 4278.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1260 0.000512 512 200 550 33280 1.26925 0.935584 13.0759 50.086 65.4681 65.5591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1930 0.000128 2048 240 1550 147040 11.5531 14.4015 512.066 419.134 957.228 957.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1330 0.000256 4096 80 800 74560 13.9904 263.528 418.929 696.492 696.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 510 0.001024 4096 80 2650 14160 2.72195 166.02 104.628 273.416 273.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 840 3.2e-05 512 60 400 568320 25.6887 13.3682 117.974 419.187 576.413 576.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1920 0.000512 2048 300 400 35840 3.48749 22.1469 104.881 130.556 130.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1570 0.000512 2048 170 1000 36320 3.48099 55.1117 104.687 163.325 163.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 0.001024 2048 185 2000 14720 1.36381 45.0851 52.4315 98.9248 98.9839
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1360 3.2e-05 512 450 250 389120 43.8804 13.131 52.3851 412.28 521.918 522.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 980 6.4e-05 4096 60 1850 294720 46.1373 55.5933 1715.92 1676.64 3494.38 3494.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1260 0.000512 512 200 550 32640 1.2801 0.927744 8.5481 49.9306 60.7877 60.8831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1930 0.000128 2048 240 1550 146560 11.5222 14.3687 349.49 418.534 793.989 794.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1330 0.000256 4096 80 800 74400 13.9819 180.574 418.57 613.17 613.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 510 0.001024 4096 80 2650 14080 2.71008 113.515 104.641 220.913 220.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 840 3.2e-05 512 60 400 568320 25.5187 13.3576 100.363 417.358 556.787 556.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1920 0.000512 2048 300 400 35760 3.4857 18.5713 104.841 126.939 126.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1570 0.000512 2048 170 1000 36240 3.47613 46.5791 104.647 154.743 154.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 0.001024 2048 185 2000 14640 1.36253 37.2724 52.416 91.0939 91.1502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1360 3.2e-05 512 450 250 399360 42.954 13.1482 46.1196 412.17 514.63 514.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 980 6.4e-05 4096 60 1850 294240 46.2116 55.6626 1460.1 1674.35 3236.4 3236.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1260 0.000512 512 200 550 32640 1.27184 0.93184 7.28678 49.9797 59.5704 59.6644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1930 0.000128 2048 240 1550 146880 11.5566 14.3787 297.088 419.011 742.108 742.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1330 0.000256 4096 80 800 74400 13.9817 153.639 418.818 586.483 586.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 510 0.001024 4096 80 2650 13920 2.70746 95.7914 104.182 202.726 202.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 840 3.2e-05 512 60 400 563200 26.0017 13.374 91.7108 419.293 550.568 550.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1920 0.000512 2048 300 400 35520 3.46643 17.7791 104.454 125.742 125.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1570 0.000512 2048 170 1000 36160 3.48365 43.4154 104.686 151.627 151.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 0.001024 2048 185 2000 14400 1.34781 34.433 52.001 87.8242 87.8817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1360 3.2e-05 512 450 250 368640 45.8337 13.135 39.3627 412.383 510.953 511.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 980 6.4e-05 4096 60 1850 293760 46.2257 55.6093 1335.52 1673.72 3111.15 3111.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1260 0.000512 512 200 550 32000 1.28406 0.932032 6.8545 50.0375 59.2088 59.3039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1930 0.000128 2048 240 1550 145920 11.5425 14.3506 272.835 418.101 716.901 716.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1330 0.000256 4096 80 800 74240 13.9765 141.21 418.552 573.782 573.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 510 0.001024 4096 80 2650 13760 2.69686 86.9847 103.78 193.506 193.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 840 3.2e-05 512 60 400 550400 25.8546 13.1601 85.8342 412.709 537.748 537.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1920 0.000512 2048 300 400 35600 3.4912 16.7427 104.939 125.214 125.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1570 0.000512 2048 170 1000 36000 3.46438 41.294 104.534 149.336 149.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 0.001024 2048 185 2000 14400 1.35229 33.6015 52.2501 87.2472 87.3053
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1360 3.2e-05 512 450 250 358400 46.8173 13.1461 37.1016 412.664 509.97 510.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 980 6.4e-05 4096 60 1850 294400 46.213 55.6667 1288.7 1676.79 3067.45 3067.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1260 0.000512 512 200 550 32000 1.28656 0.935936 6.6473 50.1063 59.0753 59.1722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1930 0.000128 2048 240 1550 145600 11.5192 14.3544 260.69 418.588 705.223 705.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1330 0.000256 4096 80 800 74000 13.9647 135.817 417.928 567.752 567.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 510 0.001024 4096 80 2650 13600 2.68742 83.33 103.409 189.47 189.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 840 3.2e-05 512 60 420 571392 25.515 13.3672 147.777 419.392 606.245 606.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1920 0.000512 2048 300 420 35808 3.49389 45.3235 105.048 153.908 153.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1570 0.000512 2048 170 1020 36448 3.4759 64.7719 104.899 173.19 173.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 0.001024 2048 185 1980 14912 1.36458 51.4212 52.5167 105.346 105.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1360 3.2e-05 512 450 240 421888 41.9734 13.3202 115.59 417.979 589.103 589.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 980 6.4e-05 4096 60 1860 294208 46.2716 55.5928 3733.23 1677.45 5512.62 5512.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1260 0.000512 512 200 540 34048 1.26758 0.937216 10.3454 51.2663 63.9149 64.0184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1930 0.000128 2048 240 1560 147008 11.5336 14.5231 412.043 419.469 857.64 857.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1330 0.000256 4096 80 780 74720 13.9797 205.574 419.522 639.118 639.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 510 0.001024 4096 80 2640 14272 2.72547 132.641 104.952 240.361 240.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 840 3.2e-05 512 60 420 571392 25.523 13.374 97.4778 419.414 555.98 556.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1920 0.000512 2048 300 420 35776 3.4927 44.6435 104.938 153.115 153.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1570 0.000512 2048 170 1020 36416 3.48006 42.8925 104.899 151.314 151.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 0.001024 2048 185 1980 14848 1.36227 33.8799 52.433 87.7183 87.7856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1360 3.2e-05 512 450 240 417792 42.4673 13.3336 112.904 418.01 586.959 587.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 980 6.4e-05 4096 60 1860 294016 46.4344 55.6151 3730.04 1676.98 5509.15 5509.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1260 0.000512 512 200 540 34048 1.2696 0.939872 6.87219 51.2837 60.4644 60.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1930 0.000128 2048 240 1560 146944 11.5597 14.3919 270.909 419.427 716.361 716.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1330 0.000256 4096 80 780 74688 13.985 135.563 419.422 569.014 569.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 510 0.001024 4096 80 2640 14208 2.72179 87.1596 104.78 194.705 194.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 840 3.2e-05 512 60 420 568320 25.607 13.3607 92.8823 418.707 550.746 550.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1920 0.000512 2048 300 420 35712 3.4816 45.2526 104.992 153.771 153.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1570 0.000512 2048 170 1020 36384 3.48154 34.5149 104.884 142.923 142.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 0.001024 2048 185 1980 14784 1.35824 27.1626 52.3381 80.9016 80.9687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1360 3.2e-05 512 450 240 405504 42.6087 13.1323 113.037 412.475 581.493 581.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 980 6.4e-05 4096 60 1860 294144 46.3175 55.5852 3729.61 1677.27 5508.86 5508.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1260 0.000512 512 200 540 33792 1.27389 0.93408 5.82077 51.2197 59.3524 59.4457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1930 0.000128 2048 240 1560 146880 11.5384 14.3341 220.81 419.298 666.051 666.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1330 0.000256 4096 80 780 74592 13.9935 109.508 419.03 542.589 542.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 510 0.001024 4096 80 2640 14208 2.72589 70.7031 104.94 178.412 178.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 840 3.2e-05 512 60 420 569344 25.5221 13.345 82.6992 417.794 539.552 539.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1920 0.000512 2048 300 420 35712 3.4857 44.7946 104.868 153.191 153.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1570 0.000512 2048 170 1020 36352 3.47341 29.9704 104.83 138.316 138.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 0.001024 2048 185 1980 14720 1.35466 23.5745 52.2199 77.1911 77.2601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1360 3.2e-05 512 450 240 409600 43.4398 13.3263 113.426 417.749 588.18 588.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 980 6.4e-05 4096 60 1860 293888 46.3995 55.605 3723.53 1676.15 5501.77 5501.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1260 0.000512 512 200 540 33792 1.27296 0.938976 4.97459 51.3069 58.6013 58.6936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1930 0.000128 2048 240 1560 146688 11.5437 14.3988 190.675 418.625 635.315 635.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1330 0.000256 4096 80 780 74624 13.9896 94.869 419.123 528.041 528.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 510 0.001024 4096 80 2640 14080 2.71123 60.7532 104.362 167.867 167.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 840 3.2e-05 512 60 420 570880 25.6099 13.4084 200.433 419.045 658.692 658.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1920 0.000512 2048 300 420 35800 3.48992 36.9892 104.952 145.474 145.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1570 0.000512 2048 170 1020 36440 3.47955 90.3454 104.813 198.679 198.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 0.001024 2048 185 1980 14880 1.36806 71.5895 52.41 125.409 125.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1360 3.2e-05 512 450 240 424960 41.8303 13.3822 164.466 419.009 638.929 639.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 980 6.4e-05 4096 60 1860 294160 46.3763 55.7016 2897.95 1675.82 4675.93 4676.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1260 0.000512 512 200 540 34080 1.2713 0.940256 15.1244 51.2257 68.6658 68.7656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1930 0.000128 2048 240 1560 146960 11.5901 14.3799 569.661 419.13 1014.84 1014.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1330 0.000256 4096 80 780 74720 13.994 281.319 419.095 714.453 714.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 510 0.001024 4096 80 2640 14240 2.71549 181.287 104.735 288.783 288.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 840 3.2e-05 512 60 420 570880 25.5401 13.3933 129.351 419.425 587.895 588.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1920 0.000512 2048 300 420 35760 3.48883 23.1076 104.938 131.576 131.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1570 0.000512 2048 170 1020 36400 3.4831 55.9716 104.894 164.389 164.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 0.001024 2048 185 1980 14800 1.3575 44.2081 52.3446 97.9525 98.0099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1360 3.2e-05 512 450 240 419840 42.3099 13.375 157.068 419.374 632.36 632.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 980 6.4e-05 4096 60 1860 294080 46.2153 55.6776 1890.95 1677.03 3669.96 3670.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1260 0.000512 512 200 540 33920 1.26618 0.933696 9.30509 50.1127 61.7195 61.8115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1930 0.000128 2048 240 1560 146880 11.5594 14.5055 353.983 419.47 799.59 799.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1330 0.000256 4096 80 780 74640 13.9804 176.462 419.245 609.731 609.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 510 0.001024 4096 80 2640 14160 2.7153 113.4 104.606 220.763 220.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 840 3.2e-05 512 60 420 568320 25.5466 13.3617 106.065 417.677 562.845 562.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1920 0.000512 2048 300 420 35640 3.47136 18.5813 104.71 126.805 126.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1570 0.000512 2048 170 1020 36360 3.4737 45.3489 104.888 153.754 153.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 0.001024 2048 185 1980 14760 1.35446 35.8461 52.3352 89.5797 89.6369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1360 3.2e-05 512 450 240 414720 41.5567 13.1604 150.402 412.487 617.843 618.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 980 6.4e-05 4096 60 1860 294000 46.3519 55.7014 1594.14 1676.78 3373.05 3373.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1260 0.000512 512 200 540 34080 1.27558 0.943776 7.69373 51.3039 61.314 61.4072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1930 0.000128 2048 240 1560 146640 11.5784 14.3971 288.395 419.216 733.661 733.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1330 0.000256 4096 80 780 74640 13.9878 144.075 419.407 577.513 577.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 510 0.001024 4096 80 2640 14160 2.71834 92.4221 104.808 199.991 200.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 840 3.2e-05 512 60 420 568320 25.6994 13.3667 90.0627 419.135 548.454 548.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1920 0.000512 2048 300 420 35680 3.48909 63.6087 104.853 171.995 172.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1570 0.000512 2048 170 1020 36320 3.47949 38.5233 104.81 146.856 146.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 0.001024 2048 185 1980 14720 1.35773 30.3627 52.3023 84.065 84.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1360 3.2e-05 512 450 240 409600 41.9272 13.1297 151.746 412.227 619.279 619.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 980 6.4e-05 4096 60 1860 294080 46.1516 55.5786 5291.33 1676.15 7069.29 7069.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1260 0.000512 512 200 540 33280 1.26157 0.925152 6.55219 49.9252 58.7635 58.8678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1930 0.000128 2048 240 1560 146560 11.526 14.3647 246.149 418.476 690.59 690.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1330 0.000256 4096 80 780 74560 13.9708 122.532 418.895 555.441 555.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 510 0.001024 4096 80 2640 14080 2.72051 78.2767 104.522 185.564 185.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 840 3.2e-05 512 60 420 569856 25.5452 13.378 183.07 418.352 640.543 640.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1920 0.000512 2048 300 420 35760 3.47808 33.6775 104.874 142.074 142.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1570 0.000512 2048 170 1020 36432 3.47638 82.6696 104.809 190.999 191.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 0.001024 2048 185 1980 14880 1.36806 65.5626 52.4286 119.405 119.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1360 3.2e-05 512 450 240 417792 41.8615 13.2909 82.7149 416.248 554.346 554.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 980 6.4e-05 4096 60 1860 294144 46.2172 55.646 2556.44 1675.72 4334.11 4334.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1260 0.000512 512 200 540 34176 1.27088 0.941248 14.1072 51.2994 67.717 67.8154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1930 0.000128 2048 240 1560 146976 11.5608 14.3606 522.212 419.112 967.319 967.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1330 0.000256 4096 80 780 74688 13.9795 259.502 418.958 692.485 692.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 510 0.001024 4096 80 2640 14256 2.72803 167.685 104.865 275.324 275.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 840 3.2e-05 512 60 420 568320 25.6366 13.3591 122.24 418.389 579.821 579.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1920 0.000512 2048 300 420 35712 3.47789 21.1872 104.761 129.469 129.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1570 0.000512 2048 170 1020 36384 3.47594 51.6403 104.808 159.967 160.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 0.001024 2048 185 1980 14784 1.35363 40.7634 52.3011 94.4613 94.5187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1360 3.2e-05 512 450 240 405504 42.2873 13.1297 129.238 412.159 597.054 597.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 980 6.4e-05 4096 60 1860 294144 46.1789 55.5916 1607.92 1676.02 3385.79 3385.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1260 0.000512 512 200 540 33792 1.2729 0.936928 8.87894 51.2012 62.3889 62.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1930 0.000128 2048 240 1560 146880 11.5282 14.3692 328.958 418.982 773.91 773.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1330 0.000256 4096 80 780 74592 13.9735 162.39 418.708 595.115 595.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 510 0.001024 4096 80 2640 14208 2.71978 105.079 104.864 212.708 212.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 840 3.2e-05 512 60 420 566784 25.5928 13.3535 98.5466 417.736 555.423 555.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1920 0.000512 2048 300 420 35568 3.46925 17.3404 104.59 125.445 125.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1570 0.000512 2048 170 1020 36288 3.47306 42.4956 104.766 150.778 150.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 0.001024 2048 185 1980 14688 1.35414 33.3949 52.2105 87.0039 87.0617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1360 3.2e-05 512 450 240 405504 41.675 13.0551 134.61 408.426 598.012 598.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 980 6.4e-05 4096 60 1860 293760 46.2072 55.6529 1467.69 1676.64 3246.27 3246.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1260 0.000512 512 200 540 33408 1.27296 0.93344 6.99837 50.0697 59.3765 59.4731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1930 0.000128 2048 240 1560 146880 11.5616 14.3571 269.74 419.46 715.194 715.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1330 0.000256 4096 80 780 74592 13.9833 134.245 419.313 567.585 567.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 510 0.001024 4096 80 2640 14112 2.7095 85.938 104.692 193.382 193.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 840 3.2e-05 512 60 420 565248 25.4918 13.296 88.1842 416.458 543.628 543.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1920 0.000512 2048 300 420 35520 3.46714 16.1134 104.522 124.147 124.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1570 0.000512 2048 170 1020 36288 3.48141 38.6539 104.823 147.003 147.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 0.001024 2048 185 1980 14592 1.35373 29.8945 52.0499 83.3408 83.4003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1360 3.2e-05 512 450 240 393216 43.686 13.14 124.219 412.449 593.749 593.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 980 6.4e-05 4096 60 1860 293760 46.1944 55.6032 1346.24 1675.77 3123.89 3123.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1260 0.000512 512 200 540 33024 1.27613 0.929312 6.26131 49.9559 58.5232 58.6179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1930 0.000128 2048 240 1560 146688 11.5323 14.4159 243.391 419.309 688.72 688.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1330 0.000256 4096 80 780 74496 13.9795 121.541 418.828 554.392 554.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 510 0.001024 4096 80 2640 14016 2.71514 77.8281 104.362 184.952 185.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 840 3.2e-05 512 60 420 568320 25.5075 13.3466 77.6133 417.853 534.512 534.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1920 0.000512 2048 300 420 35520 3.47376 13.8445 104.734 122.095 122.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1570 0.000512 2048 170 1020 36240 3.48128 32.9927 104.909 141.424 141.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 0.001024 2048 185 1980 14640 1.35987 25.6118 52.3435 79.3557 79.4153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1360 3.2e-05 512 450 240 399360 43.0729 13.1437 130.402 412.65 599.51 599.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 980 6.4e-05 4096 60 1860 293760 46.2234 55.6564 1194.35 1676.37 2972.67 2972.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1260 0.000512 512 200 540 33600 1.26176 0.929792 5.77741 50.0065 58.0761 58.1708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1930 0.000128 2048 240 1560 146400 11.5583 14.3588 210.441 420.111 656.543 656.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1330 0.000256 4096 80 780 74400 13.9779 104.847 418.846 537.714 537.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 510 0.001024 4096 80 2640 13920 2.69917 65.1592 104.188 172.09 172.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 840 3.2e-05 512 60 420 569856 25.6055 13.3898 181.732 418.758 639.687 639.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1920 0.000512 2048 300 420 35784 3.49171 32.2888 105.045 140.869 140.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1570 0.000512 2048 170 1020 36400 3.47904 79.2147 104.843 187.581 187.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 0.001024 2048 185 1980 14896 1.36714 63.0469 52.545 117.003 117.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1360 3.2e-05 512 450 240 422912 41.9196 13.3804 82.4015 418.722 556.669 556.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 980 6.4e-05 4096 60 1860 294112 46.3781 55.6932 2456.79 1677.32 4236.26 4236.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1260 0.000512 512 200 540 34048 1.27331 0.944064 13.0097 51.327 66.6568 66.7548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1930 0.000128 2048 240 1560 146944 11.5797 14.3585 501.236 419.373 946.623 946.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1330 0.000256 4096 80 780 74704 13.9913 249.26 419.502 682.799 682.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 510 0.001024 4096 80 2640 14224 2.72218 160.591 104.833 268.192 268.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 840 3.2e-05 512 60 420 569856 25.5439 13.3749 116.48 418.477 574.064 574.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1920 0.000512 2048 300 420 35728 3.49011 20.4885 104.862 128.884 128.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1570 0.000512 2048 170 1020 36288 3.47318 50.1284 104.612 158.255 158.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 0.001024 2048 185 1980 14784 1.35578 40.2531 52.3536 94.0079 94.0662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1360 3.2e-05 512 450 240 415744 41.5588 13.1834 52.6883 413.616 521.284 521.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 980 6.4e-05 4096 60 1860 293888 46.1967 55.6732 1562.88 1675.71 3340.53 3340.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1260 0.000512 512 200 540 33600 1.26669 0.930432 8.32829 49.9915 60.617 60.7094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1930 0.000128 2048 240 1560 146944 11.5591 14.4105 316.993 432.354 775.391 775.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1330 0.000256 4096 80 780 74592 13.9858 158.165 418.86 591.057 591.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 510 0.001024 4096 80 2640 14112 2.70768 101.351 104.451 208.554 208.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 840 3.2e-05 512 60 420 569856 25.6028 13.3898 98.3146 418.509 556.007 556.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1920 0.000512 2048 300 420 35616 3.47546 17.1885 104.713 125.416 125.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1570 0.000512 2048 170 1020 36288 3.47523 41.6663 104.759 149.942 150.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 0.001024 2048 185 1980 14784 1.36448 33.0866 52.5016 86.9942 87.0502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1360 3.2e-05 512 450 240 408576 43.3138 13.3779 44.0212 418.466 519.42 519.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 980 6.4e-05 4096 60 1860 293664 46.345 55.7158 1318.51 1675.38 3096.03 3096.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1260 0.000512 512 200 540 32928 1.27386 0.927744 6.77606 49.8777 58.9535 59.0442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1930 0.000128 2048 240 1560 146496 11.5716 14.3602 265.468 418.721 710.193 710.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1330 0.000256 4096 80 780 74592 13.9908 131.539 419.158 564.732 564.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 510 0.001024 4096 80 2640 14112 2.71914 84.9449 104.749 192.455 192.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 840 3.2e-05 512 60 420 566272 25.7661 13.353 84.9245 418.878 543.108 543.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1920 0.000512 2048 300 420 35616 3.49491 15.4406 104.948 123.927 123.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1570 0.000512 2048 170 1020 36064 3.46522 36.8277 104.389 144.723 144.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 0.001024 2048 185 1980 14560 1.35168 28.2241 52.0888 81.7073 81.7648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1360 3.2e-05 512 450 240 401408 41.3683 13.1174 117.773 404.398 576.901 577.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 980 6.4e-05 4096 60 1860 293888 46.1494 55.5927 1159.42 1677.63 2938.87 2938.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1260 0.000512 512 200 540 33152 1.27466 0.932192 6.16192 50.0938 58.5624 58.6616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1930 0.000128 2048 240 1560 146496 11.5118 14.3534 233.435 419.212 678.588 678.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1330 0.000256 4096 80 780 74368 13.9685 115.915 418.599 548.525 548.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 510 0.001024 4096 80 2640 13888 2.70131 72.5728 103.931 179.248 179.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 840 3.2e-05 512 60 420 564480 25.4272 13.2486 75.6572 415.312 529.836 529.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1920 0.000512 2048 300 420 35560 3.48454 14.158 105.183 122.869 122.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1570 0.000512 2048 170 1020 36120 3.46726 32.7844 104.695 140.989 141.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 0.001024 2048 185 1980 14560 1.35549 25.7781 52.2436 79.4169 79.4747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1360 3.2e-05 512 450 240 394240 42.9138 13.0703 118.998 409.253 584.478 584.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 980 6.4e-05 4096 60 1860 293440 46.3643 55.7158 1179.26 1676.15 2957.57 2957.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1260 0.000512 512 200 540 32480 1.27437 0.926784 5.54182 49.8287 57.6742 57.7659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1930 0.000128 2048 240 1560 146160 11.5872 14.4331 205.693 418.764 650.547 650.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1330 0.000256 4096 80 780 74480 13.9902 101.88 419.505 535.418 535.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 510 0.001024 4096 80 2640 14000 2.72179 65.3213 104.835 172.918 172.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 840 3.2e-05 512 60 420 571392 25.5299 13.3715 172.71 419.406 631.207 631.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1920 0.000512 2048 300 420 35776 3.4929 30.7714 105.044 139.351 139.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1570 0.000512 2048 170 1020 36416 3.48365 74.7536 104.896 183.174 183.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 0.001024 2048 185 1980 14848 1.36618 58.4765 52.4298 112.314 112.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1360 3.2e-05 512 450 240 417792 42.2147 13.3243 78.3324 417.986 552.096 552.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 980 6.4e-05 4096 60 1860 294016 46.2144 55.6116 2339.19 1676.95 4118.04 4118.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1260 0.000512 512 200 540 34048 1.27386 0.941152 12.5065 51.2862 66.1069 66.2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1930 0.000128 2048 240 1560 146944 11.5507 14.4132 475.916 419.422 921.375 921.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1330 0.000256 4096 80 780 74688 13.9875 235.747 419.496 669.274 669.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 510 0.001024 4096 80 2640 14208 2.7175 147.66 104.78 255.199 255.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 840 3.2e-05 512 60 420 569344 25.5024 13.3448 118.643 418.077 575.757 575.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1920 0.000512 2048 300 420 35712 3.48538 20.7952 104.937 129.261 129.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1570 0.000512 2048 170 1020 36352 3.48128 50.7372 104.898 159.161 159.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 0.001024 2048 185 1980 14720 1.35578 39.1856 52.2586 92.8443 92.9035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1360 3.2e-05 512 450 240 409600 43.0694 13.3345 51.9981 418.038 526.682 526.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 980 6.4e-05 4096 60 1860 293888 46.215 55.6039 1598.27 1677.27 3377.43 3377.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1260 0.000512 512 200 540 33792 1.2775 0.941088 8.16688 51.3258 61.8091 61.9038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1930 0.000128 2048 240 1560 146688 11.5305 14.3913 322.951 418.906 767.855 767.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1330 0.000256 4096 80 780 74624 13.9872 161.788 419.405 595.224 595.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 510 0.001024 4096 80 2640 14080 2.71171 99.9241 104.434 207.116 207.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 840 3.2e-05 512 60 420 565248 25.4825 13.2993 97.6497 416.391 553.011 553.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1920 0.000512 2048 300 420 35520 3.47542 17.8156 104.504 125.84 125.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1570 0.000512 2048 170 1020 36288 3.47952 42.2824 104.804 150.608 150.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 0.001024 2048 185 1980 14592 1.34909 32.3116 52.0433 85.7468 85.8045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1360 3.2e-05 512 450 240 393216 43.5122 13.1328 41.867 412.239 510.985 511.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 980 6.4e-05 4096 60 1860 293760 46.2008 55.596 1327.44 1675.51 3104.82 3104.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1260 0.000512 512 200 540 33024 1.26797 0.928096 6.87443 49.9529 59.1246 59.2218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1930 0.000128 2048 240 1560 146688 11.5333 14.336 267.93 418.718 712.591 712.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1330 0.000256 4096 80 780 74496 13.9787 134.66 418.707 567.388 567.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 510 0.001024 4096 80 2640 14016 2.70544 82.9977 104.345 190.089 190.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 840 3.2e-05 512 60 420 565248 25.7567 13.3412 90.7964 418.282 548.366 548.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1920 0.000512 2048 300 420 35584 3.48979 16.5941 104.946 125.073 125.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1570 0.000512 2048 170 1020 36096 3.45939 38.9741 104.563 147.04 147.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 0.001024 2048 185 1980 14592 1.35578 29.5699 52.2634 83.2306 83.2882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1360 3.2e-05 512 450 240 393216 44.6149 13.3319 38.8906 418.164 515.244 515.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 980 6.4e-05 4096 60 1860 293376 46.199 55.5947 1234.04 1675.39 3011.29 3011.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1260 0.000512 512 200 540 32768 1.2599 0.915136 6.13661 49.6786 58.0929 58.1837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1930 0.000128 2048 240 1560 146432 11.5309 14.3501 248.139 418.605 692.698 692.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1330 0.000256 4096 80 780 74496 13.983 124.156 419.459 557.64 557.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 510 0.001024 4096 80 2640 13824 2.69517 72.956 103.766 179.459 179.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 840 3.2e-05 512 60 420 563200 25.9834 13.3715 82.2882 419.58 541.411 541.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1920 0.000512 2048 300 420 35520 3.48986 15.1459 104.937 123.615 123.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1570 0.000512 2048 170 1020 36160 3.48016 35.7601 104.897 144.179 144.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 0.001024 2048 185 1980 14400 1.34547 26.3905 51.9162 79.6953 79.7521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1360 3.2e-05 512 450 240 409600 41.9082 13.1369 37.6449 412.66 505.596 505.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 980 6.4e-05 4096 60 1860 293120 46.27 55.6106 1120.76 1674.85 2897.57 2897.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1260 0.000512 512 200 540 33280 1.27235 0.935936 6.00448 50.059 58.3727 58.4663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1930 0.000128 2048 240 1560 145920 11.5321 14.3252 226.348 418.938 671.221 671.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1330 0.000256 4096 80 780 74240 13.9716 114.137 418.371 546.522 546.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 510 0.001024 4096 80 2640 13760 2.70131 66.1083 103.748 172.6 172.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 840 3.2e-05 512 60 384 570368 25.5629 13.3796 137.819 419.394 596.352 596.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1920 0.000512 2048 300 384 36064 3.47363 39.2894 104.883 147.691 147.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1570 0.000512 2048 170 1024 36448 3.48774 64.3015 104.924 172.757 172.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 0.001024 2048 185 1984 14912 1.37043 50.9542 52.5418 104.91 104.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1360 3.2e-05 512 450 256 409600 43.2083 13.3304 114.889 417.973 589.647 589.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 980 6.4e-05 4096 60 1856 295296 46.299 55.5795 3589.03 1677.44 5368.43 5368.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1260 0.000512 512 200 512 34432 1.26278 0.938144 9.656 51.2741 63.2314 63.3305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1930 0.000128 2048 240 1536 147072 11.5449 14.3503 400.633 419.34 845.949 846.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1330 0.000256 4096 80 768 74784 14.0056 199.215 419.582 632.847 632.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 510 0.001024 4096 80 2624 14304 2.72179 130.306 104.962 238.033 238.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 840 3.2e-05 512 60 384 569344 25.6326 13.3734 89.1713 419.065 547.434 547.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1920 0.000512 2048 300 384 36032 3.47005 39.8943 104.796 148.204 148.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1570 0.000512 2048 170 1024 36416 3.4991 41.3594 104.838 149.741 149.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 0.001024 2048 185 1984 14848 1.3617 32.6792 52.4799 86.5645 86.6304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1360 3.2e-05 512 450 256 409600 43.3367 13.3272 114.621 417.648 589.17 589.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 980 6.4e-05 4096 60 1856 295168 46.3865 55.5991 3588.88 1675.53 5366.47 5366.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1260 0.000512 512 200 512 34304 1.27168 0.93632 6.29379 51.2707 59.8748 59.9757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1930 0.000128 2048 240 1536 147072 11.5569 14.3594 258.58 419.078 703.647 703.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1330 0.000256 4096 80 768 74752 14.0124 129.124 419.134 562.313 562.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 510 0.001024 4096 80 2624 14272 2.72998 84.2769 104.867 191.92 191.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 840 3.2e-05 512 60 384 568320 25.6265 13.3641 74.33 418.312 531.825 531.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1920 0.000512 2048 300 384 36000 3.46787 39.1063 104.78 147.397 147.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1570 0.000512 2048 170 1024 36384 3.4951 34.2167 104.814 142.57 142.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 0.001024 2048 185 1984 14784 1.35798 26.9234 52.3175 80.6439 80.7098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1360 3.2e-05 512 450 256 393216 43.8398 13.1278 112.478 412.086 581.787 581.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 980 6.4e-05 4096 60 1856 295104 46.2828 55.5882 3585.86 1675.72 5363.53 5363.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1260 0.000512 512 200 512 34176 1.26976 0.937824 5.30349 51.201 58.8118 58.8964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1930 0.000128 2048 240 1536 146880 11.5261 14.3412 214.939 418.912 659.793 659.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1330 0.000256 4096 80 768 74688 13.994 106.664 418.871 539.575 539.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 510 0.001024 4096 80 2624 14208 2.72758 69.6376 104.676 177.084 177.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 840 3.2e-05 512 60 384 565248 25.7704 13.3407 77.3728 418.037 534.713 534.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1920 0.000512 2048 300 384 35968 3.47955 39.3605 104.876 147.759 147.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1570 0.000512 2048 170 1024 36352 3.49133 29.5735 104.913 138.02 138.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 0.001024 2048 185 1984 14720 1.35818 23.3403 52.2729 77.0134 77.0779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1360 3.2e-05 512 450 256 409600 43.4698 13.3344 117.69 417.986 592.72 592.908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 980 6.4e-05 4096 60 1856 295168 46.3831 55.6068 3585.59 1677.14 5364.81 5364.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1260 0.000512 512 200 512 34304 1.27613 0.941472 4.61606 51.3356 58.2676 58.3532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1930 0.000128 2048 240 1536 146688 11.5364 14.3462 184.638 418.871 629.464 629.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1330 0.000256 4096 80 768 74624 13.9878 91.6678 419.193 524.889 524.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 510 0.001024 4096 80 2624 14208 2.72384 59.3753 104.953 167.094 167.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 840 3.2e-05 512 60 384 570880 25.5951 13.4103 182.123 419.431 640.75 640.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1920 0.000512 2048 300 384 36080 3.48141 32.6698 105.066 141.26 141.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1570 0.000512 2048 170 1024 36440 3.48979 87.5155 104.934 195.982 196.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 0.001024 2048 185 1984 14880 1.36176 69.2326 52.4817 123.12 123.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1360 3.2e-05 512 450 256 409600 43.3898 13.3837 161.018 419.56 637.59 637.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 980 6.4e-05 4096 60 1856 295200 46.3641 55.7165 2732.46 1677.43 4512.04 4512.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1260 0.000512 512 200 512 34400 1.26528 0.936832 13.6167 51.3062 67.2238 67.3266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1930 0.000128 2048 240 1536 147040 11.5909 14.4203 543.033 419.406 988.52 988.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1330 0.000256 4096 80 768 74760 13.9823 268.927 419.434 702.39 702.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 510 0.001024 4096 80 2624 14280 2.72954 175.978 104.891 283.643 283.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 840 3.2e-05 512 60 384 570880 25.5596 13.3948 116.849 419.057 575.057 575.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1920 0.000512 2048 300 384 36000 3.47264 19.9004 104.753 128.172 128.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1570 0.000512 2048 170 1024 36400 3.4871 53.7151 104.831 162.078 162.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 0.001024 2048 185 1984 14800 1.35526 42.2967 52.3244 96.0227 96.0816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1360 3.2e-05 512 450 256 409600 43.3542 13.3729 156.443 419.022 632.443 632.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 980 6.4e-05 4096 60 1856 295040 46.2418 55.6707 1720.35 1675.6 3497.94 3498.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1260 0.000512 512 200 512 34240 1.27299 0.937088 8.35392 50.1051 60.7717 60.8727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1930 0.000128 2048 240 1536 147040 11.563 14.5326 330.206 419.101 775.477 775.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1330 0.000256 4096 80 768 74720 13.9878 163.535 419.041 596.608 596.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 510 0.001024 4096 80 2624 14240 2.7199 107.065 104.781 214.614 214.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 840 3.2e-05 512 60 384 568320 25.5594 13.3625 95.3909 417.771 552.282 552.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1920 0.000512 2048 300 384 36000 3.47661 16.5787 104.96 125.058 125.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1570 0.000512 2048 170 1024 36360 3.49821 44.1733 104.932 152.646 152.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 0.001024 2048 185 1984 14760 1.36016 34.9448 52.38 88.7285 88.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1360 3.2e-05 512 450 256 399360 43.1069 13.1666 146.992 412.574 616.085 616.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 980 6.4e-05 4096 60 1856 294960 46.3499 55.7269 1452.51 1676.99 3231.66 3231.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1260 0.000512 512 200 512 34080 1.28029 0.943936 6.83056 51.3121 60.47 60.5663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1930 0.000128 2048 240 1536 146880 11.5732 14.5155 272.113 419.183 717.458 717.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1330 0.000256 4096 80 768 74640 13.9861 135.461 419.217 568.709 568.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 510 0.001024 4096 80 2624 14160 2.71187 88.5945 104.666 196.017 196.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 840 3.2e-05 512 60 384 568320 25.7036 13.3714 82.8372 419.513 541.62 541.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1920 0.000512 2048 300 384 35840 3.47117 56.5804 104.638 164.735 164.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1570 0.000512 2048 170 1024 36320 3.48365 37.886 104.937 146.35 146.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 0.001024 2048 185 1984 14720 1.35802 29.524 52.3724 83.3011 83.3659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1360 3.2e-05 512 450 256 389120 43.9511 13.134 147.017 412.603 616.946 617.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 980 6.4e-05 4096 60 1856 295040 46.1316 55.586 4943.49 1677.63 6722.93 6723.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1260 0.000512 512 200 512 33920 1.25978 0.925856 5.86909 49.9546 58.1136 58.2083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1930 0.000128 2048 240 1536 146560 11.529 14.342 234.231 418.866 679.041 679.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1330 0.000256 4096 80 768 74560 13.9993 117.099 419.009 550.152 550.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 510 0.001024 4096 80 2624 14080 2.71981 76.1542 104.453 183.372 183.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 840 3.2e-05 512 60 384 563200 25.7254 13.3374 74.5916 416.874 530.723 530.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1920 0.000512 2048 300 384 35800 3.46675 56.5024 104.622 164.635 164.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1570 0.000512 2048 170 1024 36200 3.47123 34.3081 104.7 142.523 142.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 0.001024 2048 185 1984 14600 1.35414 27.1094 52.1437 80.6511 80.7212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1360 3.2e-05 512 450 256 384000 44.5277 13.1598 152.274 412.551 622.752 622.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 980 6.4e-05 4096 60 1856 294800 46.3991 55.7056 4805.74 1675.75 6583.68 6583.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1260 0.000512 512 200 512 33600 1.26563 0.929056 5.23667 49.9875 57.5201 57.6202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1930 0.000128 2048 240 1536 146800 11.5937 14.3807 215.961 419.312 661.322 661.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1330 0.000256 4096 80 768 74600 14.0022 106.693 419.556 540.295 540.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 510 0.001024 4096 80 2624 14000 2.71318 69.3781 104.216 176.352 176.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 840 3.2e-05 512 60 384 569856 25.5363 13.377 167.188 418.337 624.63 624.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1920 0.000512 2048 300 384 36048 3.48083 30.1614 104.902 138.587 138.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1570 0.000512 2048 170 1024 36432 3.48774 80.3287 104.827 188.685 188.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 0.001024 2048 185 1984 14880 1.36525 63.597 52.4539 117.458 117.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1360 3.2e-05 512 450 256 405504 43.1209 13.2977 83.0344 416.224 555.911 556.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 980 6.4e-05 4096 60 1856 295200 46.2293 55.668 2446.65 1675.65 4224.28 4224.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1260 0.000512 512 200 512 34560 1.26413 0.942272 12.6202 51.2985 66.2276 66.3245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1930 0.000128 2048 240 1536 147072 11.5588 14.3718 501.154 419.095 946.253 946.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1330 0.000256 4096 80 768 74736 13.9858 246.943 418.918 679.894 679.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 510 0.001024 4096 80 2624 14256 2.72579 161.253 104.692 268.715 268.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 840 3.2e-05 512 60 384 568320 25.6093 13.3629 111.735 418.374 569.275 569.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1920 0.000512 2048 300 384 36000 3.47501 18.9455 104.794 127.258 127.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1570 0.000512 2048 170 1024 36384 3.49184 50.0928 104.83 158.458 158.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 0.001024 2048 185 1984 14784 1.35978 39.5095 52.3216 93.2321 93.2898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1360 3.2e-05 512 450 256 393216 43.5287 13.1257 128.747 412.157 597.806 597.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 980 6.4e-05 4096 60 1856 295104 46.1455 55.5971 1525.28 1675.97 3303.07 3303.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1260 0.000512 512 200 512 34176 1.26755 0.934688 7.92906 51.2104 61.442 61.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1930 0.000128 2048 240 1536 146880 11.525 14.4041 311.352 419.068 756.422 756.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1330 0.000256 4096 80 768 74688 13.9858 153.897 418.934 586.863 586.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 510 0.001024 4096 80 2624 14208 2.71456 100.313 104.694 207.767 207.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 840 3.2e-05 512 60 384 566784 25.5953 13.3516 89.7804 417.807 546.726 546.882
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1920 0.000512 2048 300 384 35856 3.46579 15.1286 104.641 123.279 123.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1570 0.000512 2048 170 1024 36288 3.48365 41.1976 104.806 149.529 149.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 0.001024 2048 185 1984 14688 1.35347 32.2619 52.2431 85.9002 85.9587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1360 3.2e-05 512 450 256 387072 43.5012 13.0537 130.62 408.468 595.885 596.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 980 6.4e-05 4096 60 1856 294912 46.2152 55.6501 1357.1 1676.87 3135.91 3136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1260 0.000512 512 200 512 33984 1.26925 0.93584 6.4231 50.0844 58.8117 58.9137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1930 0.000128 2048 240 1536 146880 11.5651 14.4037 256.68 423.706 706.427 706.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1330 0.000256 4096 80 768 74592 13.9853 127.013 419.092 560.137 560.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 510 0.001024 4096 80 2624 14112 2.7095 82.7123 104.544 190.009 190.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 840 3.2e-05 512 60 384 565248 25.4907 13.2977 79.0287 416.715 534.72 534.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1920 0.000512 2048 300 384 35904 3.47325 14.0064 104.877 122.398 122.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1570 0.000512 2048 170 1024 36288 3.48816 37.0484 104.909 145.49 145.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 0.001024 2048 185 1984 14592 1.35373 28.8323 52.1052 82.3343 82.3918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1360 3.2e-05 512 450 256 393216 43.6575 13.1293 127.42 412.541 596.981 597.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 980 6.4e-05 4096 60 1856 294912 46.2132 55.5972 1222.51 1676.78 3001.18 3001.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1260 0.000512 512 200 512 33792 1.26752 0.931072 5.5048 49.9827 57.7862 57.8899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1930 0.000128 2048 240 1536 146688 11.5269 14.3294 227.357 419.037 672.324 672.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1330 0.000256 4096 80 768 74496 13.9756 113.543 418.749 546.311 546.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 510 0.001024 4096 80 2624 14016 2.7032 74.07 104.26 181.075 181.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 840 3.2e-05 512 60 384 568320 25.5128 13.3532 70.6222 417.855 527.536 527.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1920 0.000512 2048 300 384 35760 3.46797 12.4457 104.646 120.603 120.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1570 0.000512 2048 170 1024 36240 3.49133 32.1556 104.955 140.646 140.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 0.001024 2048 185 1984 14640 1.35824 24.5842 52.3769 78.3619 78.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1360 3.2e-05 512 450 256 399360 43.0922 13.1482 132.825 412.661 601.976 602.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 980 6.4e-05 4096 60 1856 294720 46.2031 55.6564 1090.67 1676.35 2868.96 2869.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1260 0.000512 512 200 512 33600 1.26566 0.929792 5.21619 50.0186 57.5328 57.6268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1930 0.000128 2048 240 1536 146880 11.5503 14.3592 200.559 419.51 646.056 646.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1330 0.000256 4096 80 768 74400 13.9776 98.6868 418.577 531.291 531.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 510 0.001024 4096 80 2624 13920 2.70307 61.633 104.024 168.405 168.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 840 3.2e-05 512 60 384 569856 25.6072 13.386 163.432 418.418 621.039 621.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1920 0.000512 2048 300 384 36064 3.48029 28.2481 104.989 136.761 136.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1570 0.000512 2048 170 1024 36400 3.47501 75.653 104.786 183.957 184.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 0.001024 2048 185 1984 14840 1.36397 59.8568 52.3754 113.639 113.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1360 3.2e-05 512 450 256 408576 43.3633 13.3755 81.1907 418.389 556.557 556.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 980 6.4e-05 4096 60 1856 295120 46.3694 55.7084 2300.82 1676.12 4079.1 4079.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1260 0.000512 512 200 512 34496 1.27971 0.94208 11.778 51.3087 65.4111 65.5073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1930 0.000128 2048 240 1536 147056 11.5832 14.3636 469.63 419.024 914.673 914.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1330 0.000256 4096 80 768 74760 13.9947 233.241 420.731 668.012 668.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 510 0.001024 4096 80 2624 14280 2.73194 152.236 104.892 259.904 259.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 840 3.2e-05 512 60 384 569856 25.5571 13.374 105.007 418.746 562.879 563.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1920 0.000512 2048 300 384 35952 3.47341 18.2026 104.799 126.516 126.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1570 0.000512 2048 170 1024 36288 3.47248 47.822 104.708 156.045 156.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 0.001024 2048 185 1984 14784 1.35782 37.8907 52.4168 91.708 91.7681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1360 3.2e-05 512 450 256 401408 42.9893 13.1831 52.2078 413.899 522.518 522.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 980 6.4e-05 4096 60 1856 295008 46.2293 55.6533 1476.95 1676.83 3255.74 3255.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1260 0.000512 512 200 512 34048 1.26106 0.929376 7.52157 50.0161 59.8289 59.9212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1930 0.000128 2048 240 1536 146944 11.5631 14.3556 299.324 420.345 745.657 745.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1330 0.000256 4096 80 768 74704 13.9981 148.67 419.466 582.177 582.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 510 0.001024 4096 80 2624 14224 2.73142 96.7805 104.96 204.513 204.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 840 3.2e-05 512 60 384 569856 25.5907 13.3927 88.8671 418.438 546.48 546.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1920 0.000512 2048 300 384 35952 3.48774 15.1545 104.859 123.542 123.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1570 0.000512 2048 170 1024 36288 3.4775 40.0905 104.774 148.386 148.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 0.001024 2048 185 1984 14616 1.35542 31.4409 52.0643 84.9034 84.9634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1360 3.2e-05 512 450 256 408576 43.3257 13.3792 44.7148 418.389 520.047 520.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 980 6.4e-05 4096 60 1856 294672 46.3392 55.7363 1243.49 1675.15 3020.79 3020.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1260 0.000512 512 200 512 33600 1.26317 0.927712 6.23098 49.8866 58.4078 58.5032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1930 0.000128 2048 240 1536 146832 11.561 14.3675 251.884 418.665 696.549 696.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1330 0.000256 4096 80 768 74592 13.986 124.873 419.418 558.32 558.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 510 0.001024 4096 80 2624 14112 2.70989 80.7099 104.571 188.032 188.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 840 3.2e-05 512 60 384 566272 25.7649 13.3534 77.3226 418.869 535.503 535.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1920 0.000512 2048 300 384 35840 3.48365 13.996 104.809 122.331 122.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1570 0.000512 2048 170 1024 36064 3.46947 35.0702 104.419 143.001 143.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 0.001024 2048 185 1984 14560 1.35168 27.1968 52.1159 80.7067 80.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1360 3.2e-05 512 450 256 372736 44.0996 13.0301 112.457 404.398 574.229 574.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 980 6.4e-05 4096 60 1856 294784 46.1384 55.5876 1098.27 1677.64 2877.71 2877.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1260 0.000512 512 200 512 34048 1.26688 0.933216 5.58179 50.0923 57.9739 58.0759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1930 0.000128 2048 240 1536 146496 11.5097 14.465 220.469 419.21 665.724 665.801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1330 0.000256 4096 80 768 74592 14.0022 109.196 419.521 542.762 542.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 510 0.001024 4096 80 2624 14112 2.7193 69.1013 104.968 176.832 176.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 840 3.2e-05 512 60 384 564480 25.421 13.2554 68.5839 415.265 522.716 522.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1920 0.000512 2048 300 384 35840 3.4857 12.4462 104.951 120.926 120.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1570 0.000512 2048 170 1024 36120 3.47546 31.4982 104.708 139.724 139.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 0.001024 2048 185 1984 14560 1.36099 23.9557 52.2596 77.6182 77.6786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1360 3.2e-05 512 450 256 394240 42.9148 13.0795 121.333 409.209 586.778 586.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 980 6.4e-05 4096 60 1856 294560 46.3376 55.6968 1085.22 1675.97 2863.3 2863.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1260 0.000512 512 200 512 33600 1.26304 0.925472 5.11725 49.83 57.2352 57.3358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1930 0.000128 2048 240 1536 146160 11.5941 14.3711 194.924 418.722 639.682 639.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1330 0.000256 4096 80 768 74480 13.9935 96.3157 419.18 529.53 529.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 510 0.001024 4096 80 2624 14000 2.71328 62.1992 104.656 169.609 169.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 840 3.2e-05 512 60 384 569344 25.6504 13.3806 163.258 419.055 621.529 621.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1920 0.000512 2048 300 384 36032 3.47482 28.1129 104.908 136.537 136.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1570 0.000512 2048 170 1024 36416 3.49133 74.1353 104.836 182.506 182.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 0.001024 2048 185 1984 14848 1.3657 58.3064 52.4115 112.125 112.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1360 3.2e-05 512 450 256 409600 43.076 13.3292 81.4441 417.644 555.731 555.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 980 6.4e-05 4096 60 1856 295168 46.1978 55.5916 2288.86 1675.76 4066.48 4066.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1260 0.000512 512 200 512 34304 1.26957 0.938048 11.5202 51.275 65.101 65.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1930 0.000128 2048 240 1536 147072 11.5523 14.3318 465.826 419.068 910.85 910.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1330 0.000256 4096 80 768 74752 13.996 231.32 419.113 664.475 664.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 510 0.001024 4096 80 2624 14272 2.72998 147.46 104.868 255.102 255.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 840 3.2e-05 512 60 384 565248 25.7581 13.35 108.963 417.784 566.057 566.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1920 0.000512 2048 300 384 35968 3.48272 18.8214 104.812 127.161 127.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1570 0.000512 2048 170 1024 36352 3.48656 49.4935 104.847 157.872 157.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 0.001024 2048 185 1984 14720 1.35728 38.6636 52.2441 92.3108 92.3725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1360 3.2e-05 512 450 256 409600 43.1171 13.3284 54.8172 417.747 529.257 529.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 980 6.4e-05 4096 60 1856 295168 46.2234 55.593 1548.18 1676.19 3326.27 3326.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1260 0.000512 512 200 512 34304 1.27386 0.94368 7.57373 51.3185 61.2109 61.3092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1930 0.000128 2048 240 1536 146688 11.5336 14.3423 311.687 418.721 756.358 756.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1330 0.000256 4096 80 768 74624 13.9845 154.993 418.835 587.857 587.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 510 0.001024 4096 80 2624 14208 2.72563 97.4255 104.88 205.076 205.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 840 3.2e-05 512 60 384 565248 25.4869 13.2959 90.0181 416.741 545.736 545.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1920 0.000512 2048 300 384 35904 3.48157 15.8781 104.887 124.293 124.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1570 0.000512 2048 170 1024 36288 3.48774 41.1813 104.926 149.64 149.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 0.001024 2048 185 1984 14592 1.35395 31.6389 52.11 85.1456 85.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1360 3.2e-05 512 450 256 393216 43.4926 13.1318 43.5687 412.576 513.015 513.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 980 6.4e-05 4096 60 1856 294912 46.2063 55.6032 1281.57 1676.93 3060.38 3060.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1260 0.000512 512 200 512 33792 1.2592 0.928512 6.21437 49.9845 58.4896 58.5846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1930 0.000128 2048 240 1536 146688 11.5343 14.3516 258.015 419.757 703.734 703.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1330 0.000256 4096 80 768 74496 13.9773 129.193 418.788 562.003 562.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 510 0.001024 4096 80 2624 14016 2.70131 80.3963 104.269 187.41 187.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 840 3.2e-05 512 60 384 565248 25.7648 13.3508 83.3991 417.806 540.513 540.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1920 0.000512 2048 300 384 35840 3.47856 14.8666 104.796 123.184 123.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1570 0.000512 2048 170 1024 36096 3.47629 37.8981 104.493 145.911 145.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 0.001024 2048 185 1984 14592 1.35731 28.2047 52.2383 81.8428 81.8987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1360 3.2e-05 512 450 256 393216 44.596 13.3345 40.2438 417.764 516.181 516.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 980 6.4e-05 4096 60 1856 294400 46.1995 55.5966 1182.7 1673.82 2958.4 2958.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1260 0.000512 512 200 512 32768 1.25789 0.916448 5.72627 49.6673 57.6682 57.7663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1930 0.000128 2048 240 1536 146432 11.5351 14.3335 237.459 418.811 682.211 682.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1330 0.000256 4096 80 768 74496 13.9878 119.343 418.791 552.169 552.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 510 0.001024 4096 80 2624 14080 2.72186 72.4746 104.866 180.104 180.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 840 3.2e-05 512 60 384 563200 25.9933 13.3749 76.59 419.218 535.364 535.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1920 0.000512 2048 300 384 35520 3.44723 13.228 104.11 120.829 120.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1570 0.000512 2048 170 1024 36160 3.49091 34.8778 104.83 143.241 143.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 0.001024 2048 185 1984 14400 1.34605 26.3675 51.8932 79.649 79.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1360 3.2e-05 512 450 256 368640 45.812 13.1299 35.4863 412.307 506.976 507.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 980 6.4e-05 4096 60 1856 294400 46.2418 55.5923 1087.77 1673.42 2863.1 2863.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1260 0.000512 512 200 512 33280 1.2753 0.935712 5.5711 50.0467 57.9252 58.0206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1930 0.000128 2048 240 1536 145920 11.5531 14.3508 217.883 418.03 661.888 661.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1330 0.000256 4096 80 768 74240 13.9756 109.051 417.745 540.813 540.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 510 0.001024 4096 80 2624 13760 2.69235 64.175 103.496 170.406 170.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 840 3.2e-05 512 60 384 552960 25.6843 13.1461 71.3659 412.75 523.137 523.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1920 0.000512 2048 300 384 35712 3.47805 13.2703 104.885 121.677 121.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1570 0.000512 2048 170 1024 36096 3.49178 33.5506 104.925 142.01 142.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 0.001024 2048 185 1984 14208 1.33734 24.0271 51.5932 77.0012 77.0604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1360 3.2e-05 512 450 256 344064 45.1361 12.8204 95.6991 396.215 550.109 550.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 980 6.4e-05 4096 60 1856 294144 46.1842 55.5788 1034.84 1675.89 2812.57 2812.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1260 0.000512 512 200 512 33792 1.27165 0.93744 5.20771 50.1065 57.6247 57.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1930 0.000128 2048 240 1536 145920 11.5238 14.3444 206.843 417.574 650.355 650.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1330 0.000256 4096 80 768 74112 13.9653 105.556 417.75 537.315 537.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 510 0.001024 4096 80 2624 13824 2.70947 60.8258 104.268 167.849 167.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 840 3.2e-05 512 60 384 563200 26.2551 13.3937 252.57 419.425 711.852 712.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1920 0.000512 2048 300 384 36096 3.48701 38.8523 104.947 147.33 147.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1570 0.000512 2048 170 1024 36480 3.4935 64.5056 104.983 173.024 173.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 830 0.001024 2048 185 2048 14768 1.38899 52.2057 52.5129 106.154 106.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1360 3.2e-05 512 450 256 344064 49.9253 13.3716 103.302 419.387 586.247 586.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 980 6.4e-05 4096 60 1920 294816 46.4238 55.6585 3949.98 1677.71 5729.85 5729.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1260 0.000512 512 200 512 33024 1.28579 0.941632 10.168 51.3477 63.8458 63.9422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1930 0.000128 2048 240 1536 146464 11.6101 14.3586 686.115 419.611 1131.77 1131.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1330 0.000256 4096 80 768 74800 14.0001 349.623 419.522 783.19 783.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 510 0.001024 4096 80 2688 14192 2.73805 132.137 104.959 239.879 239.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 840 3.2e-05 512 60 384 563200 25.9613 13.3749 160.981 419.034 619.549 619.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1920 0.000512 2048 300 384 36064 3.48118 27.3679 104.907 135.799 135.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1570 0.000512 2048 170 1024 36448 3.49398 72.2239 104.846 180.606 180.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 0.001024 2048 185 2048 14752 1.3679 58.7246 52.4665 112.601 112.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1360 3.2e-05 512 450 256 339968 49.9784 13.3268 99.3662 417.625 580.534 580.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 980 6.4e-05 4096 60 1920 294784 46.2582 55.5893 3934.21 1676.03 5712.16 5712.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1260 0.000512 512 200 512 32896 1.2761 0.941568 11.6799 51.2537 65.2563 65.3496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1930 0.000128 2048 240 1536 146368 11.526 14.3436 457.201 420.687 903.828 903.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1330 0.000256 4096 80 768 74784 14.0157 223.212 419.117 656.388 656.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 510 0.001024 4096 80 2688 14176 2.72794 147.726 104.859 255.355 255.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 840 3.2e-05 512 60 384 563200 26.0028 13.3774 110.413 419.405 569.398 569.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1920 0.000512 2048 300 384 36032 3.47955 41.8035 104.886 150.213 150.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1570 0.000512 2048 170 1024 36416 3.48768 46.4751 104.924 154.93 154.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 0.001024 2048 185 2048 14720 1.36602 38.15 52.5074 92.0663 92.1313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1360 3.2e-05 512 450 256 335872 50.2022 13.33 97.2362 417.995 579.011 579.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 980 6.4e-05 4096 60 1920 294656 46.3055 55.6075 3924.51 1676.96 5703.46 5703.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1260 0.000512 512 200 512 32768 1.27987 0.939808 7.56198 51.297 61.1801 61.2823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1930 0.000128 2048 240 1536 146304 11.5548 14.3582 294.263 419.564 739.812 739.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1330 0.000256 4096 80 768 74752 14.0113 144.407 419.489 577.952 578.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 510 0.001024 4096 80 2688 14144 2.71766 95.6908 104.949 203.401 203.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 840 3.2e-05 512 60 384 562176 25.9792 13.3693 89.937 418.395 547.871 548.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1920 0.000512 2048 300 384 36000 3.47706 42.1581 104.802 150.48 150.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1570 0.000512 2048 170 1024 36384 3.4935 38.0068 104.837 146.378 146.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 0.001024 2048 185 2048 14688 1.35862 30.4271 52.4661 84.2964 84.3608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1360 3.2e-05 512 450 256 331776 49.8036 13.1224 96.3099 412.173 571.644 571.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 980 6.4e-05 4096 60 1920 294720 46.2474 55.5885 3929.02 1676.05 5706.98 5707.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1260 0.000512 512 200 512 32640 1.2815 0.935488 6.08624 51.2055 59.6066 59.7068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1930 0.000128 2048 240 1536 146304 11.5177 14.3401 242.02 418.986 686.936 687.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1330 0.000256 4096 80 768 74688 14.0042 117.943 418.966 550.959 551.009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 510 0.001024 4096 80 2688 14112 2.72998 78.5347 104.862 186.169 186.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 840 3.2e-05 512 60 384 561152 26.0013 13.3468 80.4685 417.677 537.69 537.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1920 0.000512 2048 300 384 35968 3.4816 41.6565 104.786 149.965 150.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1570 0.000512 2048 170 1024 36352 3.48979 34.1516 104.822 142.508 142.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 0.001024 2048 185 2048 14592 1.35578 27.1336 52.2847 80.8148 80.8798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1360 3.2e-05 512 450 256 327680 51.1364 13.3326 95.556 417.618 577.892 578.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 980 6.4e-05 4096 60 1920 294656 46.3606 55.5913 3922.09 1675.64 5699.76 5699.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1260 0.000512 512 200 512 32768 1.28493 0.939744 5.59613 51.3115 59.2343 59.3326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1930 0.000128 2048 240 1536 145920 11.526 14.4 216.232 418.509 660.741 660.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1330 0.000256 4096 80 768 74624 14.0018 105.997 418.731 538.775 538.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 510 0.001024 4096 80 2688 14080 2.7279 69.4432 104.843 177.055 177.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 840 3.2e-05 512 60 384 563200 25.9738 13.3681 74.1148 419.183 532.828 532.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1920 0.000512 2048 300 384 35840 3.46573 41.5162 104.63 149.657 149.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1570 0.000512 2048 170 1024 36320 3.49389 31.1604 104.852 139.549 139.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 0.001024 2048 185 2048 14560 1.35766 25.2457 52.3039 78.95 79.0154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1360 3.2e-05 512 450 256 327680 50.0242 13.1371 95.8266 412.27 571.499 571.683
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 980 6.4e-05 4096 60 1920 294400 46.2582 55.5909 3926.51 1676.31 5704.75 5704.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1260 0.000512 512 200 512 32000 1.27488 0.927744 4.93062 49.948 57.1842 57.2846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1930 0.000128 2048 240 1536 145920 11.5262 14.4129 197.462 418.537 642.01 642.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1330 0.000256 4096 80 768 74560 14.0067 98.1797 418.683 530.913 530.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 510 0.001024 4096 80 2688 13920 2.71763 63.1805 104.188 170.129 170.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 840 3.2e-05 512 60 384 559104 25.8663 13.3059 87.7824 416.397 543.549 543.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1920 0.000512 2048 300 384 35904 3.47821 41.9991 104.796 150.317 150.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1570 0.000512 2048 170 1024 36288 3.49075 29.3448 104.839 137.717 137.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 0.001024 2048 185 2048 14592 1.36726 22.9826 52.4664 76.8574 76.9229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1360 3.2e-05 512 450 256 319488 50.8067 13.1297 94.7353 412.229 571.143 571.333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 980 6.4e-05 4096 60 1920 294528 46.3548 55.602 3920.47 1675.54 5698.04 5698.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1260 0.000512 512 200 512 32256 1.27994 0.92752 4.72941 49.9605 57.0149 57.1015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1930 0.000128 2048 240 1536 145920 11.522 14.367 183.387 418.729 628.077 628.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1330 0.000256 4096 80 768 74496 13.9816 90.5748 421.308 525.907 525.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 510 0.001024 4096 80 2688 14016 2.7296 59.3442 104.855 166.971 167.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 840 3.2e-05 512 60 384 559104 26.1603 13.3612 83.603 418.479 541.792 541.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1920 0.000512 2048 300 384 35840 3.46781 41.9942 104.714 150.218 150.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1570 0.000512 2048 170 1024 36064 3.46189 26.8204 104.322 134.648 134.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 0.001024 2048 185 2048 14560 1.36275 22.2425 52.4676 76.1141 76.1815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1360 3.2e-05 512 450 256 315392 49.7758 13.0377 93.6021 404.014 560.675 560.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 980 6.4e-05 4096 60 1920 294336 46.2676 55.593 3924.72 1676.05 5702.71 5702.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1260 0.000512 512 200 512 32256 1.2816 0.93056 4.81552 50.0657 57.2098 57.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1930 0.000128 2048 240 1536 146048 11.5159 14.3225 171.973 418.822 616.706 616.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1330 0.000256 4096 80 768 74592 13.9916 84.8601 419.282 518.176 518.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 510 0.001024 4096 80 2688 13888 2.71888 56.2922 104.348 163.401 163.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 840 3.2e-05 512 60 384 557056 26.2703 13.3427 79.6384 417.703 537.146 537.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1920 0.000512 2048 300 384 35840 3.4793 41.5591 104.774 149.856 149.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1570 0.000512 2048 170 1024 36096 3.46906 25.8949 104.469 133.877 133.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 830 0.001024 2048 185 2048 14336 1.35283 20.9842 51.934 74.3136 74.3787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1360 3.2e-05 512 450 256 327680 51.0839 13.3274 97.3681 417.657 579.681 579.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 980 6.4e-05 4096 60 1920 293888 46.3114 55.5972 3911.41 1673.67 5687.07 5687.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1260 0.000512 512 200 512 31744 1.26672 0.912832 4.42685 49.6632 56.3875 56.4716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1930 0.000128 2048 240 1536 145408 11.5454 14.3401 164.073 418.106 608.137 608.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1330 0.000256 4096 80 768 74496 13.9892 80.2617 418.681 512.975 513.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 510 0.001024 4096 80 2688 13824 2.7168 51.8743 104.147 158.78 158.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 840 3.2e-05 512 60 420 566272 25.9852 13.3571 215.038 418.891 673.464 673.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1920 0.000512 2048 300 420 35616 3.49184 45.3243 104.951 153.809 153.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1570 0.000512 2048 170 1020 36064 3.46346 25.3851 104.395 133.287 133.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 830 0.001024 2048 185 1980 14560 1.3824 19.8472 52.0895 73.3625 73.4106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1360 3.2e-05 512 450 240 401408 41.4221 13.0335 111.026 404.476 570.201 570.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 980 6.4e-05 4096 60 1860 293888 46.2807 55.593 3728.58 1677.66 5508.2 5508.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1260 0.000512 512 200 540 33152 1.27466 0.929792 4.46899 50.0865 56.8585 56.9394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1930 0.000128 2048 240 1560 146496 11.561 14.334 697.525 419.223 1142.72 1142.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1330 0.000256 4096 80 780 74368 13.9674 79.1934 418.605 511.806 511.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 510 0.001024 4096 80 2640 13888 2.70349 50.7906 103.935 157.472 157.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 840 3.2e-05 512 60 384 566272 25.7484 13.3591 77.4338 418.472 535.204 535.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1920 0.000512 2048 300 384 35840 3.46848 38.996 104.72 147.227 147.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1570 0.000512 2048 170 1024 36064 3.45494 24.4367 104.32 132.256 132.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 830 0.001024 2048 185 1984 14560 1.35578 19.2303 52.0679 72.7146 72.7653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1360 3.2e-05 512 450 256 372736 44.2063 13.0415 106.257 404.016 567.763 567.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 980 6.4e-05 4096 60 1856 294784 46.3184 55.5821 3582.28 1676.04 5360.3 5360.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1260 0.000512 512 200 512 34048 1.26544 0.950272 3.94067 50.0696 56.3284 56.4154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1930 0.000128 2048 240 1536 146496 11.5704 14.3296 668.51 418.811 1113.29 1113.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1330 0.000256 4096 80 768 74592 13.9921 76.5386 419.131 509.704 509.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 510 0.001024 4096 80 2624 14112 2.73408 49.2784 104.866 156.922 156.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 840 3.2e-05 512 60 400 564480 25.4208 13.2567 75.4041 415.306 529.581 529.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1920 0.000512 2048 300 400 35560 3.46659 42.0209 104.538 150.072 150.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1570 0.000512 2048 170 1000 36120 3.46762 24.5187 104.557 132.587 132.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 830 0.001024 2048 185 2000 14560 1.36144 19.9022 52.3637 73.6899 73.7379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1360 3.2e-05 512 450 250 394240 43.1203 13.0796 107.687 409.244 573.377 573.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 980 6.4e-05 4096 60 1850 294000 46.5367 55.7036 3658.46 1676.12 5436.9 5436.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1260 0.000512 512 200 550 32480 1.27354 0.92464 4.60522 49.8181 56.7249 56.8297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1930 0.000128 2048 240 1550 146160 11.6571 14.4697 713.372 418.764 1158.34 1158.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1330 0.000256 4096 80 800 74200 13.9837 81.8922 418.468 514.388 514.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 510 0.001024 4096 80 2650 14000 2.73706 50.7597 104.941 158.481 158.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 840 3.2e-05 512 60 384 564480 25.6677 13.2591 228.752 414.976 682.858 683.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1920 0.000512 2048 300 384 35840 3.48253 39.7773 104.878 148.182 148.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1570 0.000512 2048 170 1008 36120 3.46931 24.8259 104.528 132.865 132.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 830 0.001024 2048 185 1968 14560 1.38093 19.8404 52.1216 73.3872 73.4352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1360 3.2e-05 512 450 240 394240 42.9814 13.0703 105.215 408.916 570.435 570.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 980 6.4e-05 4096 60 1872 294000 46.5358 55.7133 3717.12 1675.06 5494.51 5494.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1260 0.000512 512 200 528 32480 1.27638 0.924064 4.41466 49.8078 56.5251 56.6068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1930 0.000128 2048 240 1536 146720 11.6475 14.3729 710.535 418.417 1155.05 1155.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1330 0.000256 4096 80 768 74480 13.9752 353.198 419.005 786.223 786.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 510 0.001024 4096 80 2640 14000 2.72733 50.8498 104.757 158.377 158.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 840 3.2e-05 512 60 384 569344 25.7106 13.3431 225.675 418.071 682.997 683.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1920 0.000512 2048 300 384 35968 3.47728 40.1863 105 148.707 148.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1570 0.000512 2048 170 992 36352 3.47459 28.0308 104.71 136.257 136.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 830 0.001024 2048 185 1984 14720 1.38666 22.575 52.2827 76.2868 76.3396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1360 3.2e-05 512 450 224 442368 40.1365 13.3279 108.062 418.122 579.9 580.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 980 6.4e-05 4096 60 1856 295168 46.4053 55.598 3589.03 1677.26 5368.38 5368.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1260 0.000512 512 200 512 34304 1.27142 0.94128 4.69571 51.336 58.3444 58.4397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1930 0.000128 2048 240 1536 146688 11.5932 14.3564 686.481 418.902 1131.41 1131.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1330 0.000256 4096 80 768 74624 13.9794 347.103 419.226 780.356 780.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 510 0.001024 4096 80 2624 14208 2.73962 58.3006 104.959 166.044 166.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 840 3.2e-05 512 60 384 552960 25.6577 13.142 116.55 412.473 568.015 568.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1920 0.000512 2048 300 384 35520 3.46851 58.1975 104.542 166.25 166.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1570 0.000512 2048 170 992 36000 3.472 42.8639 104.618 150.998 151.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 0.001024 2048 185 1984 14400 1.35987 34.0562 52.3254 87.8006 87.8498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1360 3.2e-05 512 450 224 430080 39.9829 13.1336 144.569 412.433 610.365 610.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 980 6.4e-05 4096 60 1856 294720 46.1619 55.5991 4994.1 1676.05 6771.98 6772.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1260 0.000512 512 200 512 32640 1.27834 0.954368 6.1665 51.2056 59.7072 59.7914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1930 0.000128 2048 240 1536 145920 11.5228 14.3423 990.695 418.47 1435.11 1435.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1330 0.000256 4096 80 768 73920 13.937 135.351 419.33 568.663 568.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 510 0.001024 4096 80 2624 13440 2.67363 83.7458 102.638 189.1 189.157
