$date
	Sat Oct 22 21:51:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#420764
b11010 !
1"
#420766
b11010 &
b11010 %
1$
#420767
0"
#420770
b1101 &
b1101 %
#420774
b101000 &
b101000 %
#420778
b10100 &
b10100 %
#420782
b1010 &
b1010 %
#420786
b101 &
b101 %
#420790
b10000 &
b10000 %
#420794
b1000 &
b1000 %
#420798
b100 &
b100 %
#420802
b10 &
b10 %
#420806
b1 &
1#
b1 %
#420810
b0 &
b0 %
0#
0$
#1415601
b1111 !
1"
#1415602
b1111 &
b1111 %
1$
#1415603
0"
#1415606
b101110 &
b101110 %
#1415610
b10111 &
b10111 %
#1415614
b1000110 &
b1000110 %
#1415618
b100011 &
b100011 %
#1415622
b1101010 &
b1101010 %
#1415626
b110101 &
b110101 %
#1415630
b10100000 &
b10100000 %
#1415634
b1010000 &
b1010000 %
#1415638
b101000 &
b101000 %
#1415642
b10100 &
b10100 %
#1415646
b1010 &
b1010 %
#1415650
b101 &
b101 %
#1415654
b10000 &
b10000 %
#1415658
b1000 &
b1000 %
#1415662
b100 &
b100 %
#1415666
b10 &
b10 %
#1415670
b1 &
1#
b1 %
#1415674
b0 &
b0 %
0#
0$
#2458914
b101 &
b101 %
1$
b101 !
1"
#2458915
0"
#2458918
b10000 &
b10000 %
#2458922
b1000 &
b1000 %
#2458926
b100 &
b100 %
#2458930
b10 &
b10 %
#2458934
b1 &
1#
b1 %
#2458938
b0 &
b0 %
0#
0$
#4500012
