{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655710549573 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655710549586 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 20 16:35:49 2022 " "Processing started: Mon Jun 20 16:35:49 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655710549586 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710549586 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off kappa3_light_core -c kappa3_light_core " "Command: quartus_map --read_settings_files=on --write_settings_files=off kappa3_light_core -c kappa3_light_core" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710549586 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655710550161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655710550161 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "rd_ld kappa3_light_core.v(156) " "Verilog HDL Declaration error at kappa3_light_core.v(156): identifier \"rd_ld\" is already declared in the present scope" {  } { { "../../hw2019/verilog-src/public/kappa3_light_core.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light_core.v" 156 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1655710562494 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "kappa3_light_core.v(229) " "Verilog HDL Module Instantiation warning at kappa3_light_core.v(229): ignored dangling comma in List of Port Connections" {  } { { "../../hw2019/verilog-src/public/kappa3_light_core.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light_core.v" 229 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1655710562494 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "kappa3_light_core kappa3_light_core.v(40) " "Ignored design unit \"kappa3_light_core\" at kappa3_light_core.v(40) due to previous errors" {  } { { "../../hw2019/verilog-src/public/kappa3_light_core.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light_core.v" 40 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1655710562495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/kappa3_light_core.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/kappa3_light_core.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562495 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" stconv.v(30) " "Verilog HDL syntax error at stconv.v(30) near text: \"begin\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/stconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/stconv.v" 30 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562499 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier stconv.v(32) " "Verilog HDL syntax error at stconv.v(32) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/stconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/stconv.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562500 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "stconv stconv.v(27) " "Ignored design unit \"stconv\" at stconv.v(27) due to previous errors" {  } { { "../../hw2019/verilog-src/templates/stconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/stconv.v" 27 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1655710562500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/stconv.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/stconv.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/phasegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/phasegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 phasegen " "Found entity 1: phasegen" {  } { { "../../hw2019/verilog-src/templates/phasegen.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/phasegen.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562505 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"begin\";  expecting \"endmodule\" ldconv.v(36) " "Verilog HDL syntax error at ldconv.v(36) near text: \"begin\";  expecting \"endmodule\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562509 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"==\";  expecting \".\", or an identifier ldconv.v(38) " "Verilog HDL syntax error at ldconv.v(38) near text: \"==\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 38 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562509 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "offset ldconv.v(40) " "Verilog HDL error at ldconv.v(40): object offset declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 40 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562509 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "in ldconv.v(42) " "Verilog HDL error at ldconv.v(42): object in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 42 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562509 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ldconv.v(42) " "Verilog HDL syntax error at ldconv.v(42) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 42 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "in ldconv.v(43) " "Verilog HDL error at ldconv.v(43): object in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 43 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ldconv.v(43) " "Verilog HDL syntax error at ldconv.v(43) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 43 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "in ldconv.v(44) " "Verilog HDL error at ldconv.v(44): object in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 44 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ldconv.v(44) " "Verilog HDL syntax error at ldconv.v(44) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 44 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "in ldconv.v(45) " "Verilog HDL error at ldconv.v(45): object in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 45 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ldconv.v(45) " "Verilog HDL syntax error at ldconv.v(45) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 45 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "in ldconv.v(47) " "Verilog HDL error at ldconv.v(47): object in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 47 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ldconv.v(47) " "Verilog HDL syntax error at ldconv.v(47) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 47 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562510 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "in ldconv.v(48) " "Verilog HDL error at ldconv.v(48): object in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 48 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562511 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ldconv.v(48) " "Verilog HDL syntax error at ldconv.v(48) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 48 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562511 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "in ldconv.v(52) " "Verilog HDL error at ldconv.v(52): object in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 52 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562511 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ldconv.v(52) " "Verilog HDL syntax error at ldconv.v(52) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 52 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562511 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "in ldconv.v(53) " "Verilog HDL error at ldconv.v(53): object in declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 53 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562511 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" ldconv.v(53) " "Verilog HDL syntax error at ldconv.v(53) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/ldconv.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/ldconv.v" 53 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/ldconv.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/ldconv.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/keyenc.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/keyenc.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyenc " "Found entity 1: keyenc" {  } { { "../../hw2019/verilog-src/templates/keyenc.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keyenc.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562517 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "keybuf.v(28) " "Verilog HDL information at keybuf.v(28): always construct contains both blocking and non-blocking assignments" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keybuf.v" 28 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655710562521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/keybuf.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/keybuf.v" { { "Info" "ISGN_ENTITY_NAME" "1 keybuf " "Found entity 1: keybuf" {  } { { "../../hw2019/verilog-src/templates/keybuf.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/keybuf.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/decode_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/decode_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7seg " "Found entity 1: decode_7seg" {  } { { "../../hw2019/verilog-src/templates/decode_7seg.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/decode_7seg.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562526 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"<=\";  expecting \".\", or \"(\" controller.v(70) " "Verilog HDL syntax error at controller.v(70) near text: \"<=\";  expecting \".\", or \"(\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 70 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562530 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier controller.v(107) " "Verilog HDL syntax error at controller.v(107) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 107 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562530 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier controller.v(120) " "Verilog HDL syntax error at controller.v(120) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 120 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562531 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier controller.v(139) " "Verilog HDL syntax error at controller.v(139) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 139 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562531 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier controller.v(179) " "Verilog HDL syntax error at controller.v(179) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 179 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562531 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ir controller.v(181) " "Verilog HDL error at controller.v(181): object ir declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 181 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562531 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" controller.v(181) " "Verilog HDL syntax error at controller.v(181) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 181 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562531 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \".\", or an identifier controller.v(185) " "Verilog HDL syntax error at controller.v(185) near text: \")\";  expecting \".\", or an identifier. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 185 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562531 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ir controller.v(187) " "Verilog HDL error at controller.v(187): object ir declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 187 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562531 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" controller.v(187) " "Verilog HDL syntax error at controller.v(187) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 187 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ir controller.v(189) " "Verilog HDL error at controller.v(189): object ir declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 189 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" controller.v(189) " "Verilog HDL syntax error at controller.v(189) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 189 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ir controller.v(194) " "Verilog HDL error at controller.v(194): object ir declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 194 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"\]\" controller.v(194) " "Verilog HDL syntax error at controller.v(194) near text: \",\";  expecting \"\]\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 194 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ir controller.v(196) " "Verilog HDL error at controller.v(196): object ir declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 196 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\",\";  expecting \"\]\" controller.v(196) " "Verilog HDL syntax error at controller.v(196) near text: \",\";  expecting \"\]\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 196 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ir controller.v(198) " "Verilog HDL error at controller.v(198): object ir declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 198 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"\}\";  expecting \";\" controller.v(198) " "Verilog HDL syntax error at controller.v(198) near text: \"\}\";  expecting \";\". Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 198 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text: %1!s!. Check for and fix any syntax errors that appear immediately before or at the specified keyword. The Intel FPGA Knowledge Database contains many articles with specific details on how to resolve this error. Visit the Knowledge Database at https://www.altera.com/support/support-resources/knowledge-base/search.html and search for this specific error message number." 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Error" "EVRFX_VERI_2080_UNCONVERTED" "ir controller.v(200) " "Verilog HDL error at controller.v(200): object ir declared in a list of port declarations cannot be redeclared within the module body" {  } { { "../../hw2019/verilog-src/templates/controller.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/templates/controller.v" 200 0 0 } }  } 0 10759 "Verilog HDL error at %2!s!: object %1!s! declared in a list of port declarations cannot be redeclared within the module body" 0 0 "Analysis & Synthesis" 0 -1 1655710562532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/templates/controller.v 0 0 " "Found 0 design units, including 0 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/templates/controller.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/kappa3_light.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/kappa3_light.v" { { "Info" "ISGN_ENTITY_NAME" "1 kappa3_light " "Found entity 1: kappa3_light" {  } { { "../../hw2019/verilog-src/public/kappa3_light.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/kappa3_light.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/debugger.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/debugger.v" { { "Info" "ISGN_ENTITY_NAME" "1 debugger " "Found entity 1: debugger" {  } { { "../../hw2019/verilog-src/public/debugger.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/debugger.v" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "../../hw2019/verilog-src/public/alu.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/alu.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "../../hw2019/verilog-src/public/regfile.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/regfile.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/reg32.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/reg32.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "../../hw2019/verilog-src/public/reg32.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/reg32.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/phasegen_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/phasegen_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 phasegen_test " "Found entity 1: phasegen_test" {  } { { "../../hw2019/verilog-src/public/phasegen_test.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/phasegen_test.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "../../hw2019/verilog-src/public/memory.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/memory.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/mem64kd.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/mem64kd.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem64kd " "Found entity 1: mem64kd" {  } { { "../../hw2019/verilog-src/public/mem64kd.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/mem64kd.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/saule/documents/quartus/hw2019/verilog-src/public/led_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_driver " "Found entity 1: led_driver" {  } { { "../../hw2019/verilog-src/public/led_driver.v" "" { Text "C:/Users/saule/Documents/Quartus/hw2019/verilog-src/public/led_driver.v" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655710562588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562588 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light_core/output_files/kappa3_light_core.map.smsg " "Generated suppressed messages file C:/Users/saule/Documents/Quartus/schoolpc/HW2_kappa3_light_core/output_files/kappa3_light_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562621 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 43 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 43 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4707 " "Peak virtual memory: 4707 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655710562706 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 20 16:36:02 2022 " "Processing ended: Mon Jun 20 16:36:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655710562706 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655710562706 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655710562706 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655710562706 ""}
