var annotated_dup =
[
    [ "gpio_cfg_t", "structgpio__cfg__t.html", "structgpio__cfg__t" ],
    [ "i2c_req_t", "structi2c__req.html", "structi2c__req" ],
    [ "mxc_adc_regs_t", "structmxc__adc__regs__t.html", "structmxc__adc__regs__t" ],
    [ "mxc_dma_ch_regs_t", "structmxc__dma__ch__regs__t.html", "structmxc__dma__ch__regs__t" ],
    [ "mxc_dma_regs_t", "structmxc__dma__regs__t.html", "structmxc__dma__regs__t" ],
    [ "mxc_emcc_regs_t", "structmxc__emcc__regs__t.html", "structmxc__emcc__regs__t" ],
    [ "mxc_flc_regs_t", "structmxc__flc__regs__t.html", "structmxc__flc__regs__t" ],
    [ "mxc_gpio_regs_t", "structmxc__gpio__regs__t.html", "structmxc__gpio__regs__t" ],
    [ "mxc_htmr_regs_t", "structmxc__htmr__regs__t.html", "structmxc__htmr__regs__t" ],
    [ "mxc_i2c_regs_t", "structmxc__i2c__regs__t.html", "structmxc__i2c__regs__t" ],
    [ "mxc_icc_regs_t", "structmxc__icc__regs__t.html", "structmxc__icc__regs__t" ],
    [ "mxc_owm_regs_t", "structmxc__owm__regs__t.html", "structmxc__owm__regs__t" ],
    [ "mxc_pt_regs_t", "structmxc__pt__regs__t.html", "structmxc__pt__regs__t" ],
    [ "mxc_pwrseq_regs_t", "structmxc__pwrseq__regs__t.html", "structmxc__pwrseq__regs__t" ],
    [ "mxc_rpu_regs_t", "structmxc__rpu__regs__t.html", "structmxc__rpu__regs__t" ],
    [ "mxc_rtc_regs_t", "structmxc__rtc__regs__t.html", "structmxc__rtc__regs__t" ],
    [ "mxc_sdhc_regs_t", "structmxc__sdhc__regs__t.html", "structmxc__sdhc__regs__t" ],
    [ "mxc_sema_regs_t", "structmxc__sema__regs__t.html", "structmxc__sema__regs__t" ],
    [ "mxc_spi17y_regs_t", "structmxc__spi17y__regs__t.html", "structmxc__spi17y__regs__t" ],
    [ "mxc_spixf_regs_t", "structmxc__spixf__regs__t.html", "structmxc__spixf__regs__t" ],
    [ "mxc_spixfc_regs_t", "structmxc__spixfc__regs__t.html", "structmxc__spixfc__regs__t" ],
    [ "mxc_spixr_regs_t", "structmxc__spixr__regs__t.html", "structmxc__spixr__regs__t" ],
    [ "mxc_tmr_regs_t", "structmxc__tmr__regs__t.html", "structmxc__tmr__regs__t" ],
    [ "mxc_tpu_regs_t", "structmxc__tpu__regs__t.html", "structmxc__tpu__regs__t" ],
    [ "mxc_trng_regs_t", "structmxc__trng__regs__t.html", "structmxc__trng__regs__t" ],
    [ "mxc_uart_regs_t", "structmxc__uart__regs__t.html", "structmxc__uart__regs__t" ],
    [ "mxc_wdt_regs_t", "structmxc__wdt__regs__t.html", "structmxc__wdt__regs__t" ],
    [ "owm_cfg_t", "structowm__cfg__t.html", "structowm__cfg__t" ],
    [ "pt_pt_cfg_t", "structpt__pt__cfg__t.html", "structpt__pt__cfg__t" ],
    [ "sdhc_cfg_t", "structsdhc__cfg__t.html", "structsdhc__cfg__t" ],
    [ "sdhc_cmd_cfg_t", "structsdhc__cmd__cfg__t.html", "structsdhc__cmd__cfg__t" ],
    [ "spi17y_req_t", "structspi17y__req.html", "structspi17y__req" ],
    [ "spi_regs_t", "unionspi__regs__t.html", "unionspi__regs__t" ],
    [ "spi_req_t", "structspi__req.html", "structspi__req" ],
    [ "spixf_req_t", "structspixf__req__t.html", "structspixf__req__t" ],
    [ "spixfc_cfg_t", "structspixfc__cfg__t.html", "structspixfc__cfg__t" ],
    [ "spixfc_req_t", "structspixfc__req.html", "structspixfc__req" ],
    [ "spixr_cfg_t", "structspixr__cfg__t.html", "structspixr__cfg__t" ],
    [ "sys_cfg_spi17y_t", "structsys__cfg__spi17y__t.html", "structsys__cfg__spi17y__t" ],
    [ "sys_cfg_spixr_t", "structsys__cfg__spixr__t.html", "structsys__cfg__spixr__t" ],
    [ "sys_cfg_uart_t", "structsys__cfg__uart__t.html", "structsys__cfg__uart__t" ],
    [ "tmr_cfg_t", "structtmr__cfg__t.html", "structtmr__cfg__t" ],
    [ "tmr_pwm_cfg_t", "structtmr__pwm__cfg__t.html", "structtmr__pwm__cfg__t" ],
    [ "uart_cfg_t", "structuart__cfg__t.html", "structuart__cfg__t" ],
    [ "uart_req_t", "structuart__req.html", "structuart__req" ]
];