Lecture 4, 10/11/2025
=====================

**To-do date: 10 Nov at 15:15To-do date: 10 Nov at 15:152025-11-10**

#### **Zoom: [https://chalmers.zoom.us/j/65985248786 Links to an external site.](https://chalmers.zoom.us/j/65985248786)**

####    **Passcode: 016990**

If HB4 is full, the lecture will be streamed to HB2.

####  **Content**

*   More examples on Karnaugh minimization (4 variables)
    
*   Karnaugh minimization with " don't care ” terms
    
*   Other gates : XOR, XNOR
    
*   Transistor connections for logic gates (NOT, NAND, NOR, AND, OR)
    
*   NAND/NAND logic
    
*   NOR/NOR logic
    

#### **Lecture material**

*   Lecture slides  [Grudat\_ht2025\_lecture4.pdf](https://chalmers.instructure.com/courses/36805/files/4249286?wrap=1 "Grudat_ht2025_lecture4.pdf") [Download Grudat\_ht2025\_lecture4.pdf](https://chalmers.instructure.com/courses/36805/files/4249286/download?download_frd=1)
*   Quiz Transistor Logic : [https://forms.office.com/e/gRUFjWTcuZ Links to an external site.](https://forms.office.com/e/gRUFjWTcuZ)
*   Quiz NAND/NAND and NOR/NOR networks : [https://forms.office.com/e/ekHemFeXEN Links to an external site.](https://forms.office.com/e/ekHemFeXEN)
*   Recording : 

NB : in minute 1:15:11 there is an error in the last example showing y instead of z. here is a screenshot 

![image.png](https://chalmers.instructure.com/courses/36805/files/4367979/preview)

Recording from inside the class 10/11/2025:

*   **Similar task to Task 3.13 NAND/NAND network :**

#### **Reading instructions for the course book**

*   Chapter 3 section 3.1.7-3.1.9. section 3.2-3.2.1