Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Wed Apr 10 13:08:35 2019
| Host         : CAE-55 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    30 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              56 |           14 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              36 |           12 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+------------------------------+-----------------------+------------------------------------+------------------+----------------+
|         Clock Signal         |     Enable Signal     |          Set/Reset Signal          | Slice Load Count | Bel Load Count |
+------------------------------+-----------------------+------------------------------------+------------------+----------------+
|  Control/clr_all_reg_i_1_n_0 |                       |                                    |                1 |              1 |
|  CLK100MHZ_IBUF_BUFG         |                       |                                    |                2 |              2 |
|  Clock_Divider/clk           |                       |                                    |                1 |              3 |
|  temp_clk_2_BUFG             | Control/Q_reg[0][0]   | Control/AR[0]                      |                1 |              4 |
|  temp_clk_2_BUFG             | Control/R0_out        | Control/AR[0]                      |                2 |              8 |
|  temp_clk_2_BUFG             | Control/R1_out        | Control/AR[0]                      |                3 |              8 |
|  temp_clk_2_BUFG             | Control/E[0]          | Control/AR[0]                      |                4 |              8 |
|  temp_clk_2_BUFG             | Control/Q_reg[7]_0[0] | Control/AR[0]                      |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG         |                       | Clock_Divider/clear                |                7 |             28 |
|  CLK100MHZ_IBUF_BUFG         |                       | Clock_Divider/clk_ctr_2[0]_i_1_n_0 |                7 |             28 |
+------------------------------+-----------------------+------------------------------------+------------------+----------------+


