<!DOCTYPE html>
<!--[if IE 8]>			<html class="ie ie8"> <![endif]-->
<!--[if IE 9]>			<html class="ie ie9"> <![endif]-->
<!--[if gt IE 9]><!-->
<html xmlns="http://www.w3.org/1999/html" xmlns="http://www.w3.org/1999/html" xmlns="http://www.w3.org/1999/html"
      xmlns="http://www.w3.org/1999/html"> <!--<![endif]-->
<head>
    <meta charset="utf-8" />
    <title>Chip Scale Review</title>
    <meta name="keywords" content="Chip Scale Review Magazine, Device test, Wafer-Level Test, wafer Assembly, wafer Packaging, High-density Interconnection, Microelectronic, IC, 3D packages, MEMS, MOEMS, RF/Wireless, Optoelectronic, semiconductor, wafer manufacturing, wafer fabrication" />
    <meta name="description" content="" />
    <meta name="Author" content="" />

    <!-- mobile settings -->
    <meta name="viewport" content="width=device-width, maximum-scale=1, initial-scale=1, user-scalable=0" />

    <!-- WEB FONTS -->
    <link href="https://fonts.googleapis.com/css?family=Open+Sans:300,400,700,800&amp;subset=latin,latin-ext" rel="stylesheet" type="text/css" />

    <%- data.css %>
</head>

<body class="smoothscroll boxed pattern11 printable">

<div id="wrapper">
    <%- data.header %>

    <div class="container">

        <div class="slider">

            <div class="layerslider" style="width:100%;height:400px;">
                <!-- SLIDE -->
                 <div class="ls-slide" data-ls-del="slidedelay:0;transition2d:1;">
                    <img class="ls-l" style="top:0px;left:0px;width:100%;height:100%;white-space: nowrap;" data-ls-del="offsetxin:false;durationin:1000;fadeInUp:500;easeOutQuad;rotatein:false;scalexin:false;fadeInUp:25;offsetxout:0;durationout:500;rotateout:360;scalexout:2;scaleyout:2;" src="assets/images/1x1.png" data-src="assets/images/cover/cover-2020-03-l-low.jpg" alt="">
                    <i class="ls-l-1 fa fa-circle hidden" style="top:40px;left:15px;color:#6b6060;background:transparent;border-radius:0px;white-space: nowrap;" data-ls-del="delayin:1500;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:33px;left:15px; font-weight: normal;font-size:24px;color:#0000;white-space: nowrap;" data-ls-del="delayin:1000;offsetxin:false;easingin:easeOutBack;fadeInRight;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:450;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/mar-apr_2020/14/ " ONCLICK="VSLT('read_issue_mar-apr_2020_pg14')" target="2020-03"> <span style="font-weight:bold;text-shadow:0px 0px 0px #000;">Antenna in package (AiP) technology for 5G growth</span></a>
                    </h5>
                    <h5 class="ls-l" style="top:65px;left:15px; font-weight:normal;font-size:14px;color:#ffff;white-space: nowrap;" data-ls-del="delayin:1000;offsetxin:false;easingin:easeOutBack;fadeInRight;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:450;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        Page 14
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:125px;left:15px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls-del="delayin:1500;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:120px;left:36px; font-weight: normal;font-size:18px;color:#ffff;white-space: nowrap;" data-ls-del="delayin:1500;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/mar-apr_2020/46/" ONCLICK="VSLT('read_issue_mar-apr_2020_pg46')" target="2020-03" > <span style="text-shadow:0px 0px 0px #fff;">Laser assisted flip-chip bonding</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:165px;left:15px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls-del="delayin:1700;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:160px;left:36px; font-weight: normal;font-size:18px;color:rgb(150, 117, 117);white-space: nowrap;" data-ls-del="delayin:1700;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/mar-apr_2020/10/" ONCLICK="VSLT('read_issue_mar-apr_2020_pg10')" target="2020-03"> <span style="text-shadow:0px 0px 0px #fff;">Maskless lithography for MEMS and AP</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:205px;left:15px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls-del="delayin:1900;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:200px;left:36px; font-weight: normal;font-size:18px;color:#ffff;white-space: nowrap;" data-ls-del="delayin:1900;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/mar-apr_2020/6/" ONCLICK="VSLT('read_issue_mar-apr_2020_pg6')" target="2020-03"> <span style="text-shadow:0px 0px 0px #fff;">Post Moore's Law and quantum electronics</span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:245px;left:15px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls-del="delayin:2100;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:240px;left:36px; font-weight: normal;font-size:18px;color:#ffff;white-space: nowrap;" data-ls-del="delayin:2100;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/mar-apr_2020/30/" ONCLICK="VSLT('read_issue_mar-apr_2020_pg30')" target="2020-03"> <span style="text-shadow:0px 0px 0px #fff;">Die-to-wafer hybrid bonding for 2.5D and 3D integration </span></a>
                    </h5>
                    <i class="ls-l-1 fa fa-circle" style="top:285px;left:15px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls-del="delayin:2300;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:280px;left:36px; font-weight: normal;font-size:18px;color:#ffff;white-space: nowrap;" data-ls-del="delayin:2300;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/mar-apr_2020/24`/" ONCLICK="VSLT('read_issue_mar-apr_2020_pg24')" target="2020-03"> <span style="text-shadow:0px 0px 0px #fff;">Holistic approach to improve the reliability of sub-5μm L/S Cu RDLs </span></a>
                    </h5>
                    <!-- <i class="ls-l-1 fa fa-circle" style="top:325px;left:15px;color:#ffffff;background:transparent;border-radius:0px;white-space: nowrap;" data-ls="delayin:2300;offsetxin:0;durationin:650;easingin:easeOutQuint;rotatein:90;scalexin:0.5;scaleyin:0.5;offsetxout:0;durationout:750;rotateout:90;scalexout:0.5;scaleyout:0.5;"></i>
                    <h5 class="ls-l" style="top:320px;left:36px; font-weight: normal;font-size:18px;color:#ffff;white-space: nowrap;" data-ls="delayin:2300;offsetxin:left;easingin:easeOutBack;fadein:false;scalexin:0.1;scaleyin:0.1;offsetxout:left;durationout:950;fadeout:false;scalexout:0.1;scaleyout:0.1;">
                        <a href="http://fbs.advantageinc.com/chipscale/nov-dec_2019/20/" ONCLICK="VSLT('read_issue_nov-dec_2019_pg20')" target="1911-20"> <span style="text-shadow:0px 0px 0px #fff;">Advanced black resist processing and optimized litho patterning for photonic devices</span></a>
                    </h5> -->
                </div>
            </div>
             
            <script type="text/javascript">
                var layer_options = {
                    pauseOnHover:false,
                    animateFirstSlide:false,
                    twoWaySlideshow:true,
                    navStartStop:false,
                    navButtons:false,
                    showCircleTimer:false,
                    thumbnailNavigation:'disabled',
                    autoPlayVideos:false,
                    lazyLoad:false,
                    cbInit:function(element){},
                    cbStart:function(data){},
                    cbStop:function(data){},
                    cbPause:function(data){},
                    cbAnimStart:function(data){},
                    cbAnimStop:function(data){},
                    cbPrev:function(data){},
                    cbNext:function(data){},
                    responsive: 		false,
                    responsiveUnder: 	1031,
                    layersContainer: 	1031,
                    skin:'borderlessdark',
                    skinsPath: 			'assets/plugins/layerslider/skins/'
                }
            </script>

        </div>

    </div>

    <!-- POPULAR -->
    <section>
        <div class="container">
            <div class="row">
                <div class="col-md-9">
                    <h3><strong>Current </strong> Issue </h3>

                    <span style="float: right; position: absolute; left: 200px; top :3px;">
                              <a href="subscription" class="myButton">Subscribe Now</a>
                     </span>

                    <div class="row">
                        <div class="col-md-12">

                                    <h4>  March • April; Volume 24, Number 2  </h4>

                                    <strong>   Cover  <a name="cover photo"></a>Photo</strong><br>        <br>

                                    <img class="pull-left" src="assets/images/cover/cover-2020-03-s.PNG" width="120" alt="">
                                     <p style="text-indent:0px;">
                                        Implementing 5G technology requires transmission of large amounts of data, reliable connections, quicker response time, and better coverage. Fully integrated RF front-end modules using a system in package (SiP) that includes antenna in package (AiP) technology, double-sided assembly, advanced wafer-level redistribution layer (RDL), passive component integration, and sophisticated RF shielding techniques provide the most advanced 5G package.
                                        <p>&nbsp;</p>
                                        <p style="text-indent:0px;font-size: 10px;line-height: 0px; margin-top:-14px;">
                                            <i>Image courtesy of Amkor</i>
                                        </p>
                                         <br/>
                                        <a href="http://fbs.advantageinc.com/chipscale/mar-apr_2020" ONCLICK="VSLT('read_issue_mar-apr_2020')" target="new"><i class="fa fa-book"></i>&nbsp;<span><strong>Read the issue</strong></span></a>&nbsp;&nbsp;&nbsp;&nbsp;
                                        <a href="issue/2003/ChipScale_Mar-Apr_2020.pdf" ONCLICK="VSLT('download_pdf_mar_apr_2020')" target="new"><i class="fa fa-cloud-download"></i> <span><strong>Download PDF</strong></span></a>&nbsp;&nbsp;&nbsp;&nbsp;
                                        <a href="subscription"><i class="fa fa-rss-square"></i> <span><strong>Subscribe</strong></span></a>
                        </div>
                    </div>

<!--
                    <div class="divider" ></div>

                    <h4><strong>International Wafer-Level Packaging Conference (IWLPC)<br>Program Announced and Registration Now Open </strong></h4>
                    <h4 style="color:blue;"><strong>"Advanced Packaging in the New Connected World"</strong></h4>
                    <p><b>Chip Scale Review</b> and SMTA are pleased to announce the program for the 16th annual International Wafer-Level Packaging Conference (IWLPC). The conference will be heldOctober 22-24, 2019 at the DoubleTree by Hilton Hotel in San Jose, California USA.</p>
                    <p>The technical sessions on Tuesday and Wednesday are organized into three tracks: Wafer-Level Packaging, 3D Packaging, and Advanced Manufacturing and Test.The Wafer-Level Packaging (WLP) track features sessions on materials, reliability, metrology, processing, and new technology, such as Fan-Out WLP.</p>
                    <p>The 3D Packaging track features sessions on design, test, characterization, wafer bonding, chip stacking, and processing for Fan-Out. The Advanced Manufacturing track features sessions on process materials, equipment, inspection, and more.</p>
                    <p>Registration for IWLPC is now available online. Discounted rates are available for conference registration made on or before September 27, 2019.</p>
                    <p>Visit <a href="http://www.iwlpc.com">www.iwlpc.com</a> for more information. Contact Jaclyn Sarandrea at +1-952-920-7682 or <a href="mailto:jaclyn@smta.org">jaclyn@smta.org</a> with questions.</p> -->

<!--
                    <div class="divider" ></div>

                    <h3><strong>Industry</strong> News </h3>

                    <img class="pull-left" src="assets/images/logo/ECTC.png" width="229" height="84" alt=""/>
                    <h4> 
                        <a href="http://www.ectc.net/authors/files/69callforpapers.pdf">
                            <b>Call for Papers</b>
                        </a>
                         <b>is now open for the 2019  IEEE Electronic Components and Technology Conference (ECTC 2019), to be held May 28 –May 31, 2019, at The Cosmopolitan of Las Vegas, Nevada, USA. 2019</b>
                    </h4>
                    <h6>
                        <b>ECTC Abstract Submission Deadline is October 8</b>
                    </h6>
                    This premier international conference, sponsored by the IEEE Electronics Packaging Society (IEEE EPS), covers a wide spectrum of electronic packaging technology topics, including components, materials, assembly, interconnect design, device and system packaging, wafer level packaging, Si photonics, LED and IoT, optoelectronics, 2.5D and 3D integration technology, and reliability.
                    <a href="news1809.html#1809-01" >...&gt;&gt;</a>

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/logo/indium-logo.png" width="120" alt=""/>
                    <h4> 
                        <a href="news1808.html#1808-01">
                            Indium Corporation Announces Partnership with MELSS
                        </a>
                    </h4>
                    <b>Clinton, NY USA - July 26, 2018 - </b>Indium Corporation and MEL Systems and Services Ltd. (MELSS) have formed a strategic partnership to expand accessibility to Indium Corporation soldering materials throughout India. MELSS will be selling all of Indium Corporation’s soldering materials, such as low-voiding solder paste and solder preforms for bottom termination components, solder wire for hand and robotic soldering, and rework fluxes.
                    <a href="news1808.html#1808-01" >...&gt;&gt;</a>

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/logo/amkor-logo.jpg" width="120" alt=""/>
                    <h4> 
                        <a href="news1808.html#1808-02">
                        <b>Amkor Delivers Industry's First Package Assembly Design Kit to Support Mentor's High-Density Advanced Packaging Tools</b>
                        <b><i><span style="margin-right:30px;font-size: x-small;float: right;">Amkor's SmartPackage™ Speeds Accurate Design and Verification of Heterogeneous Integration Package Solutions</span></i></b>
                        </a>
                    </h4><br/>
                    <b>Tempe, AZ USA - July 18, 2018 - </b>Amkor Technology announced today it has partnered with Mentor to release Amkor's SmartPackage&trade; Package Assembly Design Kit (PADK), the first in the industry to support Mentor's High-Density Advanced Packaging (HDAP) design process and tools. Amkor's award-winning High-Density Fan Out (HDFO) process can now be used in conjunction with Mentor's software to deliver early, rapid and accurate verification results of advanced packages required for Internet-of-Things, automotive, high-speed communications, computing and artificial intelligence applications.
                    <a href="news1808.html#1808-02" >...&gt;&gt;</a>

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/logo/alpha-logo.png" width="120" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-01">
                            Alpha Assembly Solutions Acquires HiTech Korea CO., LTD
                        </a>
                    </h4>
                    <b> Somerset, NJ – May 9th, 2018 – </b>Alpha Assembly Solutions, a world leader in the production of electronic soldering and bonding materials, has recently announced their acquisition of HiTech Korea Co., LTD (HiTech), a premier electronics assembly polymer and epoxy-based materials supplier, with its primary operational facility in Korea.


                    <a href="news1805.html#1805-01" >...&gt;&gt;</a>

                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/logo/chou-logo.png" width="120" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-02">
                             Cohu to acquire Xcerra
                        </a>
                        
                    </h4>

                    <b>Poway, CA., & Norwood, MA - May 8, 2018 - </b>Cohu, Inc. (NASDAQ:COHU) and Xcerra Corporation (NASDAQ:XCRA) announced they have entered into a definitive merger agreement pursuant to which Cohu will acquire Xcerra for a combination of cash and stock. The acquisition is expected to make Cohu a global leader in semiconductor test, with combined sales for Cohu and Xcerra in excess of $800 million for the last twelve months. 


                    <a href="news1805.html#1805-02" >...&gt;&gt;</a>

                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/logo/EVG-logo.jpg" width="120" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-03" >
                            EV Group begins construction of new manufacturing III building to expand production capacity
                        </a>    
                    </h4>
                    <b>St. Florian, Austria, May 2, 2018 - </b>EV Group (EVG) announced that it has started construction work for the next expansion phase of its corporate headquarters. The new, state-of-the-art building will house EVG's "Manufacturing III" facility, which will more than double the floor space for the final assembly of EVG's systems.

                    <a href="news1805.html#1805-03" >...&gt;&gt;</a> 

                    <hr class="quarter-margins">

                    <img class="pull-left" src="assets/images/logo/ase-logo.png" width="120" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-04" >
                            ASE Industrial Holding, Co., Ltd. completes equity exchange on the Taiwan (TWSE) and New York (NYSE) Stock Exchanges
                        </a>    
                    </h4>

                    <b>April 30, 2018 Kaohsiung City, Taiwan - </b>ASE Industrial Holding Co., Ltd. is jointly established by the combination of Advanced Semiconductor Engineering, Inc. and Siliconware Precision Industries Co., Ltd (SPIL). ASE Industrial Holding will enhance research and development capability, expand global market footprint, contribute advanced technical support for next-generation applications, and provide miniaturized, high-quality, highly integrated, and fast time-to-market services to all customers. 

                 
                    <a href="news1805.html#1805-04" >...&gt;&gt;</a> 
                    <hr class="quarter-margins">


                    <img class="pull-left" src="assets/images/logo/ASMPacificTechnology-logo.png" width="220" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-05" >
                            ASM Pacific Technology Ltd. completes acquisition of AMICRA Microtechnologies GmbH
                        </a>    
                    </h4>
                    <b>Singapore and Hong Kong, April 3rd, 2018 - </b>ASM Pacific Technology Ltd. (“ASMPT”) announced that it has completed its acquisition of 100% of the shares of AMICRA Microtechnologies GmbH (“Amicra”). Amicra is a leading supplier of high-precision die bonders for the photonics and advanced packaging markets. The transaction, which completed on April 4, 2018 will bring about a strengthened business, well-placed to serve not only the fast growing silicon photonics assembly equipment market, but also the wider high-precision flip-chip and die bonding markets.

                    <a href="news1805.html#1805-05" >...&gt;&gt;</a> 

                    <hr class="quarter-margins">
                    <img class="pull-left" src="assets/images/logo/ASMPacificTechnology-logo.png" width="220" alt=""/>
                    <h4> 
                        <a href="news1805.html#1805-06" >
                            ASM Pacific Technology Ltd. signs agreement to acquire TEL NEXX, Inc.
                        </a>    
                    </h4>
                    <b>Singapore and Hong Kong, April 3rd, 2018 - </b>ASM Pacific Technology Ltd. (ASMPT) announced that it has signed a definitive agreement with Tokyo Electron Limited (TEL) to acquire TEL NEXX, Inc. (NEXX). The deal is expected to close when approvals from the authorities have been received. The acquisition is another major step by the Group in pursuing its growth strategy of tapping into new high-growth markets and expanding their product offerings to the semiconductor advanced packaging market.

                    <a href="news1805.html#1805-06" >...&gt;&gt;</a>
                

                    <div class="divider" ></div>
                    <h3> <strong>Industry</strong> Events </h3>

                    <img class="pull-left" src="assets/images/logo/IWLPC2018-Logo.png" width="220" height="60" alt="" />

                    <h4>
                        <a href="event1809.html#1809-01" >
                            The fan-out panel option: where is the sweet spot?
                        </a>
                    </h4>
                    <p>
                        <b>San Jose – October 23-25, 2018</b> – Fan-out wafer-level packaging (FOWLP) has expanded to many applications in a variety of formats and structures. The FOWLP market can be divided into three segments: high-density round carrier, standard-density round carrier, and large-area panel. With continued price pressure for integrated circuit (IC) package as-sembly, FOWLP is no exception. <a href="event1809.html#1809-01">...&gt;&gt;</a>
                    </p>
                -->
                            <div class="divider" style="margin-bottom: 5px;"></div>

                            <!-- <a onclick="VSCapture('MENTOR-2019-SL-CONTENT-AD')" href="https://www.mentor.com/products/ic_nanometer_design/resources/overview/system-level-post-layout-electrical-analysis-for-high-density-advanced-packaging-dd4e1961-0683-4826-a31a-f90d583f9f02?clp=1&cmpid=12947b" target="MENTOR-2019"><img class="pull-right" style="margin: 30px 10px 0px 20px; /* height: 190px;width: 150px;*/ padding-bottom: 20px;" src="assets/images/ads/WP_system-level.png" width="" alt=""></a>
                            <a onclick="VSCapture('MENTOR-2019-SL-CONTENT-AD')" href="https://www.mentor.com/products/ic_nanometer_design/resources/overview/system-level-post-layout-electrical-analysis-for-high-density-advanced-packaging-dd4e1961-0683-4826-a31a-f90d583f9f02?clp=1&cmpid=12947b" target="MENTOR-2019">
                            <strong><span style="color: black;">White Paper: System-level, post-layout electrical analysis for high-density advanced packaging</span></strong> </a><br>
                            <span style="">As HDAP designs become more popular, the need for post-layout simulation (analog) and post-layout STA (digital) flows to augment basic physical verification (DRC and LVS) is growing. Mentor provides an accurate, automated flow that generates the required HDAP netlist for simulation/STA to enable HDAP designers to ensure that the HDAP will perform as designed.</span>
                            <br><strong><span style="color:black; line-height:23px;">Mentor, a Siemens Business</span></strong> -->

                            <!-- <div class=""><a onclick="VSCapture('MENTOR-2019-CONTENT-AD')" href="https://www.mentor.com/products/ic_nanometer_design/resources/overview/surviving-the-three-phases-of-high-density-advanced-packaging-design-62f6adaf-8777-4ccb-9539-465047993032?clp=1&cmpid=12947" target="MENTOR-2019"><img style="margin-left:10px; width:100%;" src="assets/images/ads/mentor-content-ad-2019.jpg"></a></div> -->

                            <div>
                                <img class="pull-left" src="assets/images/news/2020-03/rao-r-tummala.png" width="120px" height="160px" alt="" />
                                <h4 class="pull-left" style="width:65%">
                                    <b>Post–Moore’s Law electronics: now, until quantum electronics</b>
                                    <b><br><br><h5 style="font-weight: 400; font-size: smaller;">By Rao R. Tummala  [Georgia Tech]</h5></b>
                                </h4>
                                <div class="row" style="clear:both;">
                                    <p style="margin-left:20px;">Moore’s Law has been the driving engine for science, technology, manufacturing, hardware, software, systems, 
                                        and applications, contributing to the prosperity of thousands of individuals, and hundreds of corporations in dozens of countries during 
                                        the last six decades [1]. As Moore’s Law begins to come to an end for not only fundamental reasons, but also for computing performance, 
                                        power, cost, and investments [2] (see Table 1), it is becoming clear that a different vision for electronics systems must emerge.</p>
                                    <p style="margin-left:20px;"><a name="table1"></a><img src="assets/images/news/2020-03/fig-01.png"><br><span style="
                                        font-style: italic;
                                        font-size: small;
                                        text-align: center;
                                        margin-left: 20px;
                                    ">Table 1: Eleven reasons to replace Moore’s Law.</span></p>
                                    <p style="margin-left:20px;">The first step in this new vision is a shift from Moore’s Law for integrated circuits(ICs) to Moore’s Law for 
                                        Packaging by using package interconnections (I/Os) in2D, 2.5D and 3D between smaller chips with the same or higher transistor density, 
                                        as well as other components. The next step is a shift to optoelectronic package interconnections. As these transistor and 
                                        interconnections-based electronics begin to come to an end, quantum electronics is expected to takeover. This concept is shown in Figure 1.</p>
                                    <p style="margin-left:20px;"><a name="figure1"></a><img src="assets/images/news/2020-03/fig-02.png"><br><span style="
                                        font-style: italic;
                                        font-size: small;
                                        text-align: center;
                                        margin-left: 20px;
                                    ">Figure 1: Computing performance driven by Moore’s Law and post-Moore’s Law technologies.</span></p>
                                    <h3 style="margin-left:20px;">A new vision</h3>
                                    <p style="margin-left:20px;">This paper describes a shift from transistor scaling with the most number of transistors in a single large chip [3], 
                                        driven by Moore’s Law, to the package and system scaling concept that relies on the most number of interconnections (I/Os) between smaller 
                                        chips in the short term, and to quantum computing in the long term. So, while transistor integration to a 20-billion transistor chip on 
                                        individual ICs was the basis of Moore’s Law for ICs to date, it can be extended by a different vision. In the short term, this vision 
                                        involves new paradigms in electronic and optoelectronic package interconnections in 2D, 2.5D and 3D (Figure 2). Unlike in the past 
                                        with transistor scaling as the primary focus, this new vision is referred to as package and system scaling—its focus is on miniaturization
                                        of active and passive components and interconnecting them to form modules and systems.</p>
                                    <p style="margin-left:20px;"><a name="figure2"></a><img src="assets/images/news/2020-03/fig-03.png"><br><span style="
                                        font-style: italic;
                                        font-size: small;
                                        text-align: center;
                                        margin-left: 20px;
                                    ">Figure 2: Moore’s Law for: a) ICs b) Moore’s Law for package interconnections in2.5D; and c) Moore’s Law for package interconnections in 3D.</span></p>
                                    <p style="margin-left:20px;">Just like Moore’s Law has both the doubling of transistors and simultaneous cost reduction from node to node every 
                                        18-24 months, Moore’s Law for package interconnections can do the same. Interconnections have been driven by computing systems, and within 
                                        computing systems, between logic and memory, consistent with Von Neumann’s architecture. The new era of artificial intelligence mimicking 
                                        the human brain, with several orders better computing performance at lower power than current electronics, is yet another reason for the end of 
                                        Moore’s Law. The human brain is the ultimate system of interconnections for the highest performance in the smallest size with the lowest power and is 
                                        the new standard in system scaling and interconnections, and in computing performance-power efficiency. This is a lot more than current 3D electronic 
                                        architectures can deliver. A typical human brain has about 90 billion nerve cells interconnected by trillions of synapses, providing trillions of 
                                        pathways for the brain to process the information, along with a petabyte of memory. The electronics today are more like 200,000 interconnections. 
                                        A new Moore’s Law must, therefore, duplicate this human brain architecture.</p>
                                    <p style="margin-left:20px;">Moore’s Law for package interconnections has historically evolved, dramatically, from dual-in-line ceramic packages in the
                                         1970s with 16 I/Os, to plastic quad flat packages in the 1980s with 64 I/Os, to ceramic packages in the 1990s with more than 1,000 I/Os, to organic 
                                         laminate built-up packages in excess of 20,000 I/Os, and silicon and embedded packages approaching 200,000 I/Os. Artificial intelligence mimicking 
                                         human brain may need several orders of magnitude [4, 5].</p>
                                    <h3 style="margin-left:20px;">Silicon packaging</h4>
                                    <p style="margin-left:20px;">Currently, silicon packaging is the most leading-edge packaging, as measured by number of I/Os. Therefore, the best Moore’s
                                         Law for package interconnections currently is with wafer-based silicon packaging, but silicon-based packaging has many limitations at the material, 
                                         device, interconnect, and system levels (Figure 3).</p>
                                    <p style="margin-left:20px;"><a name="figure3"></a><img src="assets/images/news/2020-03/fig-04.png"><br><span style="
                                        font-style: italic;
                                        font-size: small;
                                        text-align: center;
                                        margin-left: 20px;
                                    ">Figure 3: Moore’s law for package interconnections a new approach to Moore’s Law.</span></p>
                                    <p style="margin-left:20px;">At the material level, silicon is limited by its ultra-high loss and high dielectric constant (11.4). It is also limited by
                                         small, 300mm wafer sizes, unlike packages and system boards that are manufactured in large panels, typically about 500-1000mm. In addition, silicon
                                          packages need to be ground from 800mm-thick wafers down to 30-100mm thick substrates. Silicon substrates with their coefficient of thermal expansion (CTE)
                                           of 3PPM/ºC , while perfectly matched to ICs, they are totally mismatched to the organic board’s thermal coefficient of expansion (TCE) around 17PPM/ºC. 
                                           This, in turn, requires an additional package in between Si packages and organic boards.</p>
                                    <p style="margin-left: 20px;">At the interconnect level, Si packages are typically manufactured with back end of line (BEOL) lithographic materials, 
                                        processes and sub-micron wide, thick structures. These structures tend to be highly resistive and capacitive, thereby contributing to so-called RC 
                                        delays that impact the final bandwidth performance. Almost all the high-performance packages, such as Intel’s EMIB, AMD’s Fiji and Nvidia’s – are 
                                        manufactured and used for artificial intelligence (AI), cloud computing and high-performance servers.</p>
                                    <h3 style="margin-left: 20px;">Glass packaging: the next best packaging</h4>
                                    <p style="margin-left: 20px;">Glass packaging is being pioneered and developed by Georgia Tech and its large number of industry partners as the best 
                                        next-generation of packaging with the goal of overcoming the shortcomings of silicon, described above. At the material level, glass is superior to 
                                        silicon in electrical loss, dielectric constant, any TCE between 3 and 9PPM, as well as in production and availability in ultra-thin and ultra-large 
                                        sizes, without having to grind and polish. At the interconnect level, we have developed materials and processes to minimize RC delays with lower 
                                        resistance and lower capacitance redistribution layer (RDL) wiring. At the system level, it can be directly assembled to both Si ICs and organic 
                                        boards, without another layer of packaging—unlike with Si packages. A number of new packaging paradigms developed in the Georgia Tech consortium 
                                        include large-panel processing (in excess of 500mm sizes), development of 1-micron lithography tools, low dielectric constant polymer dielectric 
                                        materials and processes with a high aspect ratio of conductors with lower resistance and a high degree of planarity without chemical mechanical 
                                        polishing (CMP), and barrier metals to improve electro migration of closely spaced conductors. In addition, a new 3D package architecture, 
                                        referred to as 3DGPE, that advances 3D by embedding with ultra-short and low-RC interconnections, helps achieve higher bandwidth than with Si 
                                        interposers.</p>
                                    <h3 style="margin-left:20px;">Optoelectronic packaging</h4>
                                    <p style="margin-left: 20px;">Photonics has long been viewed as providing higher bandwidth at lower power in smaller and lighter packages than electronics.
                                         It is also immune to electromagnetic interference (EMI). The technology has been used not only for long-distance communications, but also for systems
                                          to systems interconnections.</p>
                                    <p style="margin-left: 20px;">As electronics reach bandwidth limits on account of Moore’s Law limits as described above, optoelectronics becomes a 
                                        necessary solution to achieve bandwidths towards 1Pb/s. Within optoelectronics, there are many ways to improve bandwidth including multiplexing: 
                                        more links per optical channel, wavelength-division multiplexing (i.e., an approach that uses multiple-wavelengths over the same medium), 
                                        as well as modulation methods, such as pulse amplitude modulation—an approach that provides more bits in the same amount of time.</p>
                                    <p style="margin-left: 20px;">While there are many ways to fabricate optoelectronics modules, the most desirable technology is one that is made of silicon,
                                         as silicon is the most studied and used in microelectronics. This is referred to as Si photonics, whereby electronic and photonic devices are integrated
                                          onto one single silicon chip using CMOS fabrication techniques. While there are many advantages to this technology, including smaller size
                                           (400nm waveguide width) and mature CMOS manufacturing processes, it also has many challenges that include fiber coupling and the fact that Si doesn’t 
                                           lase, requiring alternate on-silicon light sources.</p>
                                    <h3 style="margin-left: 20px;">Quantum electronics</h4>
                                    <p style="margin-left: 20px;">Quantum physics has been a branch of physics for decades with many branches of study within it that include quantum chemistry, 
                                        quantum simulations, quantum machine learning, quantum algorithms, and quantum communications. Quantum computing (QC) has been a topic of research for more
                                         than two decades. As Moore’s Law-driven electronics begins to slow down in terms of its ability to provide Increased computing at lower power, scientists 
                                         at companies like IBM began to explore quantum devices. Unlike current digital systems that are programmed with bits as data units, either 0 or 1, 
                                         quantum computers use qubits, which can represent a combination of both 0 and 1 at the same time, based on the principle of superposition. This difference 
                                         makes quantum computers exponentially faster than current mainframes and servers.</p>
                                    <p style="margin-left: 20px;">In addition, quantum computers can do multiple calculations with multiple inputs simultaneously, unlike today’s computers that 
                                        can handle only one set of inputs and one calculation at a time. With 50 qubits, for example, the computing power can be 2 to the power of 50. When the 
                                        industry gets to 1000 qubits that becomes 2 to the power of 1000. Currently qubits are at about 50, but even at these low numbers, the computing power 
                                        has been demonstrated well in excess of the best super computers at much lower power. Two factors driving qubits are quality and number. Currently, the 
                                        most visible and dominant companies include IBM, Microsoft, and Google. All the large semiconductor and systems companies are known to have large 
                                        internal programs [6].</p>
                                    <p style="margin-left: 20px;">Applications for quantum computing are many and include: 1) Rapid R&D for chemicals and pharmaceutical materials with 
                                        simulations; 2) Supercomputing power for autonomous vehicles with quantum AI to reduce fatalities to zero; and 3) Eliminating cybersecurity issues.</p>
                                    <p style="margin-left: 20px;">Quantum computers are expected to be developed in a Moore’s law–like fashion—every year from 50 today, to about 5-10,000 by 2030.
                                         Amazon Web Services, Microsoft Azure, IBM, and others have already announced quantum offerings. Initially, quantum computing adoption will be a hybrid
                                          approach, in which parts of the problem would be handled by classical computing, and other parts by quantum AI. Mimicking the human brain may be the
                                           ultimate AI.</p>
                                    <h3 style="margin-left:20px;">References</h4>
                                    <p style="margin-left:20px">1. R. Keys, “Physical limits of silicon transistors and circuits,” Rep. prog. physics, 68, 2701-2746, 2005.<br>2. G. E. Moore,
                                         “Cramming more components into integrated circuits," Electronics, 38(8), 1965.<br>3. R. H. Dennard, IEEE J. Solid State Circuits, SC-9, 256, 1974.
                                         <br>4. P. Ruch, et al., “Toward five-dimensional scaling: How density improves efficiency in future computers,” IBM J. R&D Vol. 55(5) 151-157, 2011.
                                         <br>5. H. Moravec, “When will computer hardware match the human brain,” J. Evol. Technology, online transhumanist.com/Moravec.htm
                                         <br>6. Alexandre Ménard, I. Ostojic, M. Patel, D. Volz, “A game plan for quantum computing,” McKinsey Quarterly, Feb. 2020.</p>
                                    <h3 style="margin-left:20px;">Biography</h4>
                                    <p style="margin-left:20px">Rao Tummala is a Distinguished and Endowed Chair Professor Emeritus at Georgia Tech, USA. Prior to Georgia Tech, he was an IBM Fellow. He has
                                        published about 800 technical papers and invented technologies that resulted in 100 patents. He has written seven books including the first modern Handbook 
                                        in packaging, Microelectronics Packaging Handbook (1988), and the latest undergrad textbook, Fundamentals of device and systems Packaging (2019). 
                                        He was a past President of IEEE EPS and IMAPS and is an IEEE Fellow and member of the National Academy of Engineering. Email:<a href="mailto:rao.tummala@ece.gatech.edu">rao.tummala@ece.gatech.edu</a></p>
                                    <!-- <h3 style="margin-left:20px;">List of tables and figures</h4>
                                    <p style="margin-left:20px"><a href="#table1">Table 1: Eleven reasons to replace Moore’s Law.</a><br><a href="#figure1">Figure 1: Computing performance driven by Moore’s Law and post-Moore’s Law technologies.</a><br><a href="#figure2">Figure 2: Moore’s Law for: a) ICs b) Moore’s Law for package interconnections in2.5D; and c) Moore’s Law for package interconnections in 3D.</a><br><a href="#figure3">Figure 3: Moore’s law for package interconnections a new approach to Moore’s Law</a></p> -->

                                        
                                </div>
                            </div>
                            <div class="divider" style="margin-top: 5px;"></div>
                            <!-- <h3> <strong>Industry</strong> News </h3>

                            <h4><strong>June</strong> 2019</h4>  <br>
            
                            <a name="1906-01"></a>
                            <div>
                            <img class="pull-left" src="assets/images/news/2019-06/Purdue-logo.png" width="220" alt="" />
                            <h4 class="pull-right" style="width:65%">
                                <b>
                                        Purdue and TSMC, the world’s largest semiconductor manufacturer, collaborate to research secured microelectronics ecosystem
                                </b>
                            </h4>
                            <div class="row" style="clear:both;">
                                <p style="margin-left:20px;"><b>West Lafayette, IN  – June 14, 2019</b> - Purdue University and the Taiwan Semiconductor Manufacturing Co. (TSMC) jointly announced plans Friday to establish a Center for Secured Microelectronics Ecosystem aimed at ensuring a secure supply of semiconductor chips and related tools all the way from the foundry to the packaged system.</p>
                                <p style="margin-left:20px;">TSMC, located in Hsinchu Science Park, Taiwan, is the world’s largest semiconductor contract manufacturer, and Purdue University officials reached an agreement in Washington, D.C., during the Select USA Conference.</p>
                                <p style="margin-left:20px;">The center, to be located at the Purdue University West Lafayette campus in collaboration with Purdue Research Foundation, will perform research to ensure a secure ecosystem for the manufacture of microelectronics systems.</p>
                                <p style="margin-left:20px;">“Semiconductors will continue to be the enabling backbone for technological and economic growth in the 21st century, propelling advancements in the internet of things, autonomous transportation, artificial intelligence, advanced manufacturing, and many other applications,” U.S. Secretary of Commerce Wilbur Ross said. “We are pleased that TSMC and Purdue University took their partnership to the next level at SelectUSA — a platform for leading global semiconductor manufacturers to continue expanding and investing in the United States. Under President Trump’s leadership, the administration will continue doing all it can to grow and equip our highly skilled workforce, maintain our competitive investment and regulatory environment, and support world-class American research universities.”</p>
                                <p style="margin-left:20px;">Purdue University is ranked 12th among worldwide universities granted U.S. utility patents for 2018 in the annual rankings put out by the National Academy of Inventors and the Intellectual Property Owners Association.</p>
                                <p style="margin-left:20px;">“This agreement solidifies a vital global partnership for Purdue and enables our leading researchers to further advance their discoveries in microelectronics,” Purdue University President Mitch Daniels said. “TSMC’s commitment is only the beginning of what we believe will be an internationally significant initiative.”</p>
                                <p style="margin-left:20px;">The Purdue School of Electrical and Computer Engineering has about 10 faculty members currently collaborating with TSMC at various levels of research.</p>
                                <p style="margin-left:20px;">“TSMC is pleased to have this opportunity to support Purdue’s world-class technology research,” said H.S. Philip Wong, vice president of corporate research at TSMC. “As everyone’s trusted foundry, TSMC believes it would be beneficial to contribute to the development of a secure electronics ecosystem.”</p>
                                <p style="margin-left:20px;">The Purdue School of Electrical and Computer Engineering will lead the research and development in conjunction with TSMC.</p>
                                <p style="margin-left:20px;">“We are truly excited about this opportunity to significantly broaden and deepen the important partnership with TSMC. We anticipate the new center will begin operations at the beginning of the new academic year. At the start, we will focus on developing a secure microelectronics ecosystem,” said Mung Chiang, Purdue’s John A. Edwardson Dean of the Purdue College of Engineering. “We also anticipate that the partnership will grow in the next couple of years to include multiple U.S. universities.”</p>
                                <p style="margin-left:20px;">In February, the Semiconductor Industry Association reported that the global semiconductor industry posted sales of $468.8 billion in 2018, the industry’s highest-ever annual total, and an increase of 13.7 percent compared with the previous year.</p>
                                <p style="margin-left:20px;">“This industry is one of the most important for our global economy and security,” said Chad Pittman, vice president of the Purdue Research Foundation National Security and Defense Program Office and Government Relations. “The strengths in research and development of Purdue and TSMC will help support and advance this critical industry on multiple levels and help secure the ever-advancing microelectronics technology.”</p>
                                <p style="margin-left:20px;">The agreement also allows TSMC to help facilitate access to multi-project wafer shuttle runs to test the effectiveness of the proposed research and to assign representatives on the advisory board of the center to mentor specific projects.</p>
                                <p style="margin-left:20px;"><b>For additional information:</b></p>
                                <p style="margin-left:20px;">Mung Chiang, 765-494-5346, <a href="mailto:chiang@purdue.edu">chiang@purdue.edu</a> <br>
                                        Chad Pittman, <a href="mailto:capittman@prf.org">capittman@prf.org</a><br>
                                        Elizabeth Sun, <a href="mailto:elizabeth_sun@tsmc.com">elizabeth_sun@tsmc.com</a>
                                        </p>
                            </div>
                            </div>
                            <hr class="quarter-margins">
                            <br>

                            <a name="1906-02"></a>
                            <div>
                            <img class="pull-left" src="assets/images/news/2019-06/Wayne-Pfaff.jpg" width="220" alt="" />
                            <h4 class="pull-right" style="width:65%">
                                <b>In Memoriam<br>Wayne K. Pfaff<br>1935 ~ 2019<br></b>
                            </h4>
                            <div class="row" style="clear:both;">
                                <p style="margin-left:20px;"><b>Irving TX - June 17, 2019</b> - Wayne Pfaff, the founder of Plastronics Socket Company, passed away peacefully on Thursday, June 13 surrounded by his family. Wayne was born on August 2, 1935, in Salinas, California.  Wayne, an engineer with a brilliantly creative mind started Plastronics in 1983 with the intent of serving the semiconductor industry with smart solutions to tough problems.  The company Wayne started has over 25 patents, which includes the zero-insertion force (ZIF) open top socket used globally across all test socket companies.  It is Wayne’s inventions that form the foundation of the burn-in test socket industry we know today.  Wayne Pfaff will forever be remembered as an industry leader and innovator and his legacy will continue to live on with David Pfaff, President of Plastronics, and the entire Plastronics team.</p>
                                <p style="margin-left:20px;">Plastronics Socket Company, 2601 Texas Drive, Irving, Texas 75062 - 972-342-1834</p>
                                <p style="margin-left:20px;"><strong><a href="http://www.plastronics.com">www.plastronics.com</a></strong></p>
                            </div>
                            </div>
                            <hr class="quarter-margins">
                            <br>

                            <h4><strong>April</strong> 2019</h4>  <br>
            
                            <a name="1904-01">  </a>
                            <div>
                            <img class="pull-left" src="assets/images/news/2019-03/astar.png" width="220" alt="" />
                            <img class="pull-right" src="assets/images/news/2019-03/soitec.png" width="220" alt="" />
                            <h4 style="clear:both; padding-top:20px;">
                                <b>
                                    A*STAR and Soitec launched a joint program to develop a new layer transfer process for advanced packaging
                                </b>
                            </h4>                                  
                            <div class="row">
                                    <div style="margin-left:20px;">The Agency for Science, Technology and Research’s (A*STAR) Institute of
                                            Microelectronics (IME) and Soitec (Euronext Paris), recently announced the launch of a
                                            joint program to develop and integrate a new layer transfer process within advanced
                                            wafer-level multi-chip packaging techniques. Based on the combination of IME’s fan-out
                                            wafer-level packaging (FOWLP) and 2.5D through- silicon interposer (TSI) technologies
                                            with Soitec’s Smart Cut&trade; technology, the new cost-competitive process offers higher
                                            performance, energy efficiency and increased product yield.</div>
                                            <br>
                                    <div style="margin-left:20px;">Advanced packaging is used in many of today’s systems-on-chip (SOCs) for servers,
                                            high-end mobile, industrial, and automotive applications. Such packaging involves
                                            various approaches for combining semiconductor chips into packages to reduce costs,
                                            improve power efficiency, and provide efficient heat dissipation. By 2022, the advanced
                                            packaging market segment is expected to triple to two million wafer starts for mid- to
                                            high-end applications [Source: Yole Development 2017 report for 3D TSV and 2.5D by
                                            12” wafer starts]. The rising complexity of today’s chips with growing numbers of smaller
                                            and smaller transistors and circuits requiring high I/O counts is driving collaborative
                                            innovation across the advanced packaging process community focused on identifying cost effective solutions for manufacturing, and increased data bandwidth to support
                                            hand-held, cloud and edge computing applications.</div>
                                            <br>
                                    <div style="margin-left:20px;">One of the standard processes in advanced packaging involves using a full silicon wafer
                                            for the layer transfer process, which can cost up to 3 cents/mm 2 . Soitec will partner with
                                            IME over the next three years to evaluate the use of its Smart Cut&trade; technology on
                                            IME’s advanced packaging platforms FOWLP and 2.5D TSI, with the objective to
                                            integrate a new layer transfer process as a key step in future generations of packaging
                                            techniques. This new process targets improved performance, lower power consumption
                                            and reduced production costs by eliminating the need to consume a full silicon wafer.
                                            IME will also conduct tests to evaluate the reliability and robustness of the newly
                                            developed process, which will help Soitec to determine its long-term viability.</div>
                                            <br>
                                    <div style="margin-left:20px;">
                                            Smart Cut&trade; technology makes use of both implantation of light ions and wafer bonding
                                            to define and transfer ultra-thin single-crystal layers from one substrate to another. It
                                            works like an atomic scalpel and allows active layers to be managed independently from
                                            the supporting mechanical substrate. Key benefits include the creation of multiple thin
                                            nanometric scale layers of virtually defect-free silicon by utilizing low temperature bond
                                            and split techniques. These layers are then placed on top of active transistor circuitry.
                                            The thickness of the transferred layer can be determined with a high degree of precision
                                            by adjusting the implantation energy and process engineering. Transistors can then be
                                            completed using etch and deposition processes. Moreover, the donor substrate can be
                                            reused many times as the surface of the silicon wafer is repolished after each layer
                                            transfer operation, and the substrate can be reused.</div> 
                                            <br>
                                    <div style="margin-left:20px;">
                                            As a leading research institute, IME brings together the global semiconductor supply
                                            chain, including fabless companies, foundries, OSATs, EDA suppliers, equipment
                                            manufacturers, and materials developers to demonstrate advanced packaging solutions for mobile, data-center, high-performance computing, 5G, IoT and automotive
                                            applications. Through this collaboration with Soitec, IME will provide advanced
                                            packaging expertise in architecture definition, modeling, design, process-integration,
                                            reliability-assessment and failure analysis. IME will execute the advanced packaging
                                            development in its fully functional, state-of-the-art 300mm wafer-level packaging,
                                            2.5D/3DIC pilot line. IME’s end-to-end process capabilities and know-how in advanced
                                            FOWLP and 2.5D TSI will shorten development cycles and demonstrate cost-effective
                                            packaging solutions using Smart Cut&trade; technology. During the joint program, Soitec will
                                            contribute significant tool time, R&amp;D personnel, and dedicated space in its clean room at
                                            its Pasir Ris fabrication facility in Singapore.</div>
                                            <br>
                                    <div style="margin-left:20px;">
                                            &quot;Advanced packaging continues to be a bright spot in the high-value semiconductor
                                            market. We are excited to partner with Soitec to develop packaging solutions that will
                                            contribute to the dynamic growth of this high-potential segment in Singapore and
                                            worldwide,&quot; said Professor Dim-Lee Kwong, Covering Executive Director, IME.</div>
                                            <br>
                                    <div style="margin-left:20px;">
                                            “Soitec and IME believe Smart Cut&trade; technology will deliver breakthrough results,
                                            revolutionizing 2.5D/3D layer transfer process flow,” said Christophe Maleville, Soitec’s
                                            Chief Technology Officer. “This strategic collaboration will not only develop a new Smart
                                            Cut™ application serving new generations of advanced packaging, but also open up a
                                            brand new market for Soitec beyond traditional engineered substrate manufacturing.”
                                    </div>
        
                            </div>
                            </div>
                            <br>

                            <h4 class="hidden"><strong>February </strong> 2019</h4>  <br>
            
                                  <a name="1902-01">  </a>
                                  <div class="hidden">
                                  <img class="pull-left" src="assets/images/news/2019-01/disco.png" width="220" alt="" />
                                  <h4>
                                    <b>
                                        Completion of Building Construction at Kuwabata Plant(Zone C, A-Building)                                            
                                    </b>
                                  </h4>
                                  
                                  <div class="row">
                                  <div style="margin-left:20px;"><b>Hiroshima, Japan - February 5, 2019</b> - DISCO Corporation has completed construction of a new building with a seismically isolated structure at Kuwabata Plant (Kure City, Hiroshima), where precision processing equipment used for cutting, grinding, and polishing silicon wafers, process tools and consumables are manufactured. The floor space in the existing building (Zones A and B, A-Building) has been expanded as a result of this construction, and the production space will be increased approx. 1.5 times.</div>
                                  <span class="col-md-6" style="float:left; padding-left: 10px; padding-top: 10px">
                                        <span class="box-content thumbnail text-center"
                                             style="display: inline; margin-bottom:0px;">
                                            <img  src="assets/images/news/2019-01/disco1.png" alt="">
                                        </span>
                                  </span>
                                  <span class="col-md-6" style="float:right; padding-left: 0px; padding-top: 10px">
                                        <span class="box-content thumbnail text-center"
                                             style="display: inline; margin-bottom:0px;">
                                             Zone C - (Construction completed in January 2019)
                                        </span><br>
                                        <span class="box-content thumbnail text-center"
                                             style="display: inline; margin-bottom:0px;">
                                             Zone B - (Construction completed in January 2015)
                                        </span><br>
                                        <span class="box-content thumbnail text-center"
                                             style="display: inline; margin-bottom:0px;">
                                             Zone A - (Construction completed in January 2010)
                                        </span>
                                    </span>
                                    </div>
                                    
                                    <h4>
                                        <b>
                                            Purpose of Zone C Construction in A-Building, Kuwabata Plant
                                        </b>
                                    </h4>
                                    <p></p>
                                    <p>Enhancement of Precision Processing Tool Production System and BCM&#179; Support. The semiconductor and electronic component markets are expected to continue expanding in the future based on the development of IoT, AI, self-driving technologies, and installation of multiple cameras on smartphones. Demands for DISCO’s precision processing equipment and tools are also expected to increase accordingly. DISCO has two production sites, Kuwabata Plant and Kure Plant, in Kure City, Hiroshima. Precision processing equipment and precision processing tools are mainly produced in Kuwabata Plant and Kure Plant, respectively. By allocating a part of the production space in Zone B, Kuwabata Plant, for which construction was completed in January 2015, for precision processing tools, a second production site was established to improve BCM support. Moreover, by making Zone C in A-Building, Kuwabata Plant, for which construction was completed in January 2019, a production space for precision processing tools, DISCO will achieve further enhancement of the production system and BCM support, as well as more effective production through the promotion of automation.</p>
                                    <ol>
                                        <li>Precision processing equipment: Equipment used for cutting, grinding, and polishing silicon wafers, etc.</li>
                                        <li>Precision processing tool: Tools mounted on precision processing equipment which performs the cutting, grinding, and polishing. These are consumables and must be replaced frequently.</li>
                                        <li>BCM: Business Continuity Management Overview of Zone C in A-Building, Kuwabata Plan</li>
                                    </ol>
                                    <table class="table">
                                        <tr>
                                            <td>Name</td>
                                            <td>Zone C in A-Building, Kuwabata Plant</td>
                                        </tr>
                                        <tr>
                                            <td>Structure</td>
                                            <td>Seismically isolated structure</td>
                                        </tr>
                                        <tr>
                                            <td>Total floor space</td>
                                            <td>Approx. 65,900 m² (Existing building: Approx. 128,500 m²)</td>
                                        </tr>
                                        <tr>
                                            <td>Total Investment</td>
                                            <td>Approx. JPY 13.8 billion</td>
                                        </tr>
                                        <tr>
                                            <td>Construction start</td>
                                            <td>February 2017</td>
                                        </tr>
                                        <tr>
                                            <td>Construction completion</td>
                                            <td>January 31, 2019</td>
                                        </tr>
                                        <tr>
                                            <td>Operation start</td>
                                            <td>February 2019</td>
                                        </tr>
                                        <tr>
                                            <td>Future Plan (Extension of Zone D)</td>
                                            <td>&nbsp;</td>
                                        </tr>
                                    </table>
                                    <p>In order to respond to expected future increases in demand, Zone D will be constructed in A-Building of Kuwabata Plant, following the completion of Zone C.</p>
                                    <table class="table">
                                        <tr>
                                            <td>
                                                Name
                                            </td>
                                            <td>
                                                Zone D in A-Building, Kuwabata Plant
                                            </td>
                                        </tr>
                                        <tr>
                                            <td>
                                                Structure
                                            </td>
                                            <td>
                                                Seismically isolated structure
                                            </td>
                                        </tr>
                                        <tr>
                                            <td>
                                                Total floor space
                                            </td>
                                            <td>
                                                Approx. 67,400 m²
                                            </td>
                                        </tr>
                                        <tr>
                                            <td>
                                                Total Investment
                                            </td>
                                            <td>
                                                Approx. JPY 14 billion
                                            </td>
                                        </tr>
                                        <tr>
                                            <td>
                                                Construction Period
                                            </td>
                                            <td>
                                                September 2019 – August 2021
                                            </td>
                                        </tr>
                                    </table>
                                    <p>Reference: <a onclick="VSCapture('DISCO-2019-Kuwabata-plant')" href="https://www.disco.co.jp/eg/news/press/20171025.html">Decision for Further Expansion of Kuwabata Plant in Order to Enhance Production System of Precision Processing Tools (News Release, October 25, 2017)</a></p>
                                    <p>For additional information: Yurika Araya, e-mail: <a href="mailto:yaraya@disco.co.jp">yaraya@disco.co.jp</a></p>
                                    </div>
                                  <div>

                                <hr class="quarter-margins hidden">

                                <div class="hidden">
                                    <img class="pull-left" src="assets/images/news/2019-01/indium.png" width="" alt="" />
                                    <h4 style="padding-top: 40px;">
                                        <b>
                                            Indium Corporation Announces<br>
                                            Senior Level Promotions                                                
                                        </b>
                                    </h4>
                                    <br><br>
                                    
                                    <div class="">
                                        <div>
                                            <b>Clinton, NY - January 29, 2019 </b> – <a onclick="VSCapture('Indium-2019-Senior-Level-promotion')" href="http://icm-tracking.meltwater.com/link.php?DynEngagement=true&H=AqX%2Fyxxn%2FCsKfNEzXNs%2BvxKe7ZZW379%2BIapVVCHkcj06tGRioNXHySYhOhByEnWdbcOBK8O9ol%2BT7wJjAbMDr7pEQc8Hzq7T%2FPmqw90nZpmYKMHS2kJ24zB%2FCTFBiVHw&G=0&R=http%3A%2F%2Fwww.indium.com&I=20190129142213.000001097dc7%40mail6-60-usnbn1&X=MHwxMDQ2NzU4OjVjM2Y1MDNkYjcyMWJhZWM1ZjA0YTY0Yzs%3D&S=nGHAgMKuuKAcvHHV0mhtX6nRvTKIL7-yEuddt2VRR_U">Indium Corporation</a> is proud to announce the promotion of three employees to high-level positions in their respective departments.
                                        </div>
                                        <span class="col-md-4" style="float:left; padding-left: 10px; padding-top: 10px">
                                                <span class="box-content thumbnail text-center"
                                                    style="display: inline; margin-bottom:0px;">
                                                    <img  src="assets/images/news/2019-01/scottPringle.png" alt="">
                                                </span>
                                        </span>
                                        <span class="col-md-8" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center" style="display: inline; margin-bottom:0px;">
                                                Scott Pringle has been promoted to Business Unit Vice President. Pringle will continue to be a member of the Management Team, with his new position bringing a focus on aligning the Global Account Sales and the China Field Sales organizations, as well as serving as leader and coordinator of the Asia Sales Leadership Team. Throughout his more than a decade at Indium Corporation, he has distinguished himself as an industry expert and built a strong global sales organization. He has broad and extensive international experience developing business in Europe, the Americas, and Asia.
                                            </span>
                                        </span>

                                        <p>&nbsp;</p><br>
                                        <span class="col-md-4" style="float:left; padding-left: 10px; padding-top: 10px">
                                                <span class="box-content thumbnail text-center"
                                                    style="display: inline; margin-bottom:0px;">
                                                    <img  src="assets/images/news/2019-01/ChrisBastecki.png" alt="">
                                                </span>
                                        </span>
                                        <span class="col-md-8" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center" style="display: inline; margin-bottom:0px;">
                                                    Chris Bastecki has been promoted to the position of Director of Americas Sales and Global PCBA Marketing. Bastecki, who joined Indium Corporation in 2012, will now lead both the Americas sales and service organization, and the global PCBA product groups to create and execute successful sales strategies and sustained growth. He has more than 25 years of experience in electronics materials marketing, sales, and business management. Chris has a bachelor’s degree in metallurgical engineering from the University of Pittsburgh and an MBA from Carnegie Mellon University. He has participated in numerous leadership development programs at Harvard University and other institutions, as well as Six Sigma training.
                                            </span>
                                        </span>

                                        <p>&nbsp;</p><br>
                                        <span class="col-md-4" style="float:left; padding-left: 10px; padding-top: 10px">
                                                <span class="box-content thumbnail text-center"
                                                    style="display: inline; margin-bottom:0px;">
                                                    <img  src="assets/images/news/2019-01/JonasSioberg.png" alt="">
                                                </span>
                                        </span>
                                        <span class="col-md-8" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center" style="display: inline; margin-bottom:0px;">
                                                    Jonas Sjoberg has been promoted to Associate Director of Global Technical Service and Application Engineering. He provides direct management of the Asia Technical team, focusing on promoting career development among his team members through trade show participation and creation of papers for industry publications. Sjoberg also coordinates global technical initiatives with the other technical teams in Europe and the Americas. He joined Indium Corporation in 2014 and has more than 20 years of technical experience in the electronics industry, establishing himself as an industry expert.
                                            </span>
                                        </span>
                                        <p>&nbsp;</p><br>
                                        <p>Indium Corporation is a premier materials manufacturer and supplier to the global electronics, semiconductor, thin-film, and thermal management markets. Products include solders and fluxes; brazes; thermal interface materials; sputtering targets; indium, gallium, germanium, and tin metals and inorganic compounds; and NanoFoil®. Founded in 1934, the company has global technical support and factories located in China, Malaysia, Singapore, South Korea, the United Kingdom, and the USA.</p>
                                        <p>For more information: www.indium.com or email <a onclick="VSCapture('Indium-2019-Senior-Level-promotion')" href="mailto:abrown@indium.com">abrown@indium.com.</a> </p>
                                    </div>
                                </div>

                                <hr class="quarter-margins hidden">

                                <div class="hidden">
                                    <img class="pull-left" src="assets/images/news/2019-01/sofradir.png" width="" alt="" />
                                    <h4 style="padding-top: 0px;">
                                        <b>
                                            Sofradir and ULIS to invest €150M in French Nano 2022 program, part of EU initiative on microelectronics
                                        </b><br>
                                        Five-year investment to develop next-generation infrared detectors aims to strengthen Europe’s microelectronics ecosystem and ensure industry growth
                                    </h4>
                                    <br><br>
                                    
                                    <div class="">
                                        <div>
                                            <b>Grenoble, France - January 21, 2019  </b> – Sofradir and its subsidiary ULIS today announce their participation in the Nano 2022 initiative, which sees the Group invest €150M ($171M) over the period 2018-2022.
                                        </div>

                                        <p>This announcement follows the European Commission’s approval on December 18, 2018 of the ‘Important Project of Common European Interest’ (IPCEI), a joint project by France, Germany, Italy and the UK to give €1.75 billion (approx. $2bn) in public support for research and innovation in microelectronics.</p>
                                        <p>Nano 2022 is France’s initiative within the cross-border program that will support developments in nanotechnology, a market sector of strategic importance for the future, which includes applications such as smart sensors. The Auvergne-Rhone-Alpes region, where Sofradir and ULIS have operations, announced it will contribute €35M ($40M) to support Nano 2022. </p>
                                        <p>Sofradir and ULIS, whose infrared technologies are used in a range of applications from space observation and environmental monitoring to security surveillance and predictive maintenance, will invest €150M ($171M) in the Nano 2022 initiative in order to develop next-generation infrared detectors</p>
                                        <p>“Infrared technologies can offer the necessary solutions for improving assisted living, mobility, energy efficiency, security and environmental monitoring, which are all crucial societal needs,” said Jean-François Delepau, chairman and CEO of Sofradir and ULIS. “As a result of our investment, equipment manufacturers will benefit from the ease-of-use and performance these new products will offer.”</p>
                                        <p>Nano 2022 will enable ULIS to develop the next generations of infrared detectors to address trends in autonomous systems for smart buildings (workspace management, energy savings), road safety and in-cabin comfort of vehicles. It also enables Sofradir to develop the very large dimension infrared detectors needed for space and astronomy observations as well as compact and light sensors that can be used in portable devices and on drones. Nano 2022 contributes to the funding of the pilot lines required for developing these technologies and products.</p>
                                        <p>Sofradir and ULIS participate in Nano 2022 alongside other companies based in the Auvergne-Rhone-Alpes region, including STMicroelectronics and Soitec.</p>
                                        <p>The IPCEI framework develops key cross-border R&D and infrastructure projects aimed at encouraging member states to channel their public spending into large projects. These make a clear contribution to economic growth, job creation and the competitiveness of Europe. The European Commission (DGComp) evaluates the funding conditions, ensuring they are in line with EU state aid rules.</p>
                                        <p>For additional information: <a onclick="VSCapture('Sofradir-2019')" href="http://www.sofradir.com">www.sofradir.com</a>; <a onclick="VSCapture('Sofradir-2019')" href="http://www.ulis-ir.com">www.ulis-ir.com</a>; <a onclick="VSCapture('Sofradir-2019')" href="http://www.sofradir-ec.com">www.sofradir-ec.com</a>/</p>
                                    </div>
                                </div>
                                
                                <hr class="quarter-margins"> -->


<!--                                   <a name="1809-01">  </a>
            
                                        <img class="pull-left" src="assets/images/logo/IWLPC2018-Logo.png" width="220" alt="" />
                                        <h4>
                                          <b>
                                            The fan-out panel option: where is the sweet spot?
                                          </b>
                                        </h4>

                                    
                                        <p>&nbsp;</p><p>&nbsp;</p>
            
                                        <span class="col-md-6" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_001.jpg" alt="">
                                            </span>
                                            <span>&nbsp;</span>
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_002.jpg" alt="">
                                            </span>
                                        </span>
                                        <p>
                                            <b>San Jose – October 23-25, 2018</b> – Fan-out wafer-level packaging (FOWLP) has expanded to many applications in a variety of formats and structures. The FOWLP market can be divided into three segments: high-density round carrier, standard-density round carrier, and large-area panel. With continued price pressure for integrated circuit (IC) package as-sembly, FOWLP is no exception. This drive for a lower cost assembly method has driven the development of large-area panel processing. There are many challenges to panel-level fan-out production.  Many of these challenges are being addressed in consortia activities. But where does the panel fit and what types of packages make sense for large-area panel production? This was one of the topics discussed in the panel session that concluded IWLPC 2018 held in October in San Jose, California.
                                        </p>
            
            
                                        <p>
                                            The panel discussion, entitled “What is the Sweet Spot for Large Area (Panel) Packaging?” was moderated by Jan Vardaman of TechSearch International and Tanja Braun of Fraunhofer IZM. Panel members included Richard Bae from Samsung Electro-Mechanics (SEMCO), Tim Olson of Deca Technologies, Markus Leitgeb of AT&S, Thomas DeBonis of Intel, and John Hunt of ASE.
                                        </p>
            
                                        <p>
                                            <b>Where do the companies stand?</b>
                                        </p>
            
                                        <p>
                                            Below is a summary of the various companies’ positions on the panel topics.
                                        </p>
            
                                        <span class="col-md-4" style="float:left; padding-left: 10px; padding-top: 0px">
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_003.jpg" alt="">
                                            </span>
                                        </span>
            
                                        <p>
                                            SEMCO believes the definition of embedded die vs. FOPLP is determined by the use of a RDL. If RDL is used, then it is considered FO. The company started production of embedded passives and activities in 2010. For example, Galaxy Watch uses FO with the panel process. The application processor is placed next to the PMIC, which is in the bottom package, using SEMCO’s FOPLP process. Backside RDL on package thereby enabling SEMCO to stack a standard memory, creating a package-on-package (PoP). In this example, RDL is used instead of packages such as molded core embedded package (MCeP) and sub-strate-like PCB (SLP). Intel started embedding capacitors and inductors a long time ago and noted that the use of RDL is what allows the package technology to be called FO. The difference is the L/S requirement: an L/S >15/15 could be considered embedded die, while a finer pitch of &lt;15/15 would be described as FO.
                                        </p>
            
                                        <span class="col-md-4" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_004.jpg" alt="">
                                            </span>
                                        </span>
            
                                        <p>
                                            The panel also responded to the question regarding major applications for panel FO (FO in general). Deca believes there are three classes of FO applications: 1) Single-die package, which is happening today: e.g., Infineon’s eWLB is an early example still in volume production; 2) Multi-die system-in-package (SiP), and there are several such multi-die products. 3) Heterogeneous integration, greatest of all, has to use sub-1µm features. SEMCO noted that future 2020 DDR5 and GDDR6 power integrity and signal integrity will be driving new packages. Mean-while, the memory package will need to deal with more power. Future applica-tions include application processor plus memory.
                                        </p>
            
                                        <p>
                                            According to AT&S, the RF market is a good candidate for panel FO, as well as multi-die packages and large body sizes. ASE noted that its first products with its  M-Series FOWLP on a 300mm line will be PMIC and Audio CODEC, followed by RF. ASE has 300mm FOCoS for 2µm feature RDL. The next versions of FOCoS will be for high-bandwidth memory (HBM) and logic.
                                        </p>
            
                                        <p>
                                            For its part, Intel noted that it builds and sells final product. With larger products, they lose more space around the edge of the die—such as when large product is within a SiP. It makes sense to integrate a big chip into a larger size panel.
                                        </p>
                                   
                                        <p>
                                            The panel did not agree on an optimal panel size. Intel favors 510 x 515mm, others say 600mm x 600mm. ASE and Deca prefer 600mm x 600mm, but they did note that there is no reason to go to a panel option until 2020 when there is suffi-cient demand. It was noted that it is possible to cut the panel in four quarters and use 300mm tools. Meanwhile, SEMCO is looking at artificial intelligence (AI), servers, edge computing, etc., for panel applications. Edge computing may need large packages around >30mm, 50mm, or even 75mm.
                                        </p>
            
                                        <span class="col-md-6" style="float:right; padding-left: 0px; padding-top: 10px">
                                            <span class="box-content thumbnail text-center"
                                                 style="display: inline; margin-bottom:0px;">
                                                <img  src="assets/images/news/2018-12/IMG_005.jpg" alt="">
                                            </span>
                                        </span>
            
                                        <p>
                                            The panel members agreed that yield is critical and that panel processes must have the same process yields as the round FOWLP process (i.e., 99.5% and above). One issue mentioned by ASE is that many panel tools are for PCB oper-ations and designed for operation in a Class 10,000 clean room. The FO process on panel requires class 100 designed equipment. Handling is a concern because panels cannot be handled manually. SEMCO is in mass production with high yield.
                                        </p>
            
                                        <p>
                                            For the last question—How many panel lines are needed and what packages will move into production next?—stay tuned for more answers during next year’s IWLPC to be held again in San Jose, October 22-24, 2019.
                                        </p>
                                        
                        
                                    <hr class="quarter-margins">                       -->
                                <!-- </div>


                                  <div class="text-center">
            
                                      <ul class="pagination">
                                          <li class="disabled hidden"><a href="#">&laquo; Previous</a></li>
                                          <li><a href="event1808.html#1808-01">&raquo; Next</a></li>
                                      </ul>
                                  </div> -->
            
                                  <!-- /pagination -->

                </div>
                <div class="col-md-3">

                    <%- data.ads %>

                    <hr class="half-margins invisible" />

                </div>
            </div>
            
</div>
    </section>
    <!-- /POPULAR -->

    <!-- FOOTER -->

    <%- data.footer %>
    <!-- /FOOTER -->
    <div id="cookieConsent">
        <div id="closeCookieConsent">x</div>
        This website is using cookies. <a href="cookieConsent.html">More info</a>. <a id="fineBtn" class="cookieConsentOK">That's Fine</a>
    </div>
    <a href="#" id="toTop"></a>

</div><!-- /#wrapper -->
<%- data.scripts %>
</body>
</html>
