#! /Users/yatagaclapotk/Programs/oss-cad-suite/bin/vvp
:ivl_version "13.0 (devel)" "(s20250103-17-g30123f894)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/system.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_sys.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/vhdl_textio.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/v2005_math.vpi";
:vpi_module "/Users/yatagaclapotk/Programs/oss-cad-suite/lib/ivl/va_math.vpi";
S_0x15c004c70 .scope module, "top" "top" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 6 "pc_in";
    .port_info 5 /OUTPUT 6 "pc";
P_0x15c004de0 .param/l "WAIT_TIME" 0 2 3, +C4<00000000000000100000111101011000>;
P_0x15c004e20 .param/l "WIDTH" 0 2 2, +C4<00000000000000000000000000000110>;
o0x140018010 .functor BUFZ 1, c4<z>; HiZ drive
v0x15c00a410_0 .net "clk", 0 0, o0x140018010;  0 drivers
v0x15c01a250_0 .var "clock_counter", 23 0;
o0x140018070 .functor BUFZ 1, c4<z>; HiZ drive
v0x15c01a2f0_0 .net "enable", 0 0, o0x140018070;  0 drivers
o0x1400180a0 .functor BUFZ 1, c4<z>; HiZ drive
v0x15c01a3a0_0 .net "load", 0 0, o0x1400180a0;  0 drivers
v0x15c01a430_0 .var "pc", 5 0;
o0x140018100 .functor BUFZ 6, c4<zzzzzz>; HiZ drive
v0x15c01a520_0 .net "pc_in", 5 0, o0x140018100;  0 drivers
o0x140018130 .functor BUFZ 1, c4<z>; HiZ drive
v0x15c01a5d0_0 .net "reset", 0 0, o0x140018130;  0 drivers
E_0x15c0057e0 .event posedge, v0x15c00a410_0;
    .scope S_0x15c004c70;
T_0 ;
    %wait E_0x15c0057e0;
    %load/vec4 v0x15c01a5d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x15c01a430_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x15c01a250_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x15c01a3a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x15c01a520_0;
    %assign/vec4 v0x15c01a430_0, 0;
T_0.2 ;
T_0.1 ;
    %load/vec4 v0x15c01a2f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x15c01a250_0;
    %pad/u 32;
    %cmpi/e 135000, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %load/vec4 v0x15c01a430_0;
    %addi 1, 0, 6;
    %assign/vec4 v0x15c01a430_0, 0;
    %pushi/vec4 0, 0, 24;
    %assign/vec4 v0x15c01a250_0, 0;
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x15c01a250_0;
    %addi 1, 0, 24;
    %assign/vec4 v0x15c01a250_0, 0;
T_0.7 ;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "/Users/yatagaclapotk/Desktop/Genel_Calismalar/FPGA/verilog_sorular/CPU/PC/src/programcounter.v";
